// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "04/10/2024 13:11:33"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for QuestaSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module g31_SHA256 (
	clock,
	resetn,
	read,
	write,
	chipselect,
	address,
	in_data,
	out_data);
input 	clock;
input 	resetn;
input 	read;
input 	write;
input 	chipselect;
input 	[7:0] address;
input 	[31:0] in_data;
output 	[31:0] out_data;

// Design Ports Information
// write	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// chipselect	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[0]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[1]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[2]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[3]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[4]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[5]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[6]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[0]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[1]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[2]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[3]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[4]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[5]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[6]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[7]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[8]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[9]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[10]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[11]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[12]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[13]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[14]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[15]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[16]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[17]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[18]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[19]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[20]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[21]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[22]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[23]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[24]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[25]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[26]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[27]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[28]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[29]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[30]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[31]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetn	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[0]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[1]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[2]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[3]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[4]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[5]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[7]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[8]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[9]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[10]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[11]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[12]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[13]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[14]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[15]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[16]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[17]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[18]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[19]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[20]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[21]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[22]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[23]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[24]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[25]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[26]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[27]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[28]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[29]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[30]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[31]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \write~input_o ;
wire \chipselect~input_o ;
wire \address[0]~input_o ;
wire \address[1]~input_o ;
wire \address[2]~input_o ;
wire \address[3]~input_o ;
wire \address[4]~input_o ;
wire \address[5]~input_o ;
wire \address[6]~input_o ;
wire \address[7]~input_o ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \i0|reg_0[0]~feeder_combout ;
wire \i0|reg_1[0]~feeder_combout ;
wire \i0|reg_4[0]~feeder_combout ;
wire \i0|reg_6[0]~feeder_combout ;
wire \Selector9~0_combout ;
wire \resetn~input_o ;
wire \Selector8~0_combout ;
wire \Selector7~0_combout ;
wire \Selector6~0_combout ;
wire \Selector4~0_combout ;
wire \Selector5~0_combout ;
wire \Equal1~0_combout ;
wire \Selector18~1_combout ;
wire \state.UPDATE~q ;
wire \read~input_o ;
wire \Selector3~0_combout ;
wire \Selector2~0_combout ;
wire \Selector0~0_combout ;
wire \Selector1~0_combout ;
wire \Equal0~0_combout ;
wire \Selector15~0_combout ;
wire \Selector12~0_combout ;
wire \Selector15~1_combout ;
wire \state.READ_M~q ;
wire \state.OUTPUT~0_combout ;
wire \state.OUTPUT~1_combout ;
wire \state.OUTPUT~q ;
wire \Selector14~0_combout ;
wire \state.INIT~q ;
wire \Selector11~0_combout ;
wire \Selector10~0_combout ;
wire \Selector18~0_combout ;
wire \state.RUN~q ;
wire \Selector16~0_combout ;
wire \Selector16~1_combout ;
wire \state.RUN~DUPLICATE_q ;
wire \Selector4~1_combout ;
wire \M~39_combout ;
wire \resetn~_wirecell_combout ;
wire \in_data[0]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \in_data[1]~input_o ;
wire \in_data[2]~input_o ;
wire \in_data[3]~input_o ;
wire \in_data[4]~input_o ;
wire \in_data[5]~input_o ;
wire \in_data[6]~input_o ;
wire \in_data[7]~input_o ;
wire \in_data[8]~input_o ;
wire \in_data[9]~input_o ;
wire \in_data[10]~input_o ;
wire \in_data[11]~input_o ;
wire \in_data[12]~input_o ;
wire \in_data[13]~input_o ;
wire \in_data[14]~input_o ;
wire \in_data[15]~input_o ;
wire \in_data[16]~input_o ;
wire \in_data[17]~input_o ;
wire \in_data[18]~input_o ;
wire \in_data[19]~input_o ;
wire \in_data[20]~input_o ;
wire \in_data[21]~input_o ;
wire \in_data[22]~input_o ;
wire \in_data[23]~input_o ;
wire \in_data[24]~input_o ;
wire \in_data[25]~input_o ;
wire \in_data[26]~input_o ;
wire \in_data[27]~input_o ;
wire \in_data[28]~input_o ;
wire \in_data[29]~input_o ;
wire \in_data[30]~input_o ;
wire \in_data[31]~input_o ;
wire \M_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \M_inter[0]~feeder_combout ;
wire \M~37_combout ;
wire \M~38_combout ;
wire \M_inter[0]~0_combout ;
wire \i0|reg_7[0]~feeder_combout ;
wire \i0|reg_8[0]~feeder_combout ;
wire \i0|reg_11[0]~feeder_combout ;
wire \LessThan0~0_combout ;
wire \M_rtl_0|auto_generated|ram_block1a17 ;
wire \M_inter[17]~feeder_combout ;
wire \M_rtl_0_bypass[26]~feeder_combout ;
wire \M_rtl_0|auto_generated|ram_block1a20 ;
wire \M_inter[20]~feeder_combout ;
wire \M_rtl_0_bypass[29]~feeder_combout ;
wire \M_rtl_0|auto_generated|ram_block1a28 ;
wire \M_inter[28]~feeder_combout ;
wire \M_rtl_0|auto_generated|ram_block1a13 ;
wire \M_inter[13]~feeder_combout ;
wire \M_rtl_0_bypass[22]~feeder_combout ;
wire \M_rtl_0|auto_generated|ram_block1a24 ;
wire \M_inter[24]~feeder_combout ;
wire \i0|reg_9[31]~feeder_combout ;
wire \i0|reg_10[31]~feeder_combout ;
wire \i0|reg_13[31]~feeder_combout ;
wire \i0|reg_14[31]~feeder_combout ;
wire \i0|reg_14[31]~DUPLICATE_q ;
wire \i0|reg_2[10]~feeder_combout ;
wire \i0|reg_6[10]~feeder_combout ;
wire \i0|reg_7[10]~feeder_combout ;
wire \i0|reg_8[10]~feeder_combout ;
wire \i0|reg_9[10]~feeder_combout ;
wire \i0|reg_1[24]~DUPLICATE_q ;
wire \i0|reg_5[24]~feeder_combout ;
wire \i0|Wt_o[24]~45_combout ;
wire \M_rtl_0|auto_generated|ram_block1a11 ;
wire \M_inter[11]~feeder_combout ;
wire \M_rtl_0_bypass[20]~feeder_combout ;
wire \M_rtl_0|auto_generated|ram_block1a21 ;
wire \M_inter[21]~feeder_combout ;
wire \M_rtl_0|auto_generated|ram_block1a6 ;
wire \M_inter[6]~feeder_combout ;
wire \i0|reg_6[13]~DUPLICATE_q ;
wire \i0|reg_8[13]~feeder_combout ;
wire \i0|reg_10[13]~feeder_combout ;
wire \i0|reg_11[13]~feeder_combout ;
wire \i0|reg_13[13]~feeder_combout ;
wire \i0|reg_14[13]~feeder_combout ;
wire \i0|reg_3[6]~feeder_combout ;
wire \i0|reg_8[6]~feeder_combout ;
wire \i0|Wt_o[6]~9_combout ;
wire \i0|Wt_o[6]~10_combout ;
wire \i0|reg_2[28]~feeder_combout ;
wire \i0|reg_3[28]~feeder_combout ;
wire \i0|reg_2[21]~feeder_combout ;
wire \i0|reg_7[21]~feeder_combout ;
wire \i0|reg_9[21]~feeder_combout ;
wire \i0|reg_10[21]~feeder_combout ;
wire \i0|reg_11[21]~feeder_combout ;
wire \i0|reg_14[21]~feeder_combout ;
wire \M_rtl_0|auto_generated|ram_block1a26 ;
wire \M_inter[26]~feeder_combout ;
wire \M_rtl_0_bypass[35]~feeder_combout ;
wire \M_rtl_0|auto_generated|ram_block1a4 ;
wire \M_inter[4]~feeder_combout ;
wire \M_rtl_0|auto_generated|ram_block1a22 ;
wire \M_inter[22]~feeder_combout ;
wire \M_rtl_0_bypass[31]~feeder_combout ;
wire \i0|reg_2[25]~feeder_combout ;
wire \i0|reg_3[25]~feeder_combout ;
wire \i0|reg_5[25]~feeder_combout ;
wire \i0|reg_8[25]~feeder_combout ;
wire \i0|reg_9[25]~feeder_combout ;
wire \i0|reg_14[25]~feeder_combout ;
wire \i0|reg_4[8]~feeder_combout ;
wire \i0|reg_7[8]~feeder_combout ;
wire \i0|Wt_o[22]~41_combout ;
wire \i0|Wt_o[22]~42_combout ;
wire \i0|reg_1[22]~DUPLICATE_q ;
wire \i0|reg_2[22]~feeder_combout ;
wire \i0|reg_10[22]~feeder_combout ;
wire \i0|reg_11[22]~feeder_combout ;
wire \i0|reg_13[22]~feeder_combout ;
wire \i0|reg_14[7]~DUPLICATE_q ;
wire \i0|reg_7[11]~feeder_combout ;
wire \i0|reg_10[11]~feeder_combout ;
wire \i0|reg_11[11]~feeder_combout ;
wire \i0|reg_12[11]~feeder_combout ;
wire \i0|reg_14[11]~feeder_combout ;
wire \i0|Wt_o[4]~5_combout ;
wire \i0|Wt_o[4]~6_combout ;
wire \i0|reg_2[4]~feeder_combout ;
wire \i0|reg_5[4]~feeder_combout ;
wire \i0|reg_14[29]~DUPLICATE_q ;
wire \i0|Wt_o[29]~55_combout ;
wire \M_rtl_0|auto_generated|ram_block1a29 ;
wire \M_inter[29]~feeder_combout ;
wire \M_rtl_0_bypass[38]~feeder_combout ;
wire \i0|Wt_o[29]~56_combout ;
wire \i0|reg_2[29]~feeder_combout ;
wire \i0|reg_3[29]~feeder_combout ;
wire \i0|reg_7[29]~feeder_combout ;
wire \i0|reg_8[29]~feeder_combout ;
wire \i0|reg_12[29]~feeder_combout ;
wire \i0|reg_13[29]~feeder_combout ;
wire \i0|reg_1[11]~DUPLICATE_q ;
wire \i0|reg_2[26]~feeder_combout ;
wire \i0|reg_5[26]~feeder_combout ;
wire \i0|reg_6[26]~feeder_combout ;
wire \i0|reg_9[26]~feeder_combout ;
wire \i0|reg_4[5]~feeder_combout ;
wire \i0|reg_7[5]~feeder_combout ;
wire \i0|reg_10[5]~feeder_combout ;
wire \i0|reg_14[5]~DUPLICATE_q ;
wire \i0|Wt_o[19]~35_combout ;
wire \M_rtl_0|auto_generated|ram_block1a19 ;
wire \M_inter[19]~feeder_combout ;
wire \M_rtl_0_bypass[28]~feeder_combout ;
wire \i0|Wt_o[19]~36_combout ;
wire \i0|reg_2[19]~feeder_combout ;
wire \i0|reg_3[19]~feeder_combout ;
wire \i0|reg_4[19]~feeder_combout ;
wire \i0|reg_12[19]~feeder_combout ;
wire \i0|reg_14[19]~DUPLICATE_q ;
wire \i0|reg_14[4]~DUPLICATE_q ;
wire \i0|reg_1[18]~DUPLICATE_q ;
wire \i0|Wt_o[1]~62_combout ;
wire \M_rtl_0|auto_generated|ram_block1a1 ;
wire \M_inter[1]~feeder_combout ;
wire \i0|Wt_o[1]~1_combout ;
wire \i0|reg_2[1]~feeder_combout ;
wire \i0|reg_8[1]~feeder_combout ;
wire \i0|reg_12[1]~feeder_combout ;
wire \M_rtl_0|auto_generated|ram_block1a12 ;
wire \M_inter[12]~feeder_combout ;
wire \i0|reg_11[30]~feeder_combout ;
wire \i0|reg_14[15]~DUPLICATE_q ;
wire \i0|Wt_o[12]~21_combout ;
wire \i0|Wt_o[12]~22_combout ;
wire \i0|reg_1[12]~feeder_combout ;
wire \i0|reg_9[12]~feeder_combout ;
wire \i0|reg_12[12]~feeder_combout ;
wire \i0|reg_14[12]~feeder_combout ;
wire \i0|Wt_o[26]~49_combout ;
wire \i0|Wt_o[26]~50_combout ;
wire \i0|reg_1[26]~feeder_combout ;
wire \M_rtl_0|auto_generated|ram_block1a7 ;
wire \M_inter[7]~feeder_combout ;
wire \M_rtl_0_bypass[16]~feeder_combout ;
wire \i0|Wt_o[7]~11_combout ;
wire \i0|Wt_o[7]~12_combout ;
wire \i0|reg_5[7]~feeder_combout ;
wire \i0|reg_7[7]~feeder_combout ;
wire \i0|reg_8[7]~feeder_combout ;
wire \i0|Wt_o[21]~39_combout ;
wire \i0|Wt_o[21]~40_combout ;
wire \i0|reg_1[21]~DUPLICATE_q ;
wire \i0|reg_3[18]~feeder_combout ;
wire \i0|reg_6[18]~feeder_combout ;
wire \i0|Wt_o[11]~19_combout ;
wire \i0|Wt_o[11]~20_combout ;
wire \i0|Wt_o[24]~46_combout ;
wire \M_rtl_0|auto_generated|ram_block1a5 ;
wire \M_inter[5]~feeder_combout ;
wire \i0|reg_14[12]~DUPLICATE_q ;
wire \i0|reg_6[5]~DUPLICATE_q ;
wire \i0|reg_4[23]~feeder_combout ;
wire \i0|Wt_o[5]~7_combout ;
wire \i0|Wt_o[5]~8_combout ;
wire \i0|reg_0[5]~feeder_combout ;
wire \M_rtl_0|auto_generated|ram_block1a18 ;
wire \M_inter[18]~feeder_combout ;
wire \M_rtl_0_bypass[27]~feeder_combout ;
wire \i0|Wt_o[18]~33_combout ;
wire \i0|Wt_o[18]~34_combout ;
wire \M_rtl_0|auto_generated|ram_block1a8 ;
wire \M_inter[8]~feeder_combout ;
wire \M_rtl_0_bypass[17]~feeder_combout ;
wire \i0|Wt_o[8]~13_combout ;
wire \i0|Wt_o[8]~14_combout ;
wire \M_rtl_0|auto_generated|ram_block1a23 ;
wire \M_inter[23]~feeder_combout ;
wire \i0|Wt_o[23]~43_combout ;
wire \i0|Wt_o[23]~44_combout ;
wire \i0|reg_0[23]~feeder_combout ;
wire \i0|reg_2[16]~feeder_combout ;
wire \i0|reg_3[16]~feeder_combout ;
wire \i0|reg_6[16]~feeder_combout ;
wire \i0|Wt_o[13]~23_combout ;
wire \i0|Wt_o[13]~24_combout ;
wire \M_rtl_0|auto_generated|ram_block1a3 ;
wire \M_inter[3]~feeder_combout ;
wire \M_rtl_0_bypass[12]~feeder_combout ;
wire \i0|reg_14[21]~DUPLICATE_q ;
wire \i0|reg_14[6]~DUPLICATE_q ;
wire \i0|reg_3[3]~feeder_combout ;
wire \i0|reg_6[3]~feeder_combout ;
wire \i0|reg_6[3]~DUPLICATE_q ;
wire \i0|reg_7[3]~feeder_combout ;
wire \i0|reg_8[3]~feeder_combout ;
wire \i0|reg_9[3]~feeder_combout ;
wire \i0|reg_14[3]~feeder_combout ;
wire \i0|Wt_o[3]~3_combout ;
wire \i0|Wt_o[3]~4_combout ;
wire \M_rtl_0|auto_generated|ram_block1a16 ;
wire \M_inter[16]~feeder_combout ;
wire \M_rtl_0_bypass[25]~feeder_combout ;
wire \i0|Wt_o[16]~29_combout ;
wire \i0|Wt_o[16]~30_combout ;
wire \i0|reg_0[16]~feeder_combout ;
wire \M_rtl_0|auto_generated|ram_block1a31 ;
wire \M_inter[31]~feeder_combout ;
wire \M_rtl_0_bypass[40]~feeder_combout ;
wire \i0|reg_7[17]~feeder_combout ;
wire \i0|reg_8[17]~feeder_combout ;
wire \i0|reg_12[17]~feeder_combout ;
wire \i0|Wt_o[31]~59_combout ;
wire \i0|Wt_o[31]~60_combout ;
wire \i0|reg_1[31]~feeder_combout ;
wire \i0|reg_14[17]~DUPLICATE_q ;
wire \i0|Wt_o[14]~25_combout ;
wire \M_rtl_0|auto_generated|ram_block1a14 ;
wire \M_inter[14]~feeder_combout ;
wire \M_rtl_0_bypass[23]~feeder_combout ;
wire \i0|Wt_o[14]~26_combout ;
wire \i0|reg_3[14]~feeder_combout ;
wire \i0|reg_9[14]~feeder_combout ;
wire \i0|reg_10[14]~feeder_combout ;
wire \i0|Wt_o[28]~53_combout ;
wire \i0|Wt_o[28]~54_combout ;
wire \M_rtl_0|auto_generated|ram_block1a9 ;
wire \M_inter[9]~feeder_combout ;
wire \i0|Wt_o[9]~15_combout ;
wire \i0|Wt_o[9]~16_combout ;
wire \i0|reg_8[9]~feeder_combout ;
wire \i0|reg_12[9]~feeder_combout ;
wire \i0|reg_13[9]~feeder_combout ;
wire \i0|reg_1[12]~DUPLICATE_q ;
wire \i0|Wt_o[2]~63_combout ;
wire \M_rtl_0|auto_generated|ram_block1a2 ;
wire \M_inter[2]~feeder_combout ;
wire \M_rtl_0_bypass[11]~feeder_combout ;
wire \i0|Wt_o[2]~2_combout ;
wire \i0|reg_7[2]~feeder_combout ;
wire \i0|reg_14[2]~feeder_combout ;
wire \i0|reg_14[30]~DUPLICATE_q ;
wire \i0|Wt_o[27]~51_combout ;
wire \M_rtl_0|auto_generated|ram_block1a27 ;
wire \M_inter[27]~feeder_combout ;
wire \M_rtl_0_bypass[36]~feeder_combout ;
wire \i0|Wt_o[27]~52_combout ;
wire \i0|reg_0[27]~feeder_combout ;
wire \i0|reg_1[27]~feeder_combout ;
wire \M_rtl_0|auto_generated|ram_block1a10 ;
wire \M_inter[10]~feeder_combout ;
wire \M_rtl_0_bypass[19]~feeder_combout ;
wire \i0|Wt_o[10]~17_combout ;
wire \i0|Wt_o[10]~18_combout ;
wire \i0|Wt_o[25]~47_combout ;
wire \M_rtl_0|auto_generated|ram_block1a25 ;
wire \M_inter[25]~feeder_combout ;
wire \i0|Wt_o[25]~48_combout ;
wire \M_rtl_0|auto_generated|ram_block1a15 ;
wire \M_inter[15]~feeder_combout ;
wire \i0|Wt_o[15]~27_combout ;
wire \i0|Wt_o[15]~28_combout ;
wire \i0|reg_1[15]~DUPLICATE_q ;
wire \i0|Wt_o[30]~57_combout ;
wire \M_rtl_0|auto_generated|ram_block1a30 ;
wire \M_inter[30]~feeder_combout ;
wire \M_rtl_0_bypass[39]~feeder_combout ;
wire \i0|Wt_o[30]~58_combout ;
wire \i0|reg_1[30]~DUPLICATE_q ;
wire \i0|reg_1[7]~DUPLICATE_q ;
wire \i0|Wt_o[20]~37_combout ;
wire \i0|Wt_o[20]~38_combout ;
wire \i0|reg_1[20]~DUPLICATE_q ;
wire \i0|reg_2[20]~feeder_combout ;
wire \i0|reg_6[20]~feeder_combout ;
wire \i0|reg_14[20]~feeder_combout ;
wire \i0|Wt_o[17]~31_combout ;
wire \i0|Wt_o[17]~32_combout ;
wire \i0|reg_1[17]~DUPLICATE_q ;
wire \i0|reg_14[18]~DUPLICATE_q ;
wire \i0|Wt_o[0]~61_combout ;
wire \i0|Wt_o[0]~0_combout ;
wire \i1|reg_b[0]~feeder_combout ;
wire \Add3~1_sumout ;
wire \h1[0]~0_combout ;
wire \h0[0]~0_combout ;
wire \h1[0]~_wirecell_combout ;
wire \Selector13~0_combout ;
wire \LD~q ;
wire \i1|B_o[0]~reg0_q ;
wire \i1|reg_c[0]~feeder_combout ;
wire \Add4~1_sumout ;
wire \i1|C_o[0]~reg0_q ;
wire \i1|Gate1|MAJ[0]~0_combout ;
wire \i1|reg_d[0]~feeder_combout ;
wire \Add5~1_sumout ;
wire \i1|D_o[0]~reg0_q ;
wire \Mux31~0_combout ;
wire \Kt_sig[0]~0_combout ;
wire \i1|reg_g[0]~feeder_combout ;
wire \Add8~1_sumout ;
wire \h6[0]~0_combout ;
wire \h6[0]~_wirecell_combout ;
wire \i1|G_o[0]~reg0_q ;
wire \i1|reg_h[0]~feeder_combout ;
wire \Add9~1_sumout ;
wire \h7[0]~0_combout ;
wire \h7[0]~_wirecell_combout ;
wire \i1|H_o[0]~reg0feeder_combout ;
wire \i1|H_o[0]~reg0DUPLICATE_q ;
wire \i1|Add7~129_sumout ;
wire \i1|Add7~1_sumout ;
wire \Add6~1_sumout ;
wire \h4[0]~0_combout ;
wire \h4[0]~_wirecell_combout ;
wire \i1|E_o[0]~reg0_q ;
wire \i1|reg_f[0]~feeder_combout ;
wire \Add7~1_sumout ;
wire \i1|F_o[0]~reg0_q ;
wire \i1|reg_f[6]~feeder_combout ;
wire \i1|F_o[6]~reg0DUPLICATE_q ;
wire \Mux26~0_combout ;
wire \i1|reg_b[7]~feeder_combout ;
wire \i1|E_o[19]~reg0_q ;
wire \i1|reg_f[25]~feeder_combout ;
wire \i1|reg_f[30]~feeder_combout ;
wire \Mux2~0_combout ;
wire \i1|reg_g[29]~feeder_combout ;
wire \i1|E_o[7]~reg0_q ;
wire \Mux10~0_combout ;
wire \i1|reg_f[21]~feeder_combout ;
wire \i1|F_o[21]~reg0DUPLICATE_q ;
wire \i1|reg_g[20]~feeder_combout ;
wire \i1|G_o[20]~reg0_q ;
wire \i1|reg_h[18]~feeder_combout ;
wire \i1|E_o[28]~reg0DUPLICATE_q ;
wire \i1|reg_f[23]~feeder_combout ;
wire \i1|F_o[23]~reg0DUPLICATE_q ;
wire \i1|reg_g[22]~feeder_combout ;
wire \i1|G_o[22]~reg0DUPLICATE_q ;
wire \Add8~82 ;
wire \Add8~85_sumout ;
wire \Add8~86 ;
wire \Add8~89_sumout ;
wire \i1|G_o[22]~reg0_q ;
wire \Mux16~0_combout ;
wire \i1|reg_f[15]~feeder_combout ;
wire \i1|E_o[14]~reg0_q ;
wire \i1|reg_g[14]~feeder_combout ;
wire \i1|E_o[24]~reg0DUPLICATE_q ;
wire \i1|E_o[12]~reg0DUPLICATE_q ;
wire \i1|reg_f[12]~feeder_combout ;
wire \i1|A_o[24]~reg0_q ;
wire \i1|reg_b[24]~feeder_combout ;
wire \i1|E_o[15]~reg0_q ;
wire \i1|reg_f[10]~feeder_combout ;
wire \i1|F_o[9]~reg0_q ;
wire \i1|reg_g[9]~feeder_combout ;
wire \i1|G_o[9]~reg0DUPLICATE_q ;
wire \i1|F_o[8]~reg0_q ;
wire \i1|E_o[1]~reg0DUPLICATE_q ;
wire \i1|reg_f[1]~feeder_combout ;
wire \Add7~2 ;
wire \Add7~5_sumout ;
wire \i1|F_o[1]~reg0DUPLICATE_q ;
wire \i1|reg_g[1]~feeder_combout ;
wire \Add8~2 ;
wire \Add8~5_sumout ;
wire \h6[1]~1_combout ;
wire \h6[1]~_wirecell_combout ;
wire \i1|G_o[1]~reg0_q ;
wire \i1|reg_h[1]~feeder_combout ;
wire \Add9~2 ;
wire \Add9~5_sumout ;
wire \i1|H_o[1]~reg0feeder_combout ;
wire \i1|H_o[1]~reg0_q ;
wire \Mux0~0_combout ;
wire \Mux19~0_combout ;
wire \i1|reg_g[25]~feeder_combout ;
wire \i1|G_o[25]~reg0DUPLICATE_q ;
wire \i1|reg_g[24]~feeder_combout ;
wire \h6[24]~_wirecell_combout ;
wire \i1|G_o[24]~reg0_q ;
wire \i1|reg_g[23]~feeder_combout ;
wire \Add8~90 ;
wire \Add8~93_sumout ;
wire \h6[23]~12_combout ;
wire \h6[23]~_wirecell_combout ;
wire \i1|G_o[23]~reg0_q ;
wire \Add8~94 ;
wire \Add8~97_sumout ;
wire \h6[24]~13_combout ;
wire \Add8~98 ;
wire \Add8~101_sumout ;
wire \h6[25]~14_combout ;
wire \h6[25]~_wirecell_combout ;
wire \i1|G_o[25]~reg0_q ;
wire \i1|reg_h[25]~feeder_combout ;
wire \i1|H_o[25]~reg0DUPLICATE_q ;
wire \i1|reg_h[24]~feeder_combout ;
wire \h7[24]~_wirecell_combout ;
wire \i1|H_o[24]~reg0feeder_combout ;
wire \i1|H_o[24]~reg0_q ;
wire \i1|reg_h[23]~feeder_combout ;
wire \h7[23]~_wirecell_combout ;
wire \i1|H_o[23]~reg0_q ;
wire \i1|reg_h[22]~feeder_combout ;
wire \h7[22]~_wirecell_combout ;
wire \i1|H_o[22]~reg0feeder_combout ;
wire \i1|H_o[22]~reg0DUPLICATE_q ;
wire \i1|reg_h[20]~feeder_combout ;
wire \i1|H_o[20]~reg0feeder_combout ;
wire \i1|H_o[20]~reg0DUPLICATE_q ;
wire \Add9~74 ;
wire \Add9~77_sumout ;
wire \Add9~78 ;
wire \Add9~81_sumout ;
wire \Add9~82 ;
wire \Add9~85_sumout ;
wire \h7[21]~8_combout ;
wire \Add9~86 ;
wire \Add9~89_sumout ;
wire \h7[22]~9_combout ;
wire \Add9~90 ;
wire \Add9~93_sumout ;
wire \h7[23]~10_combout ;
wire \Add9~94 ;
wire \Add9~97_sumout ;
wire \h7[24]~11_combout ;
wire \Add9~98 ;
wire \Add9~101_sumout ;
wire \h7[25]~12_combout ;
wire \h7[25]~_wirecell_combout ;
wire \i1|H_o[25]~reg0feeder_combout ;
wire \i1|H_o[25]~reg0_q ;
wire \Mux14~0_combout ;
wire \i1|reg_g[30]~feeder_combout ;
wire \i1|G_o[30]~reg0_q ;
wire \Add8~118 ;
wire \Add8~121_sumout ;
wire \i1|G_o[30]~reg0DUPLICATE_q ;
wire \i1|reg_h[30]~feeder_combout ;
wire \i1|reg_h[28]~feeder_combout ;
wire \h7[28]~_wirecell_combout ;
wire \i1|H_o[28]~reg0feeder_combout ;
wire \i1|H_o[28]~reg0_q ;
wire \i1|E_o[20]~reg0DUPLICATE_q ;
wire \i1|reg_f[26]~feeder_combout ;
wire \Add7~102 ;
wire \Add7~105_sumout ;
wire \i1|F_o[26]~reg0_q ;
wire \i1|reg_g[26]~feeder_combout ;
wire \Add8~102 ;
wire \Add8~105_sumout ;
wire \h6[26]~15_combout ;
wire \h6[26]~_wirecell_combout ;
wire \i1|G_o[26]~reg0_q ;
wire \i1|reg_f[31]~feeder_combout ;
wire \Add7~122 ;
wire \Add7~125_sumout ;
wire \h5[31]~12_combout ;
wire \h5[31]~_wirecell_combout ;
wire \i1|F_o[31]~reg0_q ;
wire \i1|reg_g[31]~feeder_combout ;
wire \Add8~122 ;
wire \Add8~125_sumout ;
wire \i1|G_o[31]~reg0_q ;
wire \Mux28~0_combout ;
wire \i1|reg_b[3]~feeder_combout ;
wire \Mux29~0_combout ;
wire \i1|reg_c[2]~feeder_combout ;
wire \Add4~2 ;
wire \Add4~5_sumout ;
wire \h2[1]~0_combout ;
wire \Add4~6 ;
wire \Add4~9_sumout ;
wire \h2[2]~feeder_combout ;
wire \i1|C_o[2]~reg0_q ;
wire \i1|reg_d[2]~feeder_combout ;
wire \Add5~2 ;
wire \Add5~5_sumout ;
wire \h3[1]~0_combout ;
wire \Add5~6 ;
wire \Add5~9_sumout ;
wire \i1|D_o[2]~reg0_q ;
wire \i1|H_o[2]~reg0DUPLICATE_q ;
wire \Mux30~0_combout ;
wire \i1|Add7~130 ;
wire \i1|Add7~131 ;
wire \i1|Add7~134 ;
wire \i1|Add7~135 ;
wire \i1|Add7~137_sumout ;
wire \i1|E_o[27]~reg0_q ;
wire \i1|F_o[1]~reg0_q ;
wire \i1|Add6~2 ;
wire \i1|Add6~6 ;
wire \i1|Add6~9_sumout ;
wire \i1|Add6~5_sumout ;
wire \i1|Add7~2 ;
wire \i1|Add7~3 ;
wire \i1|Add7~6 ;
wire \i1|Add7~7 ;
wire \i1|Add7~9_sumout ;
wire \i1|E_o[2]~reg0_q ;
wire \Add6~2 ;
wire \Add6~5_sumout ;
wire \h4[1]~1_combout ;
wire \Add6~6 ;
wire \Add6~9_sumout ;
wire \h4[2]~2_combout ;
wire \h4[2]~_wirecell_combout ;
wire \i1|E_o[2]~reg0feeder_combout ;
wire \i1|E_o[2]~reg0DUPLICATE_q ;
wire \i1|reg_f[2]~feeder_combout ;
wire \Add7~6 ;
wire \Add7~9_sumout ;
wire \h5[2]~0_combout ;
wire \h5[2]~_wirecell_combout ;
wire \i1|F_o[2]~reg0_q ;
wire \i1|reg_g[2]~feeder_combout ;
wire \Add8~6 ;
wire \Add8~9_sumout ;
wire \h6[2]~feeder_combout ;
wire \i1|G_o[2]~reg0_q ;
wire \i1|reg_h[2]~feeder_combout ;
wire \Add9~6 ;
wire \Add9~9_sumout ;
wire \i1|H_o[2]~reg0feeder_combout ;
wire \i1|H_o[2]~reg0_q ;
wire \i1|reg_b[28]~feeder_combout ;
wire \i1|reg_b[27]~feeder_combout ;
wire \i1|reg_h[26]~feeder_combout ;
wire \Add9~102 ;
wire \Add9~105_sumout ;
wire \i1|H_o[26]~reg0feeder_combout ;
wire \i1|H_o[26]~reg0DUPLICATE_q ;
wire \Mux5~0_combout ;
wire \Mux6~0_combout ;
wire \Mux7~0_combout ;
wire \i1|reg_h[14]~feeder_combout ;
wire \i1|H_o[14]~reg0_q ;
wire \i1|reg_h[13]~feeder_combout ;
wire \i1|H_o[13]~reg0_q ;
wire \i1|reg_g[12]~feeder_combout ;
wire \i1|reg_g[11]~feeder_combout ;
wire \i1|reg_g[10]~feeder_combout ;
wire \i1|G_o[10]~reg0feeder_combout ;
wire \i1|G_o[10]~reg0_q ;
wire \Add8~38 ;
wire \Add8~41_sumout ;
wire \Add8~42 ;
wire \Add8~45_sumout ;
wire \h6[11]~6_combout ;
wire \h6[11]~_wirecell_combout ;
wire \i1|G_o[11]~reg0_q ;
wire \Add8~46 ;
wire \Add8~49_sumout ;
wire \h6[12]~7_combout ;
wire \h6[12]~_wirecell_combout ;
wire \i1|G_o[12]~reg0_q ;
wire \i1|reg_h[12]~feeder_combout ;
wire \i1|H_o[12]~reg0feeder_combout ;
wire \i1|H_o[12]~reg0_q ;
wire \i1|reg_h[11]~feeder_combout ;
wire \h7[11]~_wirecell_combout ;
wire \i1|H_o[11]~reg0feeder_combout ;
wire \i1|H_o[11]~reg0DUPLICATE_q ;
wire \i1|reg_h[10]~feeder_combout ;
wire \h7[10]~_wirecell_combout ;
wire \i1|H_o[10]~reg0feeder_combout ;
wire \i1|H_o[10]~reg0_q ;
wire \i1|reg_h[9]~feeder_combout ;
wire \i1|H_o[9]~reg0DUPLICATE_q ;
wire \i1|reg_h[8]~feeder_combout ;
wire \i1|H_o[7]~reg0_q ;
wire \i1|F_o[5]~reg0_q ;
wire \i1|reg_g[5]~feeder_combout ;
wire \i1|reg_f[3]~feeder_combout ;
wire \Add7~10 ;
wire \Add7~13_sumout ;
wire \h5[3]~1_combout ;
wire \h5[3]~_wirecell_combout ;
wire \i1|F_o[3]~reg0_q ;
wire \i1|reg_g[3]~feeder_combout ;
wire \Add8~10 ;
wire \Add8~13_sumout ;
wire \h6[3]~2_combout ;
wire \h6[3]~_wirecell_combout ;
wire \i1|G_o[3]~reg0feeder_combout ;
wire \i1|G_o[3]~reg0DUPLICATE_q ;
wire \Add8~14 ;
wire \Add8~17_sumout ;
wire \Add8~18 ;
wire \Add8~21_sumout ;
wire \h6[5]~3_combout ;
wire \h6[5]~_wirecell_combout ;
wire \i1|G_o[5]~reg0_q ;
wire \i1|reg_h[5]~feeder_combout ;
wire \i1|H_o[4]~reg0DUPLICATE_q ;
wire \i1|reg_h[3]~feeder_combout ;
wire \Add9~10 ;
wire \Add9~13_sumout ;
wire \h7[3]~1_combout ;
wire \h7[3]~_wirecell_combout ;
wire \i1|H_o[3]~reg0feeder_combout ;
wire \i1|H_o[3]~reg0_q ;
wire \Add9~14 ;
wire \Add9~17_sumout ;
wire \h7[4]~2_combout ;
wire \Add9~18 ;
wire \Add9~21_sumout ;
wire \i1|H_o[5]~reg0_q ;
wire \Add9~22 ;
wire \Add9~25_sumout ;
wire \Add9~26 ;
wire \Add9~29_sumout ;
wire \Add9~30 ;
wire \Add9~33_sumout ;
wire \h7[8]~3_combout ;
wire \h7[8]~_wirecell_combout ;
wire \i1|H_o[8]~reg0feeder_combout ;
wire \i1|H_o[8]~reg0DUPLICATE_q ;
wire \Add9~34 ;
wire \Add9~37_sumout ;
wire \Add9~38 ;
wire \Add9~41_sumout ;
wire \h7[10]~4_combout ;
wire \Add9~42 ;
wire \Add9~45_sumout ;
wire \h7[11]~5_combout ;
wire \Add9~46 ;
wire \Add9~49_sumout ;
wire \Add9~50 ;
wire \Add9~53_sumout ;
wire \Add9~54 ;
wire \Add9~57_sumout ;
wire \h7[14]~6_combout ;
wire \h7[14]~_wirecell_combout ;
wire \i1|H_o[14]~reg0DUPLICATE_q ;
wire \Mux17~0_combout ;
wire \Mux18~0_combout ;
wire \i1|H_o[12]~reg0DUPLICATE_q ;
wire \i1|H_o[11]~reg0_q ;
wire \Mux20~0_combout ;
wire \Mux21~0_combout ;
wire \i1|A_o[23]~reg0DUPLICATE_q ;
wire \Mux22~0_combout ;
wire \i1|H_o[22]~reg0_q ;
wire \Mux9~0_combout ;
wire \i1|A_o[11]~reg0_q ;
wire \Mux11~0_combout ;
wire \i1|H_o[9]~reg0_q ;
wire \Mux12~0_combout ;
wire \i1|H_o[8]~reg0_q ;
wire \Mux23~0_combout ;
wire \Mux24~0_combout ;
wire \Mux13~0_combout ;
wire \i1|Add6~54 ;
wire \i1|Add6~58 ;
wire \i1|Add6~62 ;
wire \i1|Add6~65_sumout ;
wire \Mux15~0_combout ;
wire \i1|reg_b[16]~feeder_combout ;
wire \i1|B_o[16]~reg0_q ;
wire \i1|reg_b[15]~feeder_combout ;
wire \h1[15]~_wirecell_combout ;
wire \i1|B_o[15]~reg0feeder_combout ;
wire \i1|B_o[15]~reg0_q ;
wire \i1|A_o[14]~reg0_q ;
wire \i1|reg_b[14]~feeder_combout ;
wire \i1|B_o[14]~reg0_q ;
wire \i1|Add3~43 ;
wire \i1|Add3~47 ;
wire \i1|Add3~51 ;
wire \i1|Add3~53_sumout ;
wire \i1|reg_c[13]~feeder_combout ;
wire \i1|reg_b[12]~feeder_combout ;
wire \i1|B_o[11]~reg0_q ;
wire \i1|reg_b[10]~feeder_combout ;
wire \i1|A_o[9]~reg0DUPLICATE_q ;
wire \i1|reg_b[9]~feeder_combout ;
wire \Mux25~0_combout ;
wire \i1|A_o[17]~reg0DUPLICATE_q ;
wire \Mux27~0_combout ;
wire \i1|H_o[3]~reg0DUPLICATE_q ;
wire \i1|A_o[13]~reg0DUPLICATE_q ;
wire \i1|H_o[0]~reg0_q ;
wire \i1|Add3~2 ;
wire \i1|Add3~3 ;
wire \i1|Add3~6 ;
wire \i1|Add3~7 ;
wire \i1|Add3~10 ;
wire \i1|Add3~11 ;
wire \i1|Add3~14 ;
wire \i1|Add3~15 ;
wire \i1|Add3~18 ;
wire \i1|Add3~19 ;
wire \i1|Add3~22 ;
wire \i1|Add3~23 ;
wire \i1|Add3~26 ;
wire \i1|Add3~27 ;
wire \i1|Add3~31 ;
wire \i1|Add3~33_sumout ;
wire \i1|reg_c[8]~feeder_combout ;
wire \i1|reg_c[6]~feeder_combout ;
wire \i1|reg_b[4]~feeder_combout ;
wire \Add3~14 ;
wire \Add3~17_sumout ;
wire \h1[4]~feeder_combout ;
wire \i1|B_o[4]~reg0_q ;
wire \i1|reg_c[4]~feeder_combout ;
wire \h2[4]~_wirecell_combout ;
wire \i1|C_o[4]~reg0_q ;
wire \Add4~10 ;
wire \Add4~13_sumout ;
wire \Add4~14 ;
wire \Add4~17_sumout ;
wire \h2[4]~1_combout ;
wire \Add4~18 ;
wire \Add4~21_sumout ;
wire \h2[5]~2_combout ;
wire \Add4~22 ;
wire \Add4~25_sumout ;
wire \h2[6]~3_combout ;
wire \h2[6]~_wirecell_combout ;
wire \i1|C_o[6]~reg0_q ;
wire \Add4~26 ;
wire \Add4~29_sumout ;
wire \Add4~30 ;
wire \Add4~33_sumout ;
wire \h2[8]~4_combout ;
wire \h2[8]~_wirecell_combout ;
wire \i1|C_o[8]~reg0_q ;
wire \i1|Gate1|MAJ[8]~8_combout ;
wire \i1|Gate1|MAJ[7]~7_combout ;
wire \i1|G_o[7]~reg0_q ;
wire \i1|E_o[17]~reg0DUPLICATE_q ;
wire \i1|G_o[3]~reg0_q ;
wire \i1|Add6~10 ;
wire \i1|Add6~14 ;
wire \i1|Add6~18 ;
wire \i1|Add6~22 ;
wire \i1|Add6~26 ;
wire \i1|Add6~29_sumout ;
wire \i1|Add6~25_sumout ;
wire \i1|Gate1|MAJ[6]~6_combout ;
wire \i1|A_o[5]~reg0_q ;
wire \i1|Gate1|MAJ[5]~5_combout ;
wire \i1|Add6~21_sumout ;
wire \i1|Gate1|MAJ[4]~4_combout ;
wire \i1|Add6~13_sumout ;
wire \i1|B_o[3]~reg0_q ;
wire \i1|Gate1|MAJ[3]~3_combout ;
wire \i1|A_o[2]~reg0_q ;
wire \i1|C_o[2]~reg0DUPLICATE_q ;
wire \i1|Gate1|MAJ[2]~2_combout ;
wire \i1|B_o[1]~reg0_q ;
wire \i1|Gate1|MAJ[1]~1_combout ;
wire \i1|Add0~130 ;
wire \i1|Add0~134 ;
wire \i1|Add0~138 ;
wire \i1|Add0~142 ;
wire \i1|Add0~146 ;
wire \i1|Add0~150 ;
wire \i1|Add0~154 ;
wire \i1|Add0~158 ;
wire \i1|Add0~161_sumout ;
wire \i1|Add0~157_sumout ;
wire \i1|Add0~153_sumout ;
wire \i1|Add0~149_sumout ;
wire \i1|Add0~145_sumout ;
wire \i1|Add0~141_sumout ;
wire \i1|Add0~137_sumout ;
wire \i1|Add0~133_sumout ;
wire \i1|Add3~1_sumout ;
wire \i1|Add0~2 ;
wire \i1|Add0~3 ;
wire \i1|Add0~6 ;
wire \i1|Add0~7 ;
wire \i1|Add0~10 ;
wire \i1|Add0~11 ;
wire \i1|Add0~14 ;
wire \i1|Add0~15 ;
wire \i1|Add0~18 ;
wire \i1|Add0~19 ;
wire \i1|Add0~22 ;
wire \i1|Add0~23 ;
wire \i1|Add0~26 ;
wire \i1|Add0~27 ;
wire \i1|Add0~30 ;
wire \i1|Add0~31 ;
wire \i1|Add0~33_sumout ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \h0[1]~2_combout ;
wire \Add2~6 ;
wire \Add2~9_sumout ;
wire \h0[2]~3_combout ;
wire \Add2~10 ;
wire \Add2~13_sumout ;
wire \Add2~14 ;
wire \Add2~17_sumout ;
wire \Add2~18 ;
wire \Add2~21_sumout ;
wire \h0[5]~4_combout ;
wire \Add2~22 ;
wire \Add2~25_sumout ;
wire \h0[6]~5_combout ;
wire \Add2~26 ;
wire \Add2~29_sumout ;
wire \Add2~30 ;
wire \Add2~33_sumout ;
wire \i1|A_o[8]~reg0_q ;
wire \i1|reg_b[8]~feeder_combout ;
wire \i1|B_o[8]~reg0_q ;
wire \Add3~30 ;
wire \Add3~33_sumout ;
wire \h1[8]~feeder_combout ;
wire \Add3~34 ;
wire \Add3~37_sumout ;
wire \h1[9]~3_combout ;
wire \h1[9]~_wirecell_combout ;
wire \i1|B_o[9]~reg0_q ;
wire \Add3~38 ;
wire \Add3~41_sumout ;
wire \h1[10]~4_combout ;
wire \h1[10]~_wirecell_combout ;
wire \i1|B_o[10]~reg0feeder_combout ;
wire \i1|B_o[10]~reg0_q ;
wire \Add3~42 ;
wire \Add3~45_sumout ;
wire \h1[11]~5_combout ;
wire \Add3~46 ;
wire \Add3~49_sumout ;
wire \h1[12]~feeder_combout ;
wire \i1|B_o[12]~reg0_q ;
wire \i1|reg_c[12]~feeder_combout ;
wire \h2[12]~_wirecell_combout ;
wire \i1|C_o[12]~reg0_q ;
wire \i1|reg_c[10]~feeder_combout ;
wire \i1|C_o[10]~reg0_q ;
wire \i1|reg_c[9]~feeder_combout ;
wire \h2[9]~_wirecell_combout ;
wire \i1|C_o[9]~reg0_q ;
wire \Add4~34 ;
wire \Add4~37_sumout ;
wire \h2[9]~5_combout ;
wire \Add4~38 ;
wire \Add4~41_sumout ;
wire \h2[10]~feeder_combout ;
wire \Add4~42 ;
wire \Add4~45_sumout ;
wire \Add4~46 ;
wire \Add4~49_sumout ;
wire \h2[12]~6_combout ;
wire \Add4~50 ;
wire \Add4~53_sumout ;
wire \h2[13]~7_combout ;
wire \h2[13]~_wirecell_combout ;
wire \i1|C_o[13]~reg0_q ;
wire \i1|Gate1|MAJ[13]~13_combout ;
wire \i1|Gate1|MAJ[12]~12_combout ;
wire \i1|Add6~30 ;
wire \i1|Add6~34 ;
wire \i1|Add6~38 ;
wire \i1|Add6~42 ;
wire \i1|Add6~45_sumout ;
wire \i1|Gate1|MAJ[11]~11_combout ;
wire \i1|Gate1|MAJ[10]~10_combout ;
wire \i1|Gate1|MAJ[9]~9_combout ;
wire \i1|Add0~162 ;
wire \i1|Add0~166 ;
wire \i1|Add0~170 ;
wire \i1|Add0~174 ;
wire \i1|Add0~178 ;
wire \i1|Add0~181_sumout ;
wire \i1|Add0~177_sumout ;
wire \i1|Add0~173_sumout ;
wire \i1|Add0~169_sumout ;
wire \i1|Add0~165_sumout ;
wire \i1|Add0~34 ;
wire \i1|Add0~35 ;
wire \i1|Add0~38 ;
wire \i1|Add0~39 ;
wire \i1|Add0~42 ;
wire \i1|Add0~43 ;
wire \i1|Add0~46 ;
wire \i1|Add0~47 ;
wire \i1|Add0~50 ;
wire \i1|Add0~51 ;
wire \i1|Add0~53_sumout ;
wire \Add2~34 ;
wire \Add2~37_sumout ;
wire \h0[9]~6_combout ;
wire \Add2~38 ;
wire \Add2~41_sumout ;
wire \h0[10]~7_combout ;
wire \Add2~42 ;
wire \Add2~45_sumout ;
wire \Add2~46 ;
wire \Add2~49_sumout ;
wire \Add2~50 ;
wire \Add2~53_sumout ;
wire \h0[13]~8_combout ;
wire \h0[13]~_wirecell_combout ;
wire \i1|A_o[13]~reg0feeder_combout ;
wire \i1|A_o[13]~reg0_q ;
wire \i1|reg_b[13]~feeder_combout ;
wire \h1[13]~_wirecell_combout ;
wire \i1|B_o[13]~reg0_q ;
wire \Add3~50 ;
wire \Add3~53_sumout ;
wire \h1[13]~6_combout ;
wire \Add3~54 ;
wire \Add3~57_sumout ;
wire \Add3~58 ;
wire \Add3~61_sumout ;
wire \h1[15]~7_combout ;
wire \Add3~62 ;
wire \Add3~65_sumout ;
wire \h1[16]~8_combout ;
wire \h1[16]~_wirecell_combout ;
wire \i1|B_o[16]~reg0DUPLICATE_q ;
wire \i1|reg_c[16]~feeder_combout ;
wire \i1|reg_c[15]~feeder_combout ;
wire \h2[15]~_wirecell_combout ;
wire \i1|C_o[15]~reg0_q ;
wire \i1|B_o[14]~reg0DUPLICATE_q ;
wire \i1|reg_c[14]~feeder_combout ;
wire \h2[14]~_wirecell_combout ;
wire \i1|C_o[14]~reg0_q ;
wire \Add4~54 ;
wire \Add4~57_sumout ;
wire \h2[14]~8_combout ;
wire \Add4~58 ;
wire \Add4~61_sumout ;
wire \h2[15]~9_combout ;
wire \Add4~62 ;
wire \Add4~65_sumout ;
wire \i1|C_o[16]~reg0_q ;
wire \i1|reg_d[16]~feeder_combout ;
wire \i1|reg_d[15]~feeder_combout ;
wire \h3[15]~_wirecell_combout ;
wire \i1|D_o[15]~reg0_q ;
wire \i1|reg_d[14]~feeder_combout ;
wire \h3[14]~_wirecell_combout ;
wire \i1|D_o[14]~reg0_q ;
wire \i1|reg_d[13]~feeder_combout ;
wire \i1|reg_d[12]~feeder_combout ;
wire \h3[12]~_wirecell_combout ;
wire \i1|D_o[12]~reg0_q ;
wire \i1|reg_d[10]~feeder_combout ;
wire \i1|reg_d[9]~feeder_combout ;
wire \i1|D_o[9]~reg0_q ;
wire \i1|reg_d[8]~feeder_combout ;
wire \i1|reg_d[6]~feeder_combout ;
wire \i1|D_o[6]~reg0_q ;
wire \i1|reg_d[4]~feeder_combout ;
wire \h3[4]~_wirecell_combout ;
wire \i1|D_o[4]~reg0_q ;
wire \Add5~10 ;
wire \Add5~13_sumout ;
wire \h3[3]~1_combout ;
wire \Add5~14 ;
wire \Add5~17_sumout ;
wire \h3[4]~2_combout ;
wire \Add5~18 ;
wire \Add5~21_sumout ;
wire \h3[5]~3_combout ;
wire \Add5~22 ;
wire \Add5~25_sumout ;
wire \Add5~26 ;
wire \Add5~29_sumout ;
wire \Add5~30 ;
wire \Add5~33_sumout ;
wire \h3[8]~4_combout ;
wire \h3[8]~_wirecell_combout ;
wire \i1|D_o[8]~reg0_q ;
wire \Add5~34 ;
wire \Add5~37_sumout ;
wire \Add5~38 ;
wire \Add5~41_sumout ;
wire \h3[10]~5_combout ;
wire \h3[10]~_wirecell_combout ;
wire \i1|D_o[10]~reg0_q ;
wire \Add5~42 ;
wire \Add5~45_sumout ;
wire \Add5~46 ;
wire \Add5~49_sumout ;
wire \h3[12]~6_combout ;
wire \Add5~50 ;
wire \Add5~53_sumout ;
wire \h3[13]~7_combout ;
wire \h3[13]~_wirecell_combout ;
wire \i1|D_o[13]~reg0_q ;
wire \Add5~54 ;
wire \Add5~57_sumout ;
wire \h3[14]~8_combout ;
wire \Add5~58 ;
wire \Add5~61_sumout ;
wire \h3[15]~9_combout ;
wire \Add5~62 ;
wire \Add5~65_sumout ;
wire \h3[16]~10_combout ;
wire \h3[16]~_wirecell_combout ;
wire \i1|D_o[16]~reg0_q ;
wire \i1|Add7~138 ;
wire \i1|Add7~139 ;
wire \i1|Add7~142 ;
wire \i1|Add7~143 ;
wire \i1|Add7~146 ;
wire \i1|Add7~147 ;
wire \i1|Add7~150 ;
wire \i1|Add7~151 ;
wire \i1|Add7~154 ;
wire \i1|Add7~155 ;
wire \i1|Add7~158 ;
wire \i1|Add7~159 ;
wire \i1|Add7~162 ;
wire \i1|Add7~163 ;
wire \i1|Add7~166 ;
wire \i1|Add7~167 ;
wire \i1|Add7~170 ;
wire \i1|Add7~171 ;
wire \i1|Add7~174 ;
wire \i1|Add7~175 ;
wire \i1|Add7~178 ;
wire \i1|Add7~179 ;
wire \i1|Add7~182 ;
wire \i1|Add7~183 ;
wire \i1|Add7~186 ;
wire \i1|Add7~187 ;
wire \i1|Add7~190 ;
wire \i1|Add7~191 ;
wire \i1|Add7~193_sumout ;
wire \i1|Add6~61_sumout ;
wire \i1|Add7~185_sumout ;
wire \i1|Add7~181_sumout ;
wire \i1|Add7~177_sumout ;
wire \i1|Add7~169_sumout ;
wire \i1|Add7~165_sumout ;
wire \i1|Add7~161_sumout ;
wire \i1|Add7~145_sumout ;
wire \i1|Add7~10 ;
wire \i1|Add7~11 ;
wire \i1|Add7~14 ;
wire \i1|Add7~15 ;
wire \i1|Add7~18 ;
wire \i1|Add7~19 ;
wire \i1|Add7~22 ;
wire \i1|Add7~23 ;
wire \i1|Add7~26 ;
wire \i1|Add7~27 ;
wire \i1|Add7~30 ;
wire \i1|Add7~31 ;
wire \i1|Add7~34 ;
wire \i1|Add7~35 ;
wire \i1|Add7~38 ;
wire \i1|Add7~39 ;
wire \i1|Add7~42 ;
wire \i1|Add7~43 ;
wire \i1|Add7~46 ;
wire \i1|Add7~47 ;
wire \i1|Add7~50 ;
wire \i1|Add7~51 ;
wire \i1|Add7~54 ;
wire \i1|Add7~55 ;
wire \i1|Add7~58 ;
wire \i1|Add7~59 ;
wire \i1|Add7~62 ;
wire \i1|Add7~63 ;
wire \i1|Add7~65_sumout ;
wire \Add6~10 ;
wire \Add6~13_sumout ;
wire \h4[3]~3_combout ;
wire \Add6~14 ;
wire \Add6~17_sumout ;
wire \h4[4]~4_combout ;
wire \Add6~18 ;
wire \Add6~21_sumout ;
wire \h4[5]~5_combout ;
wire \Add6~22 ;
wire \Add6~25_sumout ;
wire \h4[6]~6_combout ;
wire \h4[6]~feeder_combout ;
wire \Add6~26 ;
wire \Add6~29_sumout ;
wire \Add6~30 ;
wire \Add6~33_sumout ;
wire \Add6~34 ;
wire \Add6~37_sumout ;
wire \h4[9]~7_combout ;
wire \Add6~38 ;
wire \Add6~41_sumout ;
wire \Add6~42 ;
wire \Add6~45_sumout ;
wire \Add6~46 ;
wire \Add6~49_sumout ;
wire \h4[12]~8_combout ;
wire \Add6~50 ;
wire \Add6~53_sumout ;
wire \Add6~54 ;
wire \Add6~57_sumout ;
wire \h4[14]~9_combout ;
wire \Add6~58 ;
wire \Add6~61_sumout ;
wire \Add6~62 ;
wire \Add6~65_sumout ;
wire \i1|E_o[16]~reg0_q ;
wire \i1|reg_f[16]~feeder_combout ;
wire \Add7~62 ;
wire \Add7~65_sumout ;
wire \h5[16]~6_combout ;
wire \h5[16]~_wirecell_combout ;
wire \i1|F_o[16]~reg0_q ;
wire \i1|reg_g[16]~feeder_combout ;
wire \Add8~58 ;
wire \Add8~61_sumout ;
wire \h6[15]~9_combout ;
wire \Add8~62 ;
wire \Add8~65_sumout ;
wire \h6[16]~10_combout ;
wire \h6[16]~_wirecell_combout ;
wire \i1|G_o[16]~reg0_q ;
wire \i1|reg_h[16]~feeder_combout ;
wire \Add9~58 ;
wire \Add9~61_sumout ;
wire \h7[15]~7_combout ;
wire \Add9~62 ;
wire \Add9~65_sumout ;
wire \i1|H_o[16]~reg0feeder_combout ;
wire \i1|H_o[16]~reg0_q ;
wire \i1|Add3~55 ;
wire \i1|Add3~58 ;
wire \i1|Add3~59 ;
wire \i1|Add3~62 ;
wire \i1|Add3~63 ;
wire \i1|Add3~66 ;
wire \i1|Add3~67 ;
wire \i1|Add3~70 ;
wire \i1|Add3~71 ;
wire \i1|Add3~74 ;
wire \i1|Add3~75 ;
wire \i1|Add3~79 ;
wire \i1|Add3~81_sumout ;
wire \i1|A_o[20]~reg0DUPLICATE_q ;
wire \i1|reg_b[20]~feeder_combout ;
wire \i1|reg_b[19]~feeder_combout ;
wire \i1|reg_b[18]~feeder_combout ;
wire \i1|reg_b[17]~feeder_combout ;
wire \h1[17]~_wirecell_combout ;
wire \i1|B_o[17]~reg0_q ;
wire \Add3~66 ;
wire \Add3~69_sumout ;
wire \h1[17]~9_combout ;
wire \Add3~70 ;
wire \Add3~73_sumout ;
wire \h1[18]~10_combout ;
wire \h1[18]~_wirecell_combout ;
wire \i1|B_o[18]~reg0_q ;
wire \Add3~74 ;
wire \Add3~77_sumout ;
wire \i1|B_o[19]~reg0feeder_combout ;
wire \i1|B_o[19]~reg0_q ;
wire \Add3~78 ;
wire \Add3~81_sumout ;
wire \h1[20]~feeder_combout ;
wire \i1|B_o[20]~reg0_q ;
wire \i1|reg_c[20]~feeder_combout ;
wire \i1|reg_c[19]~feeder_combout ;
wire \i1|reg_c[18]~feeder_combout ;
wire \h2[18]~_wirecell_combout ;
wire \i1|C_o[18]~reg0_q ;
wire \i1|reg_c[17]~feeder_combout ;
wire \Add4~66 ;
wire \Add4~69_sumout ;
wire \h2[17]~10_combout ;
wire \h2[17]~_wirecell_combout ;
wire \i1|C_o[17]~reg0_q ;
wire \Add4~70 ;
wire \Add4~73_sumout ;
wire \h2[18]~11_combout ;
wire \Add4~74 ;
wire \Add4~77_sumout ;
wire \h2[19]~12_combout ;
wire \h2[19]~_wirecell_combout ;
wire \i1|C_o[19]~reg0feeder_combout ;
wire \i1|C_o[19]~reg0_q ;
wire \Add4~78 ;
wire \Add4~81_sumout ;
wire \i1|C_o[20]~reg0_q ;
wire \i1|Gate1|MAJ[20]~20_combout ;
wire \i1|Gate1|MAJ[19]~19_combout ;
wire \i1|Gate1|MAJ[18]~18_combout ;
wire \i1|Add6~66 ;
wire \i1|Add6~70 ;
wire \i1|Add6~73_sumout ;
wire \i1|Gate1|MAJ[17]~17_combout ;
wire \i1|Gate1|MAJ[16]~16_combout ;
wire \i1|B_o[15]~reg0DUPLICATE_q ;
wire \i1|Gate1|MAJ[15]~15_combout ;
wire \i1|Gate1|MAJ[14]~14_combout ;
wire \i1|Add0~182 ;
wire \i1|Add0~186 ;
wire \i1|Add0~190 ;
wire \i1|Add0~194 ;
wire \i1|Add0~198 ;
wire \i1|Add0~202 ;
wire \i1|Add0~206 ;
wire \i1|Add0~209_sumout ;
wire \i1|Add0~205_sumout ;
wire \i1|Add0~201_sumout ;
wire \i1|Add0~197_sumout ;
wire \i1|Add0~193_sumout ;
wire \i1|Add0~189_sumout ;
wire \i1|Add0~185_sumout ;
wire \i1|Add0~54 ;
wire \i1|Add0~55 ;
wire \i1|Add0~58 ;
wire \i1|Add0~59 ;
wire \i1|Add0~62 ;
wire \i1|Add0~63 ;
wire \i1|Add0~66 ;
wire \i1|Add0~67 ;
wire \i1|Add0~70 ;
wire \i1|Add0~71 ;
wire \i1|Add0~74 ;
wire \i1|Add0~75 ;
wire \i1|Add0~78 ;
wire \i1|Add0~79 ;
wire \i1|Add0~81_sumout ;
wire \i1|reg_a[20]~feeder_combout ;
wire \i1|A_o[19]~reg0_q ;
wire \Add2~54 ;
wire \Add2~57_sumout ;
wire \h0[14]~9_combout ;
wire \Add2~58 ;
wire \Add2~61_sumout ;
wire \h0[15]~10_combout ;
wire \Add2~62 ;
wire \Add2~65_sumout ;
wire \h0[16]~11_combout ;
wire \Add2~66 ;
wire \Add2~69_sumout ;
wire \Add2~70 ;
wire \Add2~73_sumout ;
wire \Add2~74 ;
wire \Add2~77_sumout ;
wire \h0[19]~12_combout ;
wire \Add2~78 ;
wire \Add2~81_sumout ;
wire \i1|A_o[20]~reg0feeder_combout ;
wire \i1|A_o[20]~reg0_q ;
wire \i1|Add3~30 ;
wire \i1|Add3~35 ;
wire \i1|Add3~37_sumout ;
wire \i1|Add0~37_sumout ;
wire \h0[9]~_wirecell_combout ;
wire \i1|A_o[9]~reg0_q ;
wire \i1|Add3~78 ;
wire \i1|Add3~83 ;
wire \i1|Add3~85_sumout ;
wire \i1|Add6~74 ;
wire \i1|Add6~78 ;
wire \i1|Add6~82 ;
wire \i1|Add6~85_sumout ;
wire \i1|A_o[21]~reg0_q ;
wire \i1|reg_b[21]~feeder_combout ;
wire \Add3~82 ;
wire \Add3~85_sumout ;
wire \h1[21]~11_combout ;
wire \h1[21]~_wirecell_combout ;
wire \i1|B_o[21]~reg0_q ;
wire \i1|reg_c[21]~feeder_combout ;
wire \Add4~82 ;
wire \Add4~85_sumout ;
wire \h2[21]~13_combout ;
wire \h2[21]~_wirecell_combout ;
wire \i1|C_o[21]~reg0_q ;
wire \i1|Gate1|MAJ[21]~21_combout ;
wire \i1|Add0~210 ;
wire \i1|Add0~213_sumout ;
wire \i1|Add0~82 ;
wire \i1|Add0~83 ;
wire \i1|Add0~85_sumout ;
wire \Add2~82 ;
wire \Add2~85_sumout ;
wire \i1|A_o[21]~reg0DUPLICATE_q ;
wire \i1|A_o[30]~reg0DUPLICATE_q ;
wire \i1|Add3~34 ;
wire \i1|Add3~39 ;
wire \i1|Add3~41_sumout ;
wire \i1|Add0~41_sumout ;
wire \h0[10]~_wirecell_combout ;
wire \i1|A_o[10]~reg0_q ;
wire \i1|Add3~82 ;
wire \i1|Add3~86 ;
wire \i1|Add3~87 ;
wire \i1|Add3~89_sumout ;
wire \i1|reg_b[22]~feeder_combout ;
wire \Add3~86 ;
wire \Add3~89_sumout ;
wire \h1[22]~12_combout ;
wire \h1[22]~_wirecell_combout ;
wire \i1|B_o[22]~reg0_q ;
wire \i1|reg_c[22]~feeder_combout ;
wire \Add4~86 ;
wire \Add4~89_sumout ;
wire \h2[22]~14_combout ;
wire \h2[22]~_wirecell_combout ;
wire \i1|C_o[22]~reg0_q ;
wire \i1|Gate1|MAJ[22]~22_combout ;
wire \i1|Add0~214 ;
wire \i1|Add0~217_sumout ;
wire \i1|Add0~86 ;
wire \i1|Add0~87 ;
wire \i1|Add0~89_sumout ;
wire \i1|reg_a[22]~feeder_combout ;
wire \Add2~86 ;
wire \Add2~89_sumout ;
wire \i1|A_o[22]~reg0_q ;
wire \i1|Add3~38 ;
wire \i1|Add3~42 ;
wire \i1|Add3~46 ;
wire \i1|Add3~50 ;
wire \i1|Add3~54 ;
wire \i1|Add3~57_sumout ;
wire \i1|Add0~57_sumout ;
wire \h0[14]~_wirecell_combout ;
wire \i1|A_o[14]~reg0feeder_combout ;
wire \i1|A_o[14]~reg0DUPLICATE_q ;
wire \Mux8~0_combout ;
wire \i1|Add3~90 ;
wire \i1|Add3~91 ;
wire \i1|Add3~94 ;
wire \i1|Add3~95 ;
wire \i1|Add3~98 ;
wire \i1|Add3~99 ;
wire \i1|Add3~102 ;
wire \i1|Add3~103 ;
wire \i1|Add3~105_sumout ;
wire \i1|B_o[26]~reg0DUPLICATE_q ;
wire \i1|reg_c[26]~feeder_combout ;
wire \i1|reg_b[25]~feeder_combout ;
wire \Add3~98 ;
wire \Add3~101_sumout ;
wire \h1[25]~14_combout ;
wire \h1[25]~_wirecell_combout ;
wire \i1|B_o[25]~reg0_q ;
wire \i1|reg_c[25]~feeder_combout ;
wire \i1|reg_c[24]~feeder_combout ;
wire \i1|C_o[24]~reg0_q ;
wire \i1|reg_c[23]~feeder_combout ;
wire \Add4~90 ;
wire \Add4~93_sumout ;
wire \i1|C_o[23]~reg0_q ;
wire \Add4~94 ;
wire \Add4~97_sumout ;
wire \Add4~98 ;
wire \Add4~101_sumout ;
wire \i1|C_o[25]~reg0feeder_combout ;
wire \i1|C_o[25]~reg0_q ;
wire \Add4~102 ;
wire \Add4~105_sumout ;
wire \h2[26]~15_combout ;
wire \h2[26]~_wirecell_combout ;
wire \i1|C_o[26]~reg0_q ;
wire \i1|Gate1|MAJ[26]~26_combout ;
wire \i1|Gate1|MAJ[25]~25_combout ;
wire \i1|Gate1|MAJ[23]~23_combout ;
wire \i1|Add0~218 ;
wire \i1|Add0~222 ;
wire \i1|Add0~226 ;
wire \i1|Add0~230 ;
wire \i1|Add0~233_sumout ;
wire \i1|Add0~229_sumout ;
wire \i1|Add3~97_sumout ;
wire \i1|Add0~221_sumout ;
wire \i1|Add0~90 ;
wire \i1|Add0~91 ;
wire \i1|Add0~94 ;
wire \i1|Add0~95 ;
wire \i1|Add0~98 ;
wire \i1|Add0~99 ;
wire \i1|Add0~102 ;
wire \i1|Add0~103 ;
wire \i1|Add0~105_sumout ;
wire \i1|reg_a[26]~feeder_combout ;
wire \Add2~90 ;
wire \Add2~93_sumout ;
wire \Add2~94 ;
wire \Add2~97_sumout ;
wire \Add2~98 ;
wire \Add2~101_sumout ;
wire \h0[25]~13_combout ;
wire \Add2~102 ;
wire \Add2~105_sumout ;
wire \i1|A_o[26]~reg0_q ;
wire \i1|reg_b[26]~feeder_combout ;
wire \Add3~102 ;
wire \Add3~105_sumout ;
wire \i1|B_o[26]~reg0_q ;
wire \Add3~106 ;
wire \Add3~109_sumout ;
wire \h1[27]~15_combout ;
wire \h1[27]~_wirecell_combout ;
wire \i1|B_o[27]~reg0feeder_combout ;
wire \i1|B_o[27]~reg0_q ;
wire \Add3~110 ;
wire \Add3~113_sumout ;
wire \h1[28]~16_combout ;
wire \h1[28]~_wirecell_combout ;
wire \i1|B_o[28]~reg0_q ;
wire \i1|reg_c[28]~feeder_combout ;
wire \i1|B_o[27]~reg0DUPLICATE_q ;
wire \i1|reg_c[27]~feeder_combout ;
wire \Add4~106 ;
wire \Add4~109_sumout ;
wire \h2[27]~16_combout ;
wire \h2[27]~_wirecell_combout ;
wire \i1|C_o[27]~reg0_q ;
wire \Add4~110 ;
wire \Add4~113_sumout ;
wire \h2[28]~17_combout ;
wire \h2[28]~_wirecell_combout ;
wire \i1|C_o[28]~reg0_q ;
wire \i1|Gate1|MAJ[28]~28_combout ;
wire \i1|Gate1|MAJ[27]~27_combout ;
wire \i1|Add0~234 ;
wire \i1|Add0~238 ;
wire \i1|Add0~241_sumout ;
wire \Mux3~0_combout ;
wire \Mux4~0_combout ;
wire \i1|Add3~106 ;
wire \i1|Add3~107 ;
wire \i1|Add3~110 ;
wire \i1|Add3~111 ;
wire \i1|Add3~113_sumout ;
wire \i1|Add0~237_sumout ;
wire \i1|Add0~106 ;
wire \i1|Add0~107 ;
wire \i1|Add0~110 ;
wire \i1|Add0~111 ;
wire \i1|Add0~113_sumout ;
wire \i1|reg_a[28]~feeder_combout ;
wire \Add2~106 ;
wire \Add2~109_sumout ;
wire \h0[27]~14_combout ;
wire \Add2~110 ;
wire \Add2~113_sumout ;
wire \i1|A_o[28]~reg0feeder_combout ;
wire \i1|A_o[28]~reg0_q ;
wire \i1|Add3~61_sumout ;
wire \i1|Add0~61_sumout ;
wire \h0[15]~_wirecell_combout ;
wire \i1|A_o[15]~reg0_q ;
wire \i1|Add3~9_sumout ;
wire \i1|Add0~9_sumout ;
wire \h0[2]~_wirecell_combout ;
wire \i1|A_o[2]~reg0DUPLICATE_q ;
wire \i1|reg_b[2]~feeder_combout ;
wire \Add3~2 ;
wire \Add3~5_sumout ;
wire \Add3~6 ;
wire \Add3~9_sumout ;
wire \h1[2]~1_combout ;
wire \h1[2]~_wirecell_combout ;
wire \i1|B_o[2]~reg0_q ;
wire \Add3~10 ;
wire \Add3~13_sumout ;
wire \h1[3]~feeder_combout ;
wire \i1|B_o[3]~reg0DUPLICATE_q ;
wire \i1|reg_c[3]~feeder_combout ;
wire \i1|C_o[3]~reg0_q ;
wire \i1|reg_d[3]~feeder_combout ;
wire \h3[3]~_wirecell_combout ;
wire \i1|D_o[3]~reg0_q ;
wire \i1|Add7~141_sumout ;
wire \i1|Add7~13_sumout ;
wire \h4[3]~_wirecell_combout ;
wire \i1|E_o[3]~reg0_q ;
wire \i1|Add6~110 ;
wire \i1|Add6~114 ;
wire \i1|Add6~118 ;
wire \i1|Add6~122 ;
wire \i1|Add6~125_sumout ;
wire \i1|reg_h[31]~feeder_combout ;
wire \Add9~122 ;
wire \Add9~125_sumout ;
wire \i1|H_o[31]~reg0_q ;
wire \i1|reg_b[31]~feeder_combout ;
wire \i1|reg_b[30]~feeder_combout ;
wire \i1|B_o[30]~reg0feeder_combout ;
wire \i1|B_o[30]~reg0_q ;
wire \Add3~114 ;
wire \Add3~117_sumout ;
wire \h1[29]~17_combout ;
wire \Add3~118 ;
wire \Add3~121_sumout ;
wire \Add3~122 ;
wire \Add3~125_sumout ;
wire \h1[31]~18_combout ;
wire \h1[31]~_wirecell_combout ;
wire \i1|B_o[31]~reg0_q ;
wire \i1|reg_c[31]~feeder_combout ;
wire \i1|reg_c[30]~feeder_combout ;
wire \Add4~114 ;
wire \Add4~117_sumout ;
wire \h2[29]~18_combout ;
wire \Add4~118 ;
wire \Add4~121_sumout ;
wire \i1|C_o[30]~reg0_q ;
wire \Add4~122 ;
wire \Add4~125_sumout ;
wire \i1|C_o[31]~reg0_q ;
wire \i1|reg_d[31]~feeder_combout ;
wire \i1|reg_d[30]~feeder_combout ;
wire \i1|D_o[30]~reg0_q ;
wire \i1|reg_d[28]~feeder_combout ;
wire \i1|D_o[28]~reg0_q ;
wire \i1|reg_d[27]~feeder_combout ;
wire \i1|reg_d[26]~feeder_combout ;
wire \h3[26]~_wirecell_combout ;
wire \i1|D_o[26]~reg0_q ;
wire \i1|reg_d[25]~feeder_combout ;
wire \i1|reg_d[24]~feeder_combout ;
wire \h3[24]~_wirecell_combout ;
wire \i1|D_o[24]~reg0feeder_combout ;
wire \i1|D_o[24]~reg0_q ;
wire \i1|reg_d[23]~feeder_combout ;
wire \i1|reg_d[22]~feeder_combout ;
wire \i1|reg_d[21]~feeder_combout ;
wire \i1|reg_d[20]~feeder_combout ;
wire \i1|D_o[20]~reg0feeder_combout ;
wire \i1|D_o[20]~reg0_q ;
wire \i1|reg_d[19]~feeder_combout ;
wire \i1|reg_d[18]~feeder_combout ;
wire \h3[18]~_wirecell_combout ;
wire \i1|D_o[18]~reg0_q ;
wire \i1|reg_d[17]~feeder_combout ;
wire \Add5~66 ;
wire \Add5~69_sumout ;
wire \h3[17]~11_combout ;
wire \h3[17]~_wirecell_combout ;
wire \i1|D_o[17]~reg0_q ;
wire \Add5~70 ;
wire \Add5~73_sumout ;
wire \h3[18]~12_combout ;
wire \Add5~74 ;
wire \Add5~77_sumout ;
wire \h3[19]~13_combout ;
wire \h3[19]~_wirecell_combout ;
wire \i1|D_o[19]~reg0_q ;
wire \Add5~78 ;
wire \Add5~81_sumout ;
wire \Add5~82 ;
wire \Add5~85_sumout ;
wire \i1|D_o[21]~reg0_q ;
wire \Add5~86 ;
wire \Add5~89_sumout ;
wire \h3[22]~14_combout ;
wire \h3[22]~_wirecell_combout ;
wire \i1|D_o[22]~reg0feeder_combout ;
wire \i1|D_o[22]~reg0_q ;
wire \Add5~90 ;
wire \Add5~93_sumout ;
wire \i1|D_o[23]~reg0_q ;
wire \Add5~94 ;
wire \Add5~97_sumout ;
wire \h3[24]~15_combout ;
wire \Add5~98 ;
wire \Add5~101_sumout ;
wire \i1|D_o[25]~reg0feeder_combout ;
wire \i1|D_o[25]~reg0_q ;
wire \Add5~102 ;
wire \Add5~105_sumout ;
wire \h3[26]~16_combout ;
wire \Add5~106 ;
wire \Add5~109_sumout ;
wire \i1|D_o[27]~reg0_q ;
wire \Add5~110 ;
wire \Add5~113_sumout ;
wire \Add5~114 ;
wire \Add5~117_sumout ;
wire \h3[29]~17_combout ;
wire \Add5~118 ;
wire \Add5~121_sumout ;
wire \Add5~122 ;
wire \Add5~125_sumout ;
wire \h3[31]~18_combout ;
wire \h3[31]~_wirecell_combout ;
wire \i1|D_o[31]~reg0_q ;
wire \Mux1~0_combout ;
wire \i1|D_o[28]~reg0DUPLICATE_q ;
wire \i1|H_o[26]~reg0_q ;
wire \i1|D_o[25]~reg0DUPLICATE_q ;
wire \i1|D_o[23]~reg0DUPLICATE_q ;
wire \i1|H_o[20]~reg0_q ;
wire \i1|Add7~194 ;
wire \i1|Add7~195 ;
wire \i1|Add7~198 ;
wire \i1|Add7~199 ;
wire \i1|Add7~202 ;
wire \i1|Add7~203 ;
wire \i1|Add7~206 ;
wire \i1|Add7~207 ;
wire \i1|Add7~210 ;
wire \i1|Add7~211 ;
wire \i1|Add7~214 ;
wire \i1|Add7~215 ;
wire \i1|Add7~218 ;
wire \i1|Add7~219 ;
wire \i1|Add7~222 ;
wire \i1|Add7~223 ;
wire \i1|Add7~226 ;
wire \i1|Add7~227 ;
wire \i1|Add7~230 ;
wire \i1|Add7~231 ;
wire \i1|Add7~234 ;
wire \i1|Add7~235 ;
wire \i1|Add7~238 ;
wire \i1|Add7~239 ;
wire \i1|Add7~242 ;
wire \i1|Add7~243 ;
wire \i1|Add7~246 ;
wire \i1|Add7~247 ;
wire \i1|Add7~250 ;
wire \i1|Add7~251 ;
wire \i1|Add7~253_sumout ;
wire \i1|Add7~249_sumout ;
wire \i1|Add6~117_sumout ;
wire \i1|Add7~241_sumout ;
wire \i1|Add7~237_sumout ;
wire \i1|Add7~233_sumout ;
wire \i1|Add7~229_sumout ;
wire \i1|Add7~225_sumout ;
wire \i1|Add7~221_sumout ;
wire \i1|Add7~217_sumout ;
wire \i1|Add7~209_sumout ;
wire \i1|Add7~205_sumout ;
wire \i1|Add7~197_sumout ;
wire \i1|Add7~66 ;
wire \i1|Add7~67 ;
wire \i1|Add7~70 ;
wire \i1|Add7~71 ;
wire \i1|Add7~74 ;
wire \i1|Add7~75 ;
wire \i1|Add7~78 ;
wire \i1|Add7~79 ;
wire \i1|Add7~82 ;
wire \i1|Add7~83 ;
wire \i1|Add7~86 ;
wire \i1|Add7~87 ;
wire \i1|Add7~90 ;
wire \i1|Add7~91 ;
wire \i1|Add7~94 ;
wire \i1|Add7~95 ;
wire \i1|Add7~98 ;
wire \i1|Add7~99 ;
wire \i1|Add7~102 ;
wire \i1|Add7~103 ;
wire \i1|Add7~106 ;
wire \i1|Add7~107 ;
wire \i1|Add7~110 ;
wire \i1|Add7~111 ;
wire \i1|Add7~114 ;
wire \i1|Add7~115 ;
wire \i1|Add7~118 ;
wire \i1|Add7~119 ;
wire \i1|Add7~122 ;
wire \i1|Add7~123 ;
wire \i1|Add7~125_sumout ;
wire \i1|reg_e[31]~feeder_combout ;
wire \Add6~66 ;
wire \Add6~69_sumout ;
wire \h4[17]~10_combout ;
wire \Add6~70 ;
wire \Add6~73_sumout ;
wire \h4[18]~11_combout ;
wire \Add6~74 ;
wire \Add6~77_sumout ;
wire \h4[19]~12_combout ;
wire \Add6~78 ;
wire \Add6~81_sumout ;
wire \Add6~82 ;
wire \Add6~85_sumout ;
wire \Add6~86 ;
wire \Add6~89_sumout ;
wire \Add6~90 ;
wire \Add6~93_sumout ;
wire \Add6~94 ;
wire \Add6~97_sumout ;
wire \h4[24]~13_combout ;
wire \Add6~98 ;
wire \Add6~101_sumout ;
wire \Add6~102 ;
wire \Add6~105_sumout ;
wire \Add6~106 ;
wire \Add6~109_sumout ;
wire \Add6~110 ;
wire \Add6~113_sumout ;
wire \h4[28]~14_combout ;
wire \Add6~114 ;
wire \Add6~117_sumout ;
wire \Add6~118 ;
wire \Add6~121_sumout ;
wire \h4[30]~15_combout ;
wire \Add6~122 ;
wire \Add6~125_sumout ;
wire \i1|E_o[31]~reg0_q ;
wire \i1|Add6~86 ;
wire \i1|Add6~90 ;
wire \i1|Add6~94 ;
wire \i1|Add6~98 ;
wire \i1|Add6~102 ;
wire \i1|Add6~105_sumout ;
wire \i1|Add7~105_sumout ;
wire \i1|reg_e[26]~feeder_combout ;
wire \i1|E_o[26]~reg0_q ;
wire \i1|Add6~106 ;
wire \i1|Add6~109_sumout ;
wire \i1|Add7~109_sumout ;
wire \i1|reg_e[27]~feeder_combout ;
wire \i1|E_o[27]~reg0DUPLICATE_q ;
wire \i1|reg_f[27]~feeder_combout ;
wire \Add7~106 ;
wire \Add7~109_sumout ;
wire \h5[27]~10_combout ;
wire \h5[27]~_wirecell_combout ;
wire \i1|F_o[27]~reg0_q ;
wire \i1|reg_g[27]~feeder_combout ;
wire \Add8~106 ;
wire \Add8~109_sumout ;
wire \h6[27]~16_combout ;
wire \h6[27]~_wirecell_combout ;
wire \i1|G_o[27]~reg0feeder_combout ;
wire \i1|G_o[27]~reg0_q ;
wire \i1|reg_h[27]~feeder_combout ;
wire \h7[27]~_wirecell_combout ;
wire \i1|H_o[27]~reg0_q ;
wire \Add9~106 ;
wire \Add9~109_sumout ;
wire \h7[27]~13_combout ;
wire \Add9~110 ;
wire \Add9~113_sumout ;
wire \h7[28]~14_combout ;
wire \Add9~114 ;
wire \Add9~117_sumout ;
wire \Add9~118 ;
wire \Add9~121_sumout ;
wire \h7[30]~15_combout ;
wire \h7[30]~_wirecell_combout ;
wire \i1|H_o[30]~reg0_q ;
wire \i1|Add3~114 ;
wire \i1|Add3~115 ;
wire \i1|Add3~118 ;
wire \i1|Add3~119 ;
wire \i1|Add3~121_sumout ;
wire \i1|Gate1|MAJ[30]~30_combout ;
wire \i1|Gate1|MAJ[29]~29_combout ;
wire \i1|Add0~242 ;
wire \i1|Add0~246 ;
wire \i1|Add0~249_sumout ;
wire \i1|Add0~245_sumout ;
wire \i1|Add0~114 ;
wire \i1|Add0~115 ;
wire \i1|Add0~118 ;
wire \i1|Add0~119 ;
wire \i1|Add0~121_sumout ;
wire \i1|reg_a[30]~feeder_combout ;
wire \Add2~114 ;
wire \Add2~117_sumout ;
wire \h0[29]~15_combout ;
wire \Add2~118 ;
wire \Add2~121_sumout ;
wire \h0[30]~16_combout ;
wire \h0[30]~_wirecell_combout ;
wire \i1|A_o[30]~reg0_q ;
wire \i1|Add3~69_sumout ;
wire \i1|Add0~69_sumout ;
wire \i1|A_o[17]~reg0_q ;
wire \i1|Add3~109_sumout ;
wire \i1|Add0~109_sumout ;
wire \i1|reg_a[27]~feeder_combout ;
wire \h0[27]~_wirecell_combout ;
wire \i1|A_o[27]~reg0feeder_combout ;
wire \i1|A_o[27]~reg0_q ;
wire \i1|Add3~101_sumout ;
wire \i1|Add0~101_sumout ;
wire \i1|reg_a[25]~feeder_combout ;
wire \h0[25]~_wirecell_combout ;
wire \i1|A_o[25]~reg0_q ;
wire \i1|Add3~49_sumout ;
wire \i1|Add0~49_sumout ;
wire \i1|A_o[12]~reg0_q ;
wire \i1|Add3~122 ;
wire \i1|Add3~123 ;
wire \i1|Add3~125_sumout ;
wire \i1|Gate1|MAJ[31]~31_combout ;
wire \i1|Add0~250 ;
wire \i1|Add0~253_sumout ;
wire \i1|Add0~122 ;
wire \i1|Add0~123 ;
wire \i1|Add0~125_sumout ;
wire \Add2~122 ;
wire \Add2~125_sumout ;
wire \i1|A_o[31]~reg0_q ;
wire \i1|Add3~73_sumout ;
wire \i1|Add0~73_sumout ;
wire \i1|A_o[18]~reg0_q ;
wire \i1|Add3~65_sumout ;
wire \i1|Add0~65_sumout ;
wire \h0[16]~_wirecell_combout ;
wire \i1|A_o[16]~reg0_q ;
wire \i1|Add3~13_sumout ;
wire \i1|Add0~13_sumout ;
wire \i1|A_o[3]~reg0feeder_combout ;
wire \i1|A_o[3]~reg0_q ;
wire \i1|Add3~5_sumout ;
wire \i1|Add0~5_sumout ;
wire \h0[1]~_wirecell_combout ;
wire \i1|A_o[1]~reg0_q ;
wire \i1|reg_b[1]~feeder_combout ;
wire \i1|B_o[1]~reg0DUPLICATE_q ;
wire \i1|reg_c[1]~feeder_combout ;
wire \h2[1]~_wirecell_combout ;
wire \i1|C_o[1]~reg0_q ;
wire \i1|reg_d[1]~feeder_combout ;
wire \h3[1]~_wirecell_combout ;
wire \i1|D_o[1]~reg0_q ;
wire \i1|Add7~133_sumout ;
wire \i1|Add7~5_sumout ;
wire \h4[1]~_wirecell_combout ;
wire \i1|E_o[1]~reg0feeder_combout ;
wire \i1|E_o[1]~reg0_q ;
wire \i1|Add6~33_sumout ;
wire \i1|Add7~33_sumout ;
wire \i1|E_o[8]~reg0_q ;
wire \i1|reg_f[8]~feeder_combout ;
wire \Add7~26 ;
wire \Add7~29_sumout ;
wire \h5[7]~2_combout ;
wire \Add7~30 ;
wire \Add7~33_sumout ;
wire \i1|F_o[8]~reg0DUPLICATE_q ;
wire \i1|reg_g[8]~feeder_combout ;
wire \h6[8]~_wirecell_combout ;
wire \i1|G_o[8]~reg0_q ;
wire \i1|G_o[6]~reg0_q ;
wire \Add8~22 ;
wire \Add8~25_sumout ;
wire \h6[6]~feeder_combout ;
wire \Add8~26 ;
wire \Add8~29_sumout ;
wire \h6[7]~4_combout ;
wire \Add8~30 ;
wire \Add8~33_sumout ;
wire \h6[8]~5_combout ;
wire \Add8~34 ;
wire \Add8~37_sumout ;
wire \h6[9]~feeder_combout ;
wire \i1|G_o[9]~reg0_q ;
wire \i1|Add6~37_sumout ;
wire \i1|Add7~37_sumout ;
wire \h4[9]~_wirecell_combout ;
wire \i1|E_o[9]~reg0_q ;
wire \i1|reg_f[9]~feeder_combout ;
wire \i1|F_o[9]~reg0DUPLICATE_q ;
wire \Add7~34 ;
wire \Add7~37_sumout ;
wire \Add7~38 ;
wire \Add7~41_sumout ;
wire \i1|F_o[10]~reg0feeder_combout ;
wire \i1|F_o[10]~reg0_q ;
wire \i1|Add6~41_sumout ;
wire \i1|Add7~41_sumout ;
wire \i1|E_o[10]~reg0_q ;
wire \i1|Add6~17_sumout ;
wire \i1|Add7~17_sumout ;
wire \h4[4]~_wirecell_combout ;
wire \i1|E_o[4]~reg0_q ;
wire \i1|reg_f[4]~feeder_combout ;
wire \Add7~14 ;
wire \Add7~17_sumout ;
wire \i1|F_o[4]~reg0_q ;
wire \i1|reg_g[4]~feeder_combout ;
wire \i1|G_o[4]~reg0feeder_combout ;
wire \i1|G_o[4]~reg0_q ;
wire \i1|reg_h[4]~feeder_combout ;
wire \h7[4]~_wirecell_combout ;
wire \i1|H_o[4]~reg0_q ;
wire \i1|Add3~17_sumout ;
wire \i1|Add0~17_sumout ;
wire \i1|A_o[4]~reg0_q ;
wire \i1|Add3~93_sumout ;
wire \i1|Add0~93_sumout ;
wire \i1|reg_a[23]~feeder_combout ;
wire \i1|A_o[23]~reg0_q ;
wire \i1|reg_b[23]~feeder_combout ;
wire \Add3~90 ;
wire \Add3~93_sumout ;
wire \i1|B_o[23]~reg0_q ;
wire \Add3~94 ;
wire \Add3~97_sumout ;
wire \h1[24]~13_combout ;
wire \h1[24]~_wirecell_combout ;
wire \i1|B_o[24]~reg0_q ;
wire \i1|Gate1|MAJ[24]~24_combout ;
wire \i1|Add0~225_sumout ;
wire \i1|Add0~97_sumout ;
wire \i1|reg_a[24]~feeder_combout ;
wire \i1|A_o[24]~reg0DUPLICATE_q ;
wire \i1|Add3~45_sumout ;
wire \i1|Add0~45_sumout ;
wire \i1|A_o[11]~reg0DUPLICATE_q ;
wire \i1|reg_b[11]~feeder_combout ;
wire \h1[11]~_wirecell_combout ;
wire \i1|B_o[11]~reg0DUPLICATE_q ;
wire \i1|reg_c[11]~feeder_combout ;
wire \i1|C_o[11]~reg0_q ;
wire \i1|reg_d[11]~feeder_combout ;
wire \i1|D_o[11]~reg0_q ;
wire \i1|Add7~173_sumout ;
wire \i1|Add7~45_sumout ;
wire \i1|E_o[11]~reg0_q ;
wire \i1|reg_f[11]~feeder_combout ;
wire \h5[11]~_wirecell_combout ;
wire \i1|F_o[11]~reg0feeder_combout ;
wire \i1|F_o[11]~reg0_q ;
wire \Add7~42 ;
wire \Add7~45_sumout ;
wire \h5[11]~3_combout ;
wire \Add7~46 ;
wire \Add7~49_sumout ;
wire \i1|F_o[12]~reg0_q ;
wire \i1|Add6~46 ;
wire \i1|Add6~49_sumout ;
wire \i1|Add7~49_sumout ;
wire \h4[12]~_wirecell_combout ;
wire \i1|E_o[12]~reg0_q ;
wire \i1|Add6~50 ;
wire \i1|Add6~53_sumout ;
wire \i1|Add7~53_sumout ;
wire \i1|E_o[13]~reg0_q ;
wire \i1|reg_f[13]~feeder_combout ;
wire \Add7~50 ;
wire \Add7~53_sumout ;
wire \h5[13]~4_combout ;
wire \h5[13]~_wirecell_combout ;
wire \i1|F_o[13]~reg0_q ;
wire \i1|reg_g[13]~feeder_combout ;
wire \Add8~50 ;
wire \Add8~53_sumout ;
wire \h6[13]~feeder_combout ;
wire \i1|G_o[13]~reg0_q ;
wire \Add8~54 ;
wire \Add8~57_sumout ;
wire \h6[14]~8_combout ;
wire \h6[14]~_wirecell_combout ;
wire \i1|G_o[14]~reg0_q ;
wire \i1|Add6~57_sumout ;
wire \i1|Add7~57_sumout ;
wire \h4[14]~_wirecell_combout ;
wire \i1|E_o[14]~reg0DUPLICATE_q ;
wire \i1|reg_f[14]~feeder_combout ;
wire \h5[14]~_wirecell_combout ;
wire \i1|F_o[14]~reg0_q ;
wire \Add7~54 ;
wire \Add7~57_sumout ;
wire \h5[14]~5_combout ;
wire \Add7~58 ;
wire \Add7~61_sumout ;
wire \i1|F_o[15]~reg0_q ;
wire \i1|reg_g[15]~feeder_combout ;
wire \h6[15]~_wirecell_combout ;
wire \i1|G_o[15]~reg0_q ;
wire \i1|reg_h[15]~feeder_combout ;
wire \h7[15]~_wirecell_combout ;
wire \i1|H_o[15]~reg0feeder_combout ;
wire \i1|H_o[15]~reg0_q ;
wire \i1|Add7~189_sumout ;
wire \i1|Add7~61_sumout ;
wire \i1|E_o[15]~reg0DUPLICATE_q ;
wire \i1|Add6~89_sumout ;
wire \i1|Add7~89_sumout ;
wire \i1|reg_e[22]~feeder_combout ;
wire \i1|E_o[22]~reg0_q ;
wire \i1|reg_f[22]~feeder_combout ;
wire \i1|F_o[22]~reg0_q ;
wire \Add7~86 ;
wire \Add7~89_sumout ;
wire \Add7~90 ;
wire \Add7~93_sumout ;
wire \i1|F_o[23]~reg0_q ;
wire \i1|Add6~93_sumout ;
wire \i1|Add7~93_sumout ;
wire \i1|E_o[23]~reg0_q ;
wire \i1|Add6~69_sumout ;
wire \i1|Add7~69_sumout ;
wire \h4[17]~_wirecell_combout ;
wire \i1|E_o[17]~reg0_q ;
wire \i1|reg_f[17]~feeder_combout ;
wire \Add7~66 ;
wire \Add7~69_sumout ;
wire \i1|F_o[17]~reg0_q ;
wire \i1|reg_g[17]~feeder_combout ;
wire \Add8~66 ;
wire \Add8~69_sumout ;
wire \h6[17]~11_combout ;
wire \h6[17]~_wirecell_combout ;
wire \i1|G_o[17]~reg0_q ;
wire \i1|reg_h[17]~feeder_combout ;
wire \i1|H_o[17]~reg0_q ;
wire \Add9~66 ;
wire \Add9~69_sumout ;
wire \Add9~70 ;
wire \Add9~73_sumout ;
wire \i1|H_o[18]~reg0_q ;
wire \i1|Add7~201_sumout ;
wire \i1|Add7~73_sumout ;
wire \h4[18]~_wirecell_combout ;
wire \i1|E_o[18]~reg0_q ;
wire \i1|reg_f[18]~feeder_combout ;
wire \Add7~70 ;
wire \Add7~73_sumout ;
wire \h5[18]~7_combout ;
wire \h5[18]~_wirecell_combout ;
wire \i1|F_o[18]~reg0_q ;
wire \i1|reg_g[18]~feeder_combout ;
wire \i1|G_o[18]~reg0feeder_combout ;
wire \i1|G_o[18]~reg0_q ;
wire \Add8~70 ;
wire \Add8~73_sumout ;
wire \Add8~74 ;
wire \Add8~77_sumout ;
wire \Add8~78 ;
wire \Add8~81_sumout ;
wire \i1|G_o[20]~reg0feeder_combout ;
wire \i1|G_o[20]~reg0DUPLICATE_q ;
wire \i1|Add6~81_sumout ;
wire \i1|Add7~81_sumout ;
wire \i1|reg_e[20]~feeder_combout ;
wire \i1|E_o[20]~reg0feeder_combout ;
wire \i1|E_o[20]~reg0_q ;
wire \i1|reg_f[20]~feeder_combout ;
wire \i1|F_o[20]~reg0feeder_combout ;
wire \i1|F_o[20]~reg0_q ;
wire \Add7~74 ;
wire \Add7~77_sumout ;
wire \Add7~78 ;
wire \Add7~81_sumout ;
wire \Add7~82 ;
wire \Add7~85_sumout ;
wire \i1|F_o[21]~reg0feeder_combout ;
wire \i1|F_o[21]~reg0_q ;
wire \i1|reg_g[21]~feeder_combout ;
wire \i1|G_o[21]~reg0_q ;
wire \i1|reg_h[21]~feeder_combout ;
wire \h7[21]~_wirecell_combout ;
wire \i1|H_o[21]~reg0_q ;
wire \i1|Add7~213_sumout ;
wire \i1|Add7~85_sumout ;
wire \i1|reg_e[21]~feeder_combout ;
wire \i1|E_o[21]~reg0_q ;
wire \i1|Add6~113_sumout ;
wire \i1|Add7~113_sumout ;
wire \i1|reg_e[28]~feeder_combout ;
wire \h4[28]~_wirecell_combout ;
wire \i1|E_o[28]~reg0_q ;
wire \i1|reg_f[28]~feeder_combout ;
wire \Add7~110 ;
wire \Add7~113_sumout ;
wire \h5[28]~11_combout ;
wire \h5[28]~_wirecell_combout ;
wire \i1|F_o[28]~reg0feeder_combout ;
wire \i1|F_o[28]~reg0_q ;
wire \i1|reg_g[28]~feeder_combout ;
wire \Add8~110 ;
wire \Add8~113_sumout ;
wire \h6[28]~17_combout ;
wire \h6[28]~_wirecell_combout ;
wire \i1|G_o[28]~reg0_q ;
wire \Add8~114 ;
wire \Add8~117_sumout ;
wire \i1|G_o[29]~reg0_q ;
wire \i1|reg_h[29]~feeder_combout ;
wire \i1|H_o[29]~reg0feeder_combout ;
wire \i1|H_o[29]~reg0_q ;
wire \i1|Add3~117_sumout ;
wire \i1|Add0~117_sumout ;
wire \i1|reg_a[29]~feeder_combout ;
wire \h0[29]~_wirecell_combout ;
wire \i1|A_o[29]~reg0feeder_combout ;
wire \i1|A_o[29]~reg0_q ;
wire \i1|reg_b[29]~feeder_combout ;
wire \h1[29]~_wirecell_combout ;
wire \i1|B_o[29]~reg0_q ;
wire \i1|reg_c[29]~feeder_combout ;
wire \h2[29]~_wirecell_combout ;
wire \i1|C_o[29]~reg0_q ;
wire \i1|reg_d[29]~feeder_combout ;
wire \h3[29]~_wirecell_combout ;
wire \i1|D_o[29]~reg0_q ;
wire \i1|Add7~245_sumout ;
wire \i1|Add7~117_sumout ;
wire \i1|reg_e[29]~feeder_combout ;
wire \i1|E_o[29]~reg0_q ;
wire \i1|reg_f[29]~feeder_combout ;
wire \Add7~114 ;
wire \Add7~117_sumout ;
wire \i1|F_o[29]~reg0_q ;
wire \Add7~118 ;
wire \Add7~121_sumout ;
wire \i1|F_o[30]~reg0_q ;
wire \i1|Add6~121_sumout ;
wire \i1|Add7~121_sumout ;
wire \h4[30]~_wirecell_combout ;
wire \i1|E_o[30]~reg0_q ;
wire \i1|Add6~97_sumout ;
wire \i1|Add7~97_sumout ;
wire \h4[24]~_wirecell_combout ;
wire \i1|E_o[24]~reg0_q ;
wire \i1|reg_f[24]~feeder_combout ;
wire \Add7~94 ;
wire \Add7~97_sumout ;
wire \h5[24]~8_combout ;
wire \h5[24]~_wirecell_combout ;
wire \i1|F_o[24]~reg0_q ;
wire \Add7~98 ;
wire \Add7~101_sumout ;
wire \h5[25]~9_combout ;
wire \h5[25]~_wirecell_combout ;
wire \i1|F_o[25]~reg0_q ;
wire \i1|Add6~101_sumout ;
wire \i1|Add7~101_sumout ;
wire \i1|E_o[25]~reg0feeder_combout ;
wire \i1|E_o[25]~reg0_q ;
wire \i1|Add6~77_sumout ;
wire \i1|Add7~77_sumout ;
wire \h4[19]~_wirecell_combout ;
wire \i1|E_o[19]~reg0DUPLICATE_q ;
wire \i1|reg_f[19]~feeder_combout ;
wire \i1|F_o[19]~reg0_q ;
wire \i1|reg_g[19]~feeder_combout ;
wire \i1|G_o[19]~reg0_q ;
wire \i1|reg_h[19]~feeder_combout ;
wire \i1|H_o[19]~reg0_q ;
wire \i1|Add3~77_sumout ;
wire \i1|Add0~77_sumout ;
wire \h0[19]~_wirecell_combout ;
wire \i1|A_o[19]~reg0DUPLICATE_q ;
wire \i1|Add3~25_sumout ;
wire \i1|Add0~25_sumout ;
wire \h0[6]~_wirecell_combout ;
wire \i1|A_o[6]~reg0feeder_combout ;
wire \i1|A_o[6]~reg0_q ;
wire \i1|reg_b[6]~feeder_combout ;
wire \i1|B_o[6]~reg0_q ;
wire \Add3~18 ;
wire \Add3~21_sumout ;
wire \Add3~22 ;
wire \Add3~25_sumout ;
wire \Add3~26 ;
wire \Add3~29_sumout ;
wire \h1[7]~2_combout ;
wire \h1[7]~_wirecell_combout ;
wire \i1|B_o[7]~reg0_q ;
wire \i1|reg_c[7]~feeder_combout ;
wire \i1|C_o[7]~reg0_q ;
wire \i1|reg_d[7]~feeder_combout ;
wire \i1|D_o[7]~reg0_q ;
wire \i1|Add7~157_sumout ;
wire \i1|Add7~29_sumout ;
wire \i1|E_o[7]~reg0feeder_combout ;
wire \i1|E_o[7]~reg0DUPLICATE_q ;
wire \i1|reg_f[7]~feeder_combout ;
wire \h5[7]~_wirecell_combout ;
wire \i1|F_o[7]~reg0_q ;
wire \i1|reg_g[7]~feeder_combout ;
wire \h6[7]~_wirecell_combout ;
wire \i1|G_o[7]~reg0DUPLICATE_q ;
wire \i1|reg_h[7]~feeder_combout ;
wire \i1|H_o[7]~reg0feeder_combout ;
wire \i1|H_o[7]~reg0DUPLICATE_q ;
wire \i1|Add3~29_sumout ;
wire \i1|Add0~29_sumout ;
wire \i1|A_o[7]~reg0_q ;
wire \i1|A_o[18]~reg0DUPLICATE_q ;
wire \i1|Add3~21_sumout ;
wire \i1|Add0~21_sumout ;
wire \h0[5]~_wirecell_combout ;
wire \i1|A_o[5]~reg0feeder_combout ;
wire \i1|A_o[5]~reg0DUPLICATE_q ;
wire \i1|reg_b[5]~feeder_combout ;
wire \i1|B_o[5]~reg0_q ;
wire \i1|reg_c[5]~feeder_combout ;
wire \h2[5]~_wirecell_combout ;
wire \i1|C_o[5]~reg0_q ;
wire \i1|reg_d[5]~feeder_combout ;
wire \h3[5]~_wirecell_combout ;
wire \i1|D_o[5]~reg0_q ;
wire \i1|Add7~149_sumout ;
wire \i1|Add7~21_sumout ;
wire \h4[5]~_wirecell_combout ;
wire \i1|E_o[5]~reg0_q ;
wire \i1|reg_f[5]~feeder_combout ;
wire \Add7~18 ;
wire \Add7~21_sumout ;
wire \i1|F_o[5]~reg0DUPLICATE_q ;
wire \Add7~22 ;
wire \Add7~25_sumout ;
wire \i1|F_o[6]~reg0_q ;
wire \i1|reg_g[6]~feeder_combout ;
wire \i1|G_o[6]~reg0DUPLICATE_q ;
wire \i1|reg_h[6]~feeder_combout ;
wire \i1|H_o[6]~reg0_q ;
wire \i1|Add7~153_sumout ;
wire \i1|Add7~25_sumout ;
wire \h4[6]~_wirecell_combout ;
wire \i1|E_o[6]~reg0_q ;
wire \i1|Add6~1_sumout ;
wire \i1|Add0~129_sumout ;
wire \i1|Add0~1_sumout ;
wire \h0[0]~_wirecell_combout ;
wire \i1|A_o[0]~reg0_q ;
wire \Add2~1_sumout ;
wire \h0[0]~1_combout ;
wire \out_data~1_combout ;
wire \out_data~0_combout ;
wire \out_data~2_combout ;
wire \out_data[0]~3_combout ;
wire \out_data[0]~reg0_q ;
wire \out_data~5_combout ;
wire \out_data~4_combout ;
wire \out_data~6_combout ;
wire \out_data[1]~reg0_q ;
wire \out_data~8_combout ;
wire \out_data~7_combout ;
wire \out_data~9_combout ;
wire \out_data[2]~reg0_q ;
wire \out_data~11_combout ;
wire \out_data~10_combout ;
wire \out_data~12_combout ;
wire \out_data[3]~reg0_q ;
wire \out_data~14_combout ;
wire \out_data~13_combout ;
wire \out_data~15_combout ;
wire \out_data[4]~reg0_q ;
wire \out_data~16_combout ;
wire \out_data~17_combout ;
wire \out_data~18_combout ;
wire \out_data[5]~reg0_q ;
wire \out_data~20_combout ;
wire \out_data~19_combout ;
wire \out_data~21_combout ;
wire \out_data[6]~reg0_q ;
wire \out_data~22_combout ;
wire \out_data~23_combout ;
wire \out_data~24_combout ;
wire \out_data[7]~reg0_q ;
wire \out_data~26_combout ;
wire \out_data~25_combout ;
wire \out_data~27_combout ;
wire \out_data[8]~reg0_q ;
wire \out_data~29_combout ;
wire \out_data~28_combout ;
wire \out_data~30_combout ;
wire \out_data[9]~reg0_q ;
wire \out_data~31_combout ;
wire \out_data~32_combout ;
wire \out_data~33_combout ;
wire \out_data[10]~reg0_q ;
wire \out_data~34_combout ;
wire \out_data~35_combout ;
wire \out_data~36_combout ;
wire \out_data[11]~reg0_q ;
wire \out_data~38_combout ;
wire \out_data~37_combout ;
wire \out_data~39_combout ;
wire \out_data[12]~reg0_q ;
wire \out_data~41_combout ;
wire \out_data~40_combout ;
wire \out_data~42_combout ;
wire \out_data[13]~reg0_q ;
wire \out_data~44_combout ;
wire \out_data~43_combout ;
wire \out_data~45_combout ;
wire \out_data[14]~reg0_q ;
wire \out_data~46_combout ;
wire \out_data~47_combout ;
wire \out_data~48_combout ;
wire \out_data[15]~reg0_q ;
wire \out_data~49_combout ;
wire \out_data~50_combout ;
wire \out_data~51_combout ;
wire \out_data[16]~reg0_q ;
wire \out_data~53_combout ;
wire \out_data~52_combout ;
wire \out_data~54_combout ;
wire \out_data[17]~reg0_q ;
wire \out_data~56_combout ;
wire \out_data~55_combout ;
wire \out_data~57_combout ;
wire \out_data[18]~reg0_q ;
wire \out_data~59_combout ;
wire \out_data~58_combout ;
wire \out_data~60_combout ;
wire \out_data[19]~reg0_q ;
wire \out_data~62_combout ;
wire \out_data~61_combout ;
wire \out_data~63_combout ;
wire \out_data[20]~reg0_q ;
wire \out_data~64_combout ;
wire \out_data~65_combout ;
wire \out_data~66_combout ;
wire \out_data[21]~reg0_q ;
wire \out_data~67_combout ;
wire \out_data~68_combout ;
wire \out_data~69_combout ;
wire \out_data[22]~reg0_q ;
wire \out_data~70_combout ;
wire \out_data~71_combout ;
wire \out_data~72_combout ;
wire \out_data[23]~reg0_q ;
wire \out_data~74_combout ;
wire \out_data~73_combout ;
wire \out_data~75_combout ;
wire \out_data[24]~reg0_q ;
wire \out_data~76_combout ;
wire \out_data~77_combout ;
wire \out_data~78_combout ;
wire \out_data[25]~reg0_q ;
wire \out_data~79_combout ;
wire \out_data~80_combout ;
wire \out_data~81_combout ;
wire \out_data[26]~reg0_q ;
wire \out_data~82_combout ;
wire \out_data~83_combout ;
wire \out_data~84_combout ;
wire \out_data[27]~reg0_q ;
wire \out_data~85_combout ;
wire \out_data~86_combout ;
wire \out_data~87_combout ;
wire \out_data[28]~reg0_q ;
wire \out_data~88_combout ;
wire \out_data~89_combout ;
wire \out_data~90_combout ;
wire \out_data[29]~reg0_q ;
wire \out_data~91_combout ;
wire \out_data~92_combout ;
wire \out_data~93_combout ;
wire \out_data[30]~reg0_q ;
wire \out_data~95_combout ;
wire \out_data~94_combout ;
wire \out_data~96_combout ;
wire \out_data[31]~reg0_q ;
wire [2:0] out_count;
wire [31:0] \i1|reg_h ;
wire [31:0] h5;
wire [31:0] \i1|reg_e ;
wire [31:0] h6;
wire [31:0] \i1|reg_f ;
wire [31:0] h7;
wire [31:0] \i1|reg_g ;
wire [31:0] h3;
wire [31:0] \i1|reg_c ;
wire [31:0] h4;
wire [31:0] \i1|reg_d ;
wire [31:0] h1;
wire [31:0] \i1|reg_a ;
wire [31:0] h2;
wire [31:0] \i1|reg_b ;
wire [31:0] M_inter;
wire [31:0] h0;
wire [5:0] round_count;
wire [3:0] read_count;
wire [31:0] \i0|reg_15 ;
wire [31:0] \i0|reg_6 ;
wire [31:0] \i0|reg_14 ;
wire [31:0] \i0|reg_1 ;
wire [31:0] Kt_sig;
wire [31:0] \i0|reg_4 ;
wire [31:0] \i1|Gate1|SIG1 ;
wire [0:40] M_rtl_0_bypass;
wire [31:0] \i0|reg_5 ;
wire [31:0] \i0|reg_13 ;
wire [31:0] \i0|reg_0 ;
wire [31:0] \i0|reg_3 ;
wire [31:0] \i1|Gate1|SIG0 ;
wire [31:0] \i0|reg_12 ;
wire [31:0] \i0|reg_11 ;
wire [31:0] \i0|reg_2 ;
wire [31:0] \i0|reg_10 ;
wire [31:0] \i0|reg_9 ;
wire [31:0] \i0|reg_8 ;
wire [31:0] \i0|reg_7 ;

wire [39:0] \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \M_rtl_0|auto_generated|ram_block1a0~portbdataout  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \M_rtl_0|auto_generated|ram_block1a1  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \M_rtl_0|auto_generated|ram_block1a2  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \M_rtl_0|auto_generated|ram_block1a3  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \M_rtl_0|auto_generated|ram_block1a4  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \M_rtl_0|auto_generated|ram_block1a5  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \M_rtl_0|auto_generated|ram_block1a6  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \M_rtl_0|auto_generated|ram_block1a7  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \M_rtl_0|auto_generated|ram_block1a8  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \M_rtl_0|auto_generated|ram_block1a9  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \M_rtl_0|auto_generated|ram_block1a10  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \M_rtl_0|auto_generated|ram_block1a11  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \M_rtl_0|auto_generated|ram_block1a12  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \M_rtl_0|auto_generated|ram_block1a13  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \M_rtl_0|auto_generated|ram_block1a14  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \M_rtl_0|auto_generated|ram_block1a15  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \M_rtl_0|auto_generated|ram_block1a16  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \M_rtl_0|auto_generated|ram_block1a17  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \M_rtl_0|auto_generated|ram_block1a18  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \M_rtl_0|auto_generated|ram_block1a19  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \M_rtl_0|auto_generated|ram_block1a20  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \M_rtl_0|auto_generated|ram_block1a21  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \M_rtl_0|auto_generated|ram_block1a22  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \M_rtl_0|auto_generated|ram_block1a23  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \M_rtl_0|auto_generated|ram_block1a24  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \M_rtl_0|auto_generated|ram_block1a25  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \M_rtl_0|auto_generated|ram_block1a26  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \M_rtl_0|auto_generated|ram_block1a27  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \M_rtl_0|auto_generated|ram_block1a28  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \M_rtl_0|auto_generated|ram_block1a29  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \M_rtl_0|auto_generated|ram_block1a30  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \M_rtl_0|auto_generated|ram_block1a31  = \M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \out_data[0]~output (
	.i(\out_data[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[0]),
	.obar());
// synopsys translate_off
defparam \out_data[0]~output .bus_hold = "false";
defparam \out_data[0]~output .open_drain_output = "false";
defparam \out_data[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \out_data[1]~output (
	.i(\out_data[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[1]),
	.obar());
// synopsys translate_off
defparam \out_data[1]~output .bus_hold = "false";
defparam \out_data[1]~output .open_drain_output = "false";
defparam \out_data[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \out_data[2]~output (
	.i(\out_data[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[2]),
	.obar());
// synopsys translate_off
defparam \out_data[2]~output .bus_hold = "false";
defparam \out_data[2]~output .open_drain_output = "false";
defparam \out_data[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \out_data[3]~output (
	.i(\out_data[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[3]),
	.obar());
// synopsys translate_off
defparam \out_data[3]~output .bus_hold = "false";
defparam \out_data[3]~output .open_drain_output = "false";
defparam \out_data[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \out_data[4]~output (
	.i(\out_data[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[4]),
	.obar());
// synopsys translate_off
defparam \out_data[4]~output .bus_hold = "false";
defparam \out_data[4]~output .open_drain_output = "false";
defparam \out_data[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \out_data[5]~output (
	.i(\out_data[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[5]),
	.obar());
// synopsys translate_off
defparam \out_data[5]~output .bus_hold = "false";
defparam \out_data[5]~output .open_drain_output = "false";
defparam \out_data[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \out_data[6]~output (
	.i(\out_data[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[6]),
	.obar());
// synopsys translate_off
defparam \out_data[6]~output .bus_hold = "false";
defparam \out_data[6]~output .open_drain_output = "false";
defparam \out_data[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \out_data[7]~output (
	.i(\out_data[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[7]),
	.obar());
// synopsys translate_off
defparam \out_data[7]~output .bus_hold = "false";
defparam \out_data[7]~output .open_drain_output = "false";
defparam \out_data[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \out_data[8]~output (
	.i(\out_data[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[8]),
	.obar());
// synopsys translate_off
defparam \out_data[8]~output .bus_hold = "false";
defparam \out_data[8]~output .open_drain_output = "false";
defparam \out_data[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \out_data[9]~output (
	.i(\out_data[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[9]),
	.obar());
// synopsys translate_off
defparam \out_data[9]~output .bus_hold = "false";
defparam \out_data[9]~output .open_drain_output = "false";
defparam \out_data[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N22
cyclonev_io_obuf \out_data[10]~output (
	.i(\out_data[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[10]),
	.obar());
// synopsys translate_off
defparam \out_data[10]~output .bus_hold = "false";
defparam \out_data[10]~output .open_drain_output = "false";
defparam \out_data[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \out_data[11]~output (
	.i(\out_data[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[11]),
	.obar());
// synopsys translate_off
defparam \out_data[11]~output .bus_hold = "false";
defparam \out_data[11]~output .open_drain_output = "false";
defparam \out_data[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \out_data[12]~output (
	.i(\out_data[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[12]),
	.obar());
// synopsys translate_off
defparam \out_data[12]~output .bus_hold = "false";
defparam \out_data[12]~output .open_drain_output = "false";
defparam \out_data[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \out_data[13]~output (
	.i(\out_data[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[13]),
	.obar());
// synopsys translate_off
defparam \out_data[13]~output .bus_hold = "false";
defparam \out_data[13]~output .open_drain_output = "false";
defparam \out_data[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \out_data[14]~output (
	.i(\out_data[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[14]),
	.obar());
// synopsys translate_off
defparam \out_data[14]~output .bus_hold = "false";
defparam \out_data[14]~output .open_drain_output = "false";
defparam \out_data[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \out_data[15]~output (
	.i(\out_data[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[15]),
	.obar());
// synopsys translate_off
defparam \out_data[15]~output .bus_hold = "false";
defparam \out_data[15]~output .open_drain_output = "false";
defparam \out_data[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \out_data[16]~output (
	.i(\out_data[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[16]),
	.obar());
// synopsys translate_off
defparam \out_data[16]~output .bus_hold = "false";
defparam \out_data[16]~output .open_drain_output = "false";
defparam \out_data[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \out_data[17]~output (
	.i(\out_data[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[17]),
	.obar());
// synopsys translate_off
defparam \out_data[17]~output .bus_hold = "false";
defparam \out_data[17]~output .open_drain_output = "false";
defparam \out_data[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \out_data[18]~output (
	.i(\out_data[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[18]),
	.obar());
// synopsys translate_off
defparam \out_data[18]~output .bus_hold = "false";
defparam \out_data[18]~output .open_drain_output = "false";
defparam \out_data[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \out_data[19]~output (
	.i(\out_data[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[19]),
	.obar());
// synopsys translate_off
defparam \out_data[19]~output .bus_hold = "false";
defparam \out_data[19]~output .open_drain_output = "false";
defparam \out_data[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \out_data[20]~output (
	.i(\out_data[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[20]),
	.obar());
// synopsys translate_off
defparam \out_data[20]~output .bus_hold = "false";
defparam \out_data[20]~output .open_drain_output = "false";
defparam \out_data[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N5
cyclonev_io_obuf \out_data[21]~output (
	.i(\out_data[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[21]),
	.obar());
// synopsys translate_off
defparam \out_data[21]~output .bus_hold = "false";
defparam \out_data[21]~output .open_drain_output = "false";
defparam \out_data[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \out_data[22]~output (
	.i(\out_data[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[22]),
	.obar());
// synopsys translate_off
defparam \out_data[22]~output .bus_hold = "false";
defparam \out_data[22]~output .open_drain_output = "false";
defparam \out_data[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \out_data[23]~output (
	.i(\out_data[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[23]),
	.obar());
// synopsys translate_off
defparam \out_data[23]~output .bus_hold = "false";
defparam \out_data[23]~output .open_drain_output = "false";
defparam \out_data[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \out_data[24]~output (
	.i(\out_data[24]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[24]),
	.obar());
// synopsys translate_off
defparam \out_data[24]~output .bus_hold = "false";
defparam \out_data[24]~output .open_drain_output = "false";
defparam \out_data[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \out_data[25]~output (
	.i(\out_data[25]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[25]),
	.obar());
// synopsys translate_off
defparam \out_data[25]~output .bus_hold = "false";
defparam \out_data[25]~output .open_drain_output = "false";
defparam \out_data[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \out_data[26]~output (
	.i(\out_data[26]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[26]),
	.obar());
// synopsys translate_off
defparam \out_data[26]~output .bus_hold = "false";
defparam \out_data[26]~output .open_drain_output = "false";
defparam \out_data[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \out_data[27]~output (
	.i(\out_data[27]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[27]),
	.obar());
// synopsys translate_off
defparam \out_data[27]~output .bus_hold = "false";
defparam \out_data[27]~output .open_drain_output = "false";
defparam \out_data[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \out_data[28]~output (
	.i(\out_data[28]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[28]),
	.obar());
// synopsys translate_off
defparam \out_data[28]~output .bus_hold = "false";
defparam \out_data[28]~output .open_drain_output = "false";
defparam \out_data[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \out_data[29]~output (
	.i(\out_data[29]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[29]),
	.obar());
// synopsys translate_off
defparam \out_data[29]~output .bus_hold = "false";
defparam \out_data[29]~output .open_drain_output = "false";
defparam \out_data[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \out_data[30]~output (
	.i(\out_data[30]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[30]),
	.obar());
// synopsys translate_off
defparam \out_data[30]~output .bus_hold = "false";
defparam \out_data[30]~output .open_drain_output = "false";
defparam \out_data[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \out_data[31]~output (
	.i(\out_data[31]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[31]),
	.obar());
// synopsys translate_off
defparam \out_data[31]~output .bus_hold = "false";
defparam \out_data[31]~output .open_drain_output = "false";
defparam \out_data[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X78_Y26_N51
cyclonev_lcell_comb \i0|reg_0[0]~feeder (
// Equation(s):
// \i0|reg_0[0]~feeder_combout  = ( \i0|Wt_o[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|Wt_o[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_0[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_0[0]~feeder .extended_lut = "off";
defparam \i0|reg_0[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_0[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y26_N53
dffeas \i0|reg_0[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[0] .is_wysiwyg = "true";
defparam \i0|reg_0[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N21
cyclonev_lcell_comb \i0|reg_1[0]~feeder (
// Equation(s):
// \i0|reg_1[0]~feeder_combout  = ( \i0|reg_0 [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_1[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_1[0]~feeder .extended_lut = "off";
defparam \i0|reg_1[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_1[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N22
dffeas \i0|reg_1[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[0] .is_wysiwyg = "true";
defparam \i0|reg_1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y26_N55
dffeas \i0|reg_2[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[0] .is_wysiwyg = "true";
defparam \i0|reg_2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y26_N25
dffeas \i0|reg_3[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[0] .is_wysiwyg = "true";
defparam \i0|reg_3[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N6
cyclonev_lcell_comb \i0|reg_4[0]~feeder (
// Equation(s):
// \i0|reg_4[0]~feeder_combout  = ( \i0|reg_3 [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_3 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_4[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_4[0]~feeder .extended_lut = "off";
defparam \i0|reg_4[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_4[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N7
dffeas \i0|reg_4[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_4[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[0] .is_wysiwyg = "true";
defparam \i0|reg_4[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y26_N29
dffeas \i0|reg_5[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[0] .is_wysiwyg = "true";
defparam \i0|reg_5[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N24
cyclonev_lcell_comb \i0|reg_6[0]~feeder (
// Equation(s):
// \i0|reg_6[0]~feeder_combout  = \i0|reg_5 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_5 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_6[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_6[0]~feeder .extended_lut = "off";
defparam \i0|reg_6[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_6[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N26
dffeas \i0|reg_6[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_6[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[0] .is_wysiwyg = "true";
defparam \i0|reg_6[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N36
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( \Equal1~0_combout  & ( (!\state.RUN~DUPLICATE_q  & (\state.INIT~q  & round_count[0])) # (\state.RUN~DUPLICATE_q  & ((!round_count[0]))) ) ) # ( !\Equal1~0_combout  & ( ((\state.INIT~q  & round_count[0])) # (\state.RUN~DUPLICATE_q 
// ) ) )

	.dataa(!\state.RUN~DUPLICATE_q ),
	.datab(!\state.INIT~q ),
	.datac(gnd),
	.datad(!round_count[0]),
	.datae(gnd),
	.dataf(!\Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h5577557755225522;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N4
cyclonev_io_ibuf \resetn~input (
	.i(resetn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\resetn~input_o ));
// synopsys translate_off
defparam \resetn~input .bus_hold = "false";
defparam \resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y26_N38
dffeas \round_count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(round_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \round_count[0] .is_wysiwyg = "true";
defparam \round_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N57
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( \Equal1~0_combout  & ( (!\state.RUN~DUPLICATE_q  & (\state.INIT~q  & ((round_count[1])))) # (\state.RUN~DUPLICATE_q  & ((!round_count[0] $ (!round_count[1])))) ) ) # ( !\Equal1~0_combout  & ( ((\state.INIT~q  & round_count[1])) # 
// (\state.RUN~DUPLICATE_q ) ) )

	.dataa(!\state.RUN~DUPLICATE_q ),
	.datab(!\state.INIT~q ),
	.datac(!round_count[0]),
	.datad(!round_count[1]),
	.datae(gnd),
	.dataf(!\Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h5577557705720572;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y26_N59
dffeas \round_count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(round_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \round_count[1] .is_wysiwyg = "true";
defparam \round_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N48
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( round_count[2] & ( round_count[0] & ( (!\state.RUN~DUPLICATE_q  & (\state.INIT~q )) # (\state.RUN~DUPLICATE_q  & (((!\Equal1~0_combout ) # (!round_count[1])))) ) ) ) # ( !round_count[2] & ( round_count[0] & ( 
// (\state.RUN~DUPLICATE_q  & ((!\Equal1~0_combout ) # (round_count[1]))) ) ) ) # ( round_count[2] & ( !round_count[0] & ( (\state.INIT~q ) # (\state.RUN~DUPLICATE_q ) ) ) ) # ( !round_count[2] & ( !round_count[0] & ( (\state.RUN~DUPLICATE_q  & 
// !\Equal1~0_combout ) ) ) )

	.dataa(!\state.RUN~DUPLICATE_q ),
	.datab(!\state.INIT~q ),
	.datac(!\Equal1~0_combout ),
	.datad(!round_count[1]),
	.datae(!round_count[2]),
	.dataf(!round_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h5050777750557772;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y26_N50
dffeas \round_count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(round_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \round_count[2] .is_wysiwyg = "true";
defparam \round_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N0
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( !\state.RUN~DUPLICATE_q  & ( (((\state.INIT~q  & (round_count[3])))) ) ) # ( \state.RUN~DUPLICATE_q  & ( (!\Equal1~0_combout ) # (!round_count[3] $ (((!round_count[2]) # ((!round_count[1]) # (!round_count[0]))))) ) )

	.dataa(!round_count[2]),
	.datab(!round_count[1]),
	.datac(!\Equal1~0_combout ),
	.datad(!round_count[3]),
	.datae(!\state.RUN~DUPLICATE_q ),
	.dataf(!round_count[0]),
	.datag(!\state.INIT~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "on";
defparam \Selector6~0 .lut_mask = 64'h000FF0FF000FF1FE;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y26_N47
dffeas \round_count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(round_count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \round_count[3] .is_wysiwyg = "true";
defparam \round_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N12
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (round_count[0] & (round_count[1] & (round_count[2] & round_count[3])))

	.dataa(!round_count[0]),
	.datab(!round_count[1]),
	.datac(!round_count[2]),
	.datad(!round_count[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h0001000100010001;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N39
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( round_count[5] & ( (!\state.RUN~DUPLICATE_q  & (\state.INIT~q  & ((round_count[4])))) # (\state.RUN~DUPLICATE_q  & (((round_count[4]) # (\Selector4~0_combout )))) ) ) # ( !round_count[5] & ( (!\state.RUN~DUPLICATE_q  & 
// (\state.INIT~q  & ((round_count[4])))) # (\state.RUN~DUPLICATE_q  & ((!\Selector4~0_combout  $ (!round_count[4])))) ) )

	.dataa(!\state.RUN~DUPLICATE_q ),
	.datab(!\state.INIT~q ),
	.datac(!\Selector4~0_combout ),
	.datad(!round_count[4]),
	.datae(gnd),
	.dataf(!round_count[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h0572057205770577;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y26_N41
dffeas \round_count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(round_count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \round_count[4] .is_wysiwyg = "true";
defparam \round_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N18
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( round_count[5] & ( round_count[4] & ( (!round_count[2]) # ((!round_count[3]) # ((!round_count[0]) # (!round_count[1]))) ) ) ) # ( !round_count[5] & ( round_count[4] ) ) # ( round_count[5] & ( !round_count[4] ) ) # ( !round_count[5] 
// & ( !round_count[4] ) )

	.dataa(!round_count[2]),
	.datab(!round_count[3]),
	.datac(!round_count[0]),
	.datad(!round_count[1]),
	.datae(!round_count[5]),
	.dataf(!round_count[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y27_N48
cyclonev_lcell_comb \Selector18~1 (
// Equation(s):
// \Selector18~1_combout  = ( !\Equal1~0_combout  & ( \state.RUN~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.RUN~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~1 .extended_lut = "off";
defparam \Selector18~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y27_N41
dffeas \state.UPDATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector18~1_combout ),
	.clrn(!\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.UPDATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.UPDATE .is_wysiwyg = "true";
defparam \state.UPDATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \read~input (
	.i(read),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read~input_o ));
// synopsys translate_off
defparam \read~input .bus_hold = "false";
defparam \read~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y27_N21
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( \state.READ_M~q  & ( (!read_count[0]) # (\Equal0~0_combout ) ) ) # ( !\state.READ_M~q  & ( (\state.INIT~q  & read_count[0]) ) )

	.dataa(!\state.INIT~q ),
	.datab(gnd),
	.datac(!\Equal0~0_combout ),
	.datad(!read_count[0]),
	.datae(gnd),
	.dataf(!\state.READ_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h00550055FF0FFF0F;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y27_N23
dffeas \read_count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \read_count[0] .is_wysiwyg = "true";
defparam \read_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y27_N48
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \state.INIT~q  & ( (!\state.READ_M~q  & (((read_count[1])))) # (\state.READ_M~q  & ((!read_count[0] $ (!read_count[1])) # (\Equal0~0_combout ))) ) ) # ( !\state.INIT~q  & ( (\state.READ_M~q  & ((!read_count[0] $ (!read_count[1])) 
// # (\Equal0~0_combout ))) ) )

	.dataa(!read_count[0]),
	.datab(!\Equal0~0_combout ),
	.datac(!\state.READ_M~q ),
	.datad(!read_count[1]),
	.datae(gnd),
	.dataf(!\state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h070B070B07FB07FB;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y27_N50
dffeas \read_count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \read_count[1] .is_wysiwyg = "true";
defparam \read_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N24
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( read_count[3] & ( \state.INIT~q  ) ) # ( !read_count[3] & ( \state.INIT~q  & ( (\state.READ_M~q  & (read_count[1] & (read_count[0] & read_count[2]))) ) ) ) # ( read_count[3] & ( !\state.INIT~q  & ( \state.READ_M~q  ) ) ) # ( 
// !read_count[3] & ( !\state.INIT~q  & ( (\state.READ_M~q  & (read_count[1] & (read_count[0] & read_count[2]))) ) ) )

	.dataa(!\state.READ_M~q ),
	.datab(!read_count[1]),
	.datac(!read_count[0]),
	.datad(!read_count[2]),
	.datae(!read_count[3]),
	.dataf(!\state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h000155550001FFFF;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N26
dffeas \read_count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \read_count[3] .is_wysiwyg = "true";
defparam \read_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N30
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( read_count[2] & ( read_count[3] & ( (\state.INIT~q ) # (\state.READ_M~q ) ) ) ) # ( !read_count[2] & ( read_count[3] & ( (\state.READ_M~q  & (read_count[0] & read_count[1])) ) ) ) # ( read_count[2] & ( !read_count[3] & ( 
// (!\state.READ_M~q  & (\state.INIT~q )) # (\state.READ_M~q  & (((!read_count[0]) # (!read_count[1])))) ) ) ) # ( !read_count[2] & ( !read_count[3] & ( (\state.READ_M~q  & (read_count[0] & read_count[1])) ) ) )

	.dataa(!\state.READ_M~q ),
	.datab(!\state.INIT~q ),
	.datac(!read_count[0]),
	.datad(!read_count[1]),
	.datae(!read_count[2]),
	.dataf(!read_count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h0005777200057777;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N32
dffeas \read_count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \read_count[2] .is_wysiwyg = "true";
defparam \read_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N12
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( read_count[1] & ( (read_count[2] & (read_count[3] & read_count[0])) ) )

	.dataa(gnd),
	.datab(!read_count[2]),
	.datac(!read_count[3]),
	.datad(!read_count[0]),
	.datae(gnd),
	.dataf(!read_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000000000030003;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y27_N6
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( !\state.UPDATE~q  & ( (!\state.READ_M~q  & (!\state.INIT~q  & (\read~input_o ))) # (\state.READ_M~q  & (((!\Equal0~0_combout )))) ) )

	.dataa(!\state.INIT~q ),
	.datab(!\read~input_o ),
	.datac(!\state.READ_M~q ),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\state.UPDATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h2F202F2000000000;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y27_N12
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( out_count[2] & ( (!\state.OUTPUT~q  & (\state.INIT~q )) # (\state.OUTPUT~q  & ((out_count[1]))) ) ) # ( !out_count[2] & ( (\state.INIT~q  & !\state.OUTPUT~q ) ) )

	.dataa(gnd),
	.datab(!\state.INIT~q ),
	.datac(!out_count[1]),
	.datad(!\state.OUTPUT~q ),
	.datae(gnd),
	.dataf(!out_count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h33003300330F330F;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y27_N14
dffeas \out_count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(\state.OUTPUT~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!out_count[0]),
	.ena(!\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \out_count[0] .is_wysiwyg = "true";
defparam \out_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y27_N54
cyclonev_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = ( \Selector18~0_combout  & ( (\Selector15~0_combout  & (!\Selector18~1_combout  & ((!out_count[0]) # (!out_count[1])))) ) ) # ( !\Selector18~0_combout  & ( (\Selector15~0_combout  & !\Selector18~1_combout ) ) )

	.dataa(!\Selector15~0_combout ),
	.datab(!out_count[0]),
	.datac(!out_count[1]),
	.datad(!\Selector18~1_combout ),
	.datae(gnd),
	.dataf(!\Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~1 .extended_lut = "off";
defparam \Selector15~1 .lut_mask = 64'h5500550054005400;
defparam \Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y27_N56
dffeas \state.READ_M (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector15~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.READ_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.READ_M .is_wysiwyg = "true";
defparam \state.READ_M .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y27_N45
cyclonev_lcell_comb \state.OUTPUT~0 (
// Equation(s):
// \state.OUTPUT~0_combout  = ( \state.INIT~q  & ( (\state.OUTPUT~q  & ((!\state.READ_M~q ) # (!\Equal0~0_combout ))) ) ) # ( !\state.INIT~q  & ( (\state.OUTPUT~q  & (!\read~input_o  & ((!\state.READ_M~q ) # (!\Equal0~0_combout )))) ) )

	.dataa(!\state.OUTPUT~q ),
	.datab(!\read~input_o ),
	.datac(!\state.READ_M~q ),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state.OUTPUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state.OUTPUT~0 .extended_lut = "off";
defparam \state.OUTPUT~0 .lut_mask = 64'h4440444055505550;
defparam \state.OUTPUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y27_N36
cyclonev_lcell_comb \state.OUTPUT~1 (
// Equation(s):
// \state.OUTPUT~1_combout  = ( \state.OUTPUT~0_combout  & ( out_count[0] & ( ((!\Selector18~1_combout  & ((!out_count[1]) # (!\Selector18~0_combout )))) # (\state.UPDATE~q ) ) ) ) # ( !\state.OUTPUT~0_combout  & ( out_count[0] & ( \state.UPDATE~q  ) ) ) # ( 
// \state.OUTPUT~0_combout  & ( !out_count[0] & ( (!\Selector18~1_combout ) # (\state.UPDATE~q ) ) ) ) # ( !\state.OUTPUT~0_combout  & ( !out_count[0] & ( \state.UPDATE~q  ) ) )

	.dataa(!out_count[1]),
	.datab(!\state.UPDATE~q ),
	.datac(!\Selector18~0_combout ),
	.datad(!\Selector18~1_combout ),
	.datae(!\state.OUTPUT~0_combout ),
	.dataf(!out_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state.OUTPUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state.OUTPUT~1 .extended_lut = "off";
defparam \state.OUTPUT~1 .lut_mask = 64'h3333FF333333FB33;
defparam \state.OUTPUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y27_N38
dffeas \state.OUTPUT (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state.OUTPUT~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.OUTPUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.OUTPUT .is_wysiwyg = "true";
defparam \state.OUTPUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y27_N24
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \state.INIT~q  & ( out_count[0] & ( (!\state.OUTPUT~q ) # ((!out_count[2]) # (!out_count[1])) ) ) ) # ( !\state.INIT~q  & ( out_count[0] & ( (\read~input_o  & ((!\state.OUTPUT~q ) # ((!out_count[2]) # (!out_count[1])))) ) ) ) # 
// ( \state.INIT~q  & ( !out_count[0] ) ) # ( !\state.INIT~q  & ( !out_count[0] & ( \read~input_o  ) ) )

	.dataa(!\state.OUTPUT~q ),
	.datab(!out_count[2]),
	.datac(!out_count[1]),
	.datad(!\read~input_o ),
	.datae(!\state.INIT~q ),
	.dataf(!out_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h00FFFFFF00FEFEFE;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y27_N26
dffeas \state.INIT (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.INIT .is_wysiwyg = "true";
defparam \state.INIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y27_N18
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( out_count[2] & ( (!\state.OUTPUT~q  & (\state.INIT~q  & ((out_count[1])))) # (\state.OUTPUT~q  & (((out_count[1]) # (out_count[0])))) ) ) # ( !out_count[2] & ( (!\state.OUTPUT~q  & (\state.INIT~q  & ((out_count[1])))) # 
// (\state.OUTPUT~q  & ((!out_count[0] $ (!out_count[1])))) ) )

	.dataa(!\state.INIT~q ),
	.datab(!out_count[0]),
	.datac(!\state.OUTPUT~q ),
	.datad(!out_count[1]),
	.datae(gnd),
	.dataf(!out_count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h035C035C035F035F;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y27_N20
dffeas \out_count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \out_count[1] .is_wysiwyg = "true";
defparam \out_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y27_N15
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( \state.OUTPUT~q  & ( ((out_count[1] & out_count[0])) # (out_count[2]) ) ) # ( !\state.OUTPUT~q  & ( (\state.INIT~q  & out_count[2]) ) )

	.dataa(!out_count[1]),
	.datab(!\state.INIT~q ),
	.datac(!out_count[0]),
	.datad(!out_count[2]),
	.datae(gnd),
	.dataf(!\state.OUTPUT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'h0033003305FF05FF;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y27_N17
dffeas \out_count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \out_count[2] .is_wysiwyg = "true";
defparam \out_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y27_N51
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (out_count[2] & \state.OUTPUT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!out_count[2]),
	.datad(!\state.OUTPUT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h000F000F000F000F;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y27_N32
dffeas \state.RUN (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector16~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.RUN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.RUN .is_wysiwyg = "true";
defparam \state.RUN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y27_N0
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (!\state.RUN~q  & (((\state.READ_M~q  & \Equal0~0_combout )))) # (\state.RUN~q  & (\Equal1~0_combout ))

	.dataa(!\Equal1~0_combout ),
	.datab(!\state.RUN~q ),
	.datac(!\state.READ_M~q ),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h111D111D111D111D;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y27_N30
cyclonev_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = ( out_count[0] & ( (!\state.UPDATE~q  & (\Selector16~0_combout  & ((!\Selector18~0_combout ) # (!out_count[1])))) ) ) # ( !out_count[0] & ( (!\state.UPDATE~q  & \Selector16~0_combout ) ) )

	.dataa(!\Selector18~0_combout ),
	.datab(!\state.UPDATE~q ),
	.datac(!out_count[1]),
	.datad(!\Selector16~0_combout ),
	.datae(gnd),
	.dataf(!out_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~1 .extended_lut = "off";
defparam \Selector16~1 .lut_mask = 64'h00CC00CC00C800C8;
defparam \Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y27_N31
dffeas \state.RUN~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector16~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.RUN~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.RUN~DUPLICATE .is_wysiwyg = "true";
defparam \state.RUN~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N54
cyclonev_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = ( \Selector4~0_combout  & ( (!\state.RUN~DUPLICATE_q  & (\state.INIT~q  & ((round_count[5])))) # (\state.RUN~DUPLICATE_q  & (((round_count[5]) # (round_count[4])))) ) ) # ( !\Selector4~0_combout  & ( (round_count[5] & 
// ((\state.INIT~q ) # (\state.RUN~DUPLICATE_q ))) ) )

	.dataa(!\state.RUN~DUPLICATE_q ),
	.datab(!\state.INIT~q ),
	.datac(!round_count[4]),
	.datad(!round_count[5]),
	.datae(gnd),
	.dataf(!\Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~1 .extended_lut = "off";
defparam \Selector4~1 .lut_mask = 64'h0077007705770577;
defparam \Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y26_N56
dffeas \round_count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(round_count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \round_count[5] .is_wysiwyg = "true";
defparam \round_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N0
cyclonev_lcell_comb \M~39 (
// Equation(s):
// \M~39_combout  = (\state.READ_M~q  & !\resetn~input_o )

	.dataa(!\state.READ_M~q ),
	.datab(!\resetn~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M~39 .extended_lut = "off";
defparam \M~39 .lut_mask = 64'h4444444444444444;
defparam \M~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y27_N57
cyclonev_lcell_comb \resetn~_wirecell (
// Equation(s):
// \resetn~_wirecell_combout  = !\resetn~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resetn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resetn~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resetn~_wirecell .extended_lut = "off";
defparam \resetn~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \resetn~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N38
cyclonev_io_ibuf \in_data[0]~input (
	.i(in_data[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[0]~input_o ));
// synopsys translate_off
defparam \in_data[0]~input .bus_hold = "false";
defparam \in_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N92
cyclonev_io_ibuf \in_data[1]~input (
	.i(in_data[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[1]~input_o ));
// synopsys translate_off
defparam \in_data[1]~input .bus_hold = "false";
defparam \in_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N55
cyclonev_io_ibuf \in_data[2]~input (
	.i(in_data[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[2]~input_o ));
// synopsys translate_off
defparam \in_data[2]~input .bus_hold = "false";
defparam \in_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N55
cyclonev_io_ibuf \in_data[3]~input (
	.i(in_data[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[3]~input_o ));
// synopsys translate_off
defparam \in_data[3]~input .bus_hold = "false";
defparam \in_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N21
cyclonev_io_ibuf \in_data[4]~input (
	.i(in_data[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[4]~input_o ));
// synopsys translate_off
defparam \in_data[4]~input .bus_hold = "false";
defparam \in_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \in_data[5]~input (
	.i(in_data[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[5]~input_o ));
// synopsys translate_off
defparam \in_data[5]~input .bus_hold = "false";
defparam \in_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \in_data[6]~input (
	.i(in_data[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[6]~input_o ));
// synopsys translate_off
defparam \in_data[6]~input .bus_hold = "false";
defparam \in_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \in_data[7]~input (
	.i(in_data[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[7]~input_o ));
// synopsys translate_off
defparam \in_data[7]~input .bus_hold = "false";
defparam \in_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \in_data[8]~input (
	.i(in_data[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[8]~input_o ));
// synopsys translate_off
defparam \in_data[8]~input .bus_hold = "false";
defparam \in_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N18
cyclonev_io_ibuf \in_data[9]~input (
	.i(in_data[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[9]~input_o ));
// synopsys translate_off
defparam \in_data[9]~input .bus_hold = "false";
defparam \in_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \in_data[10]~input (
	.i(in_data[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[10]~input_o ));
// synopsys translate_off
defparam \in_data[10]~input .bus_hold = "false";
defparam \in_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \in_data[11]~input (
	.i(in_data[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[11]~input_o ));
// synopsys translate_off
defparam \in_data[11]~input .bus_hold = "false";
defparam \in_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \in_data[12]~input (
	.i(in_data[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[12]~input_o ));
// synopsys translate_off
defparam \in_data[12]~input .bus_hold = "false";
defparam \in_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \in_data[13]~input (
	.i(in_data[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[13]~input_o ));
// synopsys translate_off
defparam \in_data[13]~input .bus_hold = "false";
defparam \in_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \in_data[14]~input (
	.i(in_data[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[14]~input_o ));
// synopsys translate_off
defparam \in_data[14]~input .bus_hold = "false";
defparam \in_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \in_data[15]~input (
	.i(in_data[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[15]~input_o ));
// synopsys translate_off
defparam \in_data[15]~input .bus_hold = "false";
defparam \in_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \in_data[16]~input (
	.i(in_data[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[16]~input_o ));
// synopsys translate_off
defparam \in_data[16]~input .bus_hold = "false";
defparam \in_data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \in_data[17]~input (
	.i(in_data[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[17]~input_o ));
// synopsys translate_off
defparam \in_data[17]~input .bus_hold = "false";
defparam \in_data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N21
cyclonev_io_ibuf \in_data[18]~input (
	.i(in_data[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[18]~input_o ));
// synopsys translate_off
defparam \in_data[18]~input .bus_hold = "false";
defparam \in_data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \in_data[19]~input (
	.i(in_data[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[19]~input_o ));
// synopsys translate_off
defparam \in_data[19]~input .bus_hold = "false";
defparam \in_data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N55
cyclonev_io_ibuf \in_data[20]~input (
	.i(in_data[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[20]~input_o ));
// synopsys translate_off
defparam \in_data[20]~input .bus_hold = "false";
defparam \in_data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \in_data[21]~input (
	.i(in_data[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[21]~input_o ));
// synopsys translate_off
defparam \in_data[21]~input .bus_hold = "false";
defparam \in_data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \in_data[22]~input (
	.i(in_data[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[22]~input_o ));
// synopsys translate_off
defparam \in_data[22]~input .bus_hold = "false";
defparam \in_data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N78
cyclonev_io_ibuf \in_data[23]~input (
	.i(in_data[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[23]~input_o ));
// synopsys translate_off
defparam \in_data[23]~input .bus_hold = "false";
defparam \in_data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N61
cyclonev_io_ibuf \in_data[24]~input (
	.i(in_data[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[24]~input_o ));
// synopsys translate_off
defparam \in_data[24]~input .bus_hold = "false";
defparam \in_data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N95
cyclonev_io_ibuf \in_data[25]~input (
	.i(in_data[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[25]~input_o ));
// synopsys translate_off
defparam \in_data[25]~input .bus_hold = "false";
defparam \in_data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N38
cyclonev_io_ibuf \in_data[26]~input (
	.i(in_data[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[26]~input_o ));
// synopsys translate_off
defparam \in_data[26]~input .bus_hold = "false";
defparam \in_data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \in_data[27]~input (
	.i(in_data[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[27]~input_o ));
// synopsys translate_off
defparam \in_data[27]~input .bus_hold = "false";
defparam \in_data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \in_data[28]~input (
	.i(in_data[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[28]~input_o ));
// synopsys translate_off
defparam \in_data[28]~input .bus_hold = "false";
defparam \in_data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \in_data[29]~input (
	.i(in_data[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[29]~input_o ));
// synopsys translate_off
defparam \in_data[29]~input .bus_hold = "false";
defparam \in_data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \in_data[30]~input (
	.i(in_data[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[30]~input_o ));
// synopsys translate_off
defparam \in_data[30]~input .bus_hold = "false";
defparam \in_data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \in_data[31]~input (
	.i(in_data[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[31]~input_o ));
// synopsys translate_off
defparam \in_data[31]~input .bus_hold = "false";
defparam \in_data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \M_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\M~39_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\resetn~_wirecell_combout ),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\in_data[31]~input_o ,\in_data[30]~input_o ,\in_data[29]~input_o ,\in_data[28]~input_o ,\in_data[27]~input_o ,\in_data[26]~input_o ,\in_data[25]~input_o ,\in_data[24]~input_o ,\in_data[23]~input_o ,\in_data[22]~input_o ,\in_data[21]~input_o ,
\in_data[20]~input_o ,\in_data[19]~input_o ,\in_data[18]~input_o ,\in_data[17]~input_o ,\in_data[16]~input_o ,\in_data[15]~input_o ,\in_data[14]~input_o ,\in_data[13]~input_o ,\in_data[12]~input_o ,\in_data[11]~input_o ,\in_data[10]~input_o ,\in_data[9]~input_o ,
\in_data[8]~input_o ,\in_data[7]~input_o ,\in_data[6]~input_o ,\in_data[5]~input_o ,\in_data[4]~input_o ,\in_data[3]~input_o ,\in_data[2]~input_o ,\in_data[1]~input_o ,\in_data[0]~input_o }),
	.portaaddr({read_count[3],read_count[2],read_count[1],read_count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\Selector6~0_combout ,\Selector7~0_combout ,\Selector8~0_combout ,\Selector9~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \M_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \M_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \M_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:M_rtl_0|altsyncram_7io1:auto_generated|ALTSYNCRAM";
defparam \M_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \M_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \M_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \M_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N15
cyclonev_lcell_comb \M_inter[0]~feeder (
// Equation(s):
// \M_inter[0]~feeder_combout  = \M_rtl_0|auto_generated|ram_block1a0~portbdataout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\M_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[0]~feeder .extended_lut = "off";
defparam \M_inter[0]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \M_inter[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y23_N52
dffeas \M_rtl_0_bypass[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y26_N52
dffeas \M_rtl_0_bypass[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y23_N2
dffeas \M_rtl_0_bypass[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y26_N22
dffeas \M_rtl_0_bypass[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y23_N5
dffeas \M_rtl_0_bypass[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(read_count[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y23_N56
dffeas \M_rtl_0_bypass[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y23_N44
dffeas \M_rtl_0_bypass[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(read_count[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N54
cyclonev_lcell_comb \M~37 (
// Equation(s):
// \M~37_combout  = ( M_rtl_0_bypass[4] & ( M_rtl_0_bypass[1] & ( (M_rtl_0_bypass[0] & (M_rtl_0_bypass[2] & M_rtl_0_bypass[3])) ) ) ) # ( !M_rtl_0_bypass[4] & ( M_rtl_0_bypass[1] & ( (M_rtl_0_bypass[0] & (M_rtl_0_bypass[2] & !M_rtl_0_bypass[3])) ) ) ) # ( 
// M_rtl_0_bypass[4] & ( !M_rtl_0_bypass[1] & ( (M_rtl_0_bypass[0] & (!M_rtl_0_bypass[2] & M_rtl_0_bypass[3])) ) ) ) # ( !M_rtl_0_bypass[4] & ( !M_rtl_0_bypass[1] & ( (M_rtl_0_bypass[0] & (!M_rtl_0_bypass[2] & !M_rtl_0_bypass[3])) ) ) )

	.dataa(!M_rtl_0_bypass[0]),
	.datab(!M_rtl_0_bypass[2]),
	.datac(!M_rtl_0_bypass[3]),
	.datad(gnd),
	.datae(!M_rtl_0_bypass[4]),
	.dataf(!M_rtl_0_bypass[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M~37 .extended_lut = "off";
defparam \M~37 .lut_mask = 64'h4040040410100101;
defparam \M~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N47
dffeas \M_rtl_0_bypass[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(read_count[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y23_N50
dffeas \M_rtl_0_bypass[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y23_N8
dffeas \M_rtl_0_bypass[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(read_count[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N48
cyclonev_lcell_comb \M~38 (
// Equation(s):
// \M~38_combout  = ( M_rtl_0_bypass[6] & ( M_rtl_0_bypass[5] & ( (\M~37_combout  & (!M_rtl_0_bypass[8] $ (M_rtl_0_bypass[7]))) ) ) ) # ( !M_rtl_0_bypass[6] & ( !M_rtl_0_bypass[5] & ( (\M~37_combout  & (!M_rtl_0_bypass[8] $ (M_rtl_0_bypass[7]))) ) ) )

	.dataa(gnd),
	.datab(!M_rtl_0_bypass[8]),
	.datac(!\M~37_combout ),
	.datad(!M_rtl_0_bypass[7]),
	.datae(!M_rtl_0_bypass[6]),
	.dataf(!M_rtl_0_bypass[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M~38 .extended_lut = "off";
defparam \M~38 .lut_mask = 64'h0C03000000000C03;
defparam \M~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N15
cyclonev_lcell_comb \M_inter[0]~0 (
// Equation(s):
// \M_inter[0]~0_combout  = ( !round_count[4] & ( (\state.RUN~DUPLICATE_q  & (!round_count[5] & !\resetn~input_o )) ) )

	.dataa(!\state.RUN~DUPLICATE_q ),
	.datab(gnd),
	.datac(!round_count[5]),
	.datad(!\resetn~input_o ),
	.datae(gnd),
	.dataf(!round_count[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[0]~0 .extended_lut = "off";
defparam \M_inter[0]~0 .lut_mask = 64'h5000500000000000;
defparam \M_inter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y23_N16
dffeas \M_inter[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[0]~feeder_combout ),
	.asdata(M_rtl_0_bypass[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[0] .is_wysiwyg = "true";
defparam \M_inter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N57
cyclonev_lcell_comb \i0|reg_7[0]~feeder (
// Equation(s):
// \i0|reg_7[0]~feeder_combout  = \i0|reg_6 [0]

	.dataa(!\i0|reg_6 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_7[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_7[0]~feeder .extended_lut = "off";
defparam \i0|reg_7[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \i0|reg_7[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N59
dffeas \i0|reg_7[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_7[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[0] .is_wysiwyg = "true";
defparam \i0|reg_7[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N27
cyclonev_lcell_comb \i0|reg_8[0]~feeder (
// Equation(s):
// \i0|reg_8[0]~feeder_combout  = \i0|reg_7 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_7 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_8[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_8[0]~feeder .extended_lut = "off";
defparam \i0|reg_8[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_8[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N28
dffeas \i0|reg_8[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_8[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[0] .is_wysiwyg = "true";
defparam \i0|reg_8[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y26_N14
dffeas \i0|reg_9[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[0] .is_wysiwyg = "true";
defparam \i0|reg_9[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y26_N8
dffeas \i0|reg_10[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[0] .is_wysiwyg = "true";
defparam \i0|reg_10[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N9
cyclonev_lcell_comb \i0|reg_11[0]~feeder (
// Equation(s):
// \i0|reg_11[0]~feeder_combout  = \i0|reg_10 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_10 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_11[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_11[0]~feeder .extended_lut = "off";
defparam \i0|reg_11[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_11[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N11
dffeas \i0|reg_11[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_11[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[0] .is_wysiwyg = "true";
defparam \i0|reg_11[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y26_N16
dffeas \i0|reg_12[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[0] .is_wysiwyg = "true";
defparam \i0|reg_12[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y26_N52
dffeas \i0|reg_13[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[0] .is_wysiwyg = "true";
defparam \i0|reg_13[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N5
dffeas \i0|reg_14[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[0] .is_wysiwyg = "true";
defparam \i0|reg_14[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N41
dffeas \i0|reg_15[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[0] .is_wysiwyg = "true";
defparam \i0|reg_15[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N15
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( !round_count[4] & ( !round_count[5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!round_count[5]),
	.datae(gnd),
	.dataf(!round_count[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'hFF00FF0000000000;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N21
cyclonev_lcell_comb \M_inter[17]~feeder (
// Equation(s):
// \M_inter[17]~feeder_combout  = ( \M_rtl_0|auto_generated|ram_block1a17  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[17]~feeder .extended_lut = "off";
defparam \M_inter[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_inter[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N6
cyclonev_lcell_comb \M_rtl_0_bypass[26]~feeder (
// Equation(s):
// \M_rtl_0_bypass[26]~feeder_combout  = \in_data[17]~input_o 

	.dataa(gnd),
	.datab(!\in_data[17]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_rtl_0_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_rtl_0_bypass[26]~feeder .extended_lut = "off";
defparam \M_rtl_0_bypass[26]~feeder .lut_mask = 64'h3333333333333333;
defparam \M_rtl_0_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N7
dffeas \M_rtl_0_bypass[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y23_N22
dffeas \M_inter[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[17]~feeder_combout ),
	.asdata(M_rtl_0_bypass[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[17] .is_wysiwyg = "true";
defparam \M_inter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N18
cyclonev_lcell_comb \M_inter[20]~feeder (
// Equation(s):
// \M_inter[20]~feeder_combout  = \M_rtl_0|auto_generated|ram_block1a20 

	.dataa(gnd),
	.datab(!\M_rtl_0|auto_generated|ram_block1a20 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[20]~feeder .extended_lut = "off";
defparam \M_inter[20]~feeder .lut_mask = 64'h3333333333333333;
defparam \M_inter[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N45
cyclonev_lcell_comb \M_rtl_0_bypass[29]~feeder (
// Equation(s):
// \M_rtl_0_bypass[29]~feeder_combout  = ( \in_data[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in_data[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_rtl_0_bypass[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_rtl_0_bypass[29]~feeder .extended_lut = "off";
defparam \M_rtl_0_bypass[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_rtl_0_bypass[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y23_N47
dffeas \M_rtl_0_bypass[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_rtl_0_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N19
dffeas \M_inter[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[20]~feeder_combout ),
	.asdata(M_rtl_0_bypass[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[20] .is_wysiwyg = "true";
defparam \M_inter[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N46
dffeas \i0|reg_2[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_1 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[27] .is_wysiwyg = "true";
defparam \i0|reg_2[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N58
dffeas \i0|reg_3[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[27] .is_wysiwyg = "true";
defparam \i0|reg_3[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N56
dffeas \i0|reg_4[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[27] .is_wysiwyg = "true";
defparam \i0|reg_4[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N29
dffeas \i0|reg_5[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[27] .is_wysiwyg = "true";
defparam \i0|reg_5[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N23
dffeas \i0|reg_6[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[27] .is_wysiwyg = "true";
defparam \i0|reg_6[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N12
cyclonev_lcell_comb \M_inter[28]~feeder (
// Equation(s):
// \M_inter[28]~feeder_combout  = \M_rtl_0|auto_generated|ram_block1a28 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M_rtl_0|auto_generated|ram_block1a28 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[28]~feeder .extended_lut = "off";
defparam \M_inter[28]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \M_inter[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y23_N13
dffeas \M_rtl_0_bypass[37] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y23_N13
dffeas \M_inter[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[28]~feeder_combout ),
	.asdata(M_rtl_0_bypass[37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[28]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[28] .is_wysiwyg = "true";
defparam \M_inter[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N51
cyclonev_lcell_comb \M_inter[13]~feeder (
// Equation(s):
// \M_inter[13]~feeder_combout  = \M_rtl_0|auto_generated|ram_block1a13 

	.dataa(!\M_rtl_0|auto_generated|ram_block1a13 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[13]~feeder .extended_lut = "off";
defparam \M_inter[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \M_inter[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N18
cyclonev_lcell_comb \M_rtl_0_bypass[22]~feeder (
// Equation(s):
// \M_rtl_0_bypass[22]~feeder_combout  = ( \in_data[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in_data[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \M_rtl_0_bypass[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y23_N20
dffeas \M_rtl_0_bypass[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y23_N53
dffeas \M_inter[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[13]~feeder_combout ),
	.asdata(M_rtl_0_bypass[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[13] .is_wysiwyg = "true";
defparam \M_inter[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y26_N8
dffeas \i0|reg_1[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[30] .is_wysiwyg = "true";
defparam \i0|reg_1[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N6
cyclonev_lcell_comb \M_inter[24]~feeder (
// Equation(s):
// \M_inter[24]~feeder_combout  = \M_rtl_0|auto_generated|ram_block1a24 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M_rtl_0|auto_generated|ram_block1a24 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[24]~feeder .extended_lut = "off";
defparam \M_inter[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \M_inter[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N10
dffeas \M_rtl_0_bypass[33] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y23_N7
dffeas \M_inter[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[24]~feeder_combout ),
	.asdata(M_rtl_0_bypass[33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[24]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[24] .is_wysiwyg = "true";
defparam \M_inter[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y26_N20
dffeas \i0|reg_2[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_1 [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[31] .is_wysiwyg = "true";
defparam \i0|reg_2[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y26_N17
dffeas \i0|reg_3[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[31] .is_wysiwyg = "true";
defparam \i0|reg_3[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y26_N14
dffeas \i0|reg_4[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[31] .is_wysiwyg = "true";
defparam \i0|reg_4[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y26_N5
dffeas \i0|reg_5[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[31] .is_wysiwyg = "true";
defparam \i0|reg_5[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y26_N58
dffeas \i0|reg_6[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[31] .is_wysiwyg = "true";
defparam \i0|reg_6[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y26_N1
dffeas \i0|reg_7[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_6 [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[31] .is_wysiwyg = "true";
defparam \i0|reg_7[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y26_N22
dffeas \i0|reg_8[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_7 [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[31] .is_wysiwyg = "true";
defparam \i0|reg_8[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N12
cyclonev_lcell_comb \i0|reg_9[31]~feeder (
// Equation(s):
// \i0|reg_9[31]~feeder_combout  = ( \i0|reg_8 [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_8 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_9[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_9[31]~feeder .extended_lut = "off";
defparam \i0|reg_9[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_9[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y25_N13
dffeas \i0|reg_9[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_9[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[31] .is_wysiwyg = "true";
defparam \i0|reg_9[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N45
cyclonev_lcell_comb \i0|reg_10[31]~feeder (
// Equation(s):
// \i0|reg_10[31]~feeder_combout  = ( \i0|reg_9 [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_9 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_10[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_10[31]~feeder .extended_lut = "off";
defparam \i0|reg_10[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_10[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y25_N47
dffeas \i0|reg_10[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_10[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[31] .is_wysiwyg = "true";
defparam \i0|reg_10[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y25_N43
dffeas \i0|reg_11[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[31] .is_wysiwyg = "true";
defparam \i0|reg_11[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y25_N22
dffeas \i0|reg_12[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[31] .is_wysiwyg = "true";
defparam \i0|reg_12[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N18
cyclonev_lcell_comb \i0|reg_13[31]~feeder (
// Equation(s):
// \i0|reg_13[31]~feeder_combout  = ( \i0|reg_12 [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_12 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_13[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_13[31]~feeder .extended_lut = "off";
defparam \i0|reg_13[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_13[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y25_N19
dffeas \i0|reg_13[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_13[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[31] .is_wysiwyg = "true";
defparam \i0|reg_13[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N33
cyclonev_lcell_comb \i0|reg_14[31]~feeder (
// Equation(s):
// \i0|reg_14[31]~feeder_combout  = ( \i0|reg_13 [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_13 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_14[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_14[31]~feeder .extended_lut = "off";
defparam \i0|reg_14[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_14[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y25_N35
dffeas \i0|reg_14[31]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_14[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[31]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_14[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N27
cyclonev_lcell_comb \i0|reg_2[10]~feeder (
// Equation(s):
// \i0|reg_2[10]~feeder_combout  = ( \i0|reg_1 [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_2[10]~feeder .extended_lut = "off";
defparam \i0|reg_2[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y25_N29
dffeas \i0|reg_2[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[10] .is_wysiwyg = "true";
defparam \i0|reg_2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y25_N2
dffeas \i0|reg_3[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[10] .is_wysiwyg = "true";
defparam \i0|reg_3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y25_N5
dffeas \i0|reg_4[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[10] .is_wysiwyg = "true";
defparam \i0|reg_4[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y25_N26
dffeas \i0|reg_5[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[10] .is_wysiwyg = "true";
defparam \i0|reg_5[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N15
cyclonev_lcell_comb \i0|reg_6[10]~feeder (
// Equation(s):
// \i0|reg_6[10]~feeder_combout  = \i0|reg_5 [10]

	.dataa(!\i0|reg_5 [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_6[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_6[10]~feeder .extended_lut = "off";
defparam \i0|reg_6[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \i0|reg_6[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y25_N17
dffeas \i0|reg_6[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_6[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[10] .is_wysiwyg = "true";
defparam \i0|reg_6[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y24_N9
cyclonev_lcell_comb \i0|reg_7[10]~feeder (
// Equation(s):
// \i0|reg_7[10]~feeder_combout  = ( \i0|reg_6 [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_6 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_7[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_7[10]~feeder .extended_lut = "off";
defparam \i0|reg_7[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_7[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y24_N11
dffeas \i0|reg_7[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_7[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[10] .is_wysiwyg = "true";
defparam \i0|reg_7[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y24_N6
cyclonev_lcell_comb \i0|reg_8[10]~feeder (
// Equation(s):
// \i0|reg_8[10]~feeder_combout  = \i0|reg_7 [10]

	.dataa(gnd),
	.datab(!\i0|reg_7 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_8[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_8[10]~feeder .extended_lut = "off";
defparam \i0|reg_8[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \i0|reg_8[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y24_N8
dffeas \i0|reg_8[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_8[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[10] .is_wysiwyg = "true";
defparam \i0|reg_8[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y24_N39
cyclonev_lcell_comb \i0|reg_9[10]~feeder (
// Equation(s):
// \i0|reg_9[10]~feeder_combout  = \i0|reg_8 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_8 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_9[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_9[10]~feeder .extended_lut = "off";
defparam \i0|reg_9[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_9[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y24_N41
dffeas \i0|reg_9[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_9[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[10] .is_wysiwyg = "true";
defparam \i0|reg_9[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N38
dffeas \i0|reg_10[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[10] .is_wysiwyg = "true";
defparam \i0|reg_10[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N47
dffeas \i0|reg_11[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[10] .is_wysiwyg = "true";
defparam \i0|reg_11[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N44
dffeas \i0|reg_12[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[10] .is_wysiwyg = "true";
defparam \i0|reg_12[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N50
dffeas \i0|reg_13[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[10] .is_wysiwyg = "true";
defparam \i0|reg_13[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N52
dffeas \i0|reg_14[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[10] .is_wysiwyg = "true";
defparam \i0|reg_14[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N44
dffeas \i0|reg_7[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_6 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[27] .is_wysiwyg = "true";
defparam \i0|reg_7[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N26
dffeas \i0|reg_8[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_7 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[27] .is_wysiwyg = "true";
defparam \i0|reg_8[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N2
dffeas \i0|reg_9[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[27] .is_wysiwyg = "true";
defparam \i0|reg_9[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N5
dffeas \i0|reg_10[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[27] .is_wysiwyg = "true";
defparam \i0|reg_10[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N49
dffeas \i0|reg_11[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[27] .is_wysiwyg = "true";
defparam \i0|reg_11[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y26_N25
dffeas \i0|reg_12[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[27] .is_wysiwyg = "true";
defparam \i0|reg_12[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N31
dffeas \i0|reg_13[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[27] .is_wysiwyg = "true";
defparam \i0|reg_13[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N5
dffeas \i0|reg_14[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[27] .is_wysiwyg = "true";
defparam \i0|reg_14[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N55
dffeas \i0|reg_1[24]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[24]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_1[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y25_N2
dffeas \i0|reg_2[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_1[24]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[24] .is_wysiwyg = "true";
defparam \i0|reg_2[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y25_N5
dffeas \i0|reg_3[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[24] .is_wysiwyg = "true";
defparam \i0|reg_3[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y25_N44
dffeas \i0|reg_4[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[24] .is_wysiwyg = "true";
defparam \i0|reg_4[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y25_N45
cyclonev_lcell_comb \i0|reg_5[24]~feeder (
// Equation(s):
// \i0|reg_5[24]~feeder_combout  = \i0|reg_4 [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_4 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_5[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_5[24]~feeder .extended_lut = "off";
defparam \i0|reg_5[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_5[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y25_N47
dffeas \i0|reg_5[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_5[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[24] .is_wysiwyg = "true";
defparam \i0|reg_5[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y25_N55
dffeas \i0|reg_6[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[24] .is_wysiwyg = "true";
defparam \i0|reg_6[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y25_N58
dffeas \i0|reg_7[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_6 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[24] .is_wysiwyg = "true";
defparam \i0|reg_7[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y25_N20
dffeas \i0|reg_8[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_7 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[24] .is_wysiwyg = "true";
defparam \i0|reg_8[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y25_N22
dffeas \i0|reg_9[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[24] .is_wysiwyg = "true";
defparam \i0|reg_9[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y25_N31
dffeas \i0|reg_10[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[24] .is_wysiwyg = "true";
defparam \i0|reg_10[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y25_N35
dffeas \i0|reg_11[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[24] .is_wysiwyg = "true";
defparam \i0|reg_11[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y25_N13
dffeas \i0|reg_12[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[24] .is_wysiwyg = "true";
defparam \i0|reg_12[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y25_N16
dffeas \i0|reg_13[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[24] .is_wysiwyg = "true";
defparam \i0|reg_13[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N44
dffeas \i0|reg_14[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[24] .is_wysiwyg = "true";
defparam \i0|reg_14[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N26
dffeas \i0|reg_15[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[24] .is_wysiwyg = "true";
defparam \i0|reg_15[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N24
cyclonev_lcell_comb \i0|Wt_o[24]~45 (
// Equation(s):
// \i0|Wt_o[24]~45_combout  = ( \i0|reg_15 [24] & ( \i0|reg_6 [24] & ( !\i0|reg_14[31]~DUPLICATE_q  $ (!\i0|reg_14 [10] $ (\i0|reg_14 [27])) ) ) )

	.dataa(!\i0|reg_14[31]~DUPLICATE_q ),
	.datab(!\i0|reg_14 [10]),
	.datac(!\i0|reg_14 [27]),
	.datad(gnd),
	.datae(!\i0|reg_15 [24]),
	.dataf(!\i0|reg_6 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[24]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[24]~45 .extended_lut = "off";
defparam \i0|Wt_o[24]~45 .lut_mask = 64'h0000000000006969;
defparam \i0|Wt_o[24]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N57
cyclonev_lcell_comb \M_inter[11]~feeder (
// Equation(s):
// \M_inter[11]~feeder_combout  = ( \M_rtl_0|auto_generated|ram_block1a11  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[11]~feeder .extended_lut = "off";
defparam \M_inter[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_inter[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N3
cyclonev_lcell_comb \M_rtl_0_bypass[20]~feeder (
// Equation(s):
// \M_rtl_0_bypass[20]~feeder_combout  = ( \in_data[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in_data[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \M_rtl_0_bypass[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N4
dffeas \M_rtl_0_bypass[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y23_N58
dffeas \M_inter[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[11]~feeder_combout ),
	.asdata(M_rtl_0_bypass[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[11] .is_wysiwyg = "true";
defparam \M_inter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N9
cyclonev_lcell_comb \M_inter[21]~feeder (
// Equation(s):
// \M_inter[21]~feeder_combout  = \M_rtl_0|auto_generated|ram_block1a21 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M_rtl_0|auto_generated|ram_block1a21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[21]~feeder .extended_lut = "off";
defparam \M_inter[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \M_inter[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y23_N59
dffeas \M_rtl_0_bypass[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N11
dffeas \M_inter[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[21]~feeder_combout ),
	.asdata(M_rtl_0_bypass[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[21]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[21] .is_wysiwyg = "true";
defparam \M_inter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N36
cyclonev_lcell_comb \M_inter[6]~feeder (
// Equation(s):
// \M_inter[6]~feeder_combout  = ( \M_rtl_0|auto_generated|ram_block1a6  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[6]~feeder .extended_lut = "off";
defparam \M_inter[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_inter[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y23_N52
dffeas \M_rtl_0_bypass[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N38
dffeas \M_inter[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[6]~feeder_combout ),
	.asdata(M_rtl_0_bypass[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[6] .is_wysiwyg = "true";
defparam \M_inter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y26_N35
dffeas \i0|reg_2[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_1 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[13] .is_wysiwyg = "true";
defparam \i0|reg_2[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y26_N43
dffeas \i0|reg_3[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[13] .is_wysiwyg = "true";
defparam \i0|reg_3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y26_N47
dffeas \i0|reg_4[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[13] .is_wysiwyg = "true";
defparam \i0|reg_4[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y26_N31
dffeas \i0|reg_5[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[13] .is_wysiwyg = "true";
defparam \i0|reg_5[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N31
dffeas \i0|reg_6[13]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[13]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_6[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N28
dffeas \i0|reg_7[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_6[13]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[13] .is_wysiwyg = "true";
defparam \i0|reg_7[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N45
cyclonev_lcell_comb \i0|reg_8[13]~feeder (
// Equation(s):
// \i0|reg_8[13]~feeder_combout  = ( \i0|reg_7 [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_7 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_8[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_8[13]~feeder .extended_lut = "off";
defparam \i0|reg_8[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_8[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y24_N47
dffeas \i0|reg_8[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_8[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[13] .is_wysiwyg = "true";
defparam \i0|reg_8[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y24_N13
dffeas \i0|reg_9[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[13] .is_wysiwyg = "true";
defparam \i0|reg_9[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N15
cyclonev_lcell_comb \i0|reg_10[13]~feeder (
// Equation(s):
// \i0|reg_10[13]~feeder_combout  = ( \i0|reg_9 [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_9 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_10[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_10[13]~feeder .extended_lut = "off";
defparam \i0|reg_10[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_10[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y24_N17
dffeas \i0|reg_10[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_10[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[13] .is_wysiwyg = "true";
defparam \i0|reg_10[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N54
cyclonev_lcell_comb \i0|reg_11[13]~feeder (
// Equation(s):
// \i0|reg_11[13]~feeder_combout  = \i0|reg_10 [13]

	.dataa(gnd),
	.datab(!\i0|reg_10 [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_11[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_11[13]~feeder .extended_lut = "off";
defparam \i0|reg_11[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \i0|reg_11[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y24_N55
dffeas \i0|reg_11[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_11[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[13] .is_wysiwyg = "true";
defparam \i0|reg_11[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y25_N52
dffeas \i0|reg_12[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[13] .is_wysiwyg = "true";
defparam \i0|reg_12[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N48
cyclonev_lcell_comb \i0|reg_13[13]~feeder (
// Equation(s):
// \i0|reg_13[13]~feeder_combout  = ( \i0|reg_12 [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_12 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_13[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_13[13]~feeder .extended_lut = "off";
defparam \i0|reg_13[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_13[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y25_N50
dffeas \i0|reg_13[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_13[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[13] .is_wysiwyg = "true";
defparam \i0|reg_13[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N51
cyclonev_lcell_comb \i0|reg_14[13]~feeder (
// Equation(s):
// \i0|reg_14[13]~feeder_combout  = \i0|reg_13 [13]

	.dataa(!\i0|reg_13 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_14[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_14[13]~feeder .extended_lut = "off";
defparam \i0|reg_14[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \i0|reg_14[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y25_N52
dffeas \i0|reg_14[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_14[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[13] .is_wysiwyg = "true";
defparam \i0|reg_14[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N44
dffeas \i0|reg_2[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[6] .is_wysiwyg = "true";
defparam \i0|reg_2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y25_N45
cyclonev_lcell_comb \i0|reg_3[6]~feeder (
// Equation(s):
// \i0|reg_3[6]~feeder_combout  = \i0|reg_2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_2 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_3[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_3[6]~feeder .extended_lut = "off";
defparam \i0|reg_3[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_3[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y25_N46
dffeas \i0|reg_3[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[6] .is_wysiwyg = "true";
defparam \i0|reg_3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N25
dffeas \i0|reg_4[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[6] .is_wysiwyg = "true";
defparam \i0|reg_4[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N29
dffeas \i0|reg_5[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[6] .is_wysiwyg = "true";
defparam \i0|reg_5[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N14
dffeas \i0|reg_6[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[6] .is_wysiwyg = "true";
defparam \i0|reg_6[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N32
dffeas \i0|reg_7[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_6 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[6] .is_wysiwyg = "true";
defparam \i0|reg_7[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y24_N0
cyclonev_lcell_comb \i0|reg_8[6]~feeder (
// Equation(s):
// \i0|reg_8[6]~feeder_combout  = \i0|reg_7 [6]

	.dataa(gnd),
	.datab(!\i0|reg_7 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_8[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_8[6]~feeder .extended_lut = "off";
defparam \i0|reg_8[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \i0|reg_8[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y24_N2
dffeas \i0|reg_8[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_8[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[6] .is_wysiwyg = "true";
defparam \i0|reg_8[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N5
dffeas \i0|reg_9[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[6] .is_wysiwyg = "true";
defparam \i0|reg_9[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N20
dffeas \i0|reg_10[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[6] .is_wysiwyg = "true";
defparam \i0|reg_10[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N22
dffeas \i0|reg_11[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[6] .is_wysiwyg = "true";
defparam \i0|reg_11[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N46
dffeas \i0|reg_12[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[6] .is_wysiwyg = "true";
defparam \i0|reg_12[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N34
dffeas \i0|reg_13[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[6] .is_wysiwyg = "true";
defparam \i0|reg_13[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N10
dffeas \i0|reg_14[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[6] .is_wysiwyg = "true";
defparam \i0|reg_14[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N56
dffeas \i0|reg_15[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[6] .is_wysiwyg = "true";
defparam \i0|reg_15[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y25_N54
cyclonev_lcell_comb \i0|Wt_o[6]~9 (
// Equation(s):
// \i0|Wt_o[6]~9_combout  = ( \i0|reg_15 [6] & ( \i0|reg_6 [6] & ( !\i0|reg_14 [9] $ (!\i0|reg_14 [24] $ (\i0|reg_14 [13])) ) ) )

	.dataa(!\i0|reg_14 [9]),
	.datab(!\i0|reg_14 [24]),
	.datac(!\i0|reg_14 [13]),
	.datad(gnd),
	.datae(!\i0|reg_15 [6]),
	.dataf(!\i0|reg_6 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[6]~9 .extended_lut = "off";
defparam \i0|Wt_o[6]~9 .lut_mask = 64'h0000000000006969;
defparam \i0|Wt_o[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y25_N51
cyclonev_lcell_comb \i0|Wt_o[6]~10 (
// Equation(s):
// \i0|Wt_o[6]~10_combout  = ( \i0|Wt_o[6]~9_combout  & ( \i0|reg_1 [16] & ( (!\LessThan0~0_combout  & (!\i0|reg_1 [23] $ (((\i0|reg_1 [25]))))) # (\LessThan0~0_combout  & (((M_inter[6])))) ) ) ) # ( !\i0|Wt_o[6]~9_combout  & ( \i0|reg_1 [16] & ( (M_inter[6] 
// & \LessThan0~0_combout ) ) ) ) # ( \i0|Wt_o[6]~9_combout  & ( !\i0|reg_1 [16] & ( (!\LessThan0~0_combout  & (!\i0|reg_1 [23] $ (((!\i0|reg_1 [25]))))) # (\LessThan0~0_combout  & (((M_inter[6])))) ) ) ) # ( !\i0|Wt_o[6]~9_combout  & ( !\i0|reg_1 [16] & ( 
// (M_inter[6] & \LessThan0~0_combout ) ) ) )

	.dataa(!\i0|reg_1 [23]),
	.datab(!M_inter[6]),
	.datac(!\LessThan0~0_combout ),
	.datad(!\i0|reg_1 [25]),
	.datae(!\i0|Wt_o[6]~9_combout ),
	.dataf(!\i0|reg_1 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[6]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[6]~10 .extended_lut = "off";
defparam \i0|Wt_o[6]~10 .lut_mask = 64'h030353A30303A353;
defparam \i0|Wt_o[6]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y25_N19
dffeas \i0|reg_0[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|Wt_o[6]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[6] .is_wysiwyg = "true";
defparam \i0|reg_0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N35
dffeas \i0|reg_1[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[6] .is_wysiwyg = "true";
defparam \i0|reg_1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y24_N24
cyclonev_lcell_comb \i0|reg_2[28]~feeder (
// Equation(s):
// \i0|reg_2[28]~feeder_combout  = ( \i0|reg_1 [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_1 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_2[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_2[28]~feeder .extended_lut = "off";
defparam \i0|reg_2[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_2[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y24_N25
dffeas \i0|reg_2[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_2[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[28] .is_wysiwyg = "true";
defparam \i0|reg_2[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N27
cyclonev_lcell_comb \i0|reg_3[28]~feeder (
// Equation(s):
// \i0|reg_3[28]~feeder_combout  = \i0|reg_2 [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_2 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_3[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_3[28]~feeder .extended_lut = "off";
defparam \i0|reg_3[28]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_3[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y24_N29
dffeas \i0|reg_3[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_3[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[28] .is_wysiwyg = "true";
defparam \i0|reg_3[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y24_N50
dffeas \i0|reg_4[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[28] .is_wysiwyg = "true";
defparam \i0|reg_4[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y24_N52
dffeas \i0|reg_5[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[28] .is_wysiwyg = "true";
defparam \i0|reg_5[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y24_N25
dffeas \i0|reg_6[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[28] .is_wysiwyg = "true";
defparam \i0|reg_6[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N32
dffeas \i0|reg_7[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_6 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[28] .is_wysiwyg = "true";
defparam \i0|reg_7[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N53
dffeas \i0|reg_8[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_7 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[28] .is_wysiwyg = "true";
defparam \i0|reg_8[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N50
dffeas \i0|reg_9[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[28] .is_wysiwyg = "true";
defparam \i0|reg_9[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N58
dffeas \i0|reg_10[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[28] .is_wysiwyg = "true";
defparam \i0|reg_10[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N55
dffeas \i0|reg_11[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[28] .is_wysiwyg = "true";
defparam \i0|reg_11[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N16
dffeas \i0|reg_12[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[28] .is_wysiwyg = "true";
defparam \i0|reg_12[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N13
dffeas \i0|reg_13[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[28] .is_wysiwyg = "true";
defparam \i0|reg_13[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N2
dffeas \i0|reg_14[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[28] .is_wysiwyg = "true";
defparam \i0|reg_14[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y25_N30
cyclonev_lcell_comb \i0|reg_2[21]~feeder (
// Equation(s):
// \i0|reg_2[21]~feeder_combout  = ( \i0|reg_1[21]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_1[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_2[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_2[21]~feeder .extended_lut = "off";
defparam \i0|reg_2[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_2[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y25_N31
dffeas \i0|reg_2[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_2[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[21] .is_wysiwyg = "true";
defparam \i0|reg_2[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y25_N29
dffeas \i0|reg_3[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[21] .is_wysiwyg = "true";
defparam \i0|reg_3[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y25_N25
dffeas \i0|reg_4[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[21] .is_wysiwyg = "true";
defparam \i0|reg_4[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y25_N11
dffeas \i0|reg_5[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[21] .is_wysiwyg = "true";
defparam \i0|reg_5[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y25_N8
dffeas \i0|reg_6[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[21] .is_wysiwyg = "true";
defparam \i0|reg_6[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y25_N33
cyclonev_lcell_comb \i0|reg_7[21]~feeder (
// Equation(s):
// \i0|reg_7[21]~feeder_combout  = \i0|reg_6 [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_6 [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_7[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_7[21]~feeder .extended_lut = "off";
defparam \i0|reg_7[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_7[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y25_N35
dffeas \i0|reg_7[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_7[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[21] .is_wysiwyg = "true";
defparam \i0|reg_7[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y25_N44
dffeas \i0|reg_8[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_7 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[21] .is_wysiwyg = "true";
defparam \i0|reg_8[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y25_N45
cyclonev_lcell_comb \i0|reg_9[21]~feeder (
// Equation(s):
// \i0|reg_9[21]~feeder_combout  = \i0|reg_8 [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_8 [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_9[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_9[21]~feeder .extended_lut = "off";
defparam \i0|reg_9[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_9[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y25_N47
dffeas \i0|reg_9[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_9[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[21] .is_wysiwyg = "true";
defparam \i0|reg_9[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N51
cyclonev_lcell_comb \i0|reg_10[21]~feeder (
// Equation(s):
// \i0|reg_10[21]~feeder_combout  = ( \i0|reg_9 [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_9 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_10[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_10[21]~feeder .extended_lut = "off";
defparam \i0|reg_10[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_10[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y25_N53
dffeas \i0|reg_10[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_10[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[21] .is_wysiwyg = "true";
defparam \i0|reg_10[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N48
cyclonev_lcell_comb \i0|reg_11[21]~feeder (
// Equation(s):
// \i0|reg_11[21]~feeder_combout  = \i0|reg_10 [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_10 [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_11[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_11[21]~feeder .extended_lut = "off";
defparam \i0|reg_11[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_11[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y25_N49
dffeas \i0|reg_11[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_11[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[21] .is_wysiwyg = "true";
defparam \i0|reg_11[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y25_N58
dffeas \i0|reg_12[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[21] .is_wysiwyg = "true";
defparam \i0|reg_12[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y25_N55
dffeas \i0|reg_13[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[21] .is_wysiwyg = "true";
defparam \i0|reg_13[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N51
cyclonev_lcell_comb \i0|reg_14[21]~feeder (
// Equation(s):
// \i0|reg_14[21]~feeder_combout  = ( \i0|reg_13 [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_13 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_14[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_14[21]~feeder .extended_lut = "off";
defparam \i0|reg_14[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_14[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y24_N52
dffeas \i0|reg_14[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_14[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[21] .is_wysiwyg = "true";
defparam \i0|reg_14[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N32
dffeas \i0|reg_15[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[21] .is_wysiwyg = "true";
defparam \i0|reg_15[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N12
cyclonev_lcell_comb \M_inter[26]~feeder (
// Equation(s):
// \M_inter[26]~feeder_combout  = \M_rtl_0|auto_generated|ram_block1a26 

	.dataa(gnd),
	.datab(!\M_rtl_0|auto_generated|ram_block1a26 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[26]~feeder .extended_lut = "off";
defparam \M_inter[26]~feeder .lut_mask = 64'h3333333333333333;
defparam \M_inter[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N51
cyclonev_lcell_comb \M_rtl_0_bypass[35]~feeder (
// Equation(s):
// \M_rtl_0_bypass[35]~feeder_combout  = ( \in_data[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in_data[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_rtl_0_bypass[35]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_rtl_0_bypass[35]~feeder .extended_lut = "off";
defparam \M_rtl_0_bypass[35]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_rtl_0_bypass[35]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y23_N53
dffeas \M_rtl_0_bypass[35] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_rtl_0_bypass[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N13
dffeas \M_inter[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[26]~feeder_combout ),
	.asdata(M_rtl_0_bypass[35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[26]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[26] .is_wysiwyg = "true";
defparam \M_inter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N24
cyclonev_lcell_comb \M_inter[4]~feeder (
// Equation(s):
// \M_inter[4]~feeder_combout  = ( \M_rtl_0|auto_generated|ram_block1a4  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[4]~feeder .extended_lut = "off";
defparam \M_inter[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_inter[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y23_N50
dffeas \M_rtl_0_bypass[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N25
dffeas \M_inter[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[4]~feeder_combout ),
	.asdata(M_rtl_0_bypass[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[4] .is_wysiwyg = "true";
defparam \M_inter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N24
cyclonev_lcell_comb \M_inter[22]~feeder (
// Equation(s):
// \M_inter[22]~feeder_combout  = ( \M_rtl_0|auto_generated|ram_block1a22  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M_rtl_0|auto_generated|ram_block1a22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[22]~feeder .extended_lut = "off";
defparam \M_inter[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_inter[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N0
cyclonev_lcell_comb \M_rtl_0_bypass[31]~feeder (
// Equation(s):
// \M_rtl_0_bypass[31]~feeder_combout  = ( \in_data[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in_data[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_rtl_0_bypass[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_rtl_0_bypass[31]~feeder .extended_lut = "off";
defparam \M_rtl_0_bypass[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_rtl_0_bypass[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y23_N2
dffeas \M_rtl_0_bypass[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_rtl_0_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y23_N26
dffeas \M_inter[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[22]~feeder_combout ),
	.asdata(M_rtl_0_bypass[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[22]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[22] .is_wysiwyg = "true";
defparam \M_inter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y25_N48
cyclonev_lcell_comb \i0|reg_2[25]~feeder (
// Equation(s):
// \i0|reg_2[25]~feeder_combout  = ( \i0|reg_1 [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_1 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_2[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_2[25]~feeder .extended_lut = "off";
defparam \i0|reg_2[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_2[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y25_N50
dffeas \i0|reg_2[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_2[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[25] .is_wysiwyg = "true";
defparam \i0|reg_2[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y25_N51
cyclonev_lcell_comb \i0|reg_3[25]~feeder (
// Equation(s):
// \i0|reg_3[25]~feeder_combout  = \i0|reg_2 [25]

	.dataa(!\i0|reg_2 [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_3[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_3[25]~feeder .extended_lut = "off";
defparam \i0|reg_3[25]~feeder .lut_mask = 64'h5555555555555555;
defparam \i0|reg_3[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y25_N52
dffeas \i0|reg_3[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_3[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[25] .is_wysiwyg = "true";
defparam \i0|reg_3[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y25_N32
dffeas \i0|reg_4[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[25] .is_wysiwyg = "true";
defparam \i0|reg_4[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y25_N33
cyclonev_lcell_comb \i0|reg_5[25]~feeder (
// Equation(s):
// \i0|reg_5[25]~feeder_combout  = \i0|reg_4 [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_4 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_5[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_5[25]~feeder .extended_lut = "off";
defparam \i0|reg_5[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_5[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y25_N34
dffeas \i0|reg_5[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_5[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[25] .is_wysiwyg = "true";
defparam \i0|reg_5[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N35
dffeas \i0|reg_6[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[25] .is_wysiwyg = "true";
defparam \i0|reg_6[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N10
dffeas \i0|reg_7[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_6 [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[25] .is_wysiwyg = "true";
defparam \i0|reg_7[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N6
cyclonev_lcell_comb \i0|reg_8[25]~feeder (
// Equation(s):
// \i0|reg_8[25]~feeder_combout  = ( \i0|reg_7 [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_7 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_8[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_8[25]~feeder .extended_lut = "off";
defparam \i0|reg_8[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_8[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y25_N8
dffeas \i0|reg_8[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_8[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[25] .is_wysiwyg = "true";
defparam \i0|reg_8[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N9
cyclonev_lcell_comb \i0|reg_9[25]~feeder (
// Equation(s):
// \i0|reg_9[25]~feeder_combout  = \i0|reg_8 [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_8 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_9[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_9[25]~feeder .extended_lut = "off";
defparam \i0|reg_9[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_9[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y25_N10
dffeas \i0|reg_9[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_9[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[25] .is_wysiwyg = "true";
defparam \i0|reg_9[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y25_N1
dffeas \i0|reg_10[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[25] .is_wysiwyg = "true";
defparam \i0|reg_10[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y25_N5
dffeas \i0|reg_11[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[25] .is_wysiwyg = "true";
defparam \i0|reg_11[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y25_N20
dffeas \i0|reg_12[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[25] .is_wysiwyg = "true";
defparam \i0|reg_12[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y25_N22
dffeas \i0|reg_13[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[25] .is_wysiwyg = "true";
defparam \i0|reg_13[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N33
cyclonev_lcell_comb \i0|reg_14[25]~feeder (
// Equation(s):
// \i0|reg_14[25]~feeder_combout  = ( \i0|reg_13 [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_13 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_14[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_14[25]~feeder .extended_lut = "off";
defparam \i0|reg_14[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_14[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y25_N34
dffeas \i0|reg_14[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_14[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[25] .is_wysiwyg = "true";
defparam \i0|reg_14[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N5
dffeas \i0|reg_2[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[8] .is_wysiwyg = "true";
defparam \i0|reg_2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N50
dffeas \i0|reg_3[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[8] .is_wysiwyg = "true";
defparam \i0|reg_3[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N51
cyclonev_lcell_comb \i0|reg_4[8]~feeder (
// Equation(s):
// \i0|reg_4[8]~feeder_combout  = \i0|reg_3 [8]

	.dataa(!\i0|reg_3 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_4[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_4[8]~feeder .extended_lut = "off";
defparam \i0|reg_4[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \i0|reg_4[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y26_N53
dffeas \i0|reg_4[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_4[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[8] .is_wysiwyg = "true";
defparam \i0|reg_4[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N14
dffeas \i0|reg_5[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[8] .is_wysiwyg = "true";
defparam \i0|reg_5[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N35
dffeas \i0|reg_6[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[8] .is_wysiwyg = "true";
defparam \i0|reg_6[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y24_N48
cyclonev_lcell_comb \i0|reg_7[8]~feeder (
// Equation(s):
// \i0|reg_7[8]~feeder_combout  = ( \i0|reg_6 [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_6 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_7[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_7[8]~feeder .extended_lut = "off";
defparam \i0|reg_7[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_7[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y24_N49
dffeas \i0|reg_7[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_7[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[8] .is_wysiwyg = "true";
defparam \i0|reg_7[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N17
dffeas \i0|reg_8[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_7 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[8] .is_wysiwyg = "true";
defparam \i0|reg_8[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N25
dffeas \i0|reg_9[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[8] .is_wysiwyg = "true";
defparam \i0|reg_9[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N29
dffeas \i0|reg_10[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[8] .is_wysiwyg = "true";
defparam \i0|reg_10[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N56
dffeas \i0|reg_11[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[8] .is_wysiwyg = "true";
defparam \i0|reg_11[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N58
dffeas \i0|reg_12[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[8] .is_wysiwyg = "true";
defparam \i0|reg_12[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N37
dffeas \i0|reg_13[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[8] .is_wysiwyg = "true";
defparam \i0|reg_13[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N44
dffeas \i0|reg_14[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[8] .is_wysiwyg = "true";
defparam \i0|reg_14[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N8
dffeas \i0|reg_15[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[22] .is_wysiwyg = "true";
defparam \i0|reg_15[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N6
cyclonev_lcell_comb \i0|Wt_o[22]~41 (
// Equation(s):
// \i0|Wt_o[22]~41_combout  = ( \i0|reg_15 [22] & ( \i0|reg_14 [29] & ( (\i0|reg_6 [22] & (!\i0|reg_14 [25] $ (\i0|reg_14 [8]))) ) ) ) # ( \i0|reg_15 [22] & ( !\i0|reg_14 [29] & ( (\i0|reg_6 [22] & (!\i0|reg_14 [25] $ (!\i0|reg_14 [8]))) ) ) )

	.dataa(!\i0|reg_6 [22]),
	.datab(gnd),
	.datac(!\i0|reg_14 [25]),
	.datad(!\i0|reg_14 [8]),
	.datae(!\i0|reg_15 [22]),
	.dataf(!\i0|reg_14 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[22]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[22]~41 .extended_lut = "off";
defparam \i0|Wt_o[22]~41 .lut_mask = 64'h0000055000005005;
defparam \i0|Wt_o[22]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N27
cyclonev_lcell_comb \i0|Wt_o[22]~42 (
// Equation(s):
// \i0|Wt_o[22]~42_combout  = ( \LessThan0~0_combout  & ( \i0|reg_1 [7] & ( M_inter[22] ) ) ) # ( !\LessThan0~0_combout  & ( \i0|reg_1 [7] & ( (\i0|Wt_o[22]~41_combout  & !\i0|reg_1 [9]) ) ) ) # ( \LessThan0~0_combout  & ( !\i0|reg_1 [7] & ( M_inter[22] ) ) 
// ) # ( !\LessThan0~0_combout  & ( !\i0|reg_1 [7] & ( (\i0|Wt_o[22]~41_combout  & \i0|reg_1 [9]) ) ) )

	.dataa(!M_inter[22]),
	.datab(!\i0|Wt_o[22]~41_combout ),
	.datac(!\i0|reg_1 [9]),
	.datad(gnd),
	.datae(!\LessThan0~0_combout ),
	.dataf(!\i0|reg_1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[22]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[22]~42 .extended_lut = "off";
defparam \i0|Wt_o[22]~42 .lut_mask = 64'h0303555530305555;
defparam \i0|Wt_o[22]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y24_N29
dffeas \i0|reg_0[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|Wt_o[22]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[22] .is_wysiwyg = "true";
defparam \i0|reg_0[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N31
dffeas \i0|reg_1[22]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[22]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_1[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y24_N48
cyclonev_lcell_comb \i0|reg_2[22]~feeder (
// Equation(s):
// \i0|reg_2[22]~feeder_combout  = ( \i0|reg_1[22]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_1[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_2[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_2[22]~feeder .extended_lut = "off";
defparam \i0|reg_2[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_2[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y24_N49
dffeas \i0|reg_2[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_2[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[22] .is_wysiwyg = "true";
defparam \i0|reg_2[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y24_N17
dffeas \i0|reg_3[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[22] .is_wysiwyg = "true";
defparam \i0|reg_3[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y24_N14
dffeas \i0|reg_4[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[22] .is_wysiwyg = "true";
defparam \i0|reg_4[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y24_N11
dffeas \i0|reg_5[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[22] .is_wysiwyg = "true";
defparam \i0|reg_5[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y24_N7
dffeas \i0|reg_6[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[22] .is_wysiwyg = "true";
defparam \i0|reg_6[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y24_N58
dffeas \i0|reg_7[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_6 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[22] .is_wysiwyg = "true";
defparam \i0|reg_7[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y24_N56
dffeas \i0|reg_8[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_7 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[22] .is_wysiwyg = "true";
defparam \i0|reg_8[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y24_N23
dffeas \i0|reg_9[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[22] .is_wysiwyg = "true";
defparam \i0|reg_9[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y24_N18
cyclonev_lcell_comb \i0|reg_10[22]~feeder (
// Equation(s):
// \i0|reg_10[22]~feeder_combout  = \i0|reg_9 [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_9 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_10[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_10[22]~feeder .extended_lut = "off";
defparam \i0|reg_10[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_10[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y24_N19
dffeas \i0|reg_10[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_10[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[22] .is_wysiwyg = "true";
defparam \i0|reg_10[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y24_N45
cyclonev_lcell_comb \i0|reg_11[22]~feeder (
// Equation(s):
// \i0|reg_11[22]~feeder_combout  = ( \i0|reg_10 [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_10 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_11[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_11[22]~feeder .extended_lut = "off";
defparam \i0|reg_11[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_11[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y24_N47
dffeas \i0|reg_11[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_11[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[22] .is_wysiwyg = "true";
defparam \i0|reg_11[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y24_N43
dffeas \i0|reg_12[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[22] .is_wysiwyg = "true";
defparam \i0|reg_12[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N27
cyclonev_lcell_comb \i0|reg_13[22]~feeder (
// Equation(s):
// \i0|reg_13[22]~feeder_combout  = ( \i0|reg_12 [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_12 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_13[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_13[22]~feeder .extended_lut = "off";
defparam \i0|reg_13[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_13[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y26_N29
dffeas \i0|reg_13[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_13[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[22] .is_wysiwyg = "true";
defparam \i0|reg_13[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y26_N26
dffeas \i0|reg_14[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[22] .is_wysiwyg = "true";
defparam \i0|reg_14[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N5
dffeas \i0|reg_14[7]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[7]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_14[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N47
dffeas \i0|reg_15[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[4] .is_wysiwyg = "true";
defparam \i0|reg_15[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y26_N41
dffeas \i0|reg_2[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[11] .is_wysiwyg = "true";
defparam \i0|reg_2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y26_N50
dffeas \i0|reg_3[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[11] .is_wysiwyg = "true";
defparam \i0|reg_3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y26_N52
dffeas \i0|reg_4[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[11] .is_wysiwyg = "true";
defparam \i0|reg_4[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N56
dffeas \i0|reg_5[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[11] .is_wysiwyg = "true";
defparam \i0|reg_5[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N41
dffeas \i0|reg_6[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[11] .is_wysiwyg = "true";
defparam \i0|reg_6[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N57
cyclonev_lcell_comb \i0|reg_7[11]~feeder (
// Equation(s):
// \i0|reg_7[11]~feeder_combout  = ( \i0|reg_6 [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_6 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_7[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_7[11]~feeder .extended_lut = "off";
defparam \i0|reg_7[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_7[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y24_N58
dffeas \i0|reg_7[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_7[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[11] .is_wysiwyg = "true";
defparam \i0|reg_7[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y24_N20
dffeas \i0|reg_8[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_7 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[11] .is_wysiwyg = "true";
defparam \i0|reg_8[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y24_N22
dffeas \i0|reg_9[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[11] .is_wysiwyg = "true";
defparam \i0|reg_9[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N30
cyclonev_lcell_comb \i0|reg_10[11]~feeder (
// Equation(s):
// \i0|reg_10[11]~feeder_combout  = ( \i0|reg_9 [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_9 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_10[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_10[11]~feeder .extended_lut = "off";
defparam \i0|reg_10[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_10[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y24_N31
dffeas \i0|reg_10[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_10[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[11] .is_wysiwyg = "true";
defparam \i0|reg_10[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y24_N39
cyclonev_lcell_comb \i0|reg_11[11]~feeder (
// Equation(s):
// \i0|reg_11[11]~feeder_combout  = ( \i0|reg_10 [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_10 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_11[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_11[11]~feeder .extended_lut = "off";
defparam \i0|reg_11[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_11[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y24_N41
dffeas \i0|reg_11[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_11[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[11] .is_wysiwyg = "true";
defparam \i0|reg_11[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y24_N36
cyclonev_lcell_comb \i0|reg_12[11]~feeder (
// Equation(s):
// \i0|reg_12[11]~feeder_combout  = \i0|reg_11 [11]

	.dataa(gnd),
	.datab(!\i0|reg_11 [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_12[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_12[11]~feeder .extended_lut = "off";
defparam \i0|reg_12[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \i0|reg_12[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y24_N38
dffeas \i0|reg_12[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_12[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[11] .is_wysiwyg = "true";
defparam \i0|reg_12[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y24_N52
dffeas \i0|reg_13[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[11] .is_wysiwyg = "true";
defparam \i0|reg_13[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N54
cyclonev_lcell_comb \i0|reg_14[11]~feeder (
// Equation(s):
// \i0|reg_14[11]~feeder_combout  = \i0|reg_13 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_13 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_14[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_14[11]~feeder .extended_lut = "off";
defparam \i0|reg_14[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_14[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y24_N55
dffeas \i0|reg_14[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_14[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[11] .is_wysiwyg = "true";
defparam \i0|reg_14[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y25_N24
cyclonev_lcell_comb \i0|Wt_o[4]~5 (
// Equation(s):
// \i0|Wt_o[4]~5_combout  = ( \i0|reg_6 [4] & ( \i0|reg_14 [11] & ( (\i0|reg_15 [4] & (!\i0|reg_14 [22] $ (\i0|reg_14[7]~DUPLICATE_q ))) ) ) ) # ( \i0|reg_6 [4] & ( !\i0|reg_14 [11] & ( (\i0|reg_15 [4] & (!\i0|reg_14 [22] $ (!\i0|reg_14[7]~DUPLICATE_q ))) ) 
// ) )

	.dataa(gnd),
	.datab(!\i0|reg_14 [22]),
	.datac(!\i0|reg_14[7]~DUPLICATE_q ),
	.datad(!\i0|reg_15 [4]),
	.datae(!\i0|reg_6 [4]),
	.dataf(!\i0|reg_14 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[4]~5 .extended_lut = "off";
defparam \i0|Wt_o[4]~5 .lut_mask = 64'h0000003C000000C3;
defparam \i0|Wt_o[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y25_N33
cyclonev_lcell_comb \i0|Wt_o[4]~6 (
// Equation(s):
// \i0|Wt_o[4]~6_combout  = ( \i0|reg_1[21]~DUPLICATE_q  & ( \i0|reg_1 [23] & ( (!\LessThan0~0_combout  & (((\i0|reg_1 [14] & \i0|Wt_o[4]~5_combout )))) # (\LessThan0~0_combout  & (M_inter[4])) ) ) ) # ( !\i0|reg_1[21]~DUPLICATE_q  & ( \i0|reg_1 [23] & ( 
// (!\LessThan0~0_combout  & (((!\i0|reg_1 [14] & \i0|Wt_o[4]~5_combout )))) # (\LessThan0~0_combout  & (M_inter[4])) ) ) ) # ( \i0|reg_1[21]~DUPLICATE_q  & ( !\i0|reg_1 [23] & ( (!\LessThan0~0_combout  & (((!\i0|reg_1 [14] & \i0|Wt_o[4]~5_combout )))) # 
// (\LessThan0~0_combout  & (M_inter[4])) ) ) ) # ( !\i0|reg_1[21]~DUPLICATE_q  & ( !\i0|reg_1 [23] & ( (!\LessThan0~0_combout  & (((\i0|reg_1 [14] & \i0|Wt_o[4]~5_combout )))) # (\LessThan0~0_combout  & (M_inter[4])) ) ) )

	.dataa(!M_inter[4]),
	.datab(!\i0|reg_1 [14]),
	.datac(!\LessThan0~0_combout ),
	.datad(!\i0|Wt_o[4]~5_combout ),
	.datae(!\i0|reg_1[21]~DUPLICATE_q ),
	.dataf(!\i0|reg_1 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[4]~6 .extended_lut = "off";
defparam \i0|Wt_o[4]~6 .lut_mask = 64'h053505C505C50535;
defparam \i0|Wt_o[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y25_N25
dffeas \i0|reg_0[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|Wt_o[4]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[4] .is_wysiwyg = "true";
defparam \i0|reg_0[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N16
dffeas \i0|reg_1[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[4] .is_wysiwyg = "true";
defparam \i0|reg_1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y22_N24
cyclonev_lcell_comb \i0|reg_2[4]~feeder (
// Equation(s):
// \i0|reg_2[4]~feeder_combout  = ( \i0|reg_1 [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_2[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_2[4]~feeder .extended_lut = "off";
defparam \i0|reg_2[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_2[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y22_N25
dffeas \i0|reg_2[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[4] .is_wysiwyg = "true";
defparam \i0|reg_2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N11
dffeas \i0|reg_3[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[4] .is_wysiwyg = "true";
defparam \i0|reg_3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N8
dffeas \i0|reg_4[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[4] .is_wysiwyg = "true";
defparam \i0|reg_4[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y22_N39
cyclonev_lcell_comb \i0|reg_5[4]~feeder (
// Equation(s):
// \i0|reg_5[4]~feeder_combout  = \i0|reg_4 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_4 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_5[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_5[4]~feeder .extended_lut = "off";
defparam \i0|reg_5[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_5[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y22_N41
dffeas \i0|reg_5[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_5[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[4] .is_wysiwyg = "true";
defparam \i0|reg_5[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N37
dffeas \i0|reg_6[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[4] .is_wysiwyg = "true";
defparam \i0|reg_6[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N29
dffeas \i0|reg_7[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_6 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[4] .is_wysiwyg = "true";
defparam \i0|reg_7[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N20
dffeas \i0|reg_8[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_7 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[4] .is_wysiwyg = "true";
defparam \i0|reg_8[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N22
dffeas \i0|reg_9[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[4] .is_wysiwyg = "true";
defparam \i0|reg_9[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N5
dffeas \i0|reg_10[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[4] .is_wysiwyg = "true";
defparam \i0|reg_10[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N2
dffeas \i0|reg_11[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[4] .is_wysiwyg = "true";
defparam \i0|reg_11[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N47
dffeas \i0|reg_12[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[4] .is_wysiwyg = "true";
defparam \i0|reg_12[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N43
dffeas \i0|reg_13[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[4] .is_wysiwyg = "true";
defparam \i0|reg_13[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N40
dffeas \i0|reg_14[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[4] .is_wysiwyg = "true";
defparam \i0|reg_14[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N13
dffeas \i0|reg_14[29]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[29]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_14[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N38
dffeas \i0|reg_15[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14[29]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[29] .is_wysiwyg = "true";
defparam \i0|reg_15[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y26_N35
dffeas \i0|reg_1[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[15] .is_wysiwyg = "true";
defparam \i0|reg_1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y26_N37
dffeas \i0|reg_2[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_1 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[15] .is_wysiwyg = "true";
defparam \i0|reg_2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y26_N59
dffeas \i0|reg_3[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[15] .is_wysiwyg = "true";
defparam \i0|reg_3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y26_N55
dffeas \i0|reg_4[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[15] .is_wysiwyg = "true";
defparam \i0|reg_4[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y26_N5
dffeas \i0|reg_5[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[15] .is_wysiwyg = "true";
defparam \i0|reg_5[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y26_N22
dffeas \i0|reg_6[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[15] .is_wysiwyg = "true";
defparam \i0|reg_6[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y26_N41
dffeas \i0|reg_7[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_6 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[15] .is_wysiwyg = "true";
defparam \i0|reg_7[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y26_N11
dffeas \i0|reg_8[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_7 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[15] .is_wysiwyg = "true";
defparam \i0|reg_8[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y26_N2
dffeas \i0|reg_9[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[15] .is_wysiwyg = "true";
defparam \i0|reg_9[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y24_N38
dffeas \i0|reg_10[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[15] .is_wysiwyg = "true";
defparam \i0|reg_10[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y24_N41
dffeas \i0|reg_11[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[15] .is_wysiwyg = "true";
defparam \i0|reg_11[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y24_N13
dffeas \i0|reg_12[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[15] .is_wysiwyg = "true";
defparam \i0|reg_12[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y24_N16
dffeas \i0|reg_13[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[15] .is_wysiwyg = "true";
defparam \i0|reg_13[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N31
dffeas \i0|reg_14[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[15] .is_wysiwyg = "true";
defparam \i0|reg_14[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y26_N36
cyclonev_lcell_comb \i0|Wt_o[29]~55 (
// Equation(s):
// \i0|Wt_o[29]~55_combout  = ( \i0|reg_15 [29] & ( \i0|reg_14 [15] & ( (!\i0|reg_14 [4] & \i0|reg_6 [29]) ) ) ) # ( \i0|reg_15 [29] & ( !\i0|reg_14 [15] & ( (\i0|reg_14 [4] & \i0|reg_6 [29]) ) ) )

	.dataa(!\i0|reg_14 [4]),
	.datab(gnd),
	.datac(!\i0|reg_6 [29]),
	.datad(gnd),
	.datae(!\i0|reg_15 [29]),
	.dataf(!\i0|reg_14 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[29]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[29]~55 .extended_lut = "off";
defparam \i0|Wt_o[29]~55 .lut_mask = 64'h0000050500000A0A;
defparam \i0|Wt_o[29]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N15
cyclonev_lcell_comb \M_inter[29]~feeder (
// Equation(s):
// \M_inter[29]~feeder_combout  = \M_rtl_0|auto_generated|ram_block1a29 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\M_rtl_0|auto_generated|ram_block1a29 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[29]~feeder .extended_lut = "off";
defparam \M_inter[29]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \M_inter[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y23_N42
cyclonev_lcell_comb \M_rtl_0_bypass[38]~feeder (
// Equation(s):
// \M_rtl_0_bypass[38]~feeder_combout  = ( \in_data[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in_data[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \M_rtl_0_bypass[38]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y23_N43
dffeas \M_rtl_0_bypass[38] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y23_N16
dffeas \M_inter[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[29]~feeder_combout ),
	.asdata(M_rtl_0_bypass[38]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[29]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[29] .is_wysiwyg = "true";
defparam \M_inter[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y26_N33
cyclonev_lcell_comb \i0|Wt_o[29]~56 (
// Equation(s):
// \i0|Wt_o[29]~56_combout  = ( \i0|Wt_o[29]~55_combout  & ( M_inter[29] & ( (!\i0|reg_1 [14] $ (!\i0|reg_1 [16])) # (\LessThan0~0_combout ) ) ) ) # ( !\i0|Wt_o[29]~55_combout  & ( M_inter[29] & ( \LessThan0~0_combout  ) ) ) # ( \i0|Wt_o[29]~55_combout  & ( 
// !M_inter[29] & ( (!\LessThan0~0_combout  & (!\i0|reg_1 [14] $ (!\i0|reg_1 [16]))) ) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!\i0|reg_1 [14]),
	.datac(!\i0|reg_1 [16]),
	.datad(gnd),
	.datae(!\i0|Wt_o[29]~55_combout ),
	.dataf(!M_inter[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[29]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[29]~56 .extended_lut = "off";
defparam \i0|Wt_o[29]~56 .lut_mask = 64'h0000282855557D7D;
defparam \i0|Wt_o[29]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y26_N34
dffeas \i0|reg_0[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|Wt_o[29]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[29] .is_wysiwyg = "true";
defparam \i0|reg_0[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N41
dffeas \i0|reg_1[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[29] .is_wysiwyg = "true";
defparam \i0|reg_1[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y25_N42
cyclonev_lcell_comb \i0|reg_2[29]~feeder (
// Equation(s):
// \i0|reg_2[29]~feeder_combout  = ( \i0|reg_1 [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_1 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_2[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_2[29]~feeder .extended_lut = "off";
defparam \i0|reg_2[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_2[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y25_N44
dffeas \i0|reg_2[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_2[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[29] .is_wysiwyg = "true";
defparam \i0|reg_2[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y25_N45
cyclonev_lcell_comb \i0|reg_3[29]~feeder (
// Equation(s):
// \i0|reg_3[29]~feeder_combout  = \i0|reg_2 [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_2 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_3[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_3[29]~feeder .extended_lut = "off";
defparam \i0|reg_3[29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_3[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y25_N47
dffeas \i0|reg_3[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_3[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[29] .is_wysiwyg = "true";
defparam \i0|reg_3[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y25_N14
dffeas \i0|reg_4[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[29] .is_wysiwyg = "true";
defparam \i0|reg_4[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y25_N16
dffeas \i0|reg_5[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[29] .is_wysiwyg = "true";
defparam \i0|reg_5[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y25_N19
dffeas \i0|reg_6[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[29] .is_wysiwyg = "true";
defparam \i0|reg_6[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N33
cyclonev_lcell_comb \i0|reg_7[29]~feeder (
// Equation(s):
// \i0|reg_7[29]~feeder_combout  = ( \i0|reg_6 [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_6 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_7[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_7[29]~feeder .extended_lut = "off";
defparam \i0|reg_7[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_7[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y26_N35
dffeas \i0|reg_7[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_7[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[29] .is_wysiwyg = "true";
defparam \i0|reg_7[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N30
cyclonev_lcell_comb \i0|reg_8[29]~feeder (
// Equation(s):
// \i0|reg_8[29]~feeder_combout  = \i0|reg_7 [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_7 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_8[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_8[29]~feeder .extended_lut = "off";
defparam \i0|reg_8[29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_8[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y26_N31
dffeas \i0|reg_8[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_8[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[29] .is_wysiwyg = "true";
defparam \i0|reg_8[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N29
dffeas \i0|reg_9[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[29] .is_wysiwyg = "true";
defparam \i0|reg_9[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N25
dffeas \i0|reg_10[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[29] .is_wysiwyg = "true";
defparam \i0|reg_10[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N11
dffeas \i0|reg_11[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[29] .is_wysiwyg = "true";
defparam \i0|reg_11[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N6
cyclonev_lcell_comb \i0|reg_12[29]~feeder (
// Equation(s):
// \i0|reg_12[29]~feeder_combout  = \i0|reg_11 [29]

	.dataa(gnd),
	.datab(!\i0|reg_11 [29]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_12[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_12[29]~feeder .extended_lut = "off";
defparam \i0|reg_12[29]~feeder .lut_mask = 64'h3333333333333333;
defparam \i0|reg_12[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y26_N8
dffeas \i0|reg_12[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_12[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[29] .is_wysiwyg = "true";
defparam \i0|reg_12[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N15
cyclonev_lcell_comb \i0|reg_13[29]~feeder (
// Equation(s):
// \i0|reg_13[29]~feeder_combout  = \i0|reg_12 [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_12 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_13[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_13[29]~feeder .extended_lut = "off";
defparam \i0|reg_13[29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_13[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y26_N17
dffeas \i0|reg_13[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_13[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[29] .is_wysiwyg = "true";
defparam \i0|reg_13[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N14
dffeas \i0|reg_14[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[29] .is_wysiwyg = "true";
defparam \i0|reg_14[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N53
dffeas \i0|reg_1[11]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[11]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_1[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y23_N0
cyclonev_lcell_comb \i0|reg_2[26]~feeder (
// Equation(s):
// \i0|reg_2[26]~feeder_combout  = ( \i0|reg_1 [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_1 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_2[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_2[26]~feeder .extended_lut = "off";
defparam \i0|reg_2[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_2[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y23_N2
dffeas \i0|reg_2[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_2[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[26] .is_wysiwyg = "true";
defparam \i0|reg_2[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y23_N5
dffeas \i0|reg_3[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[26] .is_wysiwyg = "true";
defparam \i0|reg_3[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y23_N32
dffeas \i0|reg_4[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[26] .is_wysiwyg = "true";
defparam \i0|reg_4[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y23_N33
cyclonev_lcell_comb \i0|reg_5[26]~feeder (
// Equation(s):
// \i0|reg_5[26]~feeder_combout  = \i0|reg_4 [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_4 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_5[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_5[26]~feeder .extended_lut = "off";
defparam \i0|reg_5[26]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_5[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y23_N35
dffeas \i0|reg_5[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_5[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[26] .is_wysiwyg = "true";
defparam \i0|reg_5[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y23_N36
cyclonev_lcell_comb \i0|reg_6[26]~feeder (
// Equation(s):
// \i0|reg_6[26]~feeder_combout  = \i0|reg_5 [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_5 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_6[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_6[26]~feeder .extended_lut = "off";
defparam \i0|reg_6[26]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_6[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y23_N37
dffeas \i0|reg_6[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_6[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[26] .is_wysiwyg = "true";
defparam \i0|reg_6[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y23_N41
dffeas \i0|reg_7[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_6 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[26] .is_wysiwyg = "true";
defparam \i0|reg_7[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y23_N44
dffeas \i0|reg_8[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_7 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[26] .is_wysiwyg = "true";
defparam \i0|reg_8[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y23_N45
cyclonev_lcell_comb \i0|reg_9[26]~feeder (
// Equation(s):
// \i0|reg_9[26]~feeder_combout  = \i0|reg_8 [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_8 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_9[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_9[26]~feeder .extended_lut = "off";
defparam \i0|reg_9[26]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_9[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y23_N47
dffeas \i0|reg_9[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_9[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[26] .is_wysiwyg = "true";
defparam \i0|reg_9[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y23_N13
dffeas \i0|reg_10[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[26] .is_wysiwyg = "true";
defparam \i0|reg_10[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y23_N17
dffeas \i0|reg_11[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[26] .is_wysiwyg = "true";
defparam \i0|reg_11[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y23_N50
dffeas \i0|reg_12[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[26] .is_wysiwyg = "true";
defparam \i0|reg_12[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y23_N52
dffeas \i0|reg_13[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[26] .is_wysiwyg = "true";
defparam \i0|reg_13[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N50
dffeas \i0|reg_14[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[26] .is_wysiwyg = "true";
defparam \i0|reg_14[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N34
dffeas \i0|reg_2[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[5] .is_wysiwyg = "true";
defparam \i0|reg_2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y24_N8
dffeas \i0|reg_3[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[5] .is_wysiwyg = "true";
defparam \i0|reg_3[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N9
cyclonev_lcell_comb \i0|reg_4[5]~feeder (
// Equation(s):
// \i0|reg_4[5]~feeder_combout  = \i0|reg_3 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_3 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_4[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_4[5]~feeder .extended_lut = "off";
defparam \i0|reg_4[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_4[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y24_N11
dffeas \i0|reg_4[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_4[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[5] .is_wysiwyg = "true";
defparam \i0|reg_4[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y24_N13
dffeas \i0|reg_5[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[5] .is_wysiwyg = "true";
defparam \i0|reg_5[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N43
dffeas \i0|reg_6[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[5] .is_wysiwyg = "true";
defparam \i0|reg_6[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N33
cyclonev_lcell_comb \i0|reg_7[5]~feeder (
// Equation(s):
// \i0|reg_7[5]~feeder_combout  = ( \i0|reg_6 [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_6 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_7[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_7[5]~feeder .extended_lut = "off";
defparam \i0|reg_7[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_7[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y24_N34
dffeas \i0|reg_7[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_7[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[5] .is_wysiwyg = "true";
defparam \i0|reg_7[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y24_N11
dffeas \i0|reg_8[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_7 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[5] .is_wysiwyg = "true";
defparam \i0|reg_8[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y24_N8
dffeas \i0|reg_9[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[5] .is_wysiwyg = "true";
defparam \i0|reg_9[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y24_N27
cyclonev_lcell_comb \i0|reg_10[5]~feeder (
// Equation(s):
// \i0|reg_10[5]~feeder_combout  = \i0|reg_9 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_9 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_10[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_10[5]~feeder .extended_lut = "off";
defparam \i0|reg_10[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_10[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y24_N29
dffeas \i0|reg_10[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_10[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[5] .is_wysiwyg = "true";
defparam \i0|reg_10[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y24_N25
dffeas \i0|reg_11[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[5] .is_wysiwyg = "true";
defparam \i0|reg_11[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y24_N47
dffeas \i0|reg_12[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[5] .is_wysiwyg = "true";
defparam \i0|reg_12[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y24_N43
dffeas \i0|reg_13[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[5] .is_wysiwyg = "true";
defparam \i0|reg_13[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N22
dffeas \i0|reg_14[5]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[5]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_14[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N46
dffeas \i0|reg_14[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[19] .is_wysiwyg = "true";
defparam \i0|reg_14[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N14
dffeas \i0|reg_15[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[19] .is_wysiwyg = "true";
defparam \i0|reg_15[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y24_N12
cyclonev_lcell_comb \i0|Wt_o[19]~35 (
// Equation(s):
// \i0|Wt_o[19]~35_combout  = ( \i0|reg_15 [19] & ( \i0|reg_14 [22] & ( (\i0|reg_6 [19] & (!\i0|reg_14 [26] $ (\i0|reg_14[5]~DUPLICATE_q ))) ) ) ) # ( \i0|reg_15 [19] & ( !\i0|reg_14 [22] & ( (\i0|reg_6 [19] & (!\i0|reg_14 [26] $ (!\i0|reg_14[5]~DUPLICATE_q 
// ))) ) ) )

	.dataa(!\i0|reg_14 [26]),
	.datab(gnd),
	.datac(!\i0|reg_6 [19]),
	.datad(!\i0|reg_14[5]~DUPLICATE_q ),
	.datae(!\i0|reg_15 [19]),
	.dataf(!\i0|reg_14 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[19]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[19]~35 .extended_lut = "off";
defparam \i0|Wt_o[19]~35 .lut_mask = 64'h0000050A00000A05;
defparam \i0|Wt_o[19]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N27
cyclonev_lcell_comb \M_inter[19]~feeder (
// Equation(s):
// \M_inter[19]~feeder_combout  = \M_rtl_0|auto_generated|ram_block1a19 

	.dataa(!\M_rtl_0|auto_generated|ram_block1a19 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[19]~feeder .extended_lut = "off";
defparam \M_inter[19]~feeder .lut_mask = 64'h5555555555555555;
defparam \M_inter[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y23_N9
cyclonev_lcell_comb \M_rtl_0_bypass[28]~feeder (
// Equation(s):
// \M_rtl_0_bypass[28]~feeder_combout  = ( \in_data[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in_data[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_rtl_0_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_rtl_0_bypass[28]~feeder .extended_lut = "off";
defparam \M_rtl_0_bypass[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_rtl_0_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y23_N10
dffeas \M_rtl_0_bypass[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N29
dffeas \M_inter[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[19]~feeder_combout ),
	.asdata(M_rtl_0_bypass[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[19] .is_wysiwyg = "true";
defparam \M_inter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y24_N33
cyclonev_lcell_comb \i0|Wt_o[19]~36 (
// Equation(s):
// \i0|Wt_o[19]~36_combout  = ( M_inter[19] & ( \i0|reg_1 [29] & ( ((\i0|Wt_o[19]~35_combout  & (!\i0|reg_1 [6] $ (\i0|reg_1 [4])))) # (\LessThan0~0_combout ) ) ) ) # ( !M_inter[19] & ( \i0|reg_1 [29] & ( (\i0|Wt_o[19]~35_combout  & (!\LessThan0~0_combout  & 
// (!\i0|reg_1 [6] $ (\i0|reg_1 [4])))) ) ) ) # ( M_inter[19] & ( !\i0|reg_1 [29] & ( ((\i0|Wt_o[19]~35_combout  & (!\i0|reg_1 [6] $ (!\i0|reg_1 [4])))) # (\LessThan0~0_combout ) ) ) ) # ( !M_inter[19] & ( !\i0|reg_1 [29] & ( (\i0|Wt_o[19]~35_combout  & 
// (!\LessThan0~0_combout  & (!\i0|reg_1 [6] $ (!\i0|reg_1 [4])))) ) ) )

	.dataa(!\i0|reg_1 [6]),
	.datab(!\i0|Wt_o[19]~35_combout ),
	.datac(!\i0|reg_1 [4]),
	.datad(!\LessThan0~0_combout ),
	.datae(!M_inter[19]),
	.dataf(!\i0|reg_1 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[19]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[19]~36 .extended_lut = "off";
defparam \i0|Wt_o[19]~36 .lut_mask = 64'h120012FF210021FF;
defparam \i0|Wt_o[19]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y24_N7
dffeas \i0|reg_0[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|Wt_o[19]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[19] .is_wysiwyg = "true";
defparam \i0|reg_0[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N59
dffeas \i0|reg_1[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[19] .is_wysiwyg = "true";
defparam \i0|reg_1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y25_N6
cyclonev_lcell_comb \i0|reg_2[19]~feeder (
// Equation(s):
// \i0|reg_2[19]~feeder_combout  = ( \i0|reg_1 [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_1 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_2[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_2[19]~feeder .extended_lut = "off";
defparam \i0|reg_2[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_2[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y25_N8
dffeas \i0|reg_2[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_2[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[19] .is_wysiwyg = "true";
defparam \i0|reg_2[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y25_N39
cyclonev_lcell_comb \i0|reg_3[19]~feeder (
// Equation(s):
// \i0|reg_3[19]~feeder_combout  = \i0|reg_2 [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_2 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_3[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_3[19]~feeder .extended_lut = "off";
defparam \i0|reg_3[19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_3[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y25_N41
dffeas \i0|reg_3[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_3[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[19] .is_wysiwyg = "true";
defparam \i0|reg_3[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y25_N36
cyclonev_lcell_comb \i0|reg_4[19]~feeder (
// Equation(s):
// \i0|reg_4[19]~feeder_combout  = \i0|reg_3 [19]

	.dataa(gnd),
	.datab(!\i0|reg_3 [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_4[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_4[19]~feeder .extended_lut = "off";
defparam \i0|reg_4[19]~feeder .lut_mask = 64'h3333333333333333;
defparam \i0|reg_4[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y25_N38
dffeas \i0|reg_4[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_4[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[19] .is_wysiwyg = "true";
defparam \i0|reg_4[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y25_N53
dffeas \i0|reg_5[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[19] .is_wysiwyg = "true";
defparam \i0|reg_5[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y25_N49
dffeas \i0|reg_6[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[19] .is_wysiwyg = "true";
defparam \i0|reg_6[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y25_N11
dffeas \i0|reg_7[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_6 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[19] .is_wysiwyg = "true";
defparam \i0|reg_7[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y25_N25
dffeas \i0|reg_8[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_7 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[19] .is_wysiwyg = "true";
defparam \i0|reg_8[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y25_N28
dffeas \i0|reg_9[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[19] .is_wysiwyg = "true";
defparam \i0|reg_9[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y24_N47
dffeas \i0|reg_10[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[19] .is_wysiwyg = "true";
defparam \i0|reg_10[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y24_N44
dffeas \i0|reg_11[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[19] .is_wysiwyg = "true";
defparam \i0|reg_11[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N21
cyclonev_lcell_comb \i0|reg_12[19]~feeder (
// Equation(s):
// \i0|reg_12[19]~feeder_combout  = \i0|reg_11 [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_11 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_12[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_12[19]~feeder .extended_lut = "off";
defparam \i0|reg_12[19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_12[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y24_N22
dffeas \i0|reg_12[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_12[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[19] .is_wysiwyg = "true";
defparam \i0|reg_12[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y24_N19
dffeas \i0|reg_13[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[19] .is_wysiwyg = "true";
defparam \i0|reg_13[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N47
dffeas \i0|reg_14[19]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[19]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_14[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N41
dffeas \i0|reg_14[4]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[4]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_14[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N8
dffeas \i0|reg_1[18]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[18]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_1[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N9
cyclonev_lcell_comb \i0|Wt_o[1]~62 (
// Equation(s):
// \i0|Wt_o[1]~62_combout  = ( \i0|reg_1[20]~DUPLICATE_q  & ( \i0|reg_1[18]~DUPLICATE_q  & ( (\i0|reg_1[11]~DUPLICATE_q  & (!\i0|reg_14[19]~DUPLICATE_q  $ (!\i0|reg_14[4]~DUPLICATE_q  $ (\i0|reg_14 [8])))) ) ) ) # ( !\i0|reg_1[20]~DUPLICATE_q  & ( 
// \i0|reg_1[18]~DUPLICATE_q  & ( (!\i0|reg_1[11]~DUPLICATE_q  & (!\i0|reg_14[19]~DUPLICATE_q  $ (!\i0|reg_14[4]~DUPLICATE_q  $ (\i0|reg_14 [8])))) ) ) ) # ( \i0|reg_1[20]~DUPLICATE_q  & ( !\i0|reg_1[18]~DUPLICATE_q  & ( (!\i0|reg_1[11]~DUPLICATE_q  & 
// (!\i0|reg_14[19]~DUPLICATE_q  $ (!\i0|reg_14[4]~DUPLICATE_q  $ (\i0|reg_14 [8])))) ) ) ) # ( !\i0|reg_1[20]~DUPLICATE_q  & ( !\i0|reg_1[18]~DUPLICATE_q  & ( (\i0|reg_1[11]~DUPLICATE_q  & (!\i0|reg_14[19]~DUPLICATE_q  $ (!\i0|reg_14[4]~DUPLICATE_q  $ 
// (\i0|reg_14 [8])))) ) ) )

	.dataa(!\i0|reg_1[11]~DUPLICATE_q ),
	.datab(!\i0|reg_14[19]~DUPLICATE_q ),
	.datac(!\i0|reg_14[4]~DUPLICATE_q ),
	.datad(!\i0|reg_14 [8]),
	.datae(!\i0|reg_1[20]~DUPLICATE_q ),
	.dataf(!\i0|reg_1[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[1]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[1]~62 .extended_lut = "off";
defparam \i0|Wt_o[1]~62 .lut_mask = 64'h1441288228821441;
defparam \i0|Wt_o[1]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y23_N51
cyclonev_lcell_comb \M_inter[1]~feeder (
// Equation(s):
// \M_inter[1]~feeder_combout  = \M_rtl_0|auto_generated|ram_block1a1 

	.dataa(!\M_rtl_0|auto_generated|ram_block1a1 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[1]~feeder .extended_lut = "off";
defparam \M_inter[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \M_inter[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y23_N23
dffeas \M_rtl_0_bypass[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y23_N52
dffeas \M_inter[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[1]~feeder_combout ),
	.asdata(M_rtl_0_bypass[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[1] .is_wysiwyg = "true";
defparam \M_inter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N28
dffeas \i0|reg_15[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[1] .is_wysiwyg = "true";
defparam \i0|reg_15[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N15
cyclonev_lcell_comb \i0|Wt_o[1]~1 (
// Equation(s):
// \i0|Wt_o[1]~1_combout  = ( M_inter[1] & ( \i0|reg_15 [1] & ( (!\i0|Wt_o[1]~62_combout  & (((!round_count[5] & !round_count[4])))) # (\i0|Wt_o[1]~62_combout  & (((!round_count[5] & !round_count[4])) # (\i0|reg_6 [1]))) ) ) ) # ( !M_inter[1] & ( \i0|reg_15 
// [1] & ( (\i0|Wt_o[1]~62_combout  & (\i0|reg_6 [1] & ((round_count[4]) # (round_count[5])))) ) ) ) # ( M_inter[1] & ( !\i0|reg_15 [1] & ( (!round_count[5] & !round_count[4]) ) ) )

	.dataa(!\i0|Wt_o[1]~62_combout ),
	.datab(!\i0|reg_6 [1]),
	.datac(!round_count[5]),
	.datad(!round_count[4]),
	.datae(!M_inter[1]),
	.dataf(!\i0|reg_15 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[1]~1 .extended_lut = "off";
defparam \i0|Wt_o[1]~1 .lut_mask = 64'h0000F0000111F111;
defparam \i0|Wt_o[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y24_N17
dffeas \i0|reg_0[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|Wt_o[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[1] .is_wysiwyg = "true";
defparam \i0|reg_0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N11
dffeas \i0|reg_1[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[1] .is_wysiwyg = "true";
defparam \i0|reg_1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N57
cyclonev_lcell_comb \i0|reg_2[1]~feeder (
// Equation(s):
// \i0|reg_2[1]~feeder_combout  = ( \i0|reg_1 [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_2[1]~feeder .extended_lut = "off";
defparam \i0|reg_2[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y24_N58
dffeas \i0|reg_2[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[1] .is_wysiwyg = "true";
defparam \i0|reg_2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y24_N49
dffeas \i0|reg_3[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[1] .is_wysiwyg = "true";
defparam \i0|reg_3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y24_N53
dffeas \i0|reg_4[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[1] .is_wysiwyg = "true";
defparam \i0|reg_4[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y24_N25
dffeas \i0|reg_5[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[1] .is_wysiwyg = "true";
defparam \i0|reg_5[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y24_N28
dffeas \i0|reg_6[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[1] .is_wysiwyg = "true";
defparam \i0|reg_6[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y24_N32
dffeas \i0|reg_7[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_6 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[1] .is_wysiwyg = "true";
defparam \i0|reg_7[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N33
cyclonev_lcell_comb \i0|reg_8[1]~feeder (
// Equation(s):
// \i0|reg_8[1]~feeder_combout  = \i0|reg_7 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_7 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_8[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_8[1]~feeder .extended_lut = "off";
defparam \i0|reg_8[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_8[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y24_N34
dffeas \i0|reg_8[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_8[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[1] .is_wysiwyg = "true";
defparam \i0|reg_8[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y24_N2
dffeas \i0|reg_9[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[1] .is_wysiwyg = "true";
defparam \i0|reg_9[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y24_N5
dffeas \i0|reg_10[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[1] .is_wysiwyg = "true";
defparam \i0|reg_10[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y24_N31
dffeas \i0|reg_11[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[1] .is_wysiwyg = "true";
defparam \i0|reg_11[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y24_N33
cyclonev_lcell_comb \i0|reg_12[1]~feeder (
// Equation(s):
// \i0|reg_12[1]~feeder_combout  = ( \i0|reg_11 [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_11 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_12[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_12[1]~feeder .extended_lut = "off";
defparam \i0|reg_12[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_12[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y24_N35
dffeas \i0|reg_12[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_12[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[1] .is_wysiwyg = "true";
defparam \i0|reg_12[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y24_N25
dffeas \i0|reg_13[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[1] .is_wysiwyg = "true";
defparam \i0|reg_13[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y24_N28
dffeas \i0|reg_14[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[1] .is_wysiwyg = "true";
defparam \i0|reg_14[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N48
cyclonev_lcell_comb \M_inter[12]~feeder (
// Equation(s):
// \M_inter[12]~feeder_combout  = \M_rtl_0|auto_generated|ram_block1a12 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M_rtl_0|auto_generated|ram_block1a12 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[12]~feeder .extended_lut = "off";
defparam \M_inter[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \M_inter[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y23_N55
dffeas \M_rtl_0_bypass[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y23_N49
dffeas \M_inter[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[12]~feeder_combout ),
	.asdata(M_rtl_0_bypass[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[12] .is_wysiwyg = "true";
defparam \M_inter[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y24_N2
dffeas \i0|reg_2[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_1[30]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[30] .is_wysiwyg = "true";
defparam \i0|reg_2[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y24_N5
dffeas \i0|reg_3[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[30] .is_wysiwyg = "true";
defparam \i0|reg_3[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y24_N31
dffeas \i0|reg_4[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[30] .is_wysiwyg = "true";
defparam \i0|reg_4[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y24_N35
dffeas \i0|reg_5[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[30] .is_wysiwyg = "true";
defparam \i0|reg_5[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y24_N7
dffeas \i0|reg_6[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[30] .is_wysiwyg = "true";
defparam \i0|reg_6[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y24_N11
dffeas \i0|reg_7[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_6 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[30] .is_wysiwyg = "true";
defparam \i0|reg_7[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y24_N56
dffeas \i0|reg_8[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_7 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[30] .is_wysiwyg = "true";
defparam \i0|reg_8[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y24_N58
dffeas \i0|reg_9[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[30] .is_wysiwyg = "true";
defparam \i0|reg_9[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y24_N44
dffeas \i0|reg_10[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[30] .is_wysiwyg = "true";
defparam \i0|reg_10[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N45
cyclonev_lcell_comb \i0|reg_11[30]~feeder (
// Equation(s):
// \i0|reg_11[30]~feeder_combout  = \i0|reg_10 [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_10 [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_11[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_11[30]~feeder .extended_lut = "off";
defparam \i0|reg_11[30]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_11[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y24_N47
dffeas \i0|reg_11[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_11[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[30] .is_wysiwyg = "true";
defparam \i0|reg_11[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y24_N20
dffeas \i0|reg_12[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[30] .is_wysiwyg = "true";
defparam \i0|reg_12[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y24_N22
dffeas \i0|reg_13[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[30] .is_wysiwyg = "true";
defparam \i0|reg_13[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N53
dffeas \i0|reg_14[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[30] .is_wysiwyg = "true";
defparam \i0|reg_14[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N2
dffeas \i0|reg_15[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[12] .is_wysiwyg = "true";
defparam \i0|reg_15[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N32
dffeas \i0|reg_14[15]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[15]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_14[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y24_N0
cyclonev_lcell_comb \i0|Wt_o[12]~21 (
// Equation(s):
// \i0|Wt_o[12]~21_combout  = ( \i0|reg_15 [12] & ( \i0|reg_14[15]~DUPLICATE_q  & ( (\i0|reg_6 [12] & (!\i0|reg_14 [19] $ (\i0|reg_14 [30]))) ) ) ) # ( \i0|reg_15 [12] & ( !\i0|reg_14[15]~DUPLICATE_q  & ( (\i0|reg_6 [12] & (!\i0|reg_14 [19] $ (!\i0|reg_14 
// [30]))) ) ) )

	.dataa(!\i0|reg_14 [19]),
	.datab(!\i0|reg_6 [12]),
	.datac(!\i0|reg_14 [30]),
	.datad(gnd),
	.datae(!\i0|reg_15 [12]),
	.dataf(!\i0|reg_14[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[12]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[12]~21 .extended_lut = "off";
defparam \i0|Wt_o[12]~21 .lut_mask = 64'h0000121200002121;
defparam \i0|Wt_o[12]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y24_N9
cyclonev_lcell_comb \i0|Wt_o[12]~22 (
// Equation(s):
// \i0|Wt_o[12]~22_combout  = ( \i0|Wt_o[12]~21_combout  & ( \i0|reg_1[22]~DUPLICATE_q  & ( (!\LessThan0~0_combout  & ((!\i0|reg_1 [31] $ (\i0|reg_1 [29])))) # (\LessThan0~0_combout  & (M_inter[12])) ) ) ) # ( !\i0|Wt_o[12]~21_combout  & ( 
// \i0|reg_1[22]~DUPLICATE_q  & ( (\LessThan0~0_combout  & M_inter[12]) ) ) ) # ( \i0|Wt_o[12]~21_combout  & ( !\i0|reg_1[22]~DUPLICATE_q  & ( (!\LessThan0~0_combout  & ((!\i0|reg_1 [31] $ (!\i0|reg_1 [29])))) # (\LessThan0~0_combout  & (M_inter[12])) ) ) ) 
// # ( !\i0|Wt_o[12]~21_combout  & ( !\i0|reg_1[22]~DUPLICATE_q  & ( (\LessThan0~0_combout  & M_inter[12]) ) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!M_inter[12]),
	.datac(!\i0|reg_1 [31]),
	.datad(!\i0|reg_1 [29]),
	.datae(!\i0|Wt_o[12]~21_combout ),
	.dataf(!\i0|reg_1[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[12]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[12]~22 .extended_lut = "off";
defparam \i0|Wt_o[12]~22 .lut_mask = 64'h11111BB11111B11B;
defparam \i0|Wt_o[12]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y24_N28
dffeas \i0|reg_0[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|Wt_o[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[12] .is_wysiwyg = "true";
defparam \i0|reg_0[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y25_N12
cyclonev_lcell_comb \i0|reg_1[12]~feeder (
// Equation(s):
// \i0|reg_1[12]~feeder_combout  = ( \i0|reg_0 [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_0 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_1[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_1[12]~feeder .extended_lut = "off";
defparam \i0|reg_1[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_1[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y25_N13
dffeas \i0|reg_1[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[12] .is_wysiwyg = "true";
defparam \i0|reg_1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N35
dffeas \i0|reg_2[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_1 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[12] .is_wysiwyg = "true";
defparam \i0|reg_2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N20
dffeas \i0|reg_3[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[12] .is_wysiwyg = "true";
defparam \i0|reg_3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N22
dffeas \i0|reg_4[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[12] .is_wysiwyg = "true";
defparam \i0|reg_4[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N55
dffeas \i0|reg_5[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[12] .is_wysiwyg = "true";
defparam \i0|reg_5[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N44
dffeas \i0|reg_6[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[12] .is_wysiwyg = "true";
defparam \i0|reg_6[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N10
dffeas \i0|reg_7[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_6 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[12] .is_wysiwyg = "true";
defparam \i0|reg_7[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N41
dffeas \i0|reg_8[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_7 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[12] .is_wysiwyg = "true";
defparam \i0|reg_8[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N18
cyclonev_lcell_comb \i0|reg_9[12]~feeder (
// Equation(s):
// \i0|reg_9[12]~feeder_combout  = \i0|reg_8 [12]

	.dataa(gnd),
	.datab(!\i0|reg_8 [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_9[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_9[12]~feeder .extended_lut = "off";
defparam \i0|reg_9[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \i0|reg_9[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y26_N19
dffeas \i0|reg_9[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_9[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[12] .is_wysiwyg = "true";
defparam \i0|reg_9[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N23
dffeas \i0|reg_10[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[12] .is_wysiwyg = "true";
defparam \i0|reg_10[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N7
dffeas \i0|reg_11[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[12] .is_wysiwyg = "true";
defparam \i0|reg_11[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y26_N9
cyclonev_lcell_comb \i0|reg_12[12]~feeder (
// Equation(s):
// \i0|reg_12[12]~feeder_combout  = ( \i0|reg_11 [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_11 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_12[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_12[12]~feeder .extended_lut = "off";
defparam \i0|reg_12[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_12[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y26_N10
dffeas \i0|reg_12[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_12[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[12] .is_wysiwyg = "true";
defparam \i0|reg_12[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y26_N17
dffeas \i0|reg_13[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[12] .is_wysiwyg = "true";
defparam \i0|reg_13[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N21
cyclonev_lcell_comb \i0|reg_14[12]~feeder (
// Equation(s):
// \i0|reg_14[12]~feeder_combout  = ( \i0|reg_13 [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_13 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_14[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_14[12]~feeder .extended_lut = "off";
defparam \i0|reg_14[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_14[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y24_N22
dffeas \i0|reg_14[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_14[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[12] .is_wysiwyg = "true";
defparam \i0|reg_14[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N38
dffeas \i0|reg_15[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[26] .is_wysiwyg = "true";
defparam \i0|reg_15[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y24_N36
cyclonev_lcell_comb \i0|Wt_o[26]~49 (
// Equation(s):
// \i0|Wt_o[26]~49_combout  = ( \i0|reg_15 [26] & ( \i0|reg_6 [26] & ( !\i0|reg_14 [29] $ (!\i0|reg_14 [1] $ (\i0|reg_14 [12])) ) ) )

	.dataa(!\i0|reg_14 [29]),
	.datab(!\i0|reg_14 [1]),
	.datac(!\i0|reg_14 [12]),
	.datad(gnd),
	.datae(!\i0|reg_15 [26]),
	.dataf(!\i0|reg_6 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[26]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[26]~49 .extended_lut = "off";
defparam \i0|Wt_o[26]~49 .lut_mask = 64'h0000000000006969;
defparam \i0|Wt_o[26]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N36
cyclonev_lcell_comb \i0|Wt_o[26]~50 (
// Equation(s):
// \i0|Wt_o[26]~50_combout  = ( \i0|Wt_o[26]~49_combout  & ( \i0|reg_1 [11] & ( (!\LessThan0~0_combout  & (!\i0|reg_1 [13])) # (\LessThan0~0_combout  & ((M_inter[26]))) ) ) ) # ( !\i0|Wt_o[26]~49_combout  & ( \i0|reg_1 [11] & ( (\LessThan0~0_combout  & 
// M_inter[26]) ) ) ) # ( \i0|Wt_o[26]~49_combout  & ( !\i0|reg_1 [11] & ( (!\LessThan0~0_combout  & (\i0|reg_1 [13])) # (\LessThan0~0_combout  & ((M_inter[26]))) ) ) ) # ( !\i0|Wt_o[26]~49_combout  & ( !\i0|reg_1 [11] & ( (\LessThan0~0_combout  & 
// M_inter[26]) ) ) )

	.dataa(!\i0|reg_1 [13]),
	.datab(!\LessThan0~0_combout ),
	.datac(gnd),
	.datad(!M_inter[26]),
	.datae(!\i0|Wt_o[26]~49_combout ),
	.dataf(!\i0|reg_1 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[26]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[26]~50 .extended_lut = "off";
defparam \i0|Wt_o[26]~50 .lut_mask = 64'h00334477003388BB;
defparam \i0|Wt_o[26]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y26_N38
dffeas \i0|reg_0[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|Wt_o[26]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[26] .is_wysiwyg = "true";
defparam \i0|reg_0[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y26_N27
cyclonev_lcell_comb \i0|reg_1[26]~feeder (
// Equation(s):
// \i0|reg_1[26]~feeder_combout  = ( \i0|reg_0 [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_0 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_1[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_1[26]~feeder .extended_lut = "off";
defparam \i0|reg_1[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_1[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y26_N28
dffeas \i0|reg_1[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_1[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[26] .is_wysiwyg = "true";
defparam \i0|reg_1[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N21
cyclonev_lcell_comb \M_inter[7]~feeder (
// Equation(s):
// \M_inter[7]~feeder_combout  = \M_rtl_0|auto_generated|ram_block1a7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\M_rtl_0|auto_generated|ram_block1a7 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[7]~feeder .extended_lut = "off";
defparam \M_inter[7]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \M_inter[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y23_N0
cyclonev_lcell_comb \M_rtl_0_bypass[16]~feeder (
// Equation(s):
// \M_rtl_0_bypass[16]~feeder_combout  = ( \in_data[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in_data[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \M_rtl_0_bypass[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y23_N1
dffeas \M_rtl_0_bypass[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N22
dffeas \M_inter[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[7]~feeder_combout ),
	.asdata(M_rtl_0_bypass[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[7] .is_wysiwyg = "true";
defparam \M_inter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N38
dffeas \i0|reg_15[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[7] .is_wysiwyg = "true";
defparam \i0|reg_15[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N36
cyclonev_lcell_comb \i0|Wt_o[7]~11 (
// Equation(s):
// \i0|Wt_o[7]~11_combout  = ( \i0|reg_15 [7] & ( \i0|reg_14 [10] & ( (\i0|reg_6 [7] & (!\i0|reg_14 [25] $ (\i0|reg_14 [14]))) ) ) ) # ( \i0|reg_15 [7] & ( !\i0|reg_14 [10] & ( (\i0|reg_6 [7] & (!\i0|reg_14 [25] $ (!\i0|reg_14 [14]))) ) ) )

	.dataa(!\i0|reg_6 [7]),
	.datab(!\i0|reg_14 [25]),
	.datac(!\i0|reg_14 [14]),
	.datad(gnd),
	.datae(!\i0|reg_15 [7]),
	.dataf(!\i0|reg_14 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[7]~11 .extended_lut = "off";
defparam \i0|Wt_o[7]~11 .lut_mask = 64'h0000141400004141;
defparam \i0|Wt_o[7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N21
cyclonev_lcell_comb \i0|Wt_o[7]~12 (
// Equation(s):
// \i0|Wt_o[7]~12_combout  = ( \i0|Wt_o[7]~11_combout  & ( \LessThan0~0_combout  & ( M_inter[7] ) ) ) # ( !\i0|Wt_o[7]~11_combout  & ( \LessThan0~0_combout  & ( M_inter[7] ) ) ) # ( \i0|Wt_o[7]~11_combout  & ( !\LessThan0~0_combout  & ( !\i0|reg_1 [26] $ 
// (!\i0|reg_1[24]~DUPLICATE_q  $ (\i0|reg_1[17]~DUPLICATE_q )) ) ) )

	.dataa(!\i0|reg_1 [26]),
	.datab(!\i0|reg_1[24]~DUPLICATE_q ),
	.datac(!M_inter[7]),
	.datad(!\i0|reg_1[17]~DUPLICATE_q ),
	.datae(!\i0|Wt_o[7]~11_combout ),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[7]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[7]~12 .extended_lut = "off";
defparam \i0|Wt_o[7]~12 .lut_mask = 64'h000066990F0F0F0F;
defparam \i0|Wt_o[7]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y25_N40
dffeas \i0|reg_0[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|Wt_o[7]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[7] .is_wysiwyg = "true";
defparam \i0|reg_0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N5
dffeas \i0|reg_1[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[7] .is_wysiwyg = "true";
defparam \i0|reg_1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N14
dffeas \i0|reg_2[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[7] .is_wysiwyg = "true";
defparam \i0|reg_2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y23_N58
dffeas \i0|reg_3[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[7] .is_wysiwyg = "true";
defparam \i0|reg_3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y23_N8
dffeas \i0|reg_4[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[7] .is_wysiwyg = "true";
defparam \i0|reg_4[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y23_N9
cyclonev_lcell_comb \i0|reg_5[7]~feeder (
// Equation(s):
// \i0|reg_5[7]~feeder_combout  = \i0|reg_4 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_4 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_5[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_5[7]~feeder .extended_lut = "off";
defparam \i0|reg_5[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_5[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y23_N11
dffeas \i0|reg_5[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_5[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[7] .is_wysiwyg = "true";
defparam \i0|reg_5[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N20
dffeas \i0|reg_6[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[7] .is_wysiwyg = "true";
defparam \i0|reg_6[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y24_N33
cyclonev_lcell_comb \i0|reg_7[7]~feeder (
// Equation(s):
// \i0|reg_7[7]~feeder_combout  = ( \i0|reg_6 [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_6 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_7[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_7[7]~feeder .extended_lut = "off";
defparam \i0|reg_7[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_7[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y24_N35
dffeas \i0|reg_7[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_7[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[7] .is_wysiwyg = "true";
defparam \i0|reg_7[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y24_N30
cyclonev_lcell_comb \i0|reg_8[7]~feeder (
// Equation(s):
// \i0|reg_8[7]~feeder_combout  = \i0|reg_7 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_7 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_8[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_8[7]~feeder .extended_lut = "off";
defparam \i0|reg_8[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_8[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y24_N31
dffeas \i0|reg_8[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_8[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[7] .is_wysiwyg = "true";
defparam \i0|reg_8[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y24_N5
dffeas \i0|reg_9[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[7] .is_wysiwyg = "true";
defparam \i0|reg_9[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y24_N1
dffeas \i0|reg_10[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[7] .is_wysiwyg = "true";
defparam \i0|reg_10[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y24_N58
dffeas \i0|reg_11[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[7] .is_wysiwyg = "true";
defparam \i0|reg_11[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y24_N56
dffeas \i0|reg_12[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[7] .is_wysiwyg = "true";
defparam \i0|reg_12[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y24_N52
dffeas \i0|reg_13[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[7] .is_wysiwyg = "true";
defparam \i0|reg_13[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N4
dffeas \i0|reg_14[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[7] .is_wysiwyg = "true";
defparam \i0|reg_14[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N30
cyclonev_lcell_comb \i0|Wt_o[21]~39 (
// Equation(s):
// \i0|Wt_o[21]~39_combout  = ( \i0|reg_15 [21] & ( \i0|reg_14 [7] & ( (\i0|reg_6 [21] & (!\i0|reg_14 [28] $ (\i0|reg_14 [24]))) ) ) ) # ( \i0|reg_15 [21] & ( !\i0|reg_14 [7] & ( (\i0|reg_6 [21] & (!\i0|reg_14 [28] $ (!\i0|reg_14 [24]))) ) ) )

	.dataa(!\i0|reg_14 [28]),
	.datab(!\i0|reg_6 [21]),
	.datac(!\i0|reg_14 [24]),
	.datad(gnd),
	.datae(!\i0|reg_15 [21]),
	.dataf(!\i0|reg_14 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[21]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[21]~39 .extended_lut = "off";
defparam \i0|Wt_o[21]~39 .lut_mask = 64'h0000121200002121;
defparam \i0|Wt_o[21]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N15
cyclonev_lcell_comb \i0|Wt_o[21]~40 (
// Equation(s):
// \i0|Wt_o[21]~40_combout  = ( \i0|reg_1 [6] & ( \i0|Wt_o[21]~39_combout  & ( (!\LessThan0~0_combout  & (!\i0|reg_1 [31] $ ((\i0|reg_1 [8])))) # (\LessThan0~0_combout  & (((M_inter[21])))) ) ) ) # ( !\i0|reg_1 [6] & ( \i0|Wt_o[21]~39_combout  & ( 
// (!\LessThan0~0_combout  & (!\i0|reg_1 [31] $ ((!\i0|reg_1 [8])))) # (\LessThan0~0_combout  & (((M_inter[21])))) ) ) ) # ( \i0|reg_1 [6] & ( !\i0|Wt_o[21]~39_combout  & ( (\LessThan0~0_combout  & M_inter[21]) ) ) ) # ( !\i0|reg_1 [6] & ( 
// !\i0|Wt_o[21]~39_combout  & ( (\LessThan0~0_combout  & M_inter[21]) ) ) )

	.dataa(!\i0|reg_1 [31]),
	.datab(!\LessThan0~0_combout ),
	.datac(!\i0|reg_1 [8]),
	.datad(!M_inter[21]),
	.datae(!\i0|reg_1 [6]),
	.dataf(!\i0|Wt_o[21]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[21]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[21]~40 .extended_lut = "off";
defparam \i0|Wt_o[21]~40 .lut_mask = 64'h00330033487B84B7;
defparam \i0|Wt_o[21]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y25_N17
dffeas \i0|reg_0[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|Wt_o[21]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[21] .is_wysiwyg = "true";
defparam \i0|reg_0[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N29
dffeas \i0|reg_1[21]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[21]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_1[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N59
dffeas \i0|reg_15[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[11] .is_wysiwyg = "true";
defparam \i0|reg_15[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N44
dffeas \i0|reg_2[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_1 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[18] .is_wysiwyg = "true";
defparam \i0|reg_2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N3
cyclonev_lcell_comb \i0|reg_3[18]~feeder (
// Equation(s):
// \i0|reg_3[18]~feeder_combout  = \i0|reg_2 [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_2 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_3[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_3[18]~feeder .extended_lut = "off";
defparam \i0|reg_3[18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_3[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y26_N5
dffeas \i0|reg_3[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_3[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[18] .is_wysiwyg = "true";
defparam \i0|reg_3[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N2
dffeas \i0|reg_4[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[18] .is_wysiwyg = "true";
defparam \i0|reg_4[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N23
dffeas \i0|reg_5[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[18] .is_wysiwyg = "true";
defparam \i0|reg_5[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N18
cyclonev_lcell_comb \i0|reg_6[18]~feeder (
// Equation(s):
// \i0|reg_6[18]~feeder_combout  = \i0|reg_5 [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_5 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_6[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_6[18]~feeder .extended_lut = "off";
defparam \i0|reg_6[18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_6[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y26_N19
dffeas \i0|reg_6[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_6[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[18] .is_wysiwyg = "true";
defparam \i0|reg_6[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N46
dffeas \i0|reg_7[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_6 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[18] .is_wysiwyg = "true";
defparam \i0|reg_7[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N50
dffeas \i0|reg_8[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_7 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[18] .is_wysiwyg = "true";
defparam \i0|reg_8[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N53
dffeas \i0|reg_9[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[18] .is_wysiwyg = "true";
defparam \i0|reg_9[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N56
dffeas \i0|reg_10[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[18] .is_wysiwyg = "true";
defparam \i0|reg_10[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N58
dffeas \i0|reg_11[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[18] .is_wysiwyg = "true";
defparam \i0|reg_11[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N38
dffeas \i0|reg_12[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[18] .is_wysiwyg = "true";
defparam \i0|reg_12[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N40
dffeas \i0|reg_13[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[18] .is_wysiwyg = "true";
defparam \i0|reg_13[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N10
dffeas \i0|reg_14[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[18] .is_wysiwyg = "true";
defparam \i0|reg_14[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N57
cyclonev_lcell_comb \i0|Wt_o[11]~19 (
// Equation(s):
// \i0|Wt_o[11]~19_combout  = ( \i0|reg_15 [11] & ( \i0|reg_14 [18] & ( (\i0|reg_6 [11] & (!\i0|reg_14[29]~DUPLICATE_q  $ (\i0|reg_14 [14]))) ) ) ) # ( \i0|reg_15 [11] & ( !\i0|reg_14 [18] & ( (\i0|reg_6 [11] & (!\i0|reg_14[29]~DUPLICATE_q  $ (!\i0|reg_14 
// [14]))) ) ) )

	.dataa(!\i0|reg_14[29]~DUPLICATE_q ),
	.datab(!\i0|reg_6 [11]),
	.datac(gnd),
	.datad(!\i0|reg_14 [14]),
	.datae(!\i0|reg_15 [11]),
	.dataf(!\i0|reg_14 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[11]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[11]~19 .extended_lut = "off";
defparam \i0|Wt_o[11]~19 .lut_mask = 64'h0000112200002211;
defparam \i0|Wt_o[11]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N39
cyclonev_lcell_comb \i0|Wt_o[11]~20 (
// Equation(s):
// \i0|Wt_o[11]~20_combout  = ( \i0|reg_1[30]~DUPLICATE_q  & ( \LessThan0~0_combout  & ( M_inter[11] ) ) ) # ( !\i0|reg_1[30]~DUPLICATE_q  & ( \LessThan0~0_combout  & ( M_inter[11] ) ) ) # ( \i0|reg_1[30]~DUPLICATE_q  & ( !\LessThan0~0_combout  & ( 
// (\i0|Wt_o[11]~19_combout  & (!\i0|reg_1[21]~DUPLICATE_q  $ (\i0|reg_1 [28]))) ) ) ) # ( !\i0|reg_1[30]~DUPLICATE_q  & ( !\LessThan0~0_combout  & ( (\i0|Wt_o[11]~19_combout  & (!\i0|reg_1[21]~DUPLICATE_q  $ (!\i0|reg_1 [28]))) ) ) )

	.dataa(!M_inter[11]),
	.datab(!\i0|reg_1[21]~DUPLICATE_q ),
	.datac(!\i0|Wt_o[11]~19_combout ),
	.datad(!\i0|reg_1 [28]),
	.datae(!\i0|reg_1[30]~DUPLICATE_q ),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[11]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[11]~20 .extended_lut = "off";
defparam \i0|Wt_o[11]~20 .lut_mask = 64'h030C0C0355555555;
defparam \i0|Wt_o[11]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y25_N37
dffeas \i0|reg_0[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|Wt_o[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[11] .is_wysiwyg = "true";
defparam \i0|reg_0[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N52
dffeas \i0|reg_1[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[11] .is_wysiwyg = "true";
defparam \i0|reg_1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N57
cyclonev_lcell_comb \i0|Wt_o[24]~46 (
// Equation(s):
// \i0|Wt_o[24]~46_combout  = ( \i0|Wt_o[24]~45_combout  & ( \i0|reg_1 [11] & ( (!\LessThan0~0_combout  & ((!\i0|reg_1 [9]))) # (\LessThan0~0_combout  & (M_inter[24])) ) ) ) # ( !\i0|Wt_o[24]~45_combout  & ( \i0|reg_1 [11] & ( (M_inter[24] & 
// \LessThan0~0_combout ) ) ) ) # ( \i0|Wt_o[24]~45_combout  & ( !\i0|reg_1 [11] & ( (!\LessThan0~0_combout  & ((\i0|reg_1 [9]))) # (\LessThan0~0_combout  & (M_inter[24])) ) ) ) # ( !\i0|Wt_o[24]~45_combout  & ( !\i0|reg_1 [11] & ( (M_inter[24] & 
// \LessThan0~0_combout ) ) ) )

	.dataa(!M_inter[24]),
	.datab(!\LessThan0~0_combout ),
	.datac(!\i0|reg_1 [9]),
	.datad(gnd),
	.datae(!\i0|Wt_o[24]~45_combout ),
	.dataf(!\i0|reg_1 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[24]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[24]~46 .extended_lut = "off";
defparam \i0|Wt_o[24]~46 .lut_mask = 64'h11111D1D1111D1D1;
defparam \i0|Wt_o[24]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y24_N59
dffeas \i0|reg_0[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|Wt_o[24]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[24] .is_wysiwyg = "true";
defparam \i0|reg_0[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N56
dffeas \i0|reg_1[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[24] .is_wysiwyg = "true";
defparam \i0|reg_1[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N32
dffeas \i0|reg_1[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[22] .is_wysiwyg = "true";
defparam \i0|reg_1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N33
cyclonev_lcell_comb \M_inter[5]~feeder (
// Equation(s):
// \M_inter[5]~feeder_combout  = ( \M_rtl_0|auto_generated|ram_block1a5  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[5]~feeder .extended_lut = "off";
defparam \M_inter[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_inter[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y23_N37
dffeas \M_rtl_0_bypass[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N34
dffeas \M_inter[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[5]~feeder_combout ),
	.asdata(M_rtl_0_bypass[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[5] .is_wysiwyg = "true";
defparam \M_inter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N23
dffeas \i0|reg_14[12]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_14[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[12]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_14[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N44
dffeas \i0|reg_6[5]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[5]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_6[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N47
dffeas \i0|reg_15[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14[5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[5] .is_wysiwyg = "true";
defparam \i0|reg_15[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N31
dffeas \i0|reg_2[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_1 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[23] .is_wysiwyg = "true";
defparam \i0|reg_2[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N35
dffeas \i0|reg_3[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[23] .is_wysiwyg = "true";
defparam \i0|reg_3[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N42
cyclonev_lcell_comb \i0|reg_4[23]~feeder (
// Equation(s):
// \i0|reg_4[23]~feeder_combout  = \i0|reg_3 [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_3 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_4[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_4[23]~feeder .extended_lut = "off";
defparam \i0|reg_4[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_4[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y26_N43
dffeas \i0|reg_4[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_4[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[23] .is_wysiwyg = "true";
defparam \i0|reg_4[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N56
dffeas \i0|reg_5[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[23] .is_wysiwyg = "true";
defparam \i0|reg_5[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N41
dffeas \i0|reg_6[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[23] .is_wysiwyg = "true";
defparam \i0|reg_6[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N58
dffeas \i0|reg_7[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_6 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[23] .is_wysiwyg = "true";
defparam \i0|reg_7[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N13
dffeas \i0|reg_8[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_7 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[23] .is_wysiwyg = "true";
defparam \i0|reg_8[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N58
dffeas \i0|reg_9[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[23] .is_wysiwyg = "true";
defparam \i0|reg_9[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N56
dffeas \i0|reg_10[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[23] .is_wysiwyg = "true";
defparam \i0|reg_10[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N29
dffeas \i0|reg_11[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[23] .is_wysiwyg = "true";
defparam \i0|reg_11[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N25
dffeas \i0|reg_12[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[23] .is_wysiwyg = "true";
defparam \i0|reg_12[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N16
dffeas \i0|reg_13[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[23] .is_wysiwyg = "true";
defparam \i0|reg_13[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N26
dffeas \i0|reg_14[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[23] .is_wysiwyg = "true";
defparam \i0|reg_14[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N45
cyclonev_lcell_comb \i0|Wt_o[5]~7 (
// Equation(s):
// \i0|Wt_o[5]~7_combout  = ( \i0|reg_15 [5] & ( \i0|reg_14 [23] & ( (\i0|reg_6[5]~DUPLICATE_q  & (!\i0|reg_14[12]~DUPLICATE_q  $ (\i0|reg_14 [8]))) ) ) ) # ( \i0|reg_15 [5] & ( !\i0|reg_14 [23] & ( (\i0|reg_6[5]~DUPLICATE_q  & (!\i0|reg_14[12]~DUPLICATE_q  
// $ (!\i0|reg_14 [8]))) ) ) )

	.dataa(!\i0|reg_14[12]~DUPLICATE_q ),
	.datab(!\i0|reg_14 [8]),
	.datac(!\i0|reg_6[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\i0|reg_15 [5]),
	.dataf(!\i0|reg_14 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[5]~7 .extended_lut = "off";
defparam \i0|Wt_o[5]~7 .lut_mask = 64'h0000060600000909;
defparam \i0|Wt_o[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N33
cyclonev_lcell_comb \i0|Wt_o[5]~8 (
// Equation(s):
// \i0|Wt_o[5]~8_combout  = ( \i0|Wt_o[5]~7_combout  & ( \LessThan0~0_combout  & ( M_inter[5] ) ) ) # ( !\i0|Wt_o[5]~7_combout  & ( \LessThan0~0_combout  & ( M_inter[5] ) ) ) # ( \i0|Wt_o[5]~7_combout  & ( !\LessThan0~0_combout  & ( !\i0|reg_1 [24] $ 
// (!\i0|reg_1[15]~DUPLICATE_q  $ (\i0|reg_1 [22])) ) ) )

	.dataa(!\i0|reg_1 [24]),
	.datab(!\i0|reg_1[15]~DUPLICATE_q ),
	.datac(!\i0|reg_1 [22]),
	.datad(!M_inter[5]),
	.datae(!\i0|Wt_o[5]~7_combout ),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[5]~8 .extended_lut = "off";
defparam \i0|Wt_o[5]~8 .lut_mask = 64'h0000696900FF00FF;
defparam \i0|Wt_o[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N48
cyclonev_lcell_comb \i0|reg_0[5]~feeder (
// Equation(s):
// \i0|reg_0[5]~feeder_combout  = \i0|Wt_o[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|Wt_o[5]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_0[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_0[5]~feeder .extended_lut = "off";
defparam \i0|reg_0[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_0[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y24_N49
dffeas \i0|reg_0[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[5] .is_wysiwyg = "true";
defparam \i0|reg_0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N4
dffeas \i0|reg_1[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[5] .is_wysiwyg = "true";
defparam \i0|reg_1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N30
cyclonev_lcell_comb \M_inter[18]~feeder (
// Equation(s):
// \M_inter[18]~feeder_combout  = ( \M_rtl_0|auto_generated|ram_block1a18  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M_rtl_0|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[18]~feeder .extended_lut = "off";
defparam \M_inter[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_inter[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N3
cyclonev_lcell_comb \M_rtl_0_bypass[27]~feeder (
// Equation(s):
// \M_rtl_0_bypass[27]~feeder_combout  = ( \in_data[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in_data[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_rtl_0_bypass[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_rtl_0_bypass[27]~feeder .extended_lut = "off";
defparam \M_rtl_0_bypass[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_rtl_0_bypass[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y23_N5
dffeas \M_rtl_0_bypass[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_rtl_0_bypass[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y23_N31
dffeas \M_inter[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[18]~feeder_combout ),
	.asdata(M_rtl_0_bypass[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[18] .is_wysiwyg = "true";
defparam \M_inter[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N38
dffeas \i0|reg_15[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[18] .is_wysiwyg = "true";
defparam \i0|reg_15[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N36
cyclonev_lcell_comb \i0|Wt_o[18]~33 (
// Equation(s):
// \i0|Wt_o[18]~33_combout  = ( \i0|reg_15 [18] & ( \i0|reg_14 [25] & ( (\i0|reg_6 [18] & (!\i0|reg_14 [21] $ (\i0|reg_14[4]~DUPLICATE_q ))) ) ) ) # ( \i0|reg_15 [18] & ( !\i0|reg_14 [25] & ( (\i0|reg_6 [18] & (!\i0|reg_14 [21] $ (!\i0|reg_14[4]~DUPLICATE_q 
// ))) ) ) )

	.dataa(gnd),
	.datab(!\i0|reg_6 [18]),
	.datac(!\i0|reg_14 [21]),
	.datad(!\i0|reg_14[4]~DUPLICATE_q ),
	.datae(!\i0|reg_15 [18]),
	.dataf(!\i0|reg_14 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[18]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[18]~33 .extended_lut = "off";
defparam \i0|Wt_o[18]~33 .lut_mask = 64'h0000033000003003;
defparam \i0|Wt_o[18]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N48
cyclonev_lcell_comb \i0|Wt_o[18]~34 (
// Equation(s):
// \i0|Wt_o[18]~34_combout  = ( \i0|Wt_o[18]~33_combout  & ( \i0|reg_1 [3] & ( (!\LessThan0~0_combout  & (!\i0|reg_1 [5] $ ((\i0|reg_1 [28])))) # (\LessThan0~0_combout  & (((M_inter[18])))) ) ) ) # ( !\i0|Wt_o[18]~33_combout  & ( \i0|reg_1 [3] & ( 
// (\LessThan0~0_combout  & M_inter[18]) ) ) ) # ( \i0|Wt_o[18]~33_combout  & ( !\i0|reg_1 [3] & ( (!\LessThan0~0_combout  & (!\i0|reg_1 [5] $ ((!\i0|reg_1 [28])))) # (\LessThan0~0_combout  & (((M_inter[18])))) ) ) ) # ( !\i0|Wt_o[18]~33_combout  & ( 
// !\i0|reg_1 [3] & ( (\LessThan0~0_combout  & M_inter[18]) ) ) )

	.dataa(!\i0|reg_1 [5]),
	.datab(!\i0|reg_1 [28]),
	.datac(!\LessThan0~0_combout ),
	.datad(!M_inter[18]),
	.datae(!\i0|Wt_o[18]~33_combout ),
	.dataf(!\i0|reg_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[18]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[18]~34 .extended_lut = "off";
defparam \i0|Wt_o[18]~34 .lut_mask = 64'h000F606F000F909F;
defparam \i0|Wt_o[18]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y24_N49
dffeas \i0|reg_0[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|Wt_o[18]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[18] .is_wysiwyg = "true";
defparam \i0|reg_0[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N7
dffeas \i0|reg_1[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[18] .is_wysiwyg = "true";
defparam \i0|reg_1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N36
cyclonev_lcell_comb \M_inter[8]~feeder (
// Equation(s):
// \M_inter[8]~feeder_combout  = \M_rtl_0|auto_generated|ram_block1a8 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M_rtl_0|auto_generated|ram_block1a8 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[8]~feeder .extended_lut = "off";
defparam \M_inter[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \M_inter[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y23_N27
cyclonev_lcell_comb \M_rtl_0_bypass[17]~feeder (
// Equation(s):
// \M_rtl_0_bypass[17]~feeder_combout  = ( \in_data[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in_data[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_rtl_0_bypass[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_rtl_0_bypass[17]~feeder .extended_lut = "off";
defparam \M_rtl_0_bypass[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_rtl_0_bypass[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y23_N28
dffeas \M_rtl_0_bypass[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y23_N37
dffeas \M_inter[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[8]~feeder_combout ),
	.asdata(M_rtl_0_bypass[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[8] .is_wysiwyg = "true";
defparam \M_inter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N40
dffeas \i0|reg_15[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[8] .is_wysiwyg = "true";
defparam \i0|reg_15[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y24_N24
cyclonev_lcell_comb \i0|Wt_o[8]~13 (
// Equation(s):
// \i0|Wt_o[8]~13_combout  = ( \i0|reg_6 [8] & ( \i0|reg_14 [11] & ( (\i0|reg_15 [8] & (!\i0|reg_14[15]~DUPLICATE_q  $ (\i0|reg_14 [26]))) ) ) ) # ( \i0|reg_6 [8] & ( !\i0|reg_14 [11] & ( (\i0|reg_15 [8] & (!\i0|reg_14[15]~DUPLICATE_q  $ (!\i0|reg_14 [26]))) 
// ) ) )

	.dataa(!\i0|reg_15 [8]),
	.datab(!\i0|reg_14[15]~DUPLICATE_q ),
	.datac(!\i0|reg_14 [26]),
	.datad(gnd),
	.datae(!\i0|reg_6 [8]),
	.dataf(!\i0|reg_14 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[8]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[8]~13 .extended_lut = "off";
defparam \i0|Wt_o[8]~13 .lut_mask = 64'h0000141400004141;
defparam \i0|Wt_o[8]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y24_N42
cyclonev_lcell_comb \i0|Wt_o[8]~14 (
// Equation(s):
// \i0|Wt_o[8]~14_combout  = ( M_inter[8] & ( \i0|Wt_o[8]~13_combout  & ( (!\i0|reg_1 [27] $ (!\i0|reg_1 [18] $ (\i0|reg_1 [25]))) # (\LessThan0~0_combout ) ) ) ) # ( !M_inter[8] & ( \i0|Wt_o[8]~13_combout  & ( (!\LessThan0~0_combout  & (!\i0|reg_1 [27] $ 
// (!\i0|reg_1 [18] $ (\i0|reg_1 [25])))) ) ) ) # ( M_inter[8] & ( !\i0|Wt_o[8]~13_combout  & ( \LessThan0~0_combout  ) ) )

	.dataa(!\i0|reg_1 [27]),
	.datab(!\i0|reg_1 [18]),
	.datac(!\LessThan0~0_combout ),
	.datad(!\i0|reg_1 [25]),
	.datae(!M_inter[8]),
	.dataf(!\i0|Wt_o[8]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[8]~14 .extended_lut = "off";
defparam \i0|Wt_o[8]~14 .lut_mask = 64'h00000F0F60906F9F;
defparam \i0|Wt_o[8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y24_N25
dffeas \i0|reg_0[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|Wt_o[8]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[8] .is_wysiwyg = "true";
defparam \i0|reg_0[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N22
dffeas \i0|reg_1[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[8] .is_wysiwyg = "true";
defparam \i0|reg_1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N27
cyclonev_lcell_comb \M_inter[23]~feeder (
// Equation(s):
// \M_inter[23]~feeder_combout  = \M_rtl_0|auto_generated|ram_block1a23 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M_rtl_0|auto_generated|ram_block1a23 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[23]~feeder .extended_lut = "off";
defparam \M_inter[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \M_inter[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y23_N47
dffeas \M_rtl_0_bypass[32] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y23_N28
dffeas \M_inter[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[23]~feeder_combout ),
	.asdata(M_rtl_0_bypass[32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[23]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[23] .is_wysiwyg = "true";
defparam \M_inter[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N20
dffeas \i0|reg_15[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[23] .is_wysiwyg = "true";
defparam \i0|reg_15[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y24_N18
cyclonev_lcell_comb \i0|Wt_o[23]~43 (
// Equation(s):
// \i0|Wt_o[23]~43_combout  = ( \i0|reg_15 [23] & ( \i0|reg_14 [26] & ( (\i0|reg_6 [23] & (!\i0|reg_14 [9] $ (\i0|reg_14 [30]))) ) ) ) # ( \i0|reg_15 [23] & ( !\i0|reg_14 [26] & ( (\i0|reg_6 [23] & (!\i0|reg_14 [9] $ (!\i0|reg_14 [30]))) ) ) )

	.dataa(!\i0|reg_14 [9]),
	.datab(gnd),
	.datac(!\i0|reg_14 [30]),
	.datad(!\i0|reg_6 [23]),
	.datae(!\i0|reg_15 [23]),
	.dataf(!\i0|reg_14 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[23]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[23]~43 .extended_lut = "off";
defparam \i0|Wt_o[23]~43 .lut_mask = 64'h0000005A000000A5;
defparam \i0|Wt_o[23]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N9
cyclonev_lcell_comb \i0|Wt_o[23]~44 (
// Equation(s):
// \i0|Wt_o[23]~44_combout  = ( M_inter[23] & ( \i0|Wt_o[23]~43_combout  & ( (!\i0|reg_1 [10] $ (!\i0|reg_1 [8])) # (\LessThan0~0_combout ) ) ) ) # ( !M_inter[23] & ( \i0|Wt_o[23]~43_combout  & ( (!\LessThan0~0_combout  & (!\i0|reg_1 [10] $ (!\i0|reg_1 
// [8]))) ) ) ) # ( M_inter[23] & ( !\i0|Wt_o[23]~43_combout  & ( \LessThan0~0_combout  ) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!\i0|reg_1 [10]),
	.datac(!\i0|reg_1 [8]),
	.datad(gnd),
	.datae(!M_inter[23]),
	.dataf(!\i0|Wt_o[23]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[23]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[23]~44 .extended_lut = "off";
defparam \i0|Wt_o[23]~44 .lut_mask = 64'h0000555528287D7D;
defparam \i0|Wt_o[23]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N45
cyclonev_lcell_comb \i0|reg_0[23]~feeder (
// Equation(s):
// \i0|reg_0[23]~feeder_combout  = ( \i0|Wt_o[23]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|Wt_o[23]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_0[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_0[23]~feeder .extended_lut = "off";
defparam \i0|reg_0[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_0[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y26_N47
dffeas \i0|reg_0[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_0[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[23] .is_wysiwyg = "true";
defparam \i0|reg_0[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y26_N1
dffeas \i0|reg_1[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[23] .is_wysiwyg = "true";
defparam \i0|reg_1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N32
dffeas \i0|reg_6[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[13] .is_wysiwyg = "true";
defparam \i0|reg_6[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N53
dffeas \i0|reg_15[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[13] .is_wysiwyg = "true";
defparam \i0|reg_15[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y23_N18
cyclonev_lcell_comb \i0|reg_2[16]~feeder (
// Equation(s):
// \i0|reg_2[16]~feeder_combout  = ( \i0|reg_1 [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_1 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_2[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_2[16]~feeder .extended_lut = "off";
defparam \i0|reg_2[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_2[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y23_N20
dffeas \i0|reg_2[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_2[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[16] .is_wysiwyg = "true";
defparam \i0|reg_2[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y23_N21
cyclonev_lcell_comb \i0|reg_3[16]~feeder (
// Equation(s):
// \i0|reg_3[16]~feeder_combout  = \i0|reg_2 [16]

	.dataa(!\i0|reg_2 [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_3[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_3[16]~feeder .extended_lut = "off";
defparam \i0|reg_3[16]~feeder .lut_mask = 64'h5555555555555555;
defparam \i0|reg_3[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y23_N23
dffeas \i0|reg_3[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_3[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[16] .is_wysiwyg = "true";
defparam \i0|reg_3[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y23_N25
dffeas \i0|reg_4[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[16] .is_wysiwyg = "true";
defparam \i0|reg_4[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y23_N28
dffeas \i0|reg_5[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[16] .is_wysiwyg = "true";
defparam \i0|reg_5[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N57
cyclonev_lcell_comb \i0|reg_6[16]~feeder (
// Equation(s):
// \i0|reg_6[16]~feeder_combout  = ( \i0|reg_5 [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_5 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_6[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_6[16]~feeder .extended_lut = "off";
defparam \i0|reg_6[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_6[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y24_N59
dffeas \i0|reg_6[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_6[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[16] .is_wysiwyg = "true";
defparam \i0|reg_6[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N13
dffeas \i0|reg_7[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_6 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[16] .is_wysiwyg = "true";
defparam \i0|reg_7[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y24_N17
dffeas \i0|reg_8[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_7 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[16] .is_wysiwyg = "true";
defparam \i0|reg_8[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y24_N38
dffeas \i0|reg_9[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[16] .is_wysiwyg = "true";
defparam \i0|reg_9[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y24_N41
dffeas \i0|reg_10[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[16] .is_wysiwyg = "true";
defparam \i0|reg_10[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y24_N2
dffeas \i0|reg_11[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[16] .is_wysiwyg = "true";
defparam \i0|reg_11[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y24_N5
dffeas \i0|reg_12[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[16] .is_wysiwyg = "true";
defparam \i0|reg_12[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y24_N55
dffeas \i0|reg_13[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[16] .is_wysiwyg = "true";
defparam \i0|reg_13[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N50
dffeas \i0|reg_14[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[16] .is_wysiwyg = "true";
defparam \i0|reg_14[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N51
cyclonev_lcell_comb \i0|Wt_o[13]~23 (
// Equation(s):
// \i0|Wt_o[13]~23_combout  = ( \i0|reg_15 [13] & ( \i0|reg_14 [16] & ( (\i0|reg_6 [13] & (!\i0|reg_14 [20] $ (\i0|reg_14[31]~DUPLICATE_q ))) ) ) ) # ( \i0|reg_15 [13] & ( !\i0|reg_14 [16] & ( (\i0|reg_6 [13] & (!\i0|reg_14 [20] $ 
// (!\i0|reg_14[31]~DUPLICATE_q ))) ) ) )

	.dataa(gnd),
	.datab(!\i0|reg_14 [20]),
	.datac(!\i0|reg_6 [13]),
	.datad(!\i0|reg_14[31]~DUPLICATE_q ),
	.datae(!\i0|reg_15 [13]),
	.dataf(!\i0|reg_14 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[13]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[13]~23 .extended_lut = "off";
defparam \i0|Wt_o[13]~23 .lut_mask = 64'h0000030C00000C03;
defparam \i0|Wt_o[13]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N48
cyclonev_lcell_comb \i0|Wt_o[13]~24 (
// Equation(s):
// \i0|Wt_o[13]~24_combout  = ( \i0|reg_1 [23] & ( \i0|Wt_o[13]~23_combout  & ( (!\LessThan0~0_combout  & ((!\i0|reg_1 [0] $ (\i0|reg_1 [30])))) # (\LessThan0~0_combout  & (M_inter[13])) ) ) ) # ( !\i0|reg_1 [23] & ( \i0|Wt_o[13]~23_combout  & ( 
// (!\LessThan0~0_combout  & ((!\i0|reg_1 [0] $ (!\i0|reg_1 [30])))) # (\LessThan0~0_combout  & (M_inter[13])) ) ) ) # ( \i0|reg_1 [23] & ( !\i0|Wt_o[13]~23_combout  & ( (\LessThan0~0_combout  & M_inter[13]) ) ) ) # ( !\i0|reg_1 [23] & ( 
// !\i0|Wt_o[13]~23_combout  & ( (\LessThan0~0_combout  & M_inter[13]) ) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!M_inter[13]),
	.datac(!\i0|reg_1 [0]),
	.datad(!\i0|reg_1 [30]),
	.datae(!\i0|reg_1 [23]),
	.dataf(!\i0|Wt_o[13]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[13]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[13]~24 .extended_lut = "off";
defparam \i0|Wt_o[13]~24 .lut_mask = 64'h111111111BB1B11B;
defparam \i0|Wt_o[13]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y26_N14
dffeas \i0|reg_0[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|Wt_o[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[13] .is_wysiwyg = "true";
defparam \i0|reg_0[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y26_N16
dffeas \i0|reg_1[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[13] .is_wysiwyg = "true";
defparam \i0|reg_1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N22
dffeas \i0|reg_1[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[20] .is_wysiwyg = "true";
defparam \i0|reg_1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N39
cyclonev_lcell_comb \M_inter[3]~feeder (
// Equation(s):
// \M_inter[3]~feeder_combout  = \M_rtl_0|auto_generated|ram_block1a3 

	.dataa(!\M_rtl_0|auto_generated|ram_block1a3 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[3]~feeder .extended_lut = "off";
defparam \M_inter[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \M_inter[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N9
cyclonev_lcell_comb \M_rtl_0_bypass[12]~feeder (
// Equation(s):
// \M_rtl_0_bypass[12]~feeder_combout  = \in_data[3]~input_o 

	.dataa(!\in_data[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \M_rtl_0_bypass[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \M_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N11
dffeas \M_rtl_0_bypass[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y23_N40
dffeas \M_inter[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[3]~feeder_combout ),
	.asdata(M_rtl_0_bypass[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[3] .is_wysiwyg = "true";
defparam \M_inter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N53
dffeas \i0|reg_14[21]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_14[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[21]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_14[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N11
dffeas \i0|reg_14[6]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[6]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_14[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N34
dffeas \i0|reg_2[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[3] .is_wysiwyg = "true";
defparam \i0|reg_2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y25_N27
cyclonev_lcell_comb \i0|reg_3[3]~feeder (
// Equation(s):
// \i0|reg_3[3]~feeder_combout  = ( \i0|reg_2 [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_3[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_3[3]~feeder .extended_lut = "off";
defparam \i0|reg_3[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_3[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y25_N29
dffeas \i0|reg_3[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[3] .is_wysiwyg = "true";
defparam \i0|reg_3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y25_N38
dffeas \i0|reg_4[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[3] .is_wysiwyg = "true";
defparam \i0|reg_4[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y25_N40
dffeas \i0|reg_5[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[3] .is_wysiwyg = "true";
defparam \i0|reg_5[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N18
cyclonev_lcell_comb \i0|reg_6[3]~feeder (
// Equation(s):
// \i0|reg_6[3]~feeder_combout  = ( \i0|reg_5 [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_5 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_6[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_6[3]~feeder .extended_lut = "off";
defparam \i0|reg_6[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_6[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y24_N20
dffeas \i0|reg_6[3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_6[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[3]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_6[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N19
dffeas \i0|reg_6[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_6[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[3] .is_wysiwyg = "true";
defparam \i0|reg_6[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y25_N9
cyclonev_lcell_comb \i0|reg_7[3]~feeder (
// Equation(s):
// \i0|reg_7[3]~feeder_combout  = ( \i0|reg_6 [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_6 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_7[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_7[3]~feeder .extended_lut = "off";
defparam \i0|reg_7[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_7[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y25_N11
dffeas \i0|reg_7[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_7[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[3] .is_wysiwyg = "true";
defparam \i0|reg_7[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y25_N6
cyclonev_lcell_comb \i0|reg_8[3]~feeder (
// Equation(s):
// \i0|reg_8[3]~feeder_combout  = \i0|reg_7 [3]

	.dataa(gnd),
	.datab(!\i0|reg_7 [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_8[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_8[3]~feeder .extended_lut = "off";
defparam \i0|reg_8[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \i0|reg_8[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y25_N8
dffeas \i0|reg_8[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_8[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[3] .is_wysiwyg = "true";
defparam \i0|reg_8[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y25_N3
cyclonev_lcell_comb \i0|reg_9[3]~feeder (
// Equation(s):
// \i0|reg_9[3]~feeder_combout  = \i0|reg_8 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_8 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_9[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_9[3]~feeder .extended_lut = "off";
defparam \i0|reg_9[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_9[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y25_N5
dffeas \i0|reg_9[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_9[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[3] .is_wysiwyg = "true";
defparam \i0|reg_9[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y25_N2
dffeas \i0|reg_10[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[3] .is_wysiwyg = "true";
defparam \i0|reg_10[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y25_N58
dffeas \i0|reg_11[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[3] .is_wysiwyg = "true";
defparam \i0|reg_11[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y25_N56
dffeas \i0|reg_12[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[3] .is_wysiwyg = "true";
defparam \i0|reg_12[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y25_N23
dffeas \i0|reg_13[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[3] .is_wysiwyg = "true";
defparam \i0|reg_13[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y25_N24
cyclonev_lcell_comb \i0|reg_14[3]~feeder (
// Equation(s):
// \i0|reg_14[3]~feeder_combout  = \i0|reg_13 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_13 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_14[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_14[3]~feeder .extended_lut = "off";
defparam \i0|reg_14[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_14[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y25_N25
dffeas \i0|reg_14[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_14[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[3] .is_wysiwyg = "true";
defparam \i0|reg_14[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N2
dffeas \i0|reg_15[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[3] .is_wysiwyg = "true";
defparam \i0|reg_15[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N36
cyclonev_lcell_comb \i0|Wt_o[3]~3 (
// Equation(s):
// \i0|Wt_o[3]~3_combout  = ( \i0|reg_15 [3] & ( \i0|reg_14 [10] & ( (\i0|reg_6[3]~DUPLICATE_q  & (!\i0|reg_14[21]~DUPLICATE_q  $ (\i0|reg_14[6]~DUPLICATE_q ))) ) ) ) # ( \i0|reg_15 [3] & ( !\i0|reg_14 [10] & ( (\i0|reg_6[3]~DUPLICATE_q  & 
// (!\i0|reg_14[21]~DUPLICATE_q  $ (!\i0|reg_14[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\i0|reg_14[21]~DUPLICATE_q ),
	.datab(!\i0|reg_14[6]~DUPLICATE_q ),
	.datac(!\i0|reg_6[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\i0|reg_15 [3]),
	.dataf(!\i0|reg_14 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[3]~3 .extended_lut = "off";
defparam \i0|Wt_o[3]~3 .lut_mask = 64'h0000060600000909;
defparam \i0|Wt_o[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N12
cyclonev_lcell_comb \i0|Wt_o[3]~4 (
// Equation(s):
// \i0|Wt_o[3]~4_combout  = ( \i0|Wt_o[3]~3_combout  & ( \LessThan0~0_combout  & ( M_inter[3] ) ) ) # ( !\i0|Wt_o[3]~3_combout  & ( \LessThan0~0_combout  & ( M_inter[3] ) ) ) # ( \i0|Wt_o[3]~3_combout  & ( !\LessThan0~0_combout  & ( !\i0|reg_1 [13] $ 
// (!\i0|reg_1 [22] $ (\i0|reg_1 [20])) ) ) )

	.dataa(!\i0|reg_1 [13]),
	.datab(!\i0|reg_1 [22]),
	.datac(!\i0|reg_1 [20]),
	.datad(!M_inter[3]),
	.datae(!\i0|Wt_o[3]~3_combout ),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[3]~4 .extended_lut = "off";
defparam \i0|Wt_o[3]~4 .lut_mask = 64'h0000696900FF00FF;
defparam \i0|Wt_o[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y24_N17
dffeas \i0|reg_0[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|Wt_o[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[3] .is_wysiwyg = "true";
defparam \i0|reg_0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N38
dffeas \i0|reg_1[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[3] .is_wysiwyg = "true";
defparam \i0|reg_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N18
cyclonev_lcell_comb \M_inter[16]~feeder (
// Equation(s):
// \M_inter[16]~feeder_combout  = ( \M_rtl_0|auto_generated|ram_block1a16  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M_rtl_0|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[16]~feeder .extended_lut = "off";
defparam \M_inter[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_inter[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N45
cyclonev_lcell_comb \M_rtl_0_bypass[25]~feeder (
// Equation(s):
// \M_rtl_0_bypass[25]~feeder_combout  = \in_data[16]~input_o 

	.dataa(!\in_data[16]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_rtl_0_bypass[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_rtl_0_bypass[25]~feeder .extended_lut = "off";
defparam \M_rtl_0_bypass[25]~feeder .lut_mask = 64'h5555555555555555;
defparam \M_rtl_0_bypass[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N46
dffeas \M_rtl_0_bypass[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_rtl_0_bypass[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y23_N19
dffeas \M_inter[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[16]~feeder_combout ),
	.asdata(M_rtl_0_bypass[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[16] .is_wysiwyg = "true";
defparam \M_inter[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N26
dffeas \i0|reg_15[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[16] .is_wysiwyg = "true";
defparam \i0|reg_15[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N24
cyclonev_lcell_comb \i0|Wt_o[16]~29 (
// Equation(s):
// \i0|Wt_o[16]~29_combout  = ( \i0|reg_15 [16] & ( \i0|reg_14 [23] & ( (\i0|reg_6 [16] & (!\i0|reg_14[19]~DUPLICATE_q  $ (\i0|reg_14 [2]))) ) ) ) # ( \i0|reg_15 [16] & ( !\i0|reg_14 [23] & ( (\i0|reg_6 [16] & (!\i0|reg_14[19]~DUPLICATE_q  $ (!\i0|reg_14 
// [2]))) ) ) )

	.dataa(gnd),
	.datab(!\i0|reg_14[19]~DUPLICATE_q ),
	.datac(!\i0|reg_14 [2]),
	.datad(!\i0|reg_6 [16]),
	.datae(!\i0|reg_15 [16]),
	.dataf(!\i0|reg_14 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[16]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[16]~29 .extended_lut = "off";
defparam \i0|Wt_o[16]~29 .lut_mask = 64'h0000003C000000C3;
defparam \i0|Wt_o[16]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N30
cyclonev_lcell_comb \i0|Wt_o[16]~30 (
// Equation(s):
// \i0|Wt_o[16]~30_combout  = ( \LessThan0~0_combout  & ( \i0|Wt_o[16]~29_combout  & ( M_inter[16] ) ) ) # ( !\LessThan0~0_combout  & ( \i0|Wt_o[16]~29_combout  & ( !\i0|reg_1 [3] $ (!\i0|reg_1 [1] $ (\i0|reg_1 [26])) ) ) ) # ( \LessThan0~0_combout  & ( 
// !\i0|Wt_o[16]~29_combout  & ( M_inter[16] ) ) )

	.dataa(!\i0|reg_1 [3]),
	.datab(!\i0|reg_1 [1]),
	.datac(!\i0|reg_1 [26]),
	.datad(!M_inter[16]),
	.datae(!\LessThan0~0_combout ),
	.dataf(!\i0|Wt_o[16]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[16]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[16]~30 .extended_lut = "off";
defparam \i0|Wt_o[16]~30 .lut_mask = 64'h000000FF696900FF;
defparam \i0|Wt_o[16]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N0
cyclonev_lcell_comb \i0|reg_0[16]~feeder (
// Equation(s):
// \i0|reg_0[16]~feeder_combout  = \i0|Wt_o[16]~30_combout 

	.dataa(gnd),
	.datab(!\i0|Wt_o[16]~30_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_0[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_0[16]~feeder .extended_lut = "off";
defparam \i0|reg_0[16]~feeder .lut_mask = 64'h3333333333333333;
defparam \i0|reg_0[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y24_N2
dffeas \i0|reg_0[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_0[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[16] .is_wysiwyg = "true";
defparam \i0|reg_0[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N5
dffeas \i0|reg_1[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[16] .is_wysiwyg = "true";
defparam \i0|reg_1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N3
cyclonev_lcell_comb \M_inter[31]~feeder (
// Equation(s):
// \M_inter[31]~feeder_combout  = ( \M_rtl_0|auto_generated|ram_block1a31  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[31]~feeder .extended_lut = "off";
defparam \M_inter[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_inter[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y23_N48
cyclonev_lcell_comb \M_rtl_0_bypass[40]~feeder (
// Equation(s):
// \M_rtl_0_bypass[40]~feeder_combout  = ( \in_data[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in_data[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \M_rtl_0_bypass[40]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y23_N50
dffeas \M_rtl_0_bypass[40] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N5
dffeas \M_inter[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[31]~feeder_combout ),
	.asdata(M_rtl_0_bypass[40]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[31]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[31] .is_wysiwyg = "true";
defparam \M_inter[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N34
dffeas \i0|reg_14[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_14[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[31] .is_wysiwyg = "true";
defparam \i0|reg_14[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y26_N56
dffeas \i0|reg_15[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[31] .is_wysiwyg = "true";
defparam \i0|reg_15[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N1
dffeas \i0|reg_1[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[17] .is_wysiwyg = "true";
defparam \i0|reg_1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N58
dffeas \i0|reg_2[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_1 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[17] .is_wysiwyg = "true";
defparam \i0|reg_2[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N49
dffeas \i0|reg_3[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[17] .is_wysiwyg = "true";
defparam \i0|reg_3[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N53
dffeas \i0|reg_4[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[17] .is_wysiwyg = "true";
defparam \i0|reg_4[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N38
dffeas \i0|reg_5[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[17] .is_wysiwyg = "true";
defparam \i0|reg_5[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N40
dffeas \i0|reg_6[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[17] .is_wysiwyg = "true";
defparam \i0|reg_6[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N30
cyclonev_lcell_comb \i0|reg_7[17]~feeder (
// Equation(s):
// \i0|reg_7[17]~feeder_combout  = ( \i0|reg_6 [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_6 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_7[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_7[17]~feeder .extended_lut = "off";
defparam \i0|reg_7[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_7[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y25_N32
dffeas \i0|reg_7[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_7[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[17] .is_wysiwyg = "true";
defparam \i0|reg_7[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N33
cyclonev_lcell_comb \i0|reg_8[17]~feeder (
// Equation(s):
// \i0|reg_8[17]~feeder_combout  = \i0|reg_7 [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_7 [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_8[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_8[17]~feeder .extended_lut = "off";
defparam \i0|reg_8[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_8[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y25_N35
dffeas \i0|reg_8[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_8[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[17] .is_wysiwyg = "true";
defparam \i0|reg_8[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y25_N38
dffeas \i0|reg_9[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[17] .is_wysiwyg = "true";
defparam \i0|reg_9[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y25_N40
dffeas \i0|reg_10[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[17] .is_wysiwyg = "true";
defparam \i0|reg_10[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y25_N8
dffeas \i0|reg_11[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[17] .is_wysiwyg = "true";
defparam \i0|reg_11[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N9
cyclonev_lcell_comb \i0|reg_12[17]~feeder (
// Equation(s):
// \i0|reg_12[17]~feeder_combout  = \i0|reg_11 [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_11 [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_12[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_12[17]~feeder .extended_lut = "off";
defparam \i0|reg_12[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_12[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y25_N10
dffeas \i0|reg_12[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_12[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[17] .is_wysiwyg = "true";
defparam \i0|reg_12[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N16
dffeas \i0|reg_13[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[17] .is_wysiwyg = "true";
defparam \i0|reg_13[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N55
dffeas \i0|reg_14[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[17] .is_wysiwyg = "true";
defparam \i0|reg_14[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N54
cyclonev_lcell_comb \i0|Wt_o[31]~59 (
// Equation(s):
// \i0|Wt_o[31]~59_combout  = ( \i0|reg_15 [31] & ( \i0|reg_14 [17] & ( (\i0|reg_6 [31] & !\i0|reg_14 [6]) ) ) ) # ( \i0|reg_15 [31] & ( !\i0|reg_14 [17] & ( (\i0|reg_6 [31] & \i0|reg_14 [6]) ) ) )

	.dataa(!\i0|reg_6 [31]),
	.datab(!\i0|reg_14 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i0|reg_15 [31]),
	.dataf(!\i0|reg_14 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[31]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[31]~59 .extended_lut = "off";
defparam \i0|Wt_o[31]~59 .lut_mask = 64'h0000111100004444;
defparam \i0|Wt_o[31]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N0
cyclonev_lcell_comb \i0|Wt_o[31]~60 (
// Equation(s):
// \i0|Wt_o[31]~60_combout  = ( \i0|Wt_o[31]~59_combout  & ( (!\LessThan0~0_combout  & (!\i0|reg_1 [16] $ (((!\i0|reg_1 [18]))))) # (\LessThan0~0_combout  & (((M_inter[31])))) ) ) # ( !\i0|Wt_o[31]~59_combout  & ( (M_inter[31] & \LessThan0~0_combout ) ) )

	.dataa(!\i0|reg_1 [16]),
	.datab(!M_inter[31]),
	.datac(!\i0|reg_1 [18]),
	.datad(!\LessThan0~0_combout ),
	.datae(!\i0|Wt_o[31]~59_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[31]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[31]~60 .extended_lut = "off";
defparam \i0|Wt_o[31]~60 .lut_mask = 64'h00335A3300335A33;
defparam \i0|Wt_o[31]~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y26_N8
dffeas \i0|reg_0[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|Wt_o[31]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[31] .is_wysiwyg = "true";
defparam \i0|reg_0[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N9
cyclonev_lcell_comb \i0|reg_1[31]~feeder (
// Equation(s):
// \i0|reg_1[31]~feeder_combout  = \i0|reg_0 [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_0 [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_1[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_1[31]~feeder .extended_lut = "off";
defparam \i0|reg_1[31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_1[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y26_N10
dffeas \i0|reg_1[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_1[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[31] .is_wysiwyg = "true";
defparam \i0|reg_1[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N56
dffeas \i0|reg_14[17]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[17]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_14[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N29
dffeas \i0|reg_15[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[14] .is_wysiwyg = "true";
defparam \i0|reg_15[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N27
cyclonev_lcell_comb \i0|Wt_o[14]~25 (
// Equation(s):
// \i0|Wt_o[14]~25_combout  = ( \i0|reg_15 [14] & ( \i0|reg_14 [21] & ( (\i0|reg_6 [14] & (!\i0|reg_14 [0] $ (\i0|reg_14[17]~DUPLICATE_q ))) ) ) ) # ( \i0|reg_15 [14] & ( !\i0|reg_14 [21] & ( (\i0|reg_6 [14] & (!\i0|reg_14 [0] $ (!\i0|reg_14[17]~DUPLICATE_q 
// ))) ) ) )

	.dataa(!\i0|reg_14 [0]),
	.datab(gnd),
	.datac(!\i0|reg_6 [14]),
	.datad(!\i0|reg_14[17]~DUPLICATE_q ),
	.datae(!\i0|reg_15 [14]),
	.dataf(!\i0|reg_14 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[14]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[14]~25 .extended_lut = "off";
defparam \i0|Wt_o[14]~25 .lut_mask = 64'h0000050A00000A05;
defparam \i0|Wt_o[14]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N30
cyclonev_lcell_comb \M_inter[14]~feeder (
// Equation(s):
// \M_inter[14]~feeder_combout  = \M_rtl_0|auto_generated|ram_block1a14 

	.dataa(gnd),
	.datab(!\M_rtl_0|auto_generated|ram_block1a14 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[14]~feeder .extended_lut = "off";
defparam \M_inter[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \M_inter[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N42
cyclonev_lcell_comb \M_rtl_0_bypass[23]~feeder (
// Equation(s):
// \M_rtl_0_bypass[23]~feeder_combout  = \in_data[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in_data[14]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_rtl_0_bypass[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_rtl_0_bypass[23]~feeder .extended_lut = "off";
defparam \M_rtl_0_bypass[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \M_rtl_0_bypass[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N43
dffeas \M_rtl_0_bypass[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_rtl_0_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N31
dffeas \M_inter[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[14]~feeder_combout ),
	.asdata(M_rtl_0_bypass[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[14] .is_wysiwyg = "true";
defparam \M_inter[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N48
cyclonev_lcell_comb \i0|Wt_o[14]~26 (
// Equation(s):
// \i0|Wt_o[14]~26_combout  = ( \i0|reg_1[24]~DUPLICATE_q  & ( \LessThan0~0_combout  & ( M_inter[14] ) ) ) # ( !\i0|reg_1[24]~DUPLICATE_q  & ( \LessThan0~0_combout  & ( M_inter[14] ) ) ) # ( \i0|reg_1[24]~DUPLICATE_q  & ( !\LessThan0~0_combout  & ( 
// (\i0|Wt_o[14]~25_combout  & (!\i0|reg_1 [31] $ (\i0|reg_1 [1]))) ) ) ) # ( !\i0|reg_1[24]~DUPLICATE_q  & ( !\LessThan0~0_combout  & ( (\i0|Wt_o[14]~25_combout  & (!\i0|reg_1 [31] $ (!\i0|reg_1 [1]))) ) ) )

	.dataa(!\i0|reg_1 [31]),
	.datab(!\i0|Wt_o[14]~25_combout ),
	.datac(!M_inter[14]),
	.datad(!\i0|reg_1 [1]),
	.datae(!\i0|reg_1[24]~DUPLICATE_q ),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[14]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[14]~26 .extended_lut = "off";
defparam \i0|Wt_o[14]~26 .lut_mask = 64'h112222110F0F0F0F;
defparam \i0|Wt_o[14]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y25_N23
dffeas \i0|reg_0[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|Wt_o[14]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[14] .is_wysiwyg = "true";
defparam \i0|reg_0[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y25_N31
dffeas \i0|reg_1[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[14] .is_wysiwyg = "true";
defparam \i0|reg_1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y25_N44
dffeas \i0|reg_2[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_1 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[14] .is_wysiwyg = "true";
defparam \i0|reg_2[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N45
cyclonev_lcell_comb \i0|reg_3[14]~feeder (
// Equation(s):
// \i0|reg_3[14]~feeder_combout  = \i0|reg_2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_2 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_3[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_3[14]~feeder .extended_lut = "off";
defparam \i0|reg_3[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_3[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y25_N47
dffeas \i0|reg_3[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[14] .is_wysiwyg = "true";
defparam \i0|reg_3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y25_N38
dffeas \i0|reg_4[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[14] .is_wysiwyg = "true";
defparam \i0|reg_4[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y25_N40
dffeas \i0|reg_5[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[14] .is_wysiwyg = "true";
defparam \i0|reg_5[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N59
dffeas \i0|reg_6[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[14] .is_wysiwyg = "true";
defparam \i0|reg_6[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N46
dffeas \i0|reg_7[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_6 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[14] .is_wysiwyg = "true";
defparam \i0|reg_7[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N53
dffeas \i0|reg_8[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_7 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[14] .is_wysiwyg = "true";
defparam \i0|reg_8[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N12
cyclonev_lcell_comb \i0|reg_9[14]~feeder (
// Equation(s):
// \i0|reg_9[14]~feeder_combout  = ( \i0|reg_8 [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_8 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_9[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_9[14]~feeder .extended_lut = "off";
defparam \i0|reg_9[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_9[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y25_N14
dffeas \i0|reg_9[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_9[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[14] .is_wysiwyg = "true";
defparam \i0|reg_9[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N15
cyclonev_lcell_comb \i0|reg_10[14]~feeder (
// Equation(s):
// \i0|reg_10[14]~feeder_combout  = \i0|reg_9 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_9 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_10[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_10[14]~feeder .extended_lut = "off";
defparam \i0|reg_10[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_10[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y25_N17
dffeas \i0|reg_10[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_10[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[14] .is_wysiwyg = "true";
defparam \i0|reg_10[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y25_N56
dffeas \i0|reg_11[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[14] .is_wysiwyg = "true";
defparam \i0|reg_11[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y25_N58
dffeas \i0|reg_12[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[14] .is_wysiwyg = "true";
defparam \i0|reg_12[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y25_N28
dffeas \i0|reg_13[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[14] .is_wysiwyg = "true";
defparam \i0|reg_13[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N26
dffeas \i0|reg_14[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[14] .is_wysiwyg = "true";
defparam \i0|reg_14[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N44
dffeas \i0|reg_15[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[28] .is_wysiwyg = "true";
defparam \i0|reg_15[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N42
cyclonev_lcell_comb \i0|Wt_o[28]~53 (
// Equation(s):
// \i0|Wt_o[28]~53_combout  = ( \i0|reg_15 [28] & ( (\i0|reg_6 [28] & (!\i0|reg_14 [14] $ (!\i0|reg_14 [3] $ (\i0|reg_14[31]~DUPLICATE_q )))) ) )

	.dataa(!\i0|reg_14 [14]),
	.datab(!\i0|reg_14 [3]),
	.datac(!\i0|reg_14[31]~DUPLICATE_q ),
	.datad(!\i0|reg_6 [28]),
	.datae(!\i0|reg_15 [28]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[28]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[28]~53 .extended_lut = "off";
defparam \i0|Wt_o[28]~53 .lut_mask = 64'h0000006900000069;
defparam \i0|Wt_o[28]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N45
cyclonev_lcell_comb \i0|Wt_o[28]~54 (
// Equation(s):
// \i0|Wt_o[28]~54_combout  = ( \i0|reg_1 [13] & ( (!\LessThan0~0_combout  & (!\i0|reg_1[15]~DUPLICATE_q  & ((\i0|Wt_o[28]~53_combout )))) # (\LessThan0~0_combout  & (((M_inter[28])))) ) ) # ( !\i0|reg_1 [13] & ( (!\LessThan0~0_combout  & 
// (\i0|reg_1[15]~DUPLICATE_q  & ((\i0|Wt_o[28]~53_combout )))) # (\LessThan0~0_combout  & (((M_inter[28])))) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!\i0|reg_1[15]~DUPLICATE_q ),
	.datac(!M_inter[28]),
	.datad(!\i0|Wt_o[28]~53_combout ),
	.datae(gnd),
	.dataf(!\i0|reg_1 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[28]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[28]~54 .extended_lut = "off";
defparam \i0|Wt_o[28]~54 .lut_mask = 64'h05270527058D058D;
defparam \i0|Wt_o[28]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y26_N47
dffeas \i0|reg_0[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|Wt_o[28]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[28] .is_wysiwyg = "true";
defparam \i0|reg_0[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y26_N28
dffeas \i0|reg_1[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[28] .is_wysiwyg = "true";
defparam \i0|reg_1[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N39
cyclonev_lcell_comb \M_inter[9]~feeder (
// Equation(s):
// \M_inter[9]~feeder_combout  = ( \M_rtl_0|auto_generated|ram_block1a9  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[9]~feeder .extended_lut = "off";
defparam \M_inter[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_inter[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y23_N19
dffeas \M_rtl_0_bypass[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y23_N40
dffeas \M_inter[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[9]~feeder_combout ),
	.asdata(M_rtl_0_bypass[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[9] .is_wysiwyg = "true";
defparam \M_inter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N2
dffeas \i0|reg_15[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[9] .is_wysiwyg = "true";
defparam \i0|reg_15[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N0
cyclonev_lcell_comb \i0|Wt_o[9]~15 (
// Equation(s):
// \i0|Wt_o[9]~15_combout  = ( \i0|reg_15 [9] & ( \i0|reg_6 [9] & ( !\i0|reg_14 [27] $ (!\i0|reg_14 [12] $ (\i0|reg_14 [16])) ) ) )

	.dataa(!\i0|reg_14 [27]),
	.datab(!\i0|reg_14 [12]),
	.datac(!\i0|reg_14 [16]),
	.datad(gnd),
	.datae(!\i0|reg_15 [9]),
	.dataf(!\i0|reg_6 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[9]~15 .extended_lut = "off";
defparam \i0|Wt_o[9]~15 .lut_mask = 64'h0000000000006969;
defparam \i0|Wt_o[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N21
cyclonev_lcell_comb \i0|Wt_o[9]~16 (
// Equation(s):
// \i0|Wt_o[9]~16_combout  = ( \i0|reg_1 [26] & ( \LessThan0~0_combout  & ( M_inter[9] ) ) ) # ( !\i0|reg_1 [26] & ( \LessThan0~0_combout  & ( M_inter[9] ) ) ) # ( \i0|reg_1 [26] & ( !\LessThan0~0_combout  & ( (\i0|Wt_o[9]~15_combout  & (!\i0|reg_1 [28] $ 
// (\i0|reg_1 [19]))) ) ) ) # ( !\i0|reg_1 [26] & ( !\LessThan0~0_combout  & ( (\i0|Wt_o[9]~15_combout  & (!\i0|reg_1 [28] $ (!\i0|reg_1 [19]))) ) ) )

	.dataa(!\i0|reg_1 [28]),
	.datab(!M_inter[9]),
	.datac(!\i0|reg_1 [19]),
	.datad(!\i0|Wt_o[9]~15_combout ),
	.datae(!\i0|reg_1 [26]),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[9]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[9]~16 .extended_lut = "off";
defparam \i0|Wt_o[9]~16 .lut_mask = 64'h005A00A533333333;
defparam \i0|Wt_o[9]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y25_N7
dffeas \i0|reg_0[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|Wt_o[9]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[9] .is_wysiwyg = "true";
defparam \i0|reg_0[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y24_N1
dffeas \i0|reg_1[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[9] .is_wysiwyg = "true";
defparam \i0|reg_1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y24_N5
dffeas \i0|reg_2[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_1 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[9] .is_wysiwyg = "true";
defparam \i0|reg_2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y24_N38
dffeas \i0|reg_3[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[9] .is_wysiwyg = "true";
defparam \i0|reg_3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y24_N40
dffeas \i0|reg_4[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[9] .is_wysiwyg = "true";
defparam \i0|reg_4[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y24_N49
dffeas \i0|reg_5[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[9] .is_wysiwyg = "true";
defparam \i0|reg_5[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N20
dffeas \i0|reg_6[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[9] .is_wysiwyg = "true";
defparam \i0|reg_6[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N22
dffeas \i0|reg_7[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_6 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[9] .is_wysiwyg = "true";
defparam \i0|reg_7[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N51
cyclonev_lcell_comb \i0|reg_8[9]~feeder (
// Equation(s):
// \i0|reg_8[9]~feeder_combout  = ( \i0|reg_7 [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_7 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_8[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_8[9]~feeder .extended_lut = "off";
defparam \i0|reg_8[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_8[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y24_N53
dffeas \i0|reg_8[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_8[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[9] .is_wysiwyg = "true";
defparam \i0|reg_8[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y24_N25
dffeas \i0|reg_9[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[9] .is_wysiwyg = "true";
defparam \i0|reg_9[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y24_N29
dffeas \i0|reg_10[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[9] .is_wysiwyg = "true";
defparam \i0|reg_10[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y24_N8
dffeas \i0|reg_11[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[9] .is_wysiwyg = "true";
defparam \i0|reg_11[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N9
cyclonev_lcell_comb \i0|reg_12[9]~feeder (
// Equation(s):
// \i0|reg_12[9]~feeder_combout  = \i0|reg_11 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_11 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_12[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_12[9]~feeder .extended_lut = "off";
defparam \i0|reg_12[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_12[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y24_N11
dffeas \i0|reg_12[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_12[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[9] .is_wysiwyg = "true";
defparam \i0|reg_12[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N42
cyclonev_lcell_comb \i0|reg_13[9]~feeder (
// Equation(s):
// \i0|reg_13[9]~feeder_combout  = \i0|reg_12 [9]

	.dataa(gnd),
	.datab(!\i0|reg_12 [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_13[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_13[9]~feeder .extended_lut = "off";
defparam \i0|reg_13[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \i0|reg_13[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y24_N43
dffeas \i0|reg_13[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_13[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[9] .is_wysiwyg = "true";
defparam \i0|reg_13[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N53
dffeas \i0|reg_14[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[9] .is_wysiwyg = "true";
defparam \i0|reg_14[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N23
dffeas \i0|reg_14[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[5] .is_wysiwyg = "true";
defparam \i0|reg_14[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N28
dffeas \i0|reg_1[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[21] .is_wysiwyg = "true";
defparam \i0|reg_1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N14
dffeas \i0|reg_1[12]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[12]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_1[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y25_N18
cyclonev_lcell_comb \i0|Wt_o[2]~63 (
// Equation(s):
// \i0|Wt_o[2]~63_combout  = ( \i0|reg_1 [19] & ( \i0|reg_1[12]~DUPLICATE_q  & ( (\i0|reg_1 [21] & (!\i0|reg_14 [9] $ (!\i0|reg_14 [20] $ (\i0|reg_14 [5])))) ) ) ) # ( !\i0|reg_1 [19] & ( \i0|reg_1[12]~DUPLICATE_q  & ( (!\i0|reg_1 [21] & (!\i0|reg_14 [9] $ 
// (!\i0|reg_14 [20] $ (\i0|reg_14 [5])))) ) ) ) # ( \i0|reg_1 [19] & ( !\i0|reg_1[12]~DUPLICATE_q  & ( (!\i0|reg_1 [21] & (!\i0|reg_14 [9] $ (!\i0|reg_14 [20] $ (\i0|reg_14 [5])))) ) ) ) # ( !\i0|reg_1 [19] & ( !\i0|reg_1[12]~DUPLICATE_q  & ( (\i0|reg_1 
// [21] & (!\i0|reg_14 [9] $ (!\i0|reg_14 [20] $ (\i0|reg_14 [5])))) ) ) )

	.dataa(!\i0|reg_14 [9]),
	.datab(!\i0|reg_14 [20]),
	.datac(!\i0|reg_14 [5]),
	.datad(!\i0|reg_1 [21]),
	.datae(!\i0|reg_1 [19]),
	.dataf(!\i0|reg_1[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[2]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[2]~63 .extended_lut = "off";
defparam \i0|Wt_o[2]~63 .lut_mask = 64'h0069690069000069;
defparam \i0|Wt_o[2]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y25_N31
dffeas \i0|reg_15[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[2] .is_wysiwyg = "true";
defparam \i0|reg_15[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N6
cyclonev_lcell_comb \M_inter[2]~feeder (
// Equation(s):
// \M_inter[2]~feeder_combout  = ( \M_rtl_0|auto_generated|ram_block1a2  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[2]~feeder .extended_lut = "off";
defparam \M_inter[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_inter[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N54
cyclonev_lcell_comb \M_rtl_0_bypass[11]~feeder (
// Equation(s):
// \M_rtl_0_bypass[11]~feeder_combout  = ( \in_data[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in_data[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_rtl_0_bypass[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_rtl_0_bypass[11]~feeder .extended_lut = "off";
defparam \M_rtl_0_bypass[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_rtl_0_bypass[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y23_N56
dffeas \M_rtl_0_bypass[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N7
dffeas \M_inter[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[2]~feeder_combout ),
	.asdata(M_rtl_0_bypass[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[2] .is_wysiwyg = "true";
defparam \M_inter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y25_N42
cyclonev_lcell_comb \i0|Wt_o[2]~2 (
// Equation(s):
// \i0|Wt_o[2]~2_combout  = ( round_count[5] & ( \i0|reg_6 [2] & ( (\i0|Wt_o[2]~63_combout  & \i0|reg_15 [2]) ) ) ) # ( !round_count[5] & ( \i0|reg_6 [2] & ( (!round_count[4] & (((M_inter[2])))) # (round_count[4] & (\i0|Wt_o[2]~63_combout  & (\i0|reg_15 
// [2]))) ) ) ) # ( !round_count[5] & ( !\i0|reg_6 [2] & ( (!round_count[4] & M_inter[2]) ) ) )

	.dataa(!\i0|Wt_o[2]~63_combout ),
	.datab(!round_count[4]),
	.datac(!\i0|reg_15 [2]),
	.datad(!M_inter[2]),
	.datae(!round_count[5]),
	.dataf(!\i0|reg_6 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[2]~2 .extended_lut = "off";
defparam \i0|Wt_o[2]~2 .lut_mask = 64'h00CC000001CD0505;
defparam \i0|Wt_o[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y25_N37
dffeas \i0|reg_0[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|Wt_o[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[2] .is_wysiwyg = "true";
defparam \i0|reg_0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N7
dffeas \i0|reg_1[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[2] .is_wysiwyg = "true";
defparam \i0|reg_1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N11
dffeas \i0|reg_2[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[2] .is_wysiwyg = "true";
defparam \i0|reg_2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N2
dffeas \i0|reg_3[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[2] .is_wysiwyg = "true";
defparam \i0|reg_3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N5
dffeas \i0|reg_4[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[2] .is_wysiwyg = "true";
defparam \i0|reg_4[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N31
dffeas \i0|reg_5[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[2] .is_wysiwyg = "true";
defparam \i0|reg_5[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y25_N25
dffeas \i0|reg_6[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_5 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[2] .is_wysiwyg = "true";
defparam \i0|reg_6[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y24_N48
cyclonev_lcell_comb \i0|reg_7[2]~feeder (
// Equation(s):
// \i0|reg_7[2]~feeder_combout  = ( \i0|reg_6 [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_6 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_7[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_7[2]~feeder .extended_lut = "off";
defparam \i0|reg_7[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_7[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y24_N50
dffeas \i0|reg_7[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_7[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[2] .is_wysiwyg = "true";
defparam \i0|reg_7[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y24_N13
dffeas \i0|reg_8[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_7 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[2] .is_wysiwyg = "true";
defparam \i0|reg_8[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y24_N17
dffeas \i0|reg_9[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[2] .is_wysiwyg = "true";
defparam \i0|reg_9[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y24_N20
dffeas \i0|reg_10[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[2] .is_wysiwyg = "true";
defparam \i0|reg_10[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y24_N23
dffeas \i0|reg_11[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[2] .is_wysiwyg = "true";
defparam \i0|reg_11[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y24_N38
dffeas \i0|reg_12[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[2] .is_wysiwyg = "true";
defparam \i0|reg_12[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y24_N40
dffeas \i0|reg_13[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[2] .is_wysiwyg = "true";
defparam \i0|reg_13[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N3
cyclonev_lcell_comb \i0|reg_14[2]~feeder (
// Equation(s):
// \i0|reg_14[2]~feeder_combout  = ( \i0|reg_13 [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_13 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_14[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_14[2]~feeder .extended_lut = "off";
defparam \i0|reg_14[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_14[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N5
dffeas \i0|reg_14[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_14[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[2] .is_wysiwyg = "true";
defparam \i0|reg_14[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N20
dffeas \i0|reg_15[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[27] .is_wysiwyg = "true";
defparam \i0|reg_15[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N52
dffeas \i0|reg_14[30]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[30]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_14[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y26_N18
cyclonev_lcell_comb \i0|Wt_o[27]~51 (
// Equation(s):
// \i0|Wt_o[27]~51_combout  = ( \i0|reg_15 [27] & ( \i0|reg_14[30]~DUPLICATE_q  & ( (\i0|reg_6 [27] & (!\i0|reg_14 [2] $ (\i0|reg_14 [13]))) ) ) ) # ( \i0|reg_15 [27] & ( !\i0|reg_14[30]~DUPLICATE_q  & ( (\i0|reg_6 [27] & (!\i0|reg_14 [2] $ (!\i0|reg_14 
// [13]))) ) ) )

	.dataa(!\i0|reg_6 [27]),
	.datab(!\i0|reg_14 [2]),
	.datac(!\i0|reg_14 [13]),
	.datad(gnd),
	.datae(!\i0|reg_15 [27]),
	.dataf(!\i0|reg_14[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[27]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[27]~51 .extended_lut = "off";
defparam \i0|Wt_o[27]~51 .lut_mask = 64'h0000141400004141;
defparam \i0|Wt_o[27]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N39
cyclonev_lcell_comb \M_inter[27]~feeder (
// Equation(s):
// \M_inter[27]~feeder_combout  = \M_rtl_0|auto_generated|ram_block1a27 

	.dataa(!\M_rtl_0|auto_generated|ram_block1a27 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[27]~feeder .extended_lut = "off";
defparam \M_inter[27]~feeder .lut_mask = 64'h5555555555555555;
defparam \M_inter[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N42
cyclonev_lcell_comb \M_rtl_0_bypass[36]~feeder (
// Equation(s):
// \M_rtl_0_bypass[36]~feeder_combout  = ( \in_data[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in_data[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \M_rtl_0_bypass[36]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y23_N43
dffeas \M_rtl_0_bypass[36] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N41
dffeas \M_inter[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[27]~feeder_combout ),
	.asdata(M_rtl_0_bypass[36]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[27]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[27] .is_wysiwyg = "true";
defparam \M_inter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y26_N24
cyclonev_lcell_comb \i0|Wt_o[27]~52 (
// Equation(s):
// \i0|Wt_o[27]~52_combout  = ( \LessThan0~0_combout  & ( M_inter[27] ) ) # ( !\LessThan0~0_combout  & ( M_inter[27] & ( (\i0|Wt_o[27]~51_combout  & (!\i0|reg_1 [14] $ (!\i0|reg_1[12]~DUPLICATE_q ))) ) ) ) # ( !\LessThan0~0_combout  & ( !M_inter[27] & ( 
// (\i0|Wt_o[27]~51_combout  & (!\i0|reg_1 [14] $ (!\i0|reg_1[12]~DUPLICATE_q ))) ) ) )

	.dataa(!\i0|Wt_o[27]~51_combout ),
	.datab(!\i0|reg_1 [14]),
	.datac(gnd),
	.datad(!\i0|reg_1[12]~DUPLICATE_q ),
	.datae(!\LessThan0~0_combout ),
	.dataf(!M_inter[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[27]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[27]~52 .extended_lut = "off";
defparam \i0|Wt_o[27]~52 .lut_mask = 64'h114400001144FFFF;
defparam \i0|Wt_o[27]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y26_N6
cyclonev_lcell_comb \i0|reg_0[27]~feeder (
// Equation(s):
// \i0|reg_0[27]~feeder_combout  = ( \i0|Wt_o[27]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|Wt_o[27]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_0[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_0[27]~feeder .extended_lut = "off";
defparam \i0|reg_0[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_0[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y26_N8
dffeas \i0|reg_0[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_0[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[27] .is_wysiwyg = "true";
defparam \i0|reg_0[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y26_N9
cyclonev_lcell_comb \i0|reg_1[27]~feeder (
// Equation(s):
// \i0|reg_1[27]~feeder_combout  = \i0|reg_0 [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_0 [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_1[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_1[27]~feeder .extended_lut = "off";
defparam \i0|reg_1[27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_1[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y26_N10
dffeas \i0|reg_1[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_1[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[27] .is_wysiwyg = "true";
defparam \i0|reg_1[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N54
cyclonev_lcell_comb \M_inter[10]~feeder (
// Equation(s):
// \M_inter[10]~feeder_combout  = ( \M_rtl_0|auto_generated|ram_block1a10  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[10]~feeder .extended_lut = "off";
defparam \M_inter[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_inter[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N21
cyclonev_lcell_comb \M_rtl_0_bypass[19]~feeder (
// Equation(s):
// \M_rtl_0_bypass[19]~feeder_combout  = ( \in_data[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in_data[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_rtl_0_bypass[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_rtl_0_bypass[19]~feeder .extended_lut = "off";
defparam \M_rtl_0_bypass[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_rtl_0_bypass[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y23_N23
dffeas \M_rtl_0_bypass[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_rtl_0_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y23_N56
dffeas \M_inter[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[10]~feeder_combout ),
	.asdata(M_rtl_0_bypass[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[10] .is_wysiwyg = "true";
defparam \M_inter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N44
dffeas \i0|reg_15[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[10] .is_wysiwyg = "true";
defparam \i0|reg_15[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N42
cyclonev_lcell_comb \i0|Wt_o[10]~17 (
// Equation(s):
// \i0|Wt_o[10]~17_combout  = ( \i0|reg_15 [10] & ( \i0|reg_14 [13] & ( (\i0|reg_6 [10] & (!\i0|reg_14[17]~DUPLICATE_q  $ (\i0|reg_14 [28]))) ) ) ) # ( \i0|reg_15 [10] & ( !\i0|reg_14 [13] & ( (\i0|reg_6 [10] & (!\i0|reg_14[17]~DUPLICATE_q  $ (!\i0|reg_14 
// [28]))) ) ) )

	.dataa(!\i0|reg_14[17]~DUPLICATE_q ),
	.datab(!\i0|reg_6 [10]),
	.datac(!\i0|reg_14 [28]),
	.datad(gnd),
	.datae(!\i0|reg_15 [10]),
	.dataf(!\i0|reg_14 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[10]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[10]~17 .extended_lut = "off";
defparam \i0|Wt_o[10]~17 .lut_mask = 64'h0000121200002121;
defparam \i0|Wt_o[10]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N0
cyclonev_lcell_comb \i0|Wt_o[10]~18 (
// Equation(s):
// \i0|Wt_o[10]~18_combout  = ( \i0|reg_1 [29] & ( \LessThan0~0_combout  & ( M_inter[10] ) ) ) # ( !\i0|reg_1 [29] & ( \LessThan0~0_combout  & ( M_inter[10] ) ) ) # ( \i0|reg_1 [29] & ( !\LessThan0~0_combout  & ( (\i0|Wt_o[10]~17_combout  & (!\i0|reg_1 [27] 
// $ (\i0|reg_1[20]~DUPLICATE_q ))) ) ) ) # ( !\i0|reg_1 [29] & ( !\LessThan0~0_combout  & ( (\i0|Wt_o[10]~17_combout  & (!\i0|reg_1 [27] $ (!\i0|reg_1[20]~DUPLICATE_q ))) ) ) )

	.dataa(!\i0|reg_1 [27]),
	.datab(!M_inter[10]),
	.datac(!\i0|reg_1[20]~DUPLICATE_q ),
	.datad(!\i0|Wt_o[10]~17_combout ),
	.datae(!\i0|reg_1 [29]),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[10]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[10]~18 .extended_lut = "off";
defparam \i0|Wt_o[10]~18 .lut_mask = 64'h005A00A533333333;
defparam \i0|Wt_o[10]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y25_N13
dffeas \i0|reg_0[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|Wt_o[10]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[10] .is_wysiwyg = "true";
defparam \i0|reg_0[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N50
dffeas \i0|reg_1[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[10] .is_wysiwyg = "true";
defparam \i0|reg_1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N8
dffeas \i0|reg_15[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[25] .is_wysiwyg = "true";
defparam \i0|reg_15[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N6
cyclonev_lcell_comb \i0|Wt_o[25]~47 (
// Equation(s):
// \i0|Wt_o[25]~47_combout  = ( \i0|reg_15 [25] & ( \i0|reg_6 [25] & ( !\i0|reg_14 [28] $ (!\i0|reg_14 [11] $ (\i0|reg_14 [0])) ) ) )

	.dataa(!\i0|reg_14 [28]),
	.datab(!\i0|reg_14 [11]),
	.datac(!\i0|reg_14 [0]),
	.datad(gnd),
	.datae(!\i0|reg_15 [25]),
	.dataf(!\i0|reg_6 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[25]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[25]~47 .extended_lut = "off";
defparam \i0|Wt_o[25]~47 .lut_mask = 64'h0000000000006969;
defparam \i0|Wt_o[25]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N9
cyclonev_lcell_comb \M_inter[25]~feeder (
// Equation(s):
// \M_inter[25]~feeder_combout  = \M_rtl_0|auto_generated|ram_block1a25 

	.dataa(!\M_rtl_0|auto_generated|ram_block1a25 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[25]~feeder .extended_lut = "off";
defparam \M_inter[25]~feeder .lut_mask = 64'h5555555555555555;
defparam \M_inter[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y23_N43
dffeas \M_rtl_0_bypass[34] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y23_N11
dffeas \M_inter[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[25]~feeder_combout ),
	.asdata(M_rtl_0_bypass[34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[25]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[25] .is_wysiwyg = "true";
defparam \M_inter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y26_N15
cyclonev_lcell_comb \i0|Wt_o[25]~48 (
// Equation(s):
// \i0|Wt_o[25]~48_combout  = ( M_inter[25] & ( ((\i0|Wt_o[25]~47_combout  & (!\i0|reg_1 [10] $ (!\i0|reg_1[12]~DUPLICATE_q )))) # (\LessThan0~0_combout ) ) ) # ( !M_inter[25] & ( (!\LessThan0~0_combout  & (\i0|Wt_o[25]~47_combout  & (!\i0|reg_1 [10] $ 
// (!\i0|reg_1[12]~DUPLICATE_q )))) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!\i0|reg_1 [10]),
	.datac(!\i0|reg_1[12]~DUPLICATE_q ),
	.datad(!\i0|Wt_o[25]~47_combout ),
	.datae(!M_inter[25]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[25]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[25]~48 .extended_lut = "off";
defparam \i0|Wt_o[25]~48 .lut_mask = 64'h0028557D0028557D;
defparam \i0|Wt_o[25]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y26_N17
dffeas \i0|reg_0[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|Wt_o[25]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[25] .is_wysiwyg = "true";
defparam \i0|reg_0[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N13
dffeas \i0|reg_1[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[25] .is_wysiwyg = "true";
defparam \i0|reg_1[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N33
cyclonev_lcell_comb \M_inter[15]~feeder (
// Equation(s):
// \M_inter[15]~feeder_combout  = ( \M_rtl_0|auto_generated|ram_block1a15  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[15]~feeder .extended_lut = "off";
defparam \M_inter[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_inter[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y23_N22
dffeas \M_rtl_0_bypass[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y23_N34
dffeas \M_inter[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[15]~feeder_combout ),
	.asdata(M_rtl_0_bypass[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[15] .is_wysiwyg = "true";
defparam \M_inter[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y26_N20
dffeas \i0|reg_15[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[15] .is_wysiwyg = "true";
defparam \i0|reg_15[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N18
cyclonev_lcell_comb \i0|Wt_o[15]~27 (
// Equation(s):
// \i0|Wt_o[15]~27_combout  = ( \i0|reg_15 [15] & ( \i0|reg_14 [1] & ( (\i0|reg_6 [15] & (!\i0|reg_14 [22] $ (\i0|reg_14 [18]))) ) ) ) # ( \i0|reg_15 [15] & ( !\i0|reg_14 [1] & ( (\i0|reg_6 [15] & (!\i0|reg_14 [22] $ (!\i0|reg_14 [18]))) ) ) )

	.dataa(!\i0|reg_14 [22]),
	.datab(!\i0|reg_14 [18]),
	.datac(!\i0|reg_6 [15]),
	.datad(gnd),
	.datae(!\i0|reg_15 [15]),
	.dataf(!\i0|reg_14 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[15]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[15]~27 .extended_lut = "off";
defparam \i0|Wt_o[15]~27 .lut_mask = 64'h0000060600000909;
defparam \i0|Wt_o[15]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N36
cyclonev_lcell_comb \i0|Wt_o[15]~28 (
// Equation(s):
// \i0|Wt_o[15]~28_combout  = ( \i0|reg_1 [2] & ( \i0|Wt_o[15]~27_combout  & ( (!\LessThan0~0_combout  & (!\i0|reg_1 [25] $ ((\i0|reg_1 [0])))) # (\LessThan0~0_combout  & (((M_inter[15])))) ) ) ) # ( !\i0|reg_1 [2] & ( \i0|Wt_o[15]~27_combout  & ( 
// (!\LessThan0~0_combout  & (!\i0|reg_1 [25] $ ((!\i0|reg_1 [0])))) # (\LessThan0~0_combout  & (((M_inter[15])))) ) ) ) # ( \i0|reg_1 [2] & ( !\i0|Wt_o[15]~27_combout  & ( (\LessThan0~0_combout  & M_inter[15]) ) ) ) # ( !\i0|reg_1 [2] & ( 
// !\i0|Wt_o[15]~27_combout  & ( (\LessThan0~0_combout  & M_inter[15]) ) ) )

	.dataa(!\i0|reg_1 [25]),
	.datab(!\i0|reg_1 [0]),
	.datac(!\LessThan0~0_combout ),
	.datad(!M_inter[15]),
	.datae(!\i0|reg_1 [2]),
	.dataf(!\i0|Wt_o[15]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[15]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[15]~28 .extended_lut = "off";
defparam \i0|Wt_o[15]~28 .lut_mask = 64'h000F000F606F909F;
defparam \i0|Wt_o[15]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y26_N31
dffeas \i0|reg_0[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|Wt_o[15]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[15] .is_wysiwyg = "true";
defparam \i0|reg_0[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y26_N34
dffeas \i0|reg_1[15]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[15]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_1[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N53
dffeas \i0|reg_15[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14[30]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[30] .is_wysiwyg = "true";
defparam \i0|reg_15[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y26_N51
cyclonev_lcell_comb \i0|Wt_o[30]~57 (
// Equation(s):
// \i0|Wt_o[30]~57_combout  = ( \i0|reg_15 [30] & ( \i0|reg_14 [16] & ( (!\i0|reg_14[5]~DUPLICATE_q  & \i0|reg_6 [30]) ) ) ) # ( \i0|reg_15 [30] & ( !\i0|reg_14 [16] & ( (\i0|reg_14[5]~DUPLICATE_q  & \i0|reg_6 [30]) ) ) )

	.dataa(!\i0|reg_14[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\i0|reg_6 [30]),
	.datad(gnd),
	.datae(!\i0|reg_15 [30]),
	.dataf(!\i0|reg_14 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[30]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[30]~57 .extended_lut = "off";
defparam \i0|Wt_o[30]~57 .lut_mask = 64'h0000050500000A0A;
defparam \i0|Wt_o[30]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N0
cyclonev_lcell_comb \M_inter[30]~feeder (
// Equation(s):
// \M_inter[30]~feeder_combout  = \M_rtl_0|auto_generated|ram_block1a30 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M_rtl_0|auto_generated|ram_block1a30 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_inter[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_inter[30]~feeder .extended_lut = "off";
defparam \M_inter[30]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \M_inter[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y23_N45
cyclonev_lcell_comb \M_rtl_0_bypass[39]~feeder (
// Equation(s):
// \M_rtl_0_bypass[39]~feeder_combout  = ( \in_data[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in_data[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M_rtl_0_bypass[39]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M_rtl_0_bypass[39]~feeder .extended_lut = "off";
defparam \M_rtl_0_bypass[39]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M_rtl_0_bypass[39]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y23_N46
dffeas \M_rtl_0_bypass[39] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_rtl_0_bypass[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \M_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \M_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N1
dffeas \M_inter[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M_inter[30]~feeder_combout ),
	.asdata(M_rtl_0_bypass[39]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\M~38_combout ),
	.ena(\M_inter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(M_inter[30]),
	.prn(vcc));
// synopsys translate_off
defparam \M_inter[30] .is_wysiwyg = "true";
defparam \M_inter[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N42
cyclonev_lcell_comb \i0|Wt_o[30]~58 (
// Equation(s):
// \i0|Wt_o[30]~58_combout  = ( M_inter[30] & ( ((\i0|Wt_o[30]~57_combout  & (!\i0|reg_1[15]~DUPLICATE_q  $ (!\i0|reg_1[17]~DUPLICATE_q )))) # (\LessThan0~0_combout ) ) ) # ( !M_inter[30] & ( (!\LessThan0~0_combout  & (\i0|Wt_o[30]~57_combout  & 
// (!\i0|reg_1[15]~DUPLICATE_q  $ (!\i0|reg_1[17]~DUPLICATE_q )))) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!\i0|reg_1[15]~DUPLICATE_q ),
	.datac(!\i0|Wt_o[30]~57_combout ),
	.datad(!\i0|reg_1[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!M_inter[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[30]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[30]~58 .extended_lut = "off";
defparam \i0|Wt_o[30]~58 .lut_mask = 64'h02080208575D575D;
defparam \i0|Wt_o[30]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y26_N44
dffeas \i0|reg_0[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|Wt_o[30]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[30] .is_wysiwyg = "true";
defparam \i0|reg_0[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y26_N7
dffeas \i0|reg_1[30]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[30]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_1[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N4
dffeas \i0|reg_1[7]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[7]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_1[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N20
dffeas \i0|reg_15[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[20] .is_wysiwyg = "true";
defparam \i0|reg_15[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N18
cyclonev_lcell_comb \i0|Wt_o[20]~37 (
// Equation(s):
// \i0|Wt_o[20]~37_combout  = ( \i0|reg_15 [20] & ( \i0|reg_6 [20] & ( !\i0|reg_14 [23] $ (!\i0|reg_14 [27] $ (\i0|reg_14 [6])) ) ) )

	.dataa(gnd),
	.datab(!\i0|reg_14 [23]),
	.datac(!\i0|reg_14 [27]),
	.datad(!\i0|reg_14 [6]),
	.datae(!\i0|reg_15 [20]),
	.dataf(!\i0|reg_6 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[20]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[20]~37 .extended_lut = "off";
defparam \i0|Wt_o[20]~37 .lut_mask = 64'h0000000000003CC3;
defparam \i0|Wt_o[20]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N42
cyclonev_lcell_comb \i0|Wt_o[20]~38 (
// Equation(s):
// \i0|Wt_o[20]~38_combout  = ( \i0|reg_1 [5] & ( \i0|Wt_o[20]~37_combout  & ( (!\LessThan0~0_combout  & ((!\i0|reg_1[30]~DUPLICATE_q  $ (\i0|reg_1[7]~DUPLICATE_q )))) # (\LessThan0~0_combout  & (M_inter[20])) ) ) ) # ( !\i0|reg_1 [5] & ( 
// \i0|Wt_o[20]~37_combout  & ( (!\LessThan0~0_combout  & ((!\i0|reg_1[30]~DUPLICATE_q  $ (!\i0|reg_1[7]~DUPLICATE_q )))) # (\LessThan0~0_combout  & (M_inter[20])) ) ) ) # ( \i0|reg_1 [5] & ( !\i0|Wt_o[20]~37_combout  & ( (\LessThan0~0_combout  & 
// M_inter[20]) ) ) ) # ( !\i0|reg_1 [5] & ( !\i0|Wt_o[20]~37_combout  & ( (\LessThan0~0_combout  & M_inter[20]) ) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!M_inter[20]),
	.datac(!\i0|reg_1[30]~DUPLICATE_q ),
	.datad(!\i0|reg_1[7]~DUPLICATE_q ),
	.datae(!\i0|reg_1 [5]),
	.dataf(!\i0|Wt_o[20]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[20]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[20]~38 .extended_lut = "off";
defparam \i0|Wt_o[20]~38 .lut_mask = 64'h111111111BB1B11B;
defparam \i0|Wt_o[20]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y24_N31
dffeas \i0|reg_0[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|Wt_o[20]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[20] .is_wysiwyg = "true";
defparam \i0|reg_0[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N23
dffeas \i0|reg_1[20]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[20]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_1[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y25_N0
cyclonev_lcell_comb \i0|reg_2[20]~feeder (
// Equation(s):
// \i0|reg_2[20]~feeder_combout  = ( \i0|reg_1[20]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_1[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_2[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_2[20]~feeder .extended_lut = "off";
defparam \i0|reg_2[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_2[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y25_N2
dffeas \i0|reg_2[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_2[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_2[20] .is_wysiwyg = "true";
defparam \i0|reg_2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y25_N5
dffeas \i0|reg_3[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_2 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_3 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_3[20] .is_wysiwyg = "true";
defparam \i0|reg_3[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y25_N56
dffeas \i0|reg_4[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_3 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_4 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_4[20] .is_wysiwyg = "true";
defparam \i0|reg_4[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y25_N58
dffeas \i0|reg_5[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_4 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_5 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_5[20] .is_wysiwyg = "true";
defparam \i0|reg_5[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y25_N36
cyclonev_lcell_comb \i0|reg_6[20]~feeder (
// Equation(s):
// \i0|reg_6[20]~feeder_combout  = \i0|reg_5 [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i0|reg_5 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_6[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_6[20]~feeder .extended_lut = "off";
defparam \i0|reg_6[20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i0|reg_6[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y25_N37
dffeas \i0|reg_6[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_6[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_6 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_6[20] .is_wysiwyg = "true";
defparam \i0|reg_6[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y25_N41
dffeas \i0|reg_7[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_6 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_7 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_7[20] .is_wysiwyg = "true";
defparam \i0|reg_7[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y25_N13
dffeas \i0|reg_8[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_7 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_8 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_8[20] .is_wysiwyg = "true";
defparam \i0|reg_8[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y25_N17
dffeas \i0|reg_9[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_8 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_9 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_9[20] .is_wysiwyg = "true";
defparam \i0|reg_9[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y25_N20
dffeas \i0|reg_10[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_9 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_10 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_10[20] .is_wysiwyg = "true";
defparam \i0|reg_10[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y25_N23
dffeas \i0|reg_11[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_10 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_11 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_11[20] .is_wysiwyg = "true";
defparam \i0|reg_11[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y25_N50
dffeas \i0|reg_12[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_11 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_12 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_12[20] .is_wysiwyg = "true";
defparam \i0|reg_12[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y25_N52
dffeas \i0|reg_13[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_12 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_13 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_13[20] .is_wysiwyg = "true";
defparam \i0|reg_13[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y25_N15
cyclonev_lcell_comb \i0|reg_14[20]~feeder (
// Equation(s):
// \i0|reg_14[20]~feeder_combout  = ( \i0|reg_13 [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i0|reg_13 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|reg_14[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|reg_14[20]~feeder .extended_lut = "off";
defparam \i0|reg_14[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i0|reg_14[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y25_N16
dffeas \i0|reg_14[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i0|reg_14[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[20] .is_wysiwyg = "true";
defparam \i0|reg_14[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N14
dffeas \i0|reg_15[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_14 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_15 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_15[17] .is_wysiwyg = "true";
defparam \i0|reg_15[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N12
cyclonev_lcell_comb \i0|Wt_o[17]~31 (
// Equation(s):
// \i0|Wt_o[17]~31_combout  = ( \i0|reg_15 [17] & ( \i0|reg_14 [3] & ( (\i0|reg_6 [17] & (!\i0|reg_14 [20] $ (\i0|reg_14 [24]))) ) ) ) # ( \i0|reg_15 [17] & ( !\i0|reg_14 [3] & ( (\i0|reg_6 [17] & (!\i0|reg_14 [20] $ (!\i0|reg_14 [24]))) ) ) )

	.dataa(gnd),
	.datab(!\i0|reg_14 [20]),
	.datac(!\i0|reg_6 [17]),
	.datad(!\i0|reg_14 [24]),
	.datae(!\i0|reg_15 [17]),
	.dataf(!\i0|reg_14 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[17]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[17]~31 .extended_lut = "off";
defparam \i0|Wt_o[17]~31 .lut_mask = 64'h0000030C00000C03;
defparam \i0|Wt_o[17]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N9
cyclonev_lcell_comb \i0|Wt_o[17]~32 (
// Equation(s):
// \i0|Wt_o[17]~32_combout  = ( \i0|reg_1 [2] & ( \i0|reg_1 [27] & ( (!\LessThan0~0_combout  & (((\i0|Wt_o[17]~31_combout  & \i0|reg_1 [4])))) # (\LessThan0~0_combout  & (M_inter[17])) ) ) ) # ( !\i0|reg_1 [2] & ( \i0|reg_1 [27] & ( (!\LessThan0~0_combout  & 
// (((\i0|Wt_o[17]~31_combout  & !\i0|reg_1 [4])))) # (\LessThan0~0_combout  & (M_inter[17])) ) ) ) # ( \i0|reg_1 [2] & ( !\i0|reg_1 [27] & ( (!\LessThan0~0_combout  & (((\i0|Wt_o[17]~31_combout  & !\i0|reg_1 [4])))) # (\LessThan0~0_combout  & (M_inter[17])) 
// ) ) ) # ( !\i0|reg_1 [2] & ( !\i0|reg_1 [27] & ( (!\LessThan0~0_combout  & (((\i0|Wt_o[17]~31_combout  & \i0|reg_1 [4])))) # (\LessThan0~0_combout  & (M_inter[17])) ) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!M_inter[17]),
	.datac(!\i0|Wt_o[17]~31_combout ),
	.datad(!\i0|reg_1 [4]),
	.datae(!\i0|reg_1 [2]),
	.dataf(!\i0|reg_1 [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[17]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[17]~32 .extended_lut = "off";
defparam \i0|Wt_o[17]~32 .lut_mask = 64'h111B1B111B11111B;
defparam \i0|Wt_o[17]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y25_N46
dffeas \i0|reg_0[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|Wt_o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_0 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_0[17] .is_wysiwyg = "true";
defparam \i0|reg_0[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N2
dffeas \i0|reg_1[17]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_0 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_1[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_1[17]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_1[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N11
dffeas \i0|reg_14[18]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i0|reg_13 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i0|reg_14[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i0|reg_14[18]~DUPLICATE .is_wysiwyg = "true";
defparam \i0|reg_14[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y25_N6
cyclonev_lcell_comb \i0|Wt_o[0]~61 (
// Equation(s):
// \i0|Wt_o[0]~61_combout  = ( \i0|reg_14 [3] & ( \i0|reg_1 [10] & ( (!\i0|reg_1[17]~DUPLICATE_q  & (!\i0|reg_1 [19] & (!\i0|reg_14[18]~DUPLICATE_q  $ (\i0|reg_14[7]~DUPLICATE_q )))) # (\i0|reg_1[17]~DUPLICATE_q  & (\i0|reg_1 [19] & 
// (!\i0|reg_14[18]~DUPLICATE_q  $ (\i0|reg_14[7]~DUPLICATE_q )))) ) ) ) # ( !\i0|reg_14 [3] & ( \i0|reg_1 [10] & ( (!\i0|reg_1[17]~DUPLICATE_q  & (!\i0|reg_1 [19] & (!\i0|reg_14[18]~DUPLICATE_q  $ (!\i0|reg_14[7]~DUPLICATE_q )))) # 
// (\i0|reg_1[17]~DUPLICATE_q  & (\i0|reg_1 [19] & (!\i0|reg_14[18]~DUPLICATE_q  $ (!\i0|reg_14[7]~DUPLICATE_q )))) ) ) ) # ( \i0|reg_14 [3] & ( !\i0|reg_1 [10] & ( (!\i0|reg_1[17]~DUPLICATE_q  & (\i0|reg_1 [19] & (!\i0|reg_14[18]~DUPLICATE_q  $ 
// (\i0|reg_14[7]~DUPLICATE_q )))) # (\i0|reg_1[17]~DUPLICATE_q  & (!\i0|reg_1 [19] & (!\i0|reg_14[18]~DUPLICATE_q  $ (\i0|reg_14[7]~DUPLICATE_q )))) ) ) ) # ( !\i0|reg_14 [3] & ( !\i0|reg_1 [10] & ( (!\i0|reg_1[17]~DUPLICATE_q  & (\i0|reg_1 [19] & 
// (!\i0|reg_14[18]~DUPLICATE_q  $ (!\i0|reg_14[7]~DUPLICATE_q )))) # (\i0|reg_1[17]~DUPLICATE_q  & (!\i0|reg_1 [19] & (!\i0|reg_14[18]~DUPLICATE_q  $ (!\i0|reg_14[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\i0|reg_1[17]~DUPLICATE_q ),
	.datab(!\i0|reg_14[18]~DUPLICATE_q ),
	.datac(!\i0|reg_14[7]~DUPLICATE_q ),
	.datad(!\i0|reg_1 [19]),
	.datae(!\i0|reg_14 [3]),
	.dataf(!\i0|reg_1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[0]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[0]~61 .extended_lut = "off";
defparam \i0|Wt_o[0]~61 .lut_mask = 64'h1428418228148241;
defparam \i0|Wt_o[0]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y25_N36
cyclonev_lcell_comb \i0|Wt_o[0]~0 (
// Equation(s):
// \i0|Wt_o[0]~0_combout  = ( round_count[4] & ( \i0|Wt_o[0]~61_combout  & ( (\i0|reg_6 [0] & \i0|reg_15 [0]) ) ) ) # ( !round_count[4] & ( \i0|Wt_o[0]~61_combout  & ( (!round_count[5] & (((M_inter[0])))) # (round_count[5] & (\i0|reg_6 [0] & ((\i0|reg_15 
// [0])))) ) ) ) # ( !round_count[4] & ( !\i0|Wt_o[0]~61_combout  & ( (!round_count[5] & M_inter[0]) ) ) )

	.dataa(!\i0|reg_6 [0]),
	.datab(!round_count[5]),
	.datac(!M_inter[0]),
	.datad(!\i0|reg_15 [0]),
	.datae(!round_count[4]),
	.dataf(!\i0|Wt_o[0]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i0|Wt_o[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i0|Wt_o[0]~0 .extended_lut = "off";
defparam \i0|Wt_o[0]~0 .lut_mask = 64'h0C0C00000C1D0055;
defparam \i0|Wt_o[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y30_N36
cyclonev_lcell_comb \i1|reg_b[0]~feeder (
// Equation(s):
// \i1|reg_b[0]~feeder_combout  = ( \i1|A_o[0]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[0]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[0]~feeder .extended_lut = "off";
defparam \i1|reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y29_N0
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( !h1[0] ) + ( \i1|B_o[0]~reg0_q  ) + ( !VCC ))
// \Add3~2  = CARRY(( !h1[0] ) + ( \i1|B_o[0]~reg0_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[0]~reg0_q ),
	.datad(!h1[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y29_N45
cyclonev_lcell_comb \h1[0]~0 (
// Equation(s):
// \h1[0]~0_combout  = ( !\Add3~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add3~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[0]~0 .extended_lut = "off";
defparam \h1[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y27_N33
cyclonev_lcell_comb \h0[0]~0 (
// Equation(s):
// \h0[0]~0_combout  = (\state.UPDATE~q  & !\resetn~input_o )

	.dataa(gnd),
	.datab(!\state.UPDATE~q ),
	.datac(!\resetn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[0]~0 .extended_lut = "off";
defparam \h0[0]~0 .lut_mask = 64'h3030303030303030;
defparam \h0[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y29_N47
dffeas \h1[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[0] .is_wysiwyg = "true";
defparam \h1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y30_N12
cyclonev_lcell_comb \h1[0]~_wirecell (
// Equation(s):
// \h1[0]~_wirecell_combout  = !h1[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h1[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[0]~_wirecell .extended_lut = "off";
defparam \h1[0]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h1[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y27_N3
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( \state.INIT~q  & ( (!\state.RUN~q  & ((\LD~q ))) # (\state.RUN~q  & (!\Equal1~0_combout )) ) ) # ( !\state.INIT~q  & ( (!\Equal1~0_combout ) # (!\state.RUN~q ) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(gnd),
	.datac(!\state.RUN~q ),
	.datad(!\LD~q ),
	.datae(gnd),
	.dataf(!\state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'hFAFAFAFA0AFA0AFA;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y27_N5
dffeas LD(
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LD~q ),
	.prn(vcc));
// synopsys translate_off
defparam LD.is_wysiwyg = "true";
defparam LD.power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N37
dffeas \i1|reg_b[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[0]~feeder_combout ),
	.asdata(\h1[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[0] .is_wysiwyg = "true";
defparam \i1|reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N23
dffeas \i1|B_o[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[0]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y29_N51
cyclonev_lcell_comb \i1|reg_c[0]~feeder (
// Equation(s):
// \i1|reg_c[0]~feeder_combout  = \i1|B_o[0]~reg0_q 

	.dataa(!\i1|B_o[0]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[0]~feeder .extended_lut = "off";
defparam \i1|reg_c[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_c[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y29_N0
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( \i1|C_o[0]~reg0_q  ) + ( h2[0] ) + ( !VCC ))
// \Add4~2  = CARRY(( \i1|C_o[0]~reg0_q  ) + ( h2[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!h2[0]),
	.datac(!\i1|C_o[0]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(\Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y29_N17
dffeas \h2[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add4~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[0] .is_wysiwyg = "true";
defparam \h2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N52
dffeas \i1|reg_c[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[0]~feeder_combout ),
	.asdata(h2[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[0] .is_wysiwyg = "true";
defparam \i1|reg_c[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N35
dffeas \i1|C_o[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[0]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y29_N6
cyclonev_lcell_comb \i1|Gate1|MAJ[0]~0 (
// Equation(s):
// \i1|Gate1|MAJ[0]~0_combout  = ( \i1|C_o[0]~reg0_q  & ( (\i1|B_o[0]~reg0_q ) # (\i1|A_o[0]~reg0_q ) ) ) # ( !\i1|C_o[0]~reg0_q  & ( (\i1|A_o[0]~reg0_q  & \i1|B_o[0]~reg0_q ) ) )

	.dataa(gnd),
	.datab(!\i1|A_o[0]~reg0_q ),
	.datac(gnd),
	.datad(!\i1|B_o[0]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|C_o[0]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[0]~0 .extended_lut = "off";
defparam \i1|Gate1|MAJ[0]~0 .lut_mask = 64'h0033003333FF33FF;
defparam \i1|Gate1|MAJ[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y29_N6
cyclonev_lcell_comb \i1|reg_d[0]~feeder (
// Equation(s):
// \i1|reg_d[0]~feeder_combout  = \i1|C_o[0]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_o[0]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[0]~feeder .extended_lut = "off";
defparam \i1|reg_d[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_d[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y31_N0
cyclonev_lcell_comb \Add5~1 (
// Equation(s):
// \Add5~1_sumout  = SUM(( \i1|D_o[0]~reg0_q  ) + ( h3[0] ) + ( !VCC ))
// \Add5~2  = CARRY(( \i1|D_o[0]~reg0_q  ) + ( h3[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h3[0]),
	.datad(!\i1|D_o[0]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~1_sumout ),
	.cout(\Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \Add5~1 .extended_lut = "off";
defparam \Add5~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y31_N2
dffeas \h3[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add5~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[0]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[0] .is_wysiwyg = "true";
defparam \h3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N7
dffeas \i1|reg_d[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[0]~feeder_combout ),
	.asdata(h3[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[0] .is_wysiwyg = "true";
defparam \i1|reg_d[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y32_N32
dffeas \i1|D_o[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[0]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y32_N24
cyclonev_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = ( round_count[2] & ( round_count[5] & ( (!round_count[0] & ((!round_count[3] & ((round_count[4]))) # (round_count[3] & ((!round_count[4]) # (round_count[1]))))) # (round_count[0] & (!round_count[3] $ (((!round_count[1] & 
// round_count[4]))))) ) ) ) # ( !round_count[2] & ( round_count[5] & ( (!round_count[0] & (!round_count[1] & ((!round_count[4])))) # (round_count[0] & ((!round_count[1] & (round_count[3])) # (round_count[1] & ((!round_count[3]) # (!round_count[4]))))) ) ) ) 
// # ( round_count[2] & ( !round_count[5] & ( (!round_count[0] & ((!round_count[1] & ((!round_count[3]) # (round_count[4]))) # (round_count[1] & (round_count[3])))) # (round_count[0] & ((!round_count[3] $ (round_count[4])))) ) ) ) # ( !round_count[2] & ( 
// !round_count[5] & ( (!round_count[3] & (!round_count[4] $ (((!round_count[0] & !round_count[1]))))) # (round_count[3] & (round_count[0])) ) ) )

	.dataa(!round_count[0]),
	.datab(!round_count[1]),
	.datac(!round_count[3]),
	.datad(!round_count[4]),
	.datae(!round_count[2]),
	.dataf(!round_count[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~0 .extended_lut = "off";
defparam \Mux31~0 .lut_mask = 64'h7585D28F9D145AB6;
defparam \Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y27_N9
cyclonev_lcell_comb \Kt_sig[0]~0 (
// Equation(s):
// \Kt_sig[0]~0_combout  = ( \state.RUN~q  & ( !\resetn~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resetn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.RUN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Kt_sig[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Kt_sig[0]~0 .extended_lut = "off";
defparam \Kt_sig[0]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Kt_sig[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y32_N26
dffeas \Kt_sig[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[0] .is_wysiwyg = "true";
defparam \Kt_sig[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y31_N0
cyclonev_lcell_comb \i1|reg_g[0]~feeder (
// Equation(s):
// \i1|reg_g[0]~feeder_combout  = ( \i1|F_o[0]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_o[0]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[0]~feeder .extended_lut = "off";
defparam \i1|reg_g[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_g[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y29_N0
cyclonev_lcell_comb \Add8~1 (
// Equation(s):
// \Add8~1_sumout  = SUM(( !h6[0] ) + ( \i1|G_o[0]~reg0_q  ) + ( !VCC ))
// \Add8~2  = CARRY(( !h6[0] ) + ( \i1|G_o[0]~reg0_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|G_o[0]~reg0_q ),
	.datad(!h6[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~1_sumout ),
	.cout(\Add8~2 ),
	.shareout());
// synopsys translate_off
defparam \Add8~1 .extended_lut = "off";
defparam \Add8~1 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y29_N0
cyclonev_lcell_comb \h6[0]~0 (
// Equation(s):
// \h6[0]~0_combout  = ( !\Add8~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[0]~0 .extended_lut = "off";
defparam \h6[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h6[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y29_N2
dffeas \h6[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[0]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[0] .is_wysiwyg = "true";
defparam \h6[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y31_N3
cyclonev_lcell_comb \h6[0]~_wirecell (
// Equation(s):
// \h6[0]~_wirecell_combout  = !h6[0]

	.dataa(!h6[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[0]~_wirecell .extended_lut = "off";
defparam \h6[0]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \h6[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y31_N1
dffeas \i1|reg_g[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[0]~feeder_combout ),
	.asdata(\h6[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[0] .is_wysiwyg = "true";
defparam \i1|reg_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N22
dffeas \i1|G_o[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[0]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y31_N18
cyclonev_lcell_comb \i1|reg_h[0]~feeder (
// Equation(s):
// \i1|reg_h[0]~feeder_combout  = \i1|G_o[0]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|G_o[0]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[0]~feeder .extended_lut = "off";
defparam \i1|reg_h[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_h[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N0
cyclonev_lcell_comb \Add9~1 (
// Equation(s):
// \Add9~1_sumout  = SUM(( \i1|H_o[0]~reg0DUPLICATE_q  ) + ( !h7[0] ) + ( !VCC ))
// \Add9~2  = CARRY(( \i1|H_o[0]~reg0DUPLICATE_q  ) + ( !h7[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!h7[0]),
	.datac(!\i1|H_o[0]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~1_sumout ),
	.cout(\Add9~2 ),
	.shareout());
// synopsys translate_off
defparam \Add9~1 .extended_lut = "off";
defparam \Add9~1 .lut_mask = 64'h0000333300000F0F;
defparam \Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y31_N48
cyclonev_lcell_comb \h7[0]~0 (
// Equation(s):
// \h7[0]~0_combout  = !\Add9~1_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[0]~0 .extended_lut = "off";
defparam \h7[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h7[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y31_N50
dffeas \h7[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h7[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[0]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[0] .is_wysiwyg = "true";
defparam \h7[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y31_N51
cyclonev_lcell_comb \h7[0]~_wirecell (
// Equation(s):
// \h7[0]~_wirecell_combout  = ( !h7[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h7[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[0]~_wirecell .extended_lut = "off";
defparam \h7[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h7[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y31_N19
dffeas \i1|reg_h[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[0]~feeder_combout ),
	.asdata(\h7[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[0] .is_wysiwyg = "true";
defparam \i1|reg_h[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y32_N3
cyclonev_lcell_comb \i1|H_o[0]~reg0feeder (
// Equation(s):
// \i1|H_o[0]~reg0feeder_combout  = ( \i1|reg_h [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_h [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_o[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_o[0]~reg0feeder .extended_lut = "off";
defparam \i1|H_o[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|H_o[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y32_N4
dffeas \i1|H_o[0]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[0]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[0]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|H_o[0]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y32_N30
cyclonev_lcell_comb \i1|Add7~129 (
// Equation(s):
// \i1|Add7~129_sumout  = SUM(( !\i1|D_o[0]~reg0_q  $ (!Kt_sig[0] $ (\i1|H_o[0]~reg0DUPLICATE_q )) ) + ( !VCC ) + ( !VCC ))
// \i1|Add7~130  = CARRY(( !\i1|D_o[0]~reg0_q  $ (!Kt_sig[0] $ (\i1|H_o[0]~reg0DUPLICATE_q )) ) + ( !VCC ) + ( !VCC ))
// \i1|Add7~131  = SHARE((!\i1|D_o[0]~reg0_q  & (Kt_sig[0] & \i1|H_o[0]~reg0DUPLICATE_q )) # (\i1|D_o[0]~reg0_q  & ((\i1|H_o[0]~reg0DUPLICATE_q ) # (Kt_sig[0]))))

	.dataa(gnd),
	.datab(!\i1|D_o[0]~reg0_q ),
	.datac(!Kt_sig[0]),
	.datad(!\i1|H_o[0]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add7~129_sumout ),
	.cout(\i1|Add7~130 ),
	.shareout(\i1|Add7~131 ));
// synopsys translate_off
defparam \i1|Add7~129 .extended_lut = "off";
defparam \i1|Add7~129 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~129 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y32_N30
cyclonev_lcell_comb \i1|Add7~1 (
// Equation(s):
// \i1|Add7~1_sumout  = SUM(( !\i1|Add6~1_sumout  $ (!\i1|Add7~129_sumout  $ (\i0|Wt_o[0]~0_combout )) ) + ( !VCC ) + ( !VCC ))
// \i1|Add7~2  = CARRY(( !\i1|Add6~1_sumout  $ (!\i1|Add7~129_sumout  $ (\i0|Wt_o[0]~0_combout )) ) + ( !VCC ) + ( !VCC ))
// \i1|Add7~3  = SHARE((!\i1|Add6~1_sumout  & (\i1|Add7~129_sumout  & \i0|Wt_o[0]~0_combout )) # (\i1|Add6~1_sumout  & ((\i0|Wt_o[0]~0_combout ) # (\i1|Add7~129_sumout ))))

	.dataa(gnd),
	.datab(!\i1|Add6~1_sumout ),
	.datac(!\i1|Add7~129_sumout ),
	.datad(!\i0|Wt_o[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add7~1_sumout ),
	.cout(\i1|Add7~2 ),
	.shareout(\i1|Add7~3 ));
// synopsys translate_off
defparam \i1|Add7~1 .extended_lut = "off";
defparam \i1|Add7~1 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y31_N0
cyclonev_lcell_comb \Add6~1 (
// Equation(s):
// \Add6~1_sumout  = SUM(( !h4[0] ) + ( \i1|E_o[0]~reg0_q  ) + ( !VCC ))
// \Add6~2  = CARRY(( !h4[0] ) + ( \i1|E_o[0]~reg0_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\i1|E_o[0]~reg0_q ),
	.datac(gnd),
	.datad(!h4[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~1_sumout ),
	.cout(\Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \Add6~1 .extended_lut = "off";
defparam \Add6~1 .lut_mask = 64'h0000CCCC0000FF00;
defparam \Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y31_N57
cyclonev_lcell_comb \h4[0]~0 (
// Equation(s):
// \h4[0]~0_combout  = !\Add6~1_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[0]~0 .extended_lut = "off";
defparam \h4[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h4[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y31_N59
dffeas \h4[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h4[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[0]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[0] .is_wysiwyg = "true";
defparam \h4[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y31_N21
cyclonev_lcell_comb \h4[0]~_wirecell (
// Equation(s):
// \h4[0]~_wirecell_combout  = !h4[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h4[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[0]~_wirecell .extended_lut = "off";
defparam \h4[0]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h4[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y32_N31
dffeas \i1|reg_e[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~1_sumout ),
	.asdata(\h4[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[0] .is_wysiwyg = "true";
defparam \i1|reg_e[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y29_N23
dffeas \i1|E_o[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[0]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y32_N57
cyclonev_lcell_comb \i1|reg_f[0]~feeder (
// Equation(s):
// \i1|reg_f[0]~feeder_combout  = ( \i1|E_o[0]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[0]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[0]~feeder .extended_lut = "off";
defparam \i1|reg_f[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_f[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y29_N0
cyclonev_lcell_comb \Add7~1 (
// Equation(s):
// \Add7~1_sumout  = SUM(( \i1|F_o[0]~reg0_q  ) + ( h5[0] ) + ( !VCC ))
// \Add7~2  = CARRY(( \i1|F_o[0]~reg0_q  ) + ( h5[0] ) + ( !VCC ))

	.dataa(!h5[0]),
	.datab(!\i1|F_o[0]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~1_sumout ),
	.cout(\Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \Add7~1 .extended_lut = "off";
defparam \Add7~1 .lut_mask = 64'h0000AAAA00003333;
defparam \Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y29_N2
dffeas \h5[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add7~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[0]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[0] .is_wysiwyg = "true";
defparam \h5[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N58
dffeas \i1|reg_f[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[0]~feeder_combout ),
	.asdata(h5[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[0] .is_wysiwyg = "true";
defparam \i1|reg_f[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N16
dffeas \i1|F_o[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[0]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y32_N45
cyclonev_lcell_comb \i1|reg_f[6]~feeder (
// Equation(s):
// \i1|reg_f[6]~feeder_combout  = \i1|E_o[6]~reg0_q 

	.dataa(!\i1|E_o[6]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[6]~feeder .extended_lut = "off";
defparam \i1|reg_f[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_f[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y32_N43
dffeas \i1|F_o[6]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[6]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[6]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|F_o[6]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y32_N18
cyclonev_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = ( round_count[1] & ( round_count[5] & ( (!round_count[3] & (!round_count[4] $ (((round_count[0]))))) # (round_count[3] & ((!round_count[4] & ((!round_count[2]) # (round_count[0]))) # (round_count[4] & (round_count[2])))) ) ) ) # ( 
// !round_count[1] & ( round_count[5] & ( (!round_count[4] & (!round_count[0] $ (((!round_count[3]) # (round_count[2]))))) # (round_count[4] & (((round_count[2] & !round_count[0])) # (round_count[3]))) ) ) ) # ( round_count[1] & ( !round_count[5] & ( 
// (!round_count[3] & (!round_count[4] & (!round_count[2] $ (!round_count[0])))) # (round_count[3] & ((!round_count[0] & (!round_count[4])) # (round_count[0] & ((round_count[2]))))) ) ) ) # ( !round_count[1] & ( !round_count[5] & ( (!round_count[3] & 
// (round_count[2] & ((round_count[0]) # (round_count[4])))) # (round_count[3] & (!round_count[2] $ (((!round_count[4]) # (!round_count[0]))))) ) ) )

	.dataa(!round_count[3]),
	.datab(!round_count[4]),
	.datac(!round_count[2]),
	.datad(!round_count[0]),
	.datae(!round_count[1]),
	.dataf(!round_count[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~0 .extended_lut = "off";
defparam \Mux26~0 .lut_mask = 64'h071E4C85539DC967;
defparam \Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y32_N20
dffeas \Kt_sig[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[5]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[5] .is_wysiwyg = "true";
defparam \Kt_sig[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y27_N36
cyclonev_lcell_comb \i1|reg_b[7]~feeder (
// Equation(s):
// \i1|reg_b[7]~feeder_combout  = \i1|A_o[7]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|A_o[7]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[7]~feeder .extended_lut = "off";
defparam \i1|reg_b[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_b[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y31_N20
dffeas \i1|E_o[19]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[19]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y28_N0
cyclonev_lcell_comb \i1|reg_f[25]~feeder (
// Equation(s):
// \i1|reg_f[25]~feeder_combout  = \i1|E_o[25]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[25]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[25]~feeder .extended_lut = "off";
defparam \i1|reg_f[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_f[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y28_N45
cyclonev_lcell_comb \i1|reg_f[30]~feeder (
// Equation(s):
// \i1|reg_f[30]~feeder_combout  = \i1|E_o[30]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[30]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[30]~feeder .extended_lut = "off";
defparam \i1|reg_f[30]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_f[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y32_N6
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( round_count[0] & ( round_count[5] & ( (!round_count[3] & (!round_count[4] $ ((round_count[1])))) # (round_count[3] & (!round_count[1] & ((!round_count[2]) # (round_count[4])))) ) ) ) # ( !round_count[0] & ( round_count[5] & ( 
// !round_count[1] $ (((!round_count[3] & (round_count[4] & !round_count[2])) # (round_count[3] & ((round_count[2]))))) ) ) ) # ( round_count[0] & ( !round_count[5] & ( (!round_count[3] & (((!round_count[2]) # (round_count[1])))) # (round_count[3] & 
// (round_count[4] & ((!round_count[2])))) ) ) ) # ( !round_count[0] & ( !round_count[5] & ( (!round_count[4] & ((!round_count[1] $ (!round_count[2])))) # (round_count[4] & ((!round_count[3] & (!round_count[1])) # (round_count[3] & (round_count[1] & 
// !round_count[2])))) ) ) )

	.dataa(!round_count[3]),
	.datab(!round_count[4]),
	.datac(!round_count[1]),
	.datad(!round_count[2]),
	.datae(!round_count[0]),
	.dataf(!round_count[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h2DE0BB0AD2A5D292;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y32_N8
dffeas \Kt_sig[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[29]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[29] .is_wysiwyg = "true";
defparam \Kt_sig[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y28_N36
cyclonev_lcell_comb \i1|reg_g[29]~feeder (
// Equation(s):
// \i1|reg_g[29]~feeder_combout  = \i1|F_o[29]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|F_o[29]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[29]~feeder .extended_lut = "off";
defparam \i1|reg_g[29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_g[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y32_N13
dffeas \i1|E_o[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|E_o[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[7]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y32_N6
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( round_count[1] & ( round_count[5] & ( (!round_count[3] & (((!round_count[4] & !round_count[2])) # (round_count[0]))) # (round_count[3] & ((!round_count[4] & ((round_count[0]))) # (round_count[4] & (round_count[2])))) ) ) ) # ( 
// !round_count[1] & ( round_count[5] & ( (!round_count[4] & ((!round_count[2] & ((!round_count[0]))) # (round_count[2] & (!round_count[3] & round_count[0])))) # (round_count[4] & (!round_count[2] $ (((round_count[3] & !round_count[0]))))) ) ) ) # ( 
// round_count[1] & ( !round_count[5] & ( (!round_count[2] & (!round_count[4] & (!round_count[3] $ (!round_count[0])))) # (round_count[2] & ((!round_count[0] & (!round_count[3])) # (round_count[0] & ((round_count[4]))))) ) ) ) # ( !round_count[1] & ( 
// !round_count[5] & ( (!round_count[3] & (((round_count[4] & round_count[2])) # (round_count[0]))) # (round_count[3] & (((round_count[2] & !round_count[0])) # (round_count[4]))) ) ) )

	.dataa(!round_count[3]),
	.datab(!round_count[4]),
	.datac(!round_count[2]),
	.datad(!round_count[0]),
	.datae(!round_count[1]),
	.dataf(!round_count[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h17BB4A83E13881EF;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y32_N8
dffeas \Kt_sig[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[21]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[21] .is_wysiwyg = "true";
defparam \Kt_sig[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y28_N48
cyclonev_lcell_comb \i1|reg_f[21]~feeder (
// Equation(s):
// \i1|reg_f[21]~feeder_combout  = ( \i1|E_o[21]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[21]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[21]~feeder .extended_lut = "off";
defparam \i1|reg_f[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_f[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y28_N52
dffeas \i1|F_o[21]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|F_o[21]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[21]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[21]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|F_o[21]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N39
cyclonev_lcell_comb \i1|reg_g[20]~feeder (
// Equation(s):
// \i1|reg_g[20]~feeder_combout  = \i1|F_o[20]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|F_o[20]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[20]~feeder .extended_lut = "off";
defparam \i1|reg_g[20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_g[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y30_N37
dffeas \i1|G_o[20]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|G_o[20]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[20]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N48
cyclonev_lcell_comb \i1|reg_h[18]~feeder (
// Equation(s):
// \i1|reg_h[18]~feeder_combout  = \i1|G_o[18]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|G_o[18]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[18]~feeder .extended_lut = "off";
defparam \i1|reg_h[18]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_h[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y29_N17
dffeas \i1|E_o[28]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[28]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[28]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_o[28]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y28_N18
cyclonev_lcell_comb \i1|reg_f[23]~feeder (
// Equation(s):
// \i1|reg_f[23]~feeder_combout  = \i1|E_o[23]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[23]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[23]~feeder .extended_lut = "off";
defparam \i1|reg_f[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_f[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y28_N22
dffeas \i1|F_o[23]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[23]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[23]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|F_o[23]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y28_N48
cyclonev_lcell_comb \i1|reg_g[22]~feeder (
// Equation(s):
// \i1|reg_g[22]~feeder_combout  = ( \i1|F_o[22]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_o[22]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[22]~feeder .extended_lut = "off";
defparam \i1|reg_g[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_g[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y30_N10
dffeas \i1|G_o[22]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[22]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[22]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|G_o[22]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y28_N0
cyclonev_lcell_comb \Add8~81 (
// Equation(s):
// \Add8~81_sumout  = SUM(( h6[20] ) + ( \i1|G_o[20]~reg0_q  ) + ( \Add8~78  ))
// \Add8~82  = CARRY(( h6[20] ) + ( \i1|G_o[20]~reg0_q  ) + ( \Add8~78  ))

	.dataa(gnd),
	.datab(!\i1|G_o[20]~reg0_q ),
	.datac(gnd),
	.datad(!h6[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~81_sumout ),
	.cout(\Add8~82 ),
	.shareout());
// synopsys translate_off
defparam \Add8~81 .extended_lut = "off";
defparam \Add8~81 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add8~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y28_N3
cyclonev_lcell_comb \Add8~85 (
// Equation(s):
// \Add8~85_sumout  = SUM(( h6[21] ) + ( \i1|G_o[21]~reg0_q  ) + ( \Add8~82  ))
// \Add8~86  = CARRY(( h6[21] ) + ( \i1|G_o[21]~reg0_q  ) + ( \Add8~82  ))

	.dataa(!\i1|G_o[21]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!h6[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~85_sumout ),
	.cout(\Add8~86 ),
	.shareout());
// synopsys translate_off
defparam \Add8~85 .extended_lut = "off";
defparam \Add8~85 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add8~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y28_N5
dffeas \h6[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add8~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[21]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[21] .is_wysiwyg = "true";
defparam \h6[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y28_N6
cyclonev_lcell_comb \Add8~89 (
// Equation(s):
// \Add8~89_sumout  = SUM(( h6[22] ) + ( \i1|G_o[22]~reg0DUPLICATE_q  ) + ( \Add8~86  ))
// \Add8~90  = CARRY(( h6[22] ) + ( \i1|G_o[22]~reg0DUPLICATE_q  ) + ( \Add8~86  ))

	.dataa(gnd),
	.datab(!h6[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_o[22]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add8~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~89_sumout ),
	.cout(\Add8~90 ),
	.shareout());
// synopsys translate_off
defparam \Add8~89 .extended_lut = "off";
defparam \Add8~89 .lut_mask = 64'h0000FF0000003333;
defparam \Add8~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y28_N8
dffeas \h6[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add8~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[22]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[22] .is_wysiwyg = "true";
defparam \h6[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y28_N49
dffeas \i1|reg_g[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[22]~feeder_combout ),
	.asdata(h6[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[22] .is_wysiwyg = "true";
defparam \i1|reg_g[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y30_N11
dffeas \i1|G_o[22]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[22]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y32_N48
cyclonev_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = ( round_count[0] & ( round_count[5] & ( (!round_count[3] & (round_count[4] & (!round_count[1] $ (!round_count[2])))) # (round_count[3] & (!round_count[4] & (round_count[1] & round_count[2]))) ) ) ) # ( !round_count[0] & ( 
// round_count[5] & ( (!round_count[1] & (((round_count[4] & !round_count[2])) # (round_count[3]))) # (round_count[1] & (!round_count[2] $ (((!round_count[3]) # (round_count[4]))))) ) ) ) # ( round_count[0] & ( !round_count[5] & ( (!round_count[3] & 
// ((!round_count[2] & ((round_count[1]))) # (round_count[2] & (round_count[4])))) # (round_count[3] & ((!round_count[4] & ((round_count[2]))) # (round_count[4] & (!round_count[1])))) ) ) ) # ( !round_count[0] & ( !round_count[5] & ( (!round_count[3] & 
// (((!round_count[4] & round_count[2])) # (round_count[1]))) # (round_count[3] & (!round_count[4] & ((!round_count[2])))) ) ) )

	.dataa(!round_count[3]),
	.datab(!round_count[4]),
	.datac(!round_count[1]),
	.datad(!round_count[2]),
	.datae(!round_count[0]),
	.dataf(!round_count[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~0 .extended_lut = "off";
defparam \Mux16~0 .lut_mask = 64'h4E8A1A76745B0224;
defparam \Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y32_N50
dffeas \Kt_sig[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[15]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[15] .is_wysiwyg = "true";
defparam \Kt_sig[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N36
cyclonev_lcell_comb \i1|reg_f[15]~feeder (
// Equation(s):
// \i1|reg_f[15]~feeder_combout  = \i1|E_o[15]~reg0DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[15]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[15]~feeder .extended_lut = "off";
defparam \i1|reg_f[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_f[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y29_N37
dffeas \i1|E_o[14]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[14]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y31_N42
cyclonev_lcell_comb \i1|reg_g[14]~feeder (
// Equation(s):
// \i1|reg_g[14]~feeder_combout  = ( \i1|F_o[14]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_o[14]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[14]~feeder .extended_lut = "off";
defparam \i1|reg_g[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_g[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y31_N11
dffeas \i1|E_o[24]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[24]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[24]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_o[24]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N48
cyclonev_lcell_comb \i1|Gate1|SIG1[13] (
// Equation(s):
// \i1|Gate1|SIG1 [13] = ( \i1|E_o[24]~reg0DUPLICATE_q  & ( !\i1|E_o[19]~reg0_q  $ (\i1|E_o[6]~reg0_q ) ) ) # ( !\i1|E_o[24]~reg0DUPLICATE_q  & ( !\i1|E_o[19]~reg0_q  $ (!\i1|E_o[6]~reg0_q ) ) )

	.dataa(!\i1|E_o[19]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|E_o[6]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[24]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[13] .extended_lut = "off";
defparam \i1|Gate1|SIG1[13] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|Gate1|SIG1[13] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y31_N46
dffeas \i1|E_o[12]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[12]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[12]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_o[12]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y29_N0
cyclonev_lcell_comb \i1|reg_f[12]~feeder (
// Equation(s):
// \i1|reg_f[12]~feeder_combout  = ( \i1|E_o[12]~reg0DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[12]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[12]~feeder .extended_lut = "off";
defparam \i1|reg_f[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_f[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y30_N7
dffeas \i1|A_o[24]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[24]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y28_N48
cyclonev_lcell_comb \i1|reg_b[24]~feeder (
// Equation(s):
// \i1|reg_b[24]~feeder_combout  = \i1|A_o[24]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[24]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[24]~feeder .extended_lut = "off";
defparam \i1|reg_b[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_b[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y32_N59
dffeas \i1|E_o[15]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[15]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N51
cyclonev_lcell_comb \i1|reg_f[10]~feeder (
// Equation(s):
// \i1|reg_f[10]~feeder_combout  = \i1|E_o[10]~reg0_q 

	.dataa(!\i1|E_o[10]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[10]~feeder .extended_lut = "off";
defparam \i1|reg_f[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_f[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y32_N23
dffeas \i1|F_o[9]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[9]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y33_N3
cyclonev_lcell_comb \i1|reg_g[9]~feeder (
// Equation(s):
// \i1|reg_g[9]~feeder_combout  = \i1|F_o[9]~reg0DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|F_o[9]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[9]~feeder .extended_lut = "off";
defparam \i1|reg_g[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_g[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y32_N28
dffeas \i1|G_o[9]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[9]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[9]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|G_o[9]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N35
dffeas \i1|F_o[8]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[8]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N28
dffeas \i1|E_o[1]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|E_o[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[1]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[1]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_o[1]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N36
cyclonev_lcell_comb \i1|reg_f[1]~feeder (
// Equation(s):
// \i1|reg_f[1]~feeder_combout  = ( \i1|E_o[1]~reg0DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[1]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[1]~feeder .extended_lut = "off";
defparam \i1|reg_f[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_f[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y29_N3
cyclonev_lcell_comb \Add7~5 (
// Equation(s):
// \Add7~5_sumout  = SUM(( \i1|F_o[1]~reg0DUPLICATE_q  ) + ( h5[1] ) + ( \Add7~2  ))
// \Add7~6  = CARRY(( \i1|F_o[1]~reg0DUPLICATE_q  ) + ( h5[1] ) + ( \Add7~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h5[1]),
	.datad(!\i1|F_o[1]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~5_sumout ),
	.cout(\Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \Add7~5 .extended_lut = "off";
defparam \Add7~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y29_N5
dffeas \h5[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add7~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[1]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[1] .is_wysiwyg = "true";
defparam \h5[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y33_N38
dffeas \i1|reg_f[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[1]~feeder_combout ),
	.asdata(h5[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[1] .is_wysiwyg = "true";
defparam \i1|reg_f[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y33_N4
dffeas \i1|F_o[1]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[1]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[1]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|F_o[1]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N18
cyclonev_lcell_comb \i1|reg_g[1]~feeder (
// Equation(s):
// \i1|reg_g[1]~feeder_combout  = ( \i1|F_o[1]~reg0DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_o[1]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[1]~feeder .extended_lut = "off";
defparam \i1|reg_g[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_g[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y29_N3
cyclonev_lcell_comb \Add8~5 (
// Equation(s):
// \Add8~5_sumout  = SUM(( \i1|G_o[1]~reg0_q  ) + ( !h6[1] ) + ( \Add8~2  ))
// \Add8~6  = CARRY(( \i1|G_o[1]~reg0_q  ) + ( !h6[1] ) + ( \Add8~2  ))

	.dataa(!h6[1]),
	.datab(gnd),
	.datac(!\i1|G_o[1]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~5_sumout ),
	.cout(\Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \Add8~5 .extended_lut = "off";
defparam \Add8~5 .lut_mask = 64'h0000555500000F0F;
defparam \Add8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y29_N30
cyclonev_lcell_comb \h6[1]~1 (
// Equation(s):
// \h6[1]~1_combout  = ( !\Add8~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add8~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[1]~1 .extended_lut = "off";
defparam \h6[1]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h6[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y29_N32
dffeas \h6[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[1]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[1] .is_wysiwyg = "true";
defparam \h6[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N21
cyclonev_lcell_comb \h6[1]~_wirecell (
// Equation(s):
// \h6[1]~_wirecell_combout  = !h6[1]

	.dataa(!h6[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[1]~_wirecell .extended_lut = "off";
defparam \h6[1]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \h6[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y33_N19
dffeas \i1|reg_g[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[1]~feeder_combout ),
	.asdata(\h6[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[1] .is_wysiwyg = "true";
defparam \i1|reg_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N41
dffeas \i1|G_o[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[1]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N15
cyclonev_lcell_comb \i1|reg_h[1]~feeder (
// Equation(s):
// \i1|reg_h[1]~feeder_combout  = ( \i1|G_o[1]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_o[1]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[1]~feeder .extended_lut = "off";
defparam \i1|reg_h[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_h[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N3
cyclonev_lcell_comb \Add9~5 (
// Equation(s):
// \Add9~5_sumout  = SUM(( \i1|H_o[1]~reg0_q  ) + ( h7[1] ) + ( \Add9~2  ))
// \Add9~6  = CARRY(( \i1|H_o[1]~reg0_q  ) + ( h7[1] ) + ( \Add9~2  ))

	.dataa(!h7[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|H_o[1]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~5_sumout ),
	.cout(\Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \Add9~5 .extended_lut = "off";
defparam \Add9~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N5
dffeas \h7[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add9~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[1]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[1] .is_wysiwyg = "true";
defparam \h7[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y33_N16
dffeas \i1|reg_h[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[1]~feeder_combout ),
	.asdata(h7[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[1] .is_wysiwyg = "true";
defparam \i1|reg_h[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y32_N0
cyclonev_lcell_comb \i1|H_o[1]~reg0feeder (
// Equation(s):
// \i1|H_o[1]~reg0feeder_combout  = ( \i1|reg_h [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_h [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_o[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_o[1]~reg0feeder .extended_lut = "off";
defparam \i1|H_o[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|H_o[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y32_N1
dffeas \i1|H_o[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[1]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N6
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( round_count[4] & ( round_count[0] & ( (!round_count[2] & ((!round_count[1] & ((!round_count[5]))) # (round_count[1] & (round_count[3])))) # (round_count[2] & (round_count[3] & ((!round_count[1]) # (round_count[5])))) ) ) ) # ( 
// !round_count[4] & ( round_count[0] & ( (!round_count[5] & ((!round_count[3] & ((round_count[1]))) # (round_count[3] & (round_count[2])))) # (round_count[5] & (!round_count[3] $ (((!round_count[2]) # (!round_count[1]))))) ) ) ) # ( round_count[4] & ( 
// !round_count[0] & ( (!round_count[2] & ((!round_count[1] & ((!round_count[5]))) # (round_count[1] & (round_count[3])))) # (round_count[2] & (round_count[3] & ((!round_count[1]) # (round_count[5])))) ) ) ) # ( !round_count[4] & ( !round_count[0] & ( 
// (!round_count[2] & (!round_count[3] $ (((!round_count[1]) # (round_count[5]))))) # (round_count[2] & (((round_count[3] & round_count[5])) # (round_count[1]))) ) ) )

	.dataa(!round_count[2]),
	.datab(!round_count[3]),
	.datac(!round_count[5]),
	.datad(!round_count[1]),
	.datae(!round_count[4]),
	.dataf(!round_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h23D7B12313D6B123;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y26_N8
dffeas \Kt_sig[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[31]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[31] .is_wysiwyg = "true";
defparam \Kt_sig[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N0
cyclonev_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = ( round_count[2] & ( round_count[0] & ( (!round_count[4] & (((!round_count[5])))) # (round_count[4] & (round_count[3] & (!round_count[1] $ (round_count[5])))) ) ) ) # ( !round_count[2] & ( round_count[0] & ( (!round_count[4] & 
// ((!round_count[3] & (round_count[1] & !round_count[5])) # (round_count[3] & ((!round_count[5]) # (round_count[1]))))) # (round_count[4] & (round_count[1] & (!round_count[3] $ (!round_count[5])))) ) ) ) # ( round_count[2] & ( !round_count[0] & ( 
// (!round_count[4] & ((!round_count[3] & (!round_count[1] & round_count[5])) # (round_count[3] & (!round_count[1] $ (round_count[5]))))) # (round_count[4] & (round_count[3] & (!round_count[1] & round_count[5]))) ) ) ) # ( !round_count[2] & ( !round_count[0] 
// & ( (!round_count[4] & (!round_count[3] & (round_count[1] & !round_count[5]))) # (round_count[4] & (!round_count[1] $ (((!round_count[3]) # (round_count[5]))))) ) ) )

	.dataa(!round_count[4]),
	.datab(!round_count[3]),
	.datac(!round_count[1]),
	.datad(!round_count[5]),
	.datae(!round_count[2]),
	.dataf(!round_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~0 .extended_lut = "off";
defparam \Mux19~0 .lut_mask = 64'h1C0520922B06BA01;
defparam \Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y31_N2
dffeas \Kt_sig[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[12]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[12] .is_wysiwyg = "true";
defparam \Kt_sig[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y28_N54
cyclonev_lcell_comb \i1|reg_g[25]~feeder (
// Equation(s):
// \i1|reg_g[25]~feeder_combout  = \i1|F_o[25]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|F_o[25]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[25]~feeder .extended_lut = "off";
defparam \i1|reg_g[25]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_g[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y28_N34
dffeas \i1|G_o[25]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[25]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[25]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|G_o[25]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y29_N30
cyclonev_lcell_comb \i1|reg_g[24]~feeder (
// Equation(s):
// \i1|reg_g[24]~feeder_combout  = \i1|F_o[24]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|F_o[24]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[24]~feeder .extended_lut = "off";
defparam \i1|reg_g[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_g[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y29_N9
cyclonev_lcell_comb \h6[24]~_wirecell (
// Equation(s):
// \h6[24]~_wirecell_combout  = ( !h6[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h6[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[24]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[24]~_wirecell .extended_lut = "off";
defparam \h6[24]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h6[24]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y29_N32
dffeas \i1|reg_g[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[24]~feeder_combout ),
	.asdata(\h6[24]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[24] .is_wysiwyg = "true";
defparam \i1|reg_g[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y29_N34
dffeas \i1|G_o[24]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[24]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y28_N36
cyclonev_lcell_comb \i1|reg_g[23]~feeder (
// Equation(s):
// \i1|reg_g[23]~feeder_combout  = \i1|F_o[23]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|F_o[23]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[23]~feeder .extended_lut = "off";
defparam \i1|reg_g[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_g[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y28_N9
cyclonev_lcell_comb \Add8~93 (
// Equation(s):
// \Add8~93_sumout  = SUM(( !h6[23] ) + ( \i1|G_o[23]~reg0_q  ) + ( \Add8~90  ))
// \Add8~94  = CARRY(( !h6[23] ) + ( \i1|G_o[23]~reg0_q  ) + ( \Add8~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|G_o[23]~reg0_q ),
	.datad(!h6[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~93_sumout ),
	.cout(\Add8~94 ),
	.shareout());
// synopsys translate_off
defparam \Add8~93 .extended_lut = "off";
defparam \Add8~93 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add8~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y28_N45
cyclonev_lcell_comb \h6[23]~12 (
// Equation(s):
// \h6[23]~12_combout  = ( !\Add8~93_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add8~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[23]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[23]~12 .extended_lut = "off";
defparam \h6[23]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h6[23]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y28_N47
dffeas \h6[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[23]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[23]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[23] .is_wysiwyg = "true";
defparam \h6[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y28_N45
cyclonev_lcell_comb \h6[23]~_wirecell (
// Equation(s):
// \h6[23]~_wirecell_combout  = ( !h6[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h6[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[23]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[23]~_wirecell .extended_lut = "off";
defparam \h6[23]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h6[23]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y28_N38
dffeas \i1|reg_g[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[23]~feeder_combout ),
	.asdata(\h6[23]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[23] .is_wysiwyg = "true";
defparam \i1|reg_g[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y28_N40
dffeas \i1|G_o[23]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[23]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y28_N12
cyclonev_lcell_comb \Add8~97 (
// Equation(s):
// \Add8~97_sumout  = SUM(( \i1|G_o[24]~reg0_q  ) + ( !h6[24] ) + ( \Add8~94  ))
// \Add8~98  = CARRY(( \i1|G_o[24]~reg0_q  ) + ( !h6[24] ) + ( \Add8~94  ))

	.dataa(gnd),
	.datab(!h6[24]),
	.datac(!\i1|G_o[24]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~97_sumout ),
	.cout(\Add8~98 ),
	.shareout());
// synopsys translate_off
defparam \Add8~97 .extended_lut = "off";
defparam \Add8~97 .lut_mask = 64'h0000333300000F0F;
defparam \Add8~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y29_N42
cyclonev_lcell_comb \h6[24]~13 (
// Equation(s):
// \h6[24]~13_combout  = ( !\Add8~97_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add8~97_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[24]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[24]~13 .extended_lut = "off";
defparam \h6[24]~13 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h6[24]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y29_N44
dffeas \h6[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[24]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[24]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[24] .is_wysiwyg = "true";
defparam \h6[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y28_N15
cyclonev_lcell_comb \Add8~101 (
// Equation(s):
// \Add8~101_sumout  = SUM(( !h6[25] ) + ( \i1|G_o[25]~reg0DUPLICATE_q  ) + ( \Add8~98  ))
// \Add8~102  = CARRY(( !h6[25] ) + ( \i1|G_o[25]~reg0DUPLICATE_q  ) + ( \Add8~98  ))

	.dataa(!\i1|G_o[25]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!h6[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~101_sumout ),
	.cout(\Add8~102 ),
	.shareout());
// synopsys translate_off
defparam \Add8~101 .extended_lut = "off";
defparam \Add8~101 .lut_mask = 64'h0000AAAA0000FF00;
defparam \Add8~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y28_N15
cyclonev_lcell_comb \h6[25]~14 (
// Equation(s):
// \h6[25]~14_combout  = ( !\Add8~101_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add8~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[25]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[25]~14 .extended_lut = "off";
defparam \h6[25]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h6[25]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y28_N17
dffeas \h6[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[25]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[25]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[25] .is_wysiwyg = "true";
defparam \h6[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y28_N57
cyclonev_lcell_comb \h6[25]~_wirecell (
// Equation(s):
// \h6[25]~_wirecell_combout  = !h6[25]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h6[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[25]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[25]~_wirecell .extended_lut = "off";
defparam \h6[25]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h6[25]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y28_N56
dffeas \i1|reg_g[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[25]~feeder_combout ),
	.asdata(\h6[25]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[25] .is_wysiwyg = "true";
defparam \i1|reg_g[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y28_N35
dffeas \i1|G_o[25]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[25]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y28_N39
cyclonev_lcell_comb \i1|reg_h[25]~feeder (
// Equation(s):
// \i1|reg_h[25]~feeder_combout  = \i1|G_o[25]~reg0_q 

	.dataa(!\i1|G_o[25]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[25]~feeder .extended_lut = "off";
defparam \i1|reg_h[25]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_h[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y30_N52
dffeas \i1|H_o[25]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[25]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[25]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[25]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|H_o[25]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y29_N12
cyclonev_lcell_comb \i1|reg_h[24]~feeder (
// Equation(s):
// \i1|reg_h[24]~feeder_combout  = ( \i1|G_o[24]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_o[24]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[24]~feeder .extended_lut = "off";
defparam \i1|reg_h[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_h[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y29_N15
cyclonev_lcell_comb \h7[24]~_wirecell (
// Equation(s):
// \h7[24]~_wirecell_combout  = !h7[24]

	.dataa(!h7[24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[24]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[24]~_wirecell .extended_lut = "off";
defparam \h7[24]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \h7[24]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y29_N13
dffeas \i1|reg_h[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[24]~feeder_combout ),
	.asdata(\h7[24]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[24] .is_wysiwyg = "true";
defparam \i1|reg_h[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N0
cyclonev_lcell_comb \i1|H_o[24]~reg0feeder (
// Equation(s):
// \i1|H_o[24]~reg0feeder_combout  = ( \i1|reg_h [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_h [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_o[24]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_o[24]~reg0feeder .extended_lut = "off";
defparam \i1|H_o[24]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|H_o[24]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y30_N2
dffeas \i1|H_o[24]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[24]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[24]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y28_N9
cyclonev_lcell_comb \i1|reg_h[23]~feeder (
// Equation(s):
// \i1|reg_h[23]~feeder_combout  = ( \i1|G_o[23]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_o[23]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[23]~feeder .extended_lut = "off";
defparam \i1|reg_h[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_h[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y28_N6
cyclonev_lcell_comb \h7[23]~_wirecell (
// Equation(s):
// \h7[23]~_wirecell_combout  = !h7[23]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h7[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[23]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[23]~_wirecell .extended_lut = "off";
defparam \h7[23]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h7[23]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y28_N10
dffeas \i1|reg_h[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[23]~feeder_combout ),
	.asdata(\h7[23]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[23] .is_wysiwyg = "true";
defparam \i1|reg_h[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N37
dffeas \i1|H_o[23]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_h [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[23]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y28_N30
cyclonev_lcell_comb \i1|reg_h[22]~feeder (
// Equation(s):
// \i1|reg_h[22]~feeder_combout  = ( \i1|G_o[22]~reg0DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_o[22]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[22]~feeder .extended_lut = "off";
defparam \i1|reg_h[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_h[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y28_N27
cyclonev_lcell_comb \h7[22]~_wirecell (
// Equation(s):
// \h7[22]~_wirecell_combout  = !h7[22]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h7[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[22]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[22]~_wirecell .extended_lut = "off";
defparam \h7[22]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h7[22]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y28_N31
dffeas \i1|reg_h[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[22]~feeder_combout ),
	.asdata(\h7[22]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[22] .is_wysiwyg = "true";
defparam \i1|reg_h[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y30_N45
cyclonev_lcell_comb \i1|H_o[22]~reg0feeder (
// Equation(s):
// \i1|H_o[22]~reg0feeder_combout  = ( \i1|reg_h [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_h [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_o[22]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_o[22]~reg0feeder .extended_lut = "off";
defparam \i1|H_o[22]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|H_o[22]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y30_N46
dffeas \i1|H_o[22]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[22]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[22]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[22]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|H_o[22]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N57
cyclonev_lcell_comb \i1|reg_h[20]~feeder (
// Equation(s):
// \i1|reg_h[20]~feeder_combout  = ( \i1|G_o[20]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_o[20]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[20]~feeder .extended_lut = "off";
defparam \i1|reg_h[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_h[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y30_N58
dffeas \i1|reg_h[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[20]~feeder_combout ),
	.asdata(h7[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[20] .is_wysiwyg = "true";
defparam \i1|reg_h[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y30_N48
cyclonev_lcell_comb \i1|H_o[20]~reg0feeder (
// Equation(s):
// \i1|H_o[20]~reg0feeder_combout  = ( \i1|reg_h [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_h [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_o[20]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_o[20]~reg0feeder .extended_lut = "off";
defparam \i1|H_o[20]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|H_o[20]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y30_N49
dffeas \i1|H_o[20]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[20]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[20]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[20]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|H_o[20]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N54
cyclonev_lcell_comb \Add9~73 (
// Equation(s):
// \Add9~73_sumout  = SUM(( \i1|H_o[18]~reg0_q  ) + ( h7[18] ) + ( \Add9~70  ))
// \Add9~74  = CARRY(( \i1|H_o[18]~reg0_q  ) + ( h7[18] ) + ( \Add9~70  ))

	.dataa(!h7[18]),
	.datab(gnd),
	.datac(!\i1|H_o[18]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~73_sumout ),
	.cout(\Add9~74 ),
	.shareout());
// synopsys translate_off
defparam \Add9~73 .extended_lut = "off";
defparam \Add9~73 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add9~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N57
cyclonev_lcell_comb \Add9~77 (
// Equation(s):
// \Add9~77_sumout  = SUM(( h7[19] ) + ( \i1|H_o[19]~reg0_q  ) + ( \Add9~74  ))
// \Add9~78  = CARRY(( h7[19] ) + ( \i1|H_o[19]~reg0_q  ) + ( \Add9~74  ))

	.dataa(gnd),
	.datab(!h7[19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|H_o[19]~reg0_q ),
	.datag(gnd),
	.cin(\Add9~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~77_sumout ),
	.cout(\Add9~78 ),
	.shareout());
// synopsys translate_off
defparam \Add9~77 .extended_lut = "off";
defparam \Add9~77 .lut_mask = 64'h0000FF0000003333;
defparam \Add9~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N59
dffeas \h7[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add9~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[19]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[19] .is_wysiwyg = "true";
defparam \h7[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N0
cyclonev_lcell_comb \Add9~81 (
// Equation(s):
// \Add9~81_sumout  = SUM(( \i1|H_o[20]~reg0DUPLICATE_q  ) + ( h7[20] ) + ( \Add9~78  ))
// \Add9~82  = CARRY(( \i1|H_o[20]~reg0DUPLICATE_q  ) + ( h7[20] ) + ( \Add9~78  ))

	.dataa(!h7[20]),
	.datab(gnd),
	.datac(!\i1|H_o[20]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~81_sumout ),
	.cout(\Add9~82 ),
	.shareout());
// synopsys translate_off
defparam \Add9~81 .extended_lut = "off";
defparam \Add9~81 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add9~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y30_N2
dffeas \h7[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add9~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[20]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[20] .is_wysiwyg = "true";
defparam \h7[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N3
cyclonev_lcell_comb \Add9~85 (
// Equation(s):
// \Add9~85_sumout  = SUM(( \i1|H_o[21]~reg0_q  ) + ( !h7[21] ) + ( \Add9~82  ))
// \Add9~86  = CARRY(( \i1|H_o[21]~reg0_q  ) + ( !h7[21] ) + ( \Add9~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h7[21]),
	.datad(!\i1|H_o[21]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~85_sumout ),
	.cout(\Add9~86 ),
	.shareout());
// synopsys translate_off
defparam \Add9~85 .extended_lut = "off";
defparam \Add9~85 .lut_mask = 64'h00000F0F000000FF;
defparam \Add9~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y30_N36
cyclonev_lcell_comb \h7[21]~8 (
// Equation(s):
// \h7[21]~8_combout  = ( !\Add9~85_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add9~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[21]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[21]~8 .extended_lut = "off";
defparam \h7[21]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h7[21]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y30_N38
dffeas \h7[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h7[21]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[21]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[21] .is_wysiwyg = "true";
defparam \h7[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N6
cyclonev_lcell_comb \Add9~89 (
// Equation(s):
// \Add9~89_sumout  = SUM(( \i1|H_o[22]~reg0DUPLICATE_q  ) + ( !h7[22] ) + ( \Add9~86  ))
// \Add9~90  = CARRY(( \i1|H_o[22]~reg0DUPLICATE_q  ) + ( !h7[22] ) + ( \Add9~86  ))

	.dataa(gnd),
	.datab(!h7[22]),
	.datac(gnd),
	.datad(!\i1|H_o[22]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~89_sumout ),
	.cout(\Add9~90 ),
	.shareout());
// synopsys translate_off
defparam \Add9~89 .extended_lut = "off";
defparam \Add9~89 .lut_mask = 64'h00003333000000FF;
defparam \Add9~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y30_N30
cyclonev_lcell_comb \h7[22]~9 (
// Equation(s):
// \h7[22]~9_combout  = ( !\Add9~89_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add9~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[22]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[22]~9 .extended_lut = "off";
defparam \h7[22]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h7[22]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y30_N32
dffeas \h7[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h7[22]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[22]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[22] .is_wysiwyg = "true";
defparam \h7[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N9
cyclonev_lcell_comb \Add9~93 (
// Equation(s):
// \Add9~93_sumout  = SUM(( \i1|H_o[23]~reg0_q  ) + ( !h7[23] ) + ( \Add9~90  ))
// \Add9~94  = CARRY(( \i1|H_o[23]~reg0_q  ) + ( !h7[23] ) + ( \Add9~90  ))

	.dataa(!h7[23]),
	.datab(gnd),
	.datac(!\i1|H_o[23]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~93_sumout ),
	.cout(\Add9~94 ),
	.shareout());
// synopsys translate_off
defparam \Add9~93 .extended_lut = "off";
defparam \Add9~93 .lut_mask = 64'h0000555500000F0F;
defparam \Add9~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y28_N54
cyclonev_lcell_comb \h7[23]~10 (
// Equation(s):
// \h7[23]~10_combout  = ( !\Add9~93_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add9~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[23]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[23]~10 .extended_lut = "off";
defparam \h7[23]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h7[23]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y28_N56
dffeas \h7[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h7[23]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[23]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[23] .is_wysiwyg = "true";
defparam \h7[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N12
cyclonev_lcell_comb \Add9~97 (
// Equation(s):
// \Add9~97_sumout  = SUM(( !h7[24] ) + ( \i1|H_o[24]~reg0_q  ) + ( \Add9~94  ))
// \Add9~98  = CARRY(( !h7[24] ) + ( \i1|H_o[24]~reg0_q  ) + ( \Add9~94  ))

	.dataa(gnd),
	.datab(!h7[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|H_o[24]~reg0_q ),
	.datag(gnd),
	.cin(\Add9~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~97_sumout ),
	.cout(\Add9~98 ),
	.shareout());
// synopsys translate_off
defparam \Add9~97 .extended_lut = "off";
defparam \Add9~97 .lut_mask = 64'h0000FF000000CCCC;
defparam \Add9~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y30_N24
cyclonev_lcell_comb \h7[24]~11 (
// Equation(s):
// \h7[24]~11_combout  = ( !\Add9~97_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add9~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[24]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[24]~11 .extended_lut = "off";
defparam \h7[24]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h7[24]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y30_N26
dffeas \h7[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h7[24]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[24]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[24] .is_wysiwyg = "true";
defparam \h7[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N15
cyclonev_lcell_comb \Add9~101 (
// Equation(s):
// \Add9~101_sumout  = SUM(( \i1|H_o[25]~reg0DUPLICATE_q  ) + ( !h7[25] ) + ( \Add9~98  ))
// \Add9~102  = CARRY(( \i1|H_o[25]~reg0DUPLICATE_q  ) + ( !h7[25] ) + ( \Add9~98  ))

	.dataa(!\i1|H_o[25]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(!h7[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~101_sumout ),
	.cout(\Add9~102 ),
	.shareout());
// synopsys translate_off
defparam \Add9~101 .extended_lut = "off";
defparam \Add9~101 .lut_mask = 64'h00000F0F00005555;
defparam \Add9~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y30_N54
cyclonev_lcell_comb \h7[25]~12 (
// Equation(s):
// \h7[25]~12_combout  = ( !\Add9~101_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add9~101_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[25]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[25]~12 .extended_lut = "off";
defparam \h7[25]~12 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h7[25]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y30_N56
dffeas \h7[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h7[25]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[25]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[25] .is_wysiwyg = "true";
defparam \h7[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y28_N36
cyclonev_lcell_comb \h7[25]~_wirecell (
// Equation(s):
// \h7[25]~_wirecell_combout  = !h7[25]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h7[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[25]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[25]~_wirecell .extended_lut = "off";
defparam \h7[25]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h7[25]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y28_N40
dffeas \i1|reg_h[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[25]~feeder_combout ),
	.asdata(\h7[25]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[25] .is_wysiwyg = "true";
defparam \i1|reg_h[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y30_N51
cyclonev_lcell_comb \i1|H_o[25]~reg0feeder (
// Equation(s):
// \i1|H_o[25]~reg0feeder_combout  = ( \i1|reg_h [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_h [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_o[25]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_o[25]~reg0feeder .extended_lut = "off";
defparam \i1|H_o[25]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|H_o[25]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y30_N53
dffeas \i1|H_o[25]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[25]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[25]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y32_N36
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( round_count[0] & ( round_count[5] & ( (!round_count[1] & ((!round_count[3] & ((!round_count[4]) # (!round_count[2]))) # (round_count[3] & (!round_count[4] & !round_count[2])))) # (round_count[1] & (!round_count[2] $ 
// (((!round_count[3]) # (!round_count[4]))))) ) ) ) # ( !round_count[0] & ( round_count[5] & ( (!round_count[3] & (!round_count[4] & ((!round_count[1]) # (round_count[2])))) # (round_count[3] & ((!round_count[4]) # ((!round_count[1])))) ) ) ) # ( 
// round_count[0] & ( !round_count[5] & ( (!round_count[4] & ((!round_count[2] & ((!round_count[1]))) # (round_count[2] & (round_count[3])))) # (round_count[4] & (!round_count[1] & (!round_count[3] $ (round_count[2])))) ) ) ) # ( !round_count[0] & ( 
// !round_count[5] & ( (!round_count[4] & ((!round_count[1]) # ((!round_count[3] & round_count[2])))) # (round_count[4] & ((!round_count[1] & ((!round_count[2]))) # (round_count[1] & (round_count[3])))) ) ) )

	.dataa(!round_count[3]),
	.datab(!round_count[4]),
	.datac(!round_count[1]),
	.datad(!round_count[2]),
	.datae(!round_count[0]),
	.dataf(!round_count[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'hF1C9E054D4DCE18E;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y32_N38
dffeas \Kt_sig[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[17]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[17] .is_wysiwyg = "true";
defparam \Kt_sig[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y28_N51
cyclonev_lcell_comb \i1|reg_g[30]~feeder (
// Equation(s):
// \i1|reg_g[30]~feeder_combout  = \i1|F_o[30]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|F_o[30]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[30]~feeder .extended_lut = "off";
defparam \i1|reg_g[30]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_g[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y28_N49
dffeas \i1|G_o[30]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[30]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y28_N27
cyclonev_lcell_comb \Add8~117 (
// Equation(s):
// \Add8~117_sumout  = SUM(( h6[29] ) + ( \i1|G_o[29]~reg0_q  ) + ( \Add8~114  ))
// \Add8~118  = CARRY(( h6[29] ) + ( \i1|G_o[29]~reg0_q  ) + ( \Add8~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|G_o[29]~reg0_q ),
	.datad(!h6[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~117_sumout ),
	.cout(\Add8~118 ),
	.shareout());
// synopsys translate_off
defparam \Add8~117 .extended_lut = "off";
defparam \Add8~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add8~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y28_N30
cyclonev_lcell_comb \Add8~121 (
// Equation(s):
// \Add8~121_sumout  = SUM(( \i1|G_o[30]~reg0_q  ) + ( h6[30] ) + ( \Add8~118  ))
// \Add8~122  = CARRY(( \i1|G_o[30]~reg0_q  ) + ( h6[30] ) + ( \Add8~118  ))

	.dataa(gnd),
	.datab(!h6[30]),
	.datac(gnd),
	.datad(!\i1|G_o[30]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~121_sumout ),
	.cout(\Add8~122 ),
	.shareout());
// synopsys translate_off
defparam \Add8~121 .extended_lut = "off";
defparam \Add8~121 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add8~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y28_N32
dffeas \h6[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add8~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[30]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[30] .is_wysiwyg = "true";
defparam \h6[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y28_N53
dffeas \i1|reg_g[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[30]~feeder_combout ),
	.asdata(h6[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[30] .is_wysiwyg = "true";
defparam \i1|reg_g[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y28_N50
dffeas \i1|G_o[30]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[30]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[30]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|G_o[30]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N36
cyclonev_lcell_comb \i1|reg_h[30]~feeder (
// Equation(s):
// \i1|reg_h[30]~feeder_combout  = \i1|G_o[30]~reg0DUPLICATE_q 

	.dataa(gnd),
	.datab(!\i1|G_o[30]~reg0DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[30]~feeder .extended_lut = "off";
defparam \i1|reg_h[30]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_h[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y28_N18
cyclonev_lcell_comb \i1|reg_h[28]~feeder (
// Equation(s):
// \i1|reg_h[28]~feeder_combout  = ( \i1|G_o[28]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_o[28]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[28]~feeder .extended_lut = "off";
defparam \i1|reg_h[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_h[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y28_N51
cyclonev_lcell_comb \h7[28]~_wirecell (
// Equation(s):
// \h7[28]~_wirecell_combout  = ( !h7[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h7[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[28]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[28]~_wirecell .extended_lut = "off";
defparam \h7[28]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h7[28]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y28_N19
dffeas \i1|reg_h[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[28]~feeder_combout ),
	.asdata(\h7[28]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[28] .is_wysiwyg = "true";
defparam \i1|reg_h[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y30_N57
cyclonev_lcell_comb \i1|H_o[28]~reg0feeder (
// Equation(s):
// \i1|H_o[28]~reg0feeder_combout  = ( \i1|reg_h [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_h [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_o[28]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_o[28]~reg0feeder .extended_lut = "off";
defparam \i1|H_o[28]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|H_o[28]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y30_N58
dffeas \i1|H_o[28]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[28]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[28]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N53
dffeas \i1|E_o[20]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|E_o[20]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[20]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[20]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_o[20]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N21
cyclonev_lcell_comb \i1|Gate1|SIG1[27] (
// Equation(s):
// \i1|Gate1|SIG1 [27] = ( \i1|E_o[20]~reg0DUPLICATE_q  & ( \i1|E_o[1]~reg0DUPLICATE_q  & ( \i1|E_o[6]~reg0_q  ) ) ) # ( !\i1|E_o[20]~reg0DUPLICATE_q  & ( \i1|E_o[1]~reg0DUPLICATE_q  & ( !\i1|E_o[6]~reg0_q  ) ) ) # ( \i1|E_o[20]~reg0DUPLICATE_q  & ( 
// !\i1|E_o[1]~reg0DUPLICATE_q  & ( !\i1|E_o[6]~reg0_q  ) ) ) # ( !\i1|E_o[20]~reg0DUPLICATE_q  & ( !\i1|E_o[1]~reg0DUPLICATE_q  & ( \i1|E_o[6]~reg0_q  ) ) )

	.dataa(!\i1|E_o[6]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|E_o[20]~reg0DUPLICATE_q ),
	.dataf(!\i1|E_o[1]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[27] .extended_lut = "off";
defparam \i1|Gate1|SIG1[27] .lut_mask = 64'h5555AAAAAAAA5555;
defparam \i1|Gate1|SIG1[27] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y28_N48
cyclonev_lcell_comb \i1|reg_f[26]~feeder (
// Equation(s):
// \i1|reg_f[26]~feeder_combout  = ( \i1|E_o[26]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[26]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[26]~feeder .extended_lut = "off";
defparam \i1|reg_f[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_f[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y28_N15
cyclonev_lcell_comb \Add7~101 (
// Equation(s):
// \Add7~101_sumout  = SUM(( !h5[25] ) + ( \i1|F_o[25]~reg0_q  ) + ( \Add7~98  ))
// \Add7~102  = CARRY(( !h5[25] ) + ( \i1|F_o[25]~reg0_q  ) + ( \Add7~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!h5[25]),
	.datae(gnd),
	.dataf(!\i1|F_o[25]~reg0_q ),
	.datag(gnd),
	.cin(\Add7~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~101_sumout ),
	.cout(\Add7~102 ),
	.shareout());
// synopsys translate_off
defparam \Add7~101 .extended_lut = "off";
defparam \Add7~101 .lut_mask = 64'h0000FF000000FF00;
defparam \Add7~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y28_N18
cyclonev_lcell_comb \Add7~105 (
// Equation(s):
// \Add7~105_sumout  = SUM(( h5[26] ) + ( \i1|F_o[26]~reg0_q  ) + ( \Add7~102  ))
// \Add7~106  = CARRY(( h5[26] ) + ( \i1|F_o[26]~reg0_q  ) + ( \Add7~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|F_o[26]~reg0_q ),
	.datad(!h5[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~105_sumout ),
	.cout(\Add7~106 ),
	.shareout());
// synopsys translate_off
defparam \Add7~105 .extended_lut = "off";
defparam \Add7~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add7~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y28_N20
dffeas \h5[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add7~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[26]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[26] .is_wysiwyg = "true";
defparam \h5[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y28_N49
dffeas \i1|reg_f[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[26]~feeder_combout ),
	.asdata(h5[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[26] .is_wysiwyg = "true";
defparam \i1|reg_f[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y29_N50
dffeas \i1|F_o[26]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[26]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y28_N57
cyclonev_lcell_comb \i1|reg_g[26]~feeder (
// Equation(s):
// \i1|reg_g[26]~feeder_combout  = ( \i1|F_o[26]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_o[26]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[26]~feeder .extended_lut = "off";
defparam \i1|reg_g[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_g[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y28_N18
cyclonev_lcell_comb \Add8~105 (
// Equation(s):
// \Add8~105_sumout  = SUM(( \i1|G_o[26]~reg0_q  ) + ( !h6[26] ) + ( \Add8~102  ))
// \Add8~106  = CARRY(( \i1|G_o[26]~reg0_q  ) + ( !h6[26] ) + ( \Add8~102  ))

	.dataa(gnd),
	.datab(!\i1|G_o[26]~reg0_q ),
	.datac(!h6[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~105_sumout ),
	.cout(\Add8~106 ),
	.shareout());
// synopsys translate_off
defparam \Add8~105 .extended_lut = "off";
defparam \Add8~105 .lut_mask = 64'h00000F0F00003333;
defparam \Add8~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y28_N36
cyclonev_lcell_comb \h6[26]~15 (
// Equation(s):
// \h6[26]~15_combout  = ( !\Add8~105_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add8~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[26]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[26]~15 .extended_lut = "off";
defparam \h6[26]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h6[26]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y28_N38
dffeas \h6[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[26]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[26]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[26] .is_wysiwyg = "true";
defparam \h6[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y28_N54
cyclonev_lcell_comb \h6[26]~_wirecell (
// Equation(s):
// \h6[26]~_wirecell_combout  = !h6[26]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h6[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[26]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[26]~_wirecell .extended_lut = "off";
defparam \h6[26]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h6[26]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y28_N59
dffeas \i1|reg_g[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[26]~feeder_combout ),
	.asdata(\h6[26]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[26] .is_wysiwyg = "true";
defparam \i1|reg_g[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y28_N47
dffeas \i1|G_o[26]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[26]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y29_N24
cyclonev_lcell_comb \i1|Gate1|SIG1[26] (
// Equation(s):
// \i1|Gate1|SIG1 [26] = ( \i1|E_o[0]~reg0_q  & ( \i1|E_o[19]~reg0DUPLICATE_q  & ( \i1|E_o[5]~reg0_q  ) ) ) # ( !\i1|E_o[0]~reg0_q  & ( \i1|E_o[19]~reg0DUPLICATE_q  & ( !\i1|E_o[5]~reg0_q  ) ) ) # ( \i1|E_o[0]~reg0_q  & ( !\i1|E_o[19]~reg0DUPLICATE_q  & ( 
// !\i1|E_o[5]~reg0_q  ) ) ) # ( !\i1|E_o[0]~reg0_q  & ( !\i1|E_o[19]~reg0DUPLICATE_q  & ( \i1|E_o[5]~reg0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|E_o[5]~reg0_q ),
	.datae(!\i1|E_o[0]~reg0_q ),
	.dataf(!\i1|E_o[19]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[26] .extended_lut = "off";
defparam \i1|Gate1|SIG1[26] .lut_mask = 64'h00FFFF00FF0000FF;
defparam \i1|Gate1|SIG1[26] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y30_N36
cyclonev_lcell_comb \i1|reg_f[31]~feeder (
// Equation(s):
// \i1|reg_f[31]~feeder_combout  = \i1|E_o[31]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[31]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[31]~feeder .extended_lut = "off";
defparam \i1|reg_f[31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_f[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y28_N30
cyclonev_lcell_comb \Add7~121 (
// Equation(s):
// \Add7~121_sumout  = SUM(( \i1|F_o[30]~reg0_q  ) + ( h5[30] ) + ( \Add7~118  ))
// \Add7~122  = CARRY(( \i1|F_o[30]~reg0_q  ) + ( h5[30] ) + ( \Add7~118  ))

	.dataa(gnd),
	.datab(!h5[30]),
	.datac(!\i1|F_o[30]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~121_sumout ),
	.cout(\Add7~122 ),
	.shareout());
// synopsys translate_off
defparam \Add7~121 .extended_lut = "off";
defparam \Add7~121 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add7~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y28_N33
cyclonev_lcell_comb \Add7~125 (
// Equation(s):
// \Add7~125_sumout  = SUM(( !h5[31] ) + ( \i1|F_o[31]~reg0_q  ) + ( \Add7~122  ))

	.dataa(!h5[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_o[31]~reg0_q ),
	.datag(gnd),
	.cin(\Add7~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add7~125 .extended_lut = "off";
defparam \Add7~125 .lut_mask = 64'h0000FF000000AAAA;
defparam \Add7~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y30_N33
cyclonev_lcell_comb \h5[31]~12 (
// Equation(s):
// \h5[31]~12_combout  = ( !\Add7~125_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add7~125_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[31]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[31]~12 .extended_lut = "off";
defparam \h5[31]~12 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h5[31]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y30_N35
dffeas \h5[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h5[31]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[31]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[31] .is_wysiwyg = "true";
defparam \h5[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y30_N6
cyclonev_lcell_comb \h5[31]~_wirecell (
// Equation(s):
// \h5[31]~_wirecell_combout  = ( !h5[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h5[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[31]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[31]~_wirecell .extended_lut = "off";
defparam \h5[31]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h5[31]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y30_N37
dffeas \i1|reg_f[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[31]~feeder_combout ),
	.asdata(\h5[31]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[31] .is_wysiwyg = "true";
defparam \i1|reg_f[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y30_N41
dffeas \i1|F_o[31]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[31]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y28_N54
cyclonev_lcell_comb \i1|reg_g[31]~feeder (
// Equation(s):
// \i1|reg_g[31]~feeder_combout  = \i1|F_o[31]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|F_o[31]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[31]~feeder .extended_lut = "off";
defparam \i1|reg_g[31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_g[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y28_N33
cyclonev_lcell_comb \Add8~125 (
// Equation(s):
// \Add8~125_sumout  = SUM(( h6[31] ) + ( \i1|G_o[31]~reg0_q  ) + ( \Add8~122  ))

	.dataa(!h6[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_o[31]~reg0_q ),
	.datag(gnd),
	.cin(\Add8~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add8~125 .extended_lut = "off";
defparam \Add8~125 .lut_mask = 64'h0000FF0000005555;
defparam \Add8~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y28_N35
dffeas \h6[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add8~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[31]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[31] .is_wysiwyg = "true";
defparam \h6[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y28_N55
dffeas \i1|reg_g[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[31]~feeder_combout ),
	.asdata(h6[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[31] .is_wysiwyg = "true";
defparam \i1|reg_g[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y28_N46
dffeas \i1|G_o[31]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[31]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y29_N27
cyclonev_lcell_comb \i1|Gate1|SIG1[31] (
// Equation(s):
// \i1|Gate1|SIG1 [31] = ( \i1|E_o[24]~reg0_q  & ( !\i1|E_o[5]~reg0_q  $ (\i1|E_o[10]~reg0_q ) ) ) # ( !\i1|E_o[24]~reg0_q  & ( !\i1|E_o[5]~reg0_q  $ (!\i1|E_o[10]~reg0_q ) ) )

	.dataa(!\i1|E_o[5]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|E_o[10]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[24]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[31] .extended_lut = "off";
defparam \i1|Gate1|SIG1[31] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|Gate1|SIG1[31] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y29_N48
cyclonev_lcell_comb \i1|Gate1|SIG1[30] (
// Equation(s):
// \i1|Gate1|SIG1 [30] = !\i1|E_o[4]~reg0_q  $ (!\i1|E_o[9]~reg0_q  $ (\i1|E_o[23]~reg0_q ))

	.dataa(!\i1|E_o[4]~reg0_q ),
	.datab(!\i1|E_o[9]~reg0_q ),
	.datac(!\i1|E_o[23]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[30] .extended_lut = "off";
defparam \i1|Gate1|SIG1[30] .lut_mask = 64'h6969696969696969;
defparam \i1|Gate1|SIG1[30] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y32_N6
cyclonev_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = ( round_count[2] & ( round_count[5] & ( (!round_count[0] & (!round_count[1] $ ((!round_count[3])))) # (round_count[0] & (!round_count[1] & ((!round_count[3]) # (round_count[4])))) ) ) ) # ( !round_count[2] & ( round_count[5] & ( 
// (!round_count[0] & ((!round_count[1] & (round_count[3] & round_count[4])) # (round_count[1] & (!round_count[3])))) # (round_count[0] & ((!round_count[1]) # ((round_count[3] & round_count[4])))) ) ) ) # ( round_count[2] & ( !round_count[5] & ( 
// (!round_count[4] & (!round_count[1] & (!round_count[0] $ (round_count[3])))) # (round_count[4] & (((!round_count[3])))) ) ) ) # ( !round_count[2] & ( !round_count[5] & ( (!round_count[0] & ((!round_count[4]) # ((round_count[1] & round_count[3])))) # 
// (round_count[0] & (round_count[4] & (!round_count[1] $ (!round_count[3])))) ) ) )

	.dataa(!round_count[0]),
	.datab(!round_count[1]),
	.datac(!round_count[3]),
	.datad(!round_count[4]),
	.datae(!round_count[2]),
	.dataf(!round_count[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~0 .extended_lut = "off";
defparam \Mux28~0 .lut_mask = 64'hAA1684F0646D686C;
defparam \Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y32_N8
dffeas \Kt_sig[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[3] .is_wysiwyg = "true";
defparam \Kt_sig[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y29_N24
cyclonev_lcell_comb \i1|reg_b[3]~feeder (
// Equation(s):
// \i1|reg_b[3]~feeder_combout  = \i1|A_o[3]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[3]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[3]~feeder .extended_lut = "off";
defparam \i1|reg_b[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y32_N0
cyclonev_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = ( round_count[2] & ( round_count[5] & ( (!round_count[0] & (((!round_count[3] & !round_count[4])) # (round_count[1]))) # (round_count[0] & (!round_count[4] & (!round_count[1] $ (!round_count[3])))) ) ) ) # ( !round_count[2] & ( 
// round_count[5] & ( (!round_count[0] & (((!round_count[3]) # (round_count[4])))) # (round_count[0] & (round_count[4] & (!round_count[1] $ (!round_count[3])))) ) ) ) # ( round_count[2] & ( !round_count[5] & ( (!round_count[4] & (((round_count[3]) # 
// (round_count[1])))) # (round_count[4] & (!round_count[0] $ (((round_count[3]))))) ) ) ) # ( !round_count[2] & ( !round_count[5] & ( (!round_count[1] & (round_count[0] & ((round_count[4])))) # (round_count[1] & ((!round_count[3]) # (!round_count[0] $ 
// (round_count[4])))) ) ) )

	.dataa(!round_count[0]),
	.datab(!round_count[1]),
	.datac(!round_count[3]),
	.datad(!round_count[4]),
	.datae(!round_count[2]),
	.dataf(!round_count[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~0 .extended_lut = "off";
defparam \Mux29~0 .lut_mask = 64'h32753FA5A0BEB622;
defparam \Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y32_N2
dffeas \Kt_sig[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[2] .is_wysiwyg = "true";
defparam \Kt_sig[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y32_N12
cyclonev_lcell_comb \i1|reg_c[2]~feeder (
// Equation(s):
// \i1|reg_c[2]~feeder_combout  = ( \i1|B_o[2]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_o[2]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[2]~feeder .extended_lut = "off";
defparam \i1|reg_c[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_c[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y29_N3
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( \i1|C_o[1]~reg0_q  ) + ( !h2[1] ) + ( \Add4~2  ))
// \Add4~6  = CARRY(( \i1|C_o[1]~reg0_q  ) + ( !h2[1] ) + ( \Add4~2  ))

	.dataa(!h2[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|C_o[1]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h00005555000000FF;
defparam \Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y29_N36
cyclonev_lcell_comb \h2[1]~0 (
// Equation(s):
// \h2[1]~0_combout  = ( !\Add4~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add4~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[1]~0 .extended_lut = "off";
defparam \h2[1]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h2[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y29_N38
dffeas \h2[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h2[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[1] .is_wysiwyg = "true";
defparam \h2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y29_N6
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( \i1|C_o[2]~reg0_q  ) + ( h2[2] ) + ( \Add4~6  ))
// \Add4~10  = CARRY(( \i1|C_o[2]~reg0_q  ) + ( h2[2] ) + ( \Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_o[2]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h2[2]),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y29_N48
cyclonev_lcell_comb \h2[2]~feeder (
// Equation(s):
// \h2[2]~feeder_combout  = ( \Add4~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[2]~feeder .extended_lut = "off";
defparam \h2[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \h2[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y29_N50
dffeas \h2[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[2] .is_wysiwyg = "true";
defparam \h2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N13
dffeas \i1|reg_c[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[2]~feeder_combout ),
	.asdata(h2[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[2] .is_wysiwyg = "true";
defparam \i1|reg_c[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N55
dffeas \i1|C_o[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[2]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y32_N33
cyclonev_lcell_comb \i1|reg_d[2]~feeder (
// Equation(s):
// \i1|reg_d[2]~feeder_combout  = ( \i1|C_o[2]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_o[2]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[2]~feeder .extended_lut = "off";
defparam \i1|reg_d[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_d[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y31_N3
cyclonev_lcell_comb \Add5~5 (
// Equation(s):
// \Add5~5_sumout  = SUM(( !h3[1] ) + ( \i1|D_o[1]~reg0_q  ) + ( \Add5~2  ))
// \Add5~6  = CARRY(( !h3[1] ) + ( \i1|D_o[1]~reg0_q  ) + ( \Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|D_o[1]~reg0_q ),
	.datad(!h3[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~5_sumout ),
	.cout(\Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \Add5~5 .extended_lut = "off";
defparam \Add5~5 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N12
cyclonev_lcell_comb \h3[1]~0 (
// Equation(s):
// \h3[1]~0_combout  = ( !\Add5~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[1]~0 .extended_lut = "off";
defparam \h3[1]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h3[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y33_N14
dffeas \h3[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h3[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[1]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[1] .is_wysiwyg = "true";
defparam \h3[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y31_N6
cyclonev_lcell_comb \Add5~9 (
// Equation(s):
// \Add5~9_sumout  = SUM(( \i1|D_o[2]~reg0_q  ) + ( h3[2] ) + ( \Add5~6  ))
// \Add5~10  = CARRY(( \i1|D_o[2]~reg0_q  ) + ( h3[2] ) + ( \Add5~6  ))

	.dataa(gnd),
	.datab(!h3[2]),
	.datac(!\i1|D_o[2]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~9_sumout ),
	.cout(\Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \Add5~9 .extended_lut = "off";
defparam \Add5~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y31_N8
dffeas \h3[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add5~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[2]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[2] .is_wysiwyg = "true";
defparam \h3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N34
dffeas \i1|reg_d[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[2]~feeder_combout ),
	.asdata(h3[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[2] .is_wysiwyg = "true";
defparam \i1|reg_d[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y32_N38
dffeas \i1|D_o[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[2]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N19
dffeas \i1|H_o[2]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[2]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[2]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|H_o[2]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y32_N18
cyclonev_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = ( round_count[2] & ( round_count[5] & ( ((!round_count[3] & (!round_count[0] $ (!round_count[1])))) # (round_count[4]) ) ) ) # ( !round_count[2] & ( round_count[5] & ( (!round_count[0] & (!round_count[1] & ((round_count[4])))) # 
// (round_count[0] & ((!round_count[1] & (round_count[3])) # (round_count[1] & ((!round_count[4]))))) ) ) ) # ( round_count[2] & ( !round_count[5] & ( (!round_count[0] & (!round_count[1] $ (((round_count[3] & !round_count[4]))))) # (round_count[0] & 
// (((!round_count[1] & round_count[3])) # (round_count[4]))) ) ) ) # ( !round_count[2] & ( !round_count[5] & ( (!round_count[4] & (round_count[1] & ((!round_count[0]) # (round_count[3])))) # (round_count[4] & (!round_count[0] $ (!round_count[1] $ 
// (round_count[3])))) ) ) )

	.dataa(!round_count[0]),
	.datab(!round_count[1]),
	.datac(!round_count[3]),
	.datad(!round_count[4]),
	.datae(!round_count[2]),
	.dataf(!round_count[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~0 .extended_lut = "off";
defparam \Mux30~0 .lut_mask = 64'h236986DD158C60FF;
defparam \Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y32_N20
dffeas \Kt_sig[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[1] .is_wysiwyg = "true";
defparam \Kt_sig[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y32_N33
cyclonev_lcell_comb \i1|Add7~133 (
// Equation(s):
// \i1|Add7~133_sumout  = SUM(( !\i1|D_o[1]~reg0_q  $ (!\i1|H_o[1]~reg0_q  $ (Kt_sig[1])) ) + ( \i1|Add7~131  ) + ( \i1|Add7~130  ))
// \i1|Add7~134  = CARRY(( !\i1|D_o[1]~reg0_q  $ (!\i1|H_o[1]~reg0_q  $ (Kt_sig[1])) ) + ( \i1|Add7~131  ) + ( \i1|Add7~130  ))
// \i1|Add7~135  = SHARE((!\i1|D_o[1]~reg0_q  & (\i1|H_o[1]~reg0_q  & Kt_sig[1])) # (\i1|D_o[1]~reg0_q  & ((Kt_sig[1]) # (\i1|H_o[1]~reg0_q ))))

	.dataa(!\i1|D_o[1]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|H_o[1]~reg0_q ),
	.datad(!Kt_sig[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~130 ),
	.sharein(\i1|Add7~131 ),
	.combout(),
	.sumout(\i1|Add7~133_sumout ),
	.cout(\i1|Add7~134 ),
	.shareout(\i1|Add7~135 ));
// synopsys translate_off
defparam \i1|Add7~133 .extended_lut = "off";
defparam \i1|Add7~133 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~133 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y32_N36
cyclonev_lcell_comb \i1|Add7~137 (
// Equation(s):
// \i1|Add7~137_sumout  = SUM(( !Kt_sig[2] $ (!\i1|D_o[2]~reg0_q  $ (\i1|H_o[2]~reg0DUPLICATE_q )) ) + ( \i1|Add7~135  ) + ( \i1|Add7~134  ))
// \i1|Add7~138  = CARRY(( !Kt_sig[2] $ (!\i1|D_o[2]~reg0_q  $ (\i1|H_o[2]~reg0DUPLICATE_q )) ) + ( \i1|Add7~135  ) + ( \i1|Add7~134  ))
// \i1|Add7~139  = SHARE((!Kt_sig[2] & (\i1|D_o[2]~reg0_q  & \i1|H_o[2]~reg0DUPLICATE_q )) # (Kt_sig[2] & ((\i1|H_o[2]~reg0DUPLICATE_q ) # (\i1|D_o[2]~reg0_q ))))

	.dataa(!Kt_sig[2]),
	.datab(gnd),
	.datac(!\i1|D_o[2]~reg0_q ),
	.datad(!\i1|H_o[2]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~134 ),
	.sharein(\i1|Add7~135 ),
	.combout(),
	.sumout(\i1|Add7~137_sumout ),
	.cout(\i1|Add7~138 ),
	.shareout(\i1|Add7~139 ));
// synopsys translate_off
defparam \i1|Add7~137 .extended_lut = "off";
defparam \i1|Add7~137 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~137 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X73_Y29_N44
dffeas \i1|E_o[27]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[27]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y29_N18
cyclonev_lcell_comb \i1|Gate1|SIG1[2] (
// Equation(s):
// \i1|Gate1|SIG1 [2] = ( \i1|E_o[27]~reg0_q  & ( !\i1|E_o[8]~reg0_q  $ (\i1|E_o[13]~reg0_q ) ) ) # ( !\i1|E_o[27]~reg0_q  & ( !\i1|E_o[8]~reg0_q  $ (!\i1|E_o[13]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[8]~reg0_q ),
	.datad(!\i1|E_o[13]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|E_o[27]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[2] .extended_lut = "off";
defparam \i1|Gate1|SIG1[2] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \i1|Gate1|SIG1[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y33_N5
dffeas \i1|F_o[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[1]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N51
cyclonev_lcell_comb \i1|Gate1|SIG1[1] (
// Equation(s):
// \i1|Gate1|SIG1 [1] = ( \i1|E_o[7]~reg0DUPLICATE_q  & ( !\i1|E_o[12]~reg0_q  $ (\i1|E_o[26]~reg0_q ) ) ) # ( !\i1|E_o[7]~reg0DUPLICATE_q  & ( !\i1|E_o[12]~reg0_q  $ (!\i1|E_o[26]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[12]~reg0_q ),
	.datad(!\i1|E_o[26]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|E_o[7]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[1] .extended_lut = "off";
defparam \i1|Gate1|SIG1[1] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \i1|Gate1|SIG1[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y32_N30
cyclonev_lcell_comb \i1|Add6~1 (
// Equation(s):
// \i1|Add6~1_sumout  = SUM(( \i1|Gate1|SIG1 [0] ) + ( (!\i1|E_o[0]~reg0_q  & ((\i1|G_o[0]~reg0_q ))) # (\i1|E_o[0]~reg0_q  & (\i1|F_o[0]~reg0_q )) ) + ( !VCC ))
// \i1|Add6~2  = CARRY(( \i1|Gate1|SIG1 [0] ) + ( (!\i1|E_o[0]~reg0_q  & ((\i1|G_o[0]~reg0_q ))) # (\i1|E_o[0]~reg0_q  & (\i1|F_o[0]~reg0_q )) ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\i1|F_o[0]~reg0_q ),
	.datac(!\i1|E_o[0]~reg0_q ),
	.datad(!\i1|Gate1|SIG1 [0]),
	.datae(gnd),
	.dataf(!\i1|G_o[0]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~1_sumout ),
	.cout(\i1|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~1 .extended_lut = "off";
defparam \i1|Add6~1 .lut_mask = 64'h0000FC0C000000FF;
defparam \i1|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y32_N33
cyclonev_lcell_comb \i1|Add6~5 (
// Equation(s):
// \i1|Add6~5_sumout  = SUM(( \i1|Gate1|SIG1 [1] ) + ( (!\i1|E_o[1]~reg0DUPLICATE_q  & ((\i1|G_o[1]~reg0_q ))) # (\i1|E_o[1]~reg0DUPLICATE_q  & (\i1|F_o[1]~reg0_q )) ) + ( \i1|Add6~2  ))
// \i1|Add6~6  = CARRY(( \i1|Gate1|SIG1 [1] ) + ( (!\i1|E_o[1]~reg0DUPLICATE_q  & ((\i1|G_o[1]~reg0_q ))) # (\i1|E_o[1]~reg0DUPLICATE_q  & (\i1|F_o[1]~reg0_q )) ) + ( \i1|Add6~2  ))

	.dataa(!\i1|E_o[1]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(!\i1|F_o[1]~reg0_q ),
	.datad(!\i1|Gate1|SIG1 [1]),
	.datae(gnd),
	.dataf(!\i1|G_o[1]~reg0_q ),
	.datag(gnd),
	.cin(\i1|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~5_sumout ),
	.cout(\i1|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~5 .extended_lut = "off";
defparam \i1|Add6~5 .lut_mask = 64'h0000FA50000000FF;
defparam \i1|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y32_N36
cyclonev_lcell_comb \i1|Add6~9 (
// Equation(s):
// \i1|Add6~9_sumout  = SUM(( \i1|Gate1|SIG1 [2] ) + ( (!\i1|E_o[2]~reg0DUPLICATE_q  & ((\i1|G_o[2]~reg0_q ))) # (\i1|E_o[2]~reg0DUPLICATE_q  & (\i1|F_o[2]~reg0_q )) ) + ( \i1|Add6~6  ))
// \i1|Add6~10  = CARRY(( \i1|Gate1|SIG1 [2] ) + ( (!\i1|E_o[2]~reg0DUPLICATE_q  & ((\i1|G_o[2]~reg0_q ))) # (\i1|E_o[2]~reg0DUPLICATE_q  & (\i1|F_o[2]~reg0_q )) ) + ( \i1|Add6~6  ))

	.dataa(!\i1|F_o[2]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|E_o[2]~reg0DUPLICATE_q ),
	.datad(!\i1|Gate1|SIG1 [2]),
	.datae(gnd),
	.dataf(!\i1|G_o[2]~reg0_q ),
	.datag(gnd),
	.cin(\i1|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~9_sumout ),
	.cout(\i1|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~9 .extended_lut = "off";
defparam \i1|Add6~9 .lut_mask = 64'h0000FA0A000000FF;
defparam \i1|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y32_N33
cyclonev_lcell_comb \i1|Add7~5 (
// Equation(s):
// \i1|Add7~5_sumout  = SUM(( !\i1|Add7~133_sumout  $ (!\i1|Add6~5_sumout  $ (\i0|Wt_o[1]~1_combout )) ) + ( \i1|Add7~3  ) + ( \i1|Add7~2  ))
// \i1|Add7~6  = CARRY(( !\i1|Add7~133_sumout  $ (!\i1|Add6~5_sumout  $ (\i0|Wt_o[1]~1_combout )) ) + ( \i1|Add7~3  ) + ( \i1|Add7~2  ))
// \i1|Add7~7  = SHARE((!\i1|Add7~133_sumout  & (\i1|Add6~5_sumout  & \i0|Wt_o[1]~1_combout )) # (\i1|Add7~133_sumout  & ((\i0|Wt_o[1]~1_combout ) # (\i1|Add6~5_sumout ))))

	.dataa(!\i1|Add7~133_sumout ),
	.datab(gnd),
	.datac(!\i1|Add6~5_sumout ),
	.datad(!\i0|Wt_o[1]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~2 ),
	.sharein(\i1|Add7~3 ),
	.combout(),
	.sumout(\i1|Add7~5_sumout ),
	.cout(\i1|Add7~6 ),
	.shareout(\i1|Add7~7 ));
// synopsys translate_off
defparam \i1|Add7~5 .extended_lut = "off";
defparam \i1|Add7~5 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y32_N36
cyclonev_lcell_comb \i1|Add7~9 (
// Equation(s):
// \i1|Add7~9_sumout  = SUM(( !\i1|Add7~137_sumout  $ (!\i1|Add6~9_sumout  $ (\i0|Wt_o[2]~2_combout )) ) + ( \i1|Add7~7  ) + ( \i1|Add7~6  ))
// \i1|Add7~10  = CARRY(( !\i1|Add7~137_sumout  $ (!\i1|Add6~9_sumout  $ (\i0|Wt_o[2]~2_combout )) ) + ( \i1|Add7~7  ) + ( \i1|Add7~6  ))
// \i1|Add7~11  = SHARE((!\i1|Add7~137_sumout  & (\i1|Add6~9_sumout  & \i0|Wt_o[2]~2_combout )) # (\i1|Add7~137_sumout  & ((\i0|Wt_o[2]~2_combout ) # (\i1|Add6~9_sumout ))))

	.dataa(gnd),
	.datab(!\i1|Add7~137_sumout ),
	.datac(!\i1|Add6~9_sumout ),
	.datad(!\i0|Wt_o[2]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~6 ),
	.sharein(\i1|Add7~7 ),
	.combout(),
	.sumout(\i1|Add7~9_sumout ),
	.cout(\i1|Add7~10 ),
	.shareout(\i1|Add7~11 ));
// synopsys translate_off
defparam \i1|Add7~9 .extended_lut = "off";
defparam \i1|Add7~9 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X74_Y32_N46
dffeas \i1|E_o[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|E_o[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[2]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y31_N3
cyclonev_lcell_comb \Add6~5 (
// Equation(s):
// \Add6~5_sumout  = SUM(( \i1|E_o[1]~reg0DUPLICATE_q  ) + ( !h4[1] ) + ( \Add6~2  ))
// \Add6~6  = CARRY(( \i1|E_o[1]~reg0DUPLICATE_q  ) + ( !h4[1] ) + ( \Add6~2  ))

	.dataa(!\i1|E_o[1]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(!h4[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~5_sumout ),
	.cout(\Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \Add6~5 .extended_lut = "off";
defparam \Add6~5 .lut_mask = 64'h00000F0F00005555;
defparam \Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N33
cyclonev_lcell_comb \h4[1]~1 (
// Equation(s):
// \h4[1]~1_combout  = ( !\Add6~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add6~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[1]~1 .extended_lut = "off";
defparam \h4[1]~1 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h4[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y33_N35
dffeas \h4[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h4[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[1]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[1] .is_wysiwyg = "true";
defparam \h4[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y31_N6
cyclonev_lcell_comb \Add6~9 (
// Equation(s):
// \Add6~9_sumout  = SUM(( \i1|E_o[2]~reg0_q  ) + ( !h4[2] ) + ( \Add6~6  ))
// \Add6~10  = CARRY(( \i1|E_o[2]~reg0_q  ) + ( !h4[2] ) + ( \Add6~6  ))

	.dataa(!h4[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|E_o[2]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~9_sumout ),
	.cout(\Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \Add6~9 .extended_lut = "off";
defparam \Add6~9 .lut_mask = 64'h00005555000000FF;
defparam \Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N39
cyclonev_lcell_comb \h4[2]~2 (
// Equation(s):
// \h4[2]~2_combout  = ( !\Add6~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[2]~2 .extended_lut = "off";
defparam \h4[2]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h4[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y31_N41
dffeas \h4[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h4[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[2]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[2] .is_wysiwyg = "true";
defparam \h4[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y32_N42
cyclonev_lcell_comb \h4[2]~_wirecell (
// Equation(s):
// \h4[2]~_wirecell_combout  = ( !h4[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h4[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[2]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[2]~_wirecell .extended_lut = "off";
defparam \h4[2]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h4[2]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y32_N37
dffeas \i1|reg_e[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~9_sumout ),
	.asdata(\h4[2]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[2] .is_wysiwyg = "true";
defparam \i1|reg_e[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y32_N45
cyclonev_lcell_comb \i1|E_o[2]~reg0feeder (
// Equation(s):
// \i1|E_o[2]~reg0feeder_combout  = ( \i1|reg_e [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_e [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|E_o[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|E_o[2]~reg0feeder .extended_lut = "off";
defparam \i1|E_o[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|E_o[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y32_N47
dffeas \i1|E_o[2]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|E_o[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[2]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[2]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_o[2]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y32_N54
cyclonev_lcell_comb \i1|reg_f[2]~feeder (
// Equation(s):
// \i1|reg_f[2]~feeder_combout  = \i1|E_o[2]~reg0DUPLICATE_q 

	.dataa(gnd),
	.datab(!\i1|E_o[2]~reg0DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[2]~feeder .extended_lut = "off";
defparam \i1|reg_f[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_f[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y29_N6
cyclonev_lcell_comb \Add7~9 (
// Equation(s):
// \Add7~9_sumout  = SUM(( \i1|F_o[2]~reg0_q  ) + ( !h5[2] ) + ( \Add7~6  ))
// \Add7~10  = CARRY(( \i1|F_o[2]~reg0_q  ) + ( !h5[2] ) + ( \Add7~6  ))

	.dataa(gnd),
	.datab(!\i1|F_o[2]~reg0_q ),
	.datac(!h5[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~9_sumout ),
	.cout(\Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \Add7~9 .extended_lut = "off";
defparam \Add7~9 .lut_mask = 64'h00000F0F00003333;
defparam \Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y31_N36
cyclonev_lcell_comb \h5[2]~0 (
// Equation(s):
// \h5[2]~0_combout  = ( !\Add7~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[2]~0 .extended_lut = "off";
defparam \h5[2]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h5[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y31_N38
dffeas \h5[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h5[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[2]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[2] .is_wysiwyg = "true";
defparam \h5[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y32_N39
cyclonev_lcell_comb \h5[2]~_wirecell (
// Equation(s):
// \h5[2]~_wirecell_combout  = !h5[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h5[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[2]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[2]~_wirecell .extended_lut = "off";
defparam \h5[2]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h5[2]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y32_N55
dffeas \i1|reg_f[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[2]~feeder_combout ),
	.asdata(\h5[2]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[2] .is_wysiwyg = "true";
defparam \i1|reg_f[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N17
dffeas \i1|F_o[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[2]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y32_N51
cyclonev_lcell_comb \i1|reg_g[2]~feeder (
// Equation(s):
// \i1|reg_g[2]~feeder_combout  = \i1|F_o[2]~reg0_q 

	.dataa(!\i1|F_o[2]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[2]~feeder .extended_lut = "off";
defparam \i1|reg_g[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_g[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y29_N6
cyclonev_lcell_comb \Add8~9 (
// Equation(s):
// \Add8~9_sumout  = SUM(( h6[2] ) + ( \i1|G_o[2]~reg0_q  ) + ( \Add8~6  ))
// \Add8~10  = CARRY(( h6[2] ) + ( \i1|G_o[2]~reg0_q  ) + ( \Add8~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|G_o[2]~reg0_q ),
	.datad(!h6[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~9_sumout ),
	.cout(\Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \Add8~9 .extended_lut = "off";
defparam \Add8~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y29_N27
cyclonev_lcell_comb \h6[2]~feeder (
// Equation(s):
// \h6[2]~feeder_combout  = ( \Add8~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[2]~feeder .extended_lut = "off";
defparam \h6[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \h6[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y29_N29
dffeas \h6[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[2]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[2] .is_wysiwyg = "true";
defparam \h6[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N52
dffeas \i1|reg_g[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[2]~feeder_combout ),
	.asdata(h6[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[2] .is_wysiwyg = "true";
defparam \i1|reg_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N40
dffeas \i1|G_o[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[2]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y32_N6
cyclonev_lcell_comb \i1|reg_h[2]~feeder (
// Equation(s):
// \i1|reg_h[2]~feeder_combout  = ( \i1|G_o[2]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_o[2]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[2]~feeder .extended_lut = "off";
defparam \i1|reg_h[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_h[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N6
cyclonev_lcell_comb \Add9~9 (
// Equation(s):
// \Add9~9_sumout  = SUM(( \i1|H_o[2]~reg0DUPLICATE_q  ) + ( h7[2] ) + ( \Add9~6  ))
// \Add9~10  = CARRY(( \i1|H_o[2]~reg0DUPLICATE_q  ) + ( h7[2] ) + ( \Add9~6  ))

	.dataa(gnd),
	.datab(!h7[2]),
	.datac(!\i1|H_o[2]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~9_sumout ),
	.cout(\Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \Add9~9 .extended_lut = "off";
defparam \Add9~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N8
dffeas \h7[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add9~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[2]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[2] .is_wysiwyg = "true";
defparam \h7[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N7
dffeas \i1|reg_h[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[2]~feeder_combout ),
	.asdata(h7[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[2] .is_wysiwyg = "true";
defparam \i1|reg_h[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y32_N18
cyclonev_lcell_comb \i1|H_o[2]~reg0feeder (
// Equation(s):
// \i1|H_o[2]~reg0feeder_combout  = ( \i1|reg_h [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_h [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_o[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_o[2]~reg0feeder .extended_lut = "off";
defparam \i1|H_o[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|H_o[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y32_N20
dffeas \i1|H_o[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[2]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y28_N42
cyclonev_lcell_comb \i1|reg_b[28]~feeder (
// Equation(s):
// \i1|reg_b[28]~feeder_combout  = ( \i1|A_o[28]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[28]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[28]~feeder .extended_lut = "off";
defparam \i1|reg_b[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_b[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N18
cyclonev_lcell_comb \i1|reg_b[27]~feeder (
// Equation(s):
// \i1|reg_b[27]~feeder_combout  = ( \i1|A_o[27]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[27]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[27]~feeder .extended_lut = "off";
defparam \i1|reg_b[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_b[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y30_N51
cyclonev_lcell_comb \i1|reg_h[26]~feeder (
// Equation(s):
// \i1|reg_h[26]~feeder_combout  = ( \i1|G_o[26]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_o[26]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[26]~feeder .extended_lut = "off";
defparam \i1|reg_h[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_h[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N18
cyclonev_lcell_comb \Add9~105 (
// Equation(s):
// \Add9~105_sumout  = SUM(( h7[26] ) + ( \i1|H_o[26]~reg0DUPLICATE_q  ) + ( \Add9~102  ))
// \Add9~106  = CARRY(( h7[26] ) + ( \i1|H_o[26]~reg0DUPLICATE_q  ) + ( \Add9~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h7[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|H_o[26]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add9~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~105_sumout ),
	.cout(\Add9~106 ),
	.shareout());
// synopsys translate_off
defparam \Add9~105 .extended_lut = "off";
defparam \Add9~105 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add9~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y30_N20
dffeas \h7[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add9~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[26]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[26] .is_wysiwyg = "true";
defparam \h7[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y30_N53
dffeas \i1|reg_h[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[26]~feeder_combout ),
	.asdata(h7[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[26] .is_wysiwyg = "true";
defparam \i1|reg_h[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y30_N39
cyclonev_lcell_comb \i1|H_o[26]~reg0feeder (
// Equation(s):
// \i1|H_o[26]~reg0feeder_combout  = ( \i1|reg_h [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_h [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_o[26]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_o[26]~reg0feeder .extended_lut = "off";
defparam \i1|H_o[26]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|H_o[26]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y30_N40
dffeas \i1|H_o[26]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[26]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[26]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[26]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|H_o[26]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y31_N15
cyclonev_lcell_comb \i1|Gate1|SIG0[26] (
// Equation(s):
// \i1|Gate1|SIG0 [26] = ( \i1|A_o[28]~reg0_q  & ( !\i1|A_o[7]~reg0_q  $ (\i1|A_o[16]~reg0_q ) ) ) # ( !\i1|A_o[28]~reg0_q  & ( !\i1|A_o[7]~reg0_q  $ (!\i1|A_o[16]~reg0_q ) ) )

	.dataa(!\i1|A_o[7]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|A_o[16]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|A_o[28]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[26] .extended_lut = "off";
defparam \i1|Gate1|SIG0[26] .lut_mask = 64'h55AA55AAAA55AA55;
defparam \i1|Gate1|SIG0[26] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N48
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( round_count[2] & ( round_count[1] & ( (!round_count[5] & (((round_count[4])))) # (round_count[5] & (round_count[3] & ((!round_count[0]) # (round_count[4])))) ) ) ) # ( !round_count[2] & ( round_count[1] & ( (!round_count[3] & 
// (((!round_count[0])) # (round_count[4]))) # (round_count[3] & ((!round_count[4] $ (round_count[5])) # (round_count[0]))) ) ) ) # ( round_count[2] & ( !round_count[1] & ( (!round_count[3] & (!round_count[5] $ (((!round_count[4]) # (round_count[0]))))) # 
// (round_count[3] & ((!round_count[5] & (round_count[4])) # (round_count[5] & ((round_count[0]))))) ) ) ) # ( !round_count[2] & ( !round_count[1] & ( (!round_count[4] & (!round_count[3] & (round_count[5]))) # (round_count[4] & (!round_count[3] $ 
// (((round_count[5] & !round_count[0]))))) ) ) )

	.dataa(!round_count[3]),
	.datab(!round_count[4]),
	.datac(!round_count[5]),
	.datad(!round_count[0]),
	.datae(!round_count[2]),
	.dataf(!round_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h292A381FEB773531;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N50
dffeas \Kt_sig[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[26]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[26] .is_wysiwyg = "true";
defparam \Kt_sig[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N24
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( round_count[4] & ( round_count[0] & ( (!round_count[1] & (((!round_count[3])))) # (round_count[1] & ((!round_count[5] & (!round_count[2] $ (!round_count[3]))) # (round_count[5] & (round_count[2] & round_count[3])))) ) ) ) # ( 
// !round_count[4] & ( round_count[0] & ( (!round_count[1] & (!round_count[5] $ (((!round_count[3]) # (round_count[2]))))) # (round_count[1] & ((!round_count[2] & (round_count[5])) # (round_count[2] & ((!round_count[3]))))) ) ) ) # ( round_count[4] & ( 
// !round_count[0] & ( (!round_count[2] & (((round_count[1] & !round_count[3])))) # (round_count[2] & ((!round_count[5] & ((round_count[3]))) # (round_count[5] & (round_count[1])))) ) ) ) # ( !round_count[4] & ( !round_count[0] & ( (!round_count[5] & 
// (!round_count[2] $ (((round_count[3]) # (round_count[1]))))) # (round_count[5] & (!round_count[2] & ((!round_count[1]) # (round_count[3])))) ) ) )

	.dataa(!round_count[5]),
	.datab(!round_count[1]),
	.datac(!round_count[2]),
	.datad(!round_count[3]),
	.datae(!round_count[4]),
	.dataf(!round_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'hC25A310B5794CE21;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y26_N26
dffeas \Kt_sig[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[25]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[25] .is_wysiwyg = "true";
defparam \Kt_sig[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y32_N18
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( round_count[0] & ( round_count[5] & ( (!round_count[4] & (round_count[1] & !round_count[2])) ) ) ) # ( !round_count[0] & ( round_count[5] & ( (!round_count[3]) # ((!round_count[4] & (!round_count[1] & round_count[2]))) ) ) ) # ( 
// round_count[0] & ( !round_count[5] & ( (!round_count[3] & ((!round_count[4]) # ((!round_count[1] & !round_count[2])))) # (round_count[3] & (!round_count[1] $ (((!round_count[4]) # (!round_count[2]))))) ) ) ) # ( !round_count[0] & ( !round_count[5] & ( 
// (!round_count[3] & ((!round_count[1] $ (!round_count[2])))) # (round_count[3] & (!round_count[4] & (round_count[1] & round_count[2]))) ) ) )

	.dataa(!round_count[3]),
	.datab(!round_count[4]),
	.datac(!round_count[1]),
	.datad(!round_count[2]),
	.datae(!round_count[0]),
	.dataf(!round_count[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h0AA4AD9CAAEA0C00;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y32_N20
dffeas \Kt_sig[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[24]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[24] .is_wysiwyg = "true";
defparam \Kt_sig[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y31_N24
cyclonev_lcell_comb \i1|reg_h[14]~feeder (
// Equation(s):
// \i1|reg_h[14]~feeder_combout  = ( \i1|G_o[14]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_o[14]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[14]~feeder .extended_lut = "off";
defparam \i1|reg_h[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_h[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y31_N19
dffeas \i1|H_o[14]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_h [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[14]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y29_N6
cyclonev_lcell_comb \i1|reg_h[13]~feeder (
// Equation(s):
// \i1|reg_h[13]~feeder_combout  = ( \i1|G_o[13]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_o[13]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[13]~feeder .extended_lut = "off";
defparam \i1|reg_h[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_h[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y29_N7
dffeas \i1|reg_h[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[13]~feeder_combout ),
	.asdata(h7[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[13] .is_wysiwyg = "true";
defparam \i1|reg_h[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N2
dffeas \i1|H_o[13]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_h [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[13]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y29_N18
cyclonev_lcell_comb \i1|reg_g[12]~feeder (
// Equation(s):
// \i1|reg_g[12]~feeder_combout  = ( \i1|F_o[12]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_o[12]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[12]~feeder .extended_lut = "off";
defparam \i1|reg_g[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_g[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y27_N3
cyclonev_lcell_comb \i1|reg_g[11]~feeder (
// Equation(s):
// \i1|reg_g[11]~feeder_combout  = ( \i1|F_o[11]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_o[11]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[11]~feeder .extended_lut = "off";
defparam \i1|reg_g[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_g[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y31_N48
cyclonev_lcell_comb \i1|reg_g[10]~feeder (
// Equation(s):
// \i1|reg_g[10]~feeder_combout  = \i1|F_o[10]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|F_o[10]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[10]~feeder .extended_lut = "off";
defparam \i1|reg_g[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_g[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y31_N49
dffeas \i1|reg_g[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[10]~feeder_combout ),
	.asdata(h6[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[10] .is_wysiwyg = "true";
defparam \i1|reg_g[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y31_N24
cyclonev_lcell_comb \i1|G_o[10]~reg0feeder (
// Equation(s):
// \i1|G_o[10]~reg0feeder_combout  = ( \i1|reg_g [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_g [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_o[10]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_o[10]~reg0feeder .extended_lut = "off";
defparam \i1|G_o[10]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|G_o[10]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y31_N25
dffeas \i1|G_o[10]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|G_o[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[10]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y29_N27
cyclonev_lcell_comb \Add8~37 (
// Equation(s):
// \Add8~37_sumout  = SUM(( \i1|G_o[9]~reg0DUPLICATE_q  ) + ( h6[9] ) + ( \Add8~34  ))
// \Add8~38  = CARRY(( \i1|G_o[9]~reg0DUPLICATE_q  ) + ( h6[9] ) + ( \Add8~34  ))

	.dataa(!h6[9]),
	.datab(gnd),
	.datac(!\i1|G_o[9]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~37_sumout ),
	.cout(\Add8~38 ),
	.shareout());
// synopsys translate_off
defparam \Add8~37 .extended_lut = "off";
defparam \Add8~37 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add8~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y29_N30
cyclonev_lcell_comb \Add8~41 (
// Equation(s):
// \Add8~41_sumout  = SUM(( \i1|G_o[10]~reg0_q  ) + ( h6[10] ) + ( \Add8~38  ))
// \Add8~42  = CARRY(( \i1|G_o[10]~reg0_q  ) + ( h6[10] ) + ( \Add8~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h6[10]),
	.datad(!\i1|G_o[10]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~41_sumout ),
	.cout(\Add8~42 ),
	.shareout());
// synopsys translate_off
defparam \Add8~41 .extended_lut = "off";
defparam \Add8~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add8~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y29_N50
dffeas \h6[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add8~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[10]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[10] .is_wysiwyg = "true";
defparam \h6[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y29_N33
cyclonev_lcell_comb \Add8~45 (
// Equation(s):
// \Add8~45_sumout  = SUM(( \i1|G_o[11]~reg0_q  ) + ( !h6[11] ) + ( \Add8~42  ))
// \Add8~46  = CARRY(( \i1|G_o[11]~reg0_q  ) + ( !h6[11] ) + ( \Add8~42  ))

	.dataa(gnd),
	.datab(!\i1|G_o[11]~reg0_q ),
	.datac(!h6[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~45_sumout ),
	.cout(\Add8~46 ),
	.shareout());
// synopsys translate_off
defparam \Add8~45 .extended_lut = "off";
defparam \Add8~45 .lut_mask = 64'h00000F0F00003333;
defparam \Add8~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y29_N18
cyclonev_lcell_comb \h6[11]~6 (
// Equation(s):
// \h6[11]~6_combout  = ( !\Add8~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add8~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[11]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[11]~6 .extended_lut = "off";
defparam \h6[11]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h6[11]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y29_N20
dffeas \h6[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[11]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[11]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[11] .is_wysiwyg = "true";
defparam \h6[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y27_N0
cyclonev_lcell_comb \h6[11]~_wirecell (
// Equation(s):
// \h6[11]~_wirecell_combout  = !h6[11]

	.dataa(gnd),
	.datab(!h6[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[11]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[11]~_wirecell .extended_lut = "off";
defparam \h6[11]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \h6[11]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y27_N5
dffeas \i1|reg_g[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[11]~feeder_combout ),
	.asdata(\h6[11]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[11] .is_wysiwyg = "true";
defparam \i1|reg_g[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y27_N17
dffeas \i1|G_o[11]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[11]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y29_N36
cyclonev_lcell_comb \Add8~49 (
// Equation(s):
// \Add8~49_sumout  = SUM(( \i1|G_o[12]~reg0_q  ) + ( !h6[12] ) + ( \Add8~46  ))
// \Add8~50  = CARRY(( \i1|G_o[12]~reg0_q  ) + ( !h6[12] ) + ( \Add8~46  ))

	.dataa(gnd),
	.datab(!\i1|G_o[12]~reg0_q ),
	.datac(!h6[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~49_sumout ),
	.cout(\Add8~50 ),
	.shareout());
// synopsys translate_off
defparam \Add8~49 .extended_lut = "off";
defparam \Add8~49 .lut_mask = 64'h00000F0F00003333;
defparam \Add8~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y29_N54
cyclonev_lcell_comb \h6[12]~7 (
// Equation(s):
// \h6[12]~7_combout  = ( !\Add8~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add8~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[12]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[12]~7 .extended_lut = "off";
defparam \h6[12]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h6[12]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y29_N56
dffeas \h6[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[12]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[12]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[12] .is_wysiwyg = "true";
defparam \h6[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y29_N21
cyclonev_lcell_comb \h6[12]~_wirecell (
// Equation(s):
// \h6[12]~_wirecell_combout  = !h6[12]

	.dataa(!h6[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[12]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[12]~_wirecell .extended_lut = "off";
defparam \h6[12]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \h6[12]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y29_N19
dffeas \i1|reg_g[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[12]~feeder_combout ),
	.asdata(\h6[12]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[12] .is_wysiwyg = "true";
defparam \i1|reg_g[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N44
dffeas \i1|G_o[12]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[12]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y29_N15
cyclonev_lcell_comb \i1|reg_h[12]~feeder (
// Equation(s):
// \i1|reg_h[12]~feeder_combout  = ( \i1|G_o[12]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_o[12]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[12]~feeder .extended_lut = "off";
defparam \i1|reg_h[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_h[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y29_N16
dffeas \i1|reg_h[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[12]~feeder_combout ),
	.asdata(h7[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[12] .is_wysiwyg = "true";
defparam \i1|reg_h[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y31_N3
cyclonev_lcell_comb \i1|H_o[12]~reg0feeder (
// Equation(s):
// \i1|H_o[12]~reg0feeder_combout  = ( \i1|reg_h [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_h [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_o[12]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_o[12]~reg0feeder .extended_lut = "off";
defparam \i1|H_o[12]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|H_o[12]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y31_N4
dffeas \i1|H_o[12]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[12]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y27_N9
cyclonev_lcell_comb \i1|reg_h[11]~feeder (
// Equation(s):
// \i1|reg_h[11]~feeder_combout  = ( \i1|G_o[11]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_o[11]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[11]~feeder .extended_lut = "off";
defparam \i1|reg_h[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_h[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y27_N6
cyclonev_lcell_comb \h7[11]~_wirecell (
// Equation(s):
// \h7[11]~_wirecell_combout  = !h7[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h7[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[11]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[11]~_wirecell .extended_lut = "off";
defparam \h7[11]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h7[11]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y27_N10
dffeas \i1|reg_h[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[11]~feeder_combout ),
	.asdata(\h7[11]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[11] .is_wysiwyg = "true";
defparam \i1|reg_h[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y31_N6
cyclonev_lcell_comb \i1|H_o[11]~reg0feeder (
// Equation(s):
// \i1|H_o[11]~reg0feeder_combout  = ( \i1|reg_h [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_h [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_o[11]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_o[11]~reg0feeder .extended_lut = "off";
defparam \i1|H_o[11]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|H_o[11]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y31_N7
dffeas \i1|H_o[11]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[11]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[11]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|H_o[11]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y31_N54
cyclonev_lcell_comb \i1|reg_h[10]~feeder (
// Equation(s):
// \i1|reg_h[10]~feeder_combout  = ( \i1|G_o[10]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_o[10]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[10]~feeder .extended_lut = "off";
defparam \i1|reg_h[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_h[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y31_N57
cyclonev_lcell_comb \h7[10]~_wirecell (
// Equation(s):
// \h7[10]~_wirecell_combout  = ( !h7[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h7[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[10]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[10]~_wirecell .extended_lut = "off";
defparam \h7[10]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h7[10]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y31_N55
dffeas \i1|reg_h[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[10]~feeder_combout ),
	.asdata(\h7[10]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[10] .is_wysiwyg = "true";
defparam \i1|reg_h[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y31_N9
cyclonev_lcell_comb \i1|H_o[10]~reg0feeder (
// Equation(s):
// \i1|H_o[10]~reg0feeder_combout  = \i1|reg_h [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|reg_h [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_o[10]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_o[10]~reg0feeder .extended_lut = "off";
defparam \i1|H_o[10]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|H_o[10]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y31_N11
dffeas \i1|H_o[10]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[10]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y31_N57
cyclonev_lcell_comb \i1|reg_h[9]~feeder (
// Equation(s):
// \i1|reg_h[9]~feeder_combout  = ( \i1|G_o[9]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_o[9]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[9]~feeder .extended_lut = "off";
defparam \i1|reg_h[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_h[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y31_N58
dffeas \i1|reg_h[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[9]~feeder_combout ),
	.asdata(h7[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[9] .is_wysiwyg = "true";
defparam \i1|reg_h[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N28
dffeas \i1|H_o[9]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_h [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[9]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[9]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|H_o[9]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y29_N3
cyclonev_lcell_comb \i1|reg_h[8]~feeder (
// Equation(s):
// \i1|reg_h[8]~feeder_combout  = \i1|G_o[8]~reg0_q 

	.dataa(!\i1|G_o[8]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[8]~feeder .extended_lut = "off";
defparam \i1|reg_h[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_h[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y32_N11
dffeas \i1|H_o[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[7]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N35
dffeas \i1|F_o[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[5]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y32_N12
cyclonev_lcell_comb \i1|reg_g[5]~feeder (
// Equation(s):
// \i1|reg_g[5]~feeder_combout  = \i1|F_o[5]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|F_o[5]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[5]~feeder .extended_lut = "off";
defparam \i1|reg_g[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_g[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y29_N12
cyclonev_lcell_comb \i1|reg_f[3]~feeder (
// Equation(s):
// \i1|reg_f[3]~feeder_combout  = ( \i1|E_o[3]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[3]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[3]~feeder .extended_lut = "off";
defparam \i1|reg_f[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_f[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y29_N9
cyclonev_lcell_comb \Add7~13 (
// Equation(s):
// \Add7~13_sumout  = SUM(( \i1|F_o[3]~reg0_q  ) + ( !h5[3] ) + ( \Add7~10  ))
// \Add7~14  = CARRY(( \i1|F_o[3]~reg0_q  ) + ( !h5[3] ) + ( \Add7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h5[3]),
	.datad(!\i1|F_o[3]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~13_sumout ),
	.cout(\Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \Add7~13 .extended_lut = "off";
defparam \Add7~13 .lut_mask = 64'h00000F0F000000FF;
defparam \Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y29_N36
cyclonev_lcell_comb \h5[3]~1 (
// Equation(s):
// \h5[3]~1_combout  = ( !\Add7~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[3]~1 .extended_lut = "off";
defparam \h5[3]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h5[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y29_N38
dffeas \h5[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h5[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[3]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[3] .is_wysiwyg = "true";
defparam \h5[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y29_N15
cyclonev_lcell_comb \h5[3]~_wirecell (
// Equation(s):
// \h5[3]~_wirecell_combout  = !h5[3]

	.dataa(!h5[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[3]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[3]~_wirecell .extended_lut = "off";
defparam \h5[3]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \h5[3]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y29_N14
dffeas \i1|reg_f[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[3]~feeder_combout ),
	.asdata(\h5[3]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[3] .is_wysiwyg = "true";
defparam \i1|reg_f[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N44
dffeas \i1|F_o[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[3]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y29_N9
cyclonev_lcell_comb \i1|reg_g[3]~feeder (
// Equation(s):
// \i1|reg_g[3]~feeder_combout  = ( \i1|F_o[3]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_o[3]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[3]~feeder .extended_lut = "off";
defparam \i1|reg_g[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_g[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y29_N9
cyclonev_lcell_comb \Add8~13 (
// Equation(s):
// \Add8~13_sumout  = SUM(( !h6[3] ) + ( \i1|G_o[3]~reg0DUPLICATE_q  ) + ( \Add8~10  ))
// \Add8~14  = CARRY(( !h6[3] ) + ( \i1|G_o[3]~reg0DUPLICATE_q  ) + ( \Add8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|G_o[3]~reg0DUPLICATE_q ),
	.datad(!h6[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~13_sumout ),
	.cout(\Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \Add8~13 .extended_lut = "off";
defparam \Add8~13 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y29_N3
cyclonev_lcell_comb \h6[3]~2 (
// Equation(s):
// \h6[3]~2_combout  = ( !\Add8~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add8~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[3]~2 .extended_lut = "off";
defparam \h6[3]~2 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h6[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y29_N5
dffeas \h6[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[3]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[3] .is_wysiwyg = "true";
defparam \h6[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y29_N6
cyclonev_lcell_comb \h6[3]~_wirecell (
// Equation(s):
// \h6[3]~_wirecell_combout  = !h6[3]

	.dataa(gnd),
	.datab(!h6[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[3]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[3]~_wirecell .extended_lut = "off";
defparam \h6[3]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \h6[3]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y29_N10
dffeas \i1|reg_g[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[3]~feeder_combout ),
	.asdata(\h6[3]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[3] .is_wysiwyg = "true";
defparam \i1|reg_g[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y32_N48
cyclonev_lcell_comb \i1|G_o[3]~reg0feeder (
// Equation(s):
// \i1|G_o[3]~reg0feeder_combout  = ( \i1|reg_g [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_g [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_o[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_o[3]~reg0feeder .extended_lut = "off";
defparam \i1|G_o[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|G_o[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y32_N50
dffeas \i1|G_o[3]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|G_o[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[3]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[3]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|G_o[3]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y29_N12
cyclonev_lcell_comb \Add8~17 (
// Equation(s):
// \Add8~17_sumout  = SUM(( h6[4] ) + ( \i1|G_o[4]~reg0_q  ) + ( \Add8~14  ))
// \Add8~18  = CARRY(( h6[4] ) + ( \i1|G_o[4]~reg0_q  ) + ( \Add8~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|G_o[4]~reg0_q ),
	.datad(!h6[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~17_sumout ),
	.cout(\Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \Add8~17 .extended_lut = "off";
defparam \Add8~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add8~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y29_N5
dffeas \h6[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add8~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[4]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[4] .is_wysiwyg = "true";
defparam \h6[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y29_N15
cyclonev_lcell_comb \Add8~21 (
// Equation(s):
// \Add8~21_sumout  = SUM(( \i1|G_o[5]~reg0_q  ) + ( !h6[5] ) + ( \Add8~18  ))
// \Add8~22  = CARRY(( \i1|G_o[5]~reg0_q  ) + ( !h6[5] ) + ( \Add8~18  ))

	.dataa(gnd),
	.datab(!h6[5]),
	.datac(gnd),
	.datad(!\i1|G_o[5]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~21_sumout ),
	.cout(\Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \Add8~21 .extended_lut = "off";
defparam \Add8~21 .lut_mask = 64'h00003333000000FF;
defparam \Add8~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y29_N54
cyclonev_lcell_comb \h6[5]~3 (
// Equation(s):
// \h6[5]~3_combout  = ( !\Add8~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[5]~3 .extended_lut = "off";
defparam \h6[5]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h6[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y29_N56
dffeas \h6[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[5]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[5] .is_wysiwyg = "true";
defparam \h6[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y32_N3
cyclonev_lcell_comb \h6[5]~_wirecell (
// Equation(s):
// \h6[5]~_wirecell_combout  = ( !h6[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!h6[5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[5]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[5]~_wirecell .extended_lut = "off";
defparam \h6[5]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h6[5]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y32_N13
dffeas \i1|reg_g[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[5]~feeder_combout ),
	.asdata(\h6[5]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[5] .is_wysiwyg = "true";
defparam \i1|reg_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N10
dffeas \i1|G_o[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[5]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y32_N6
cyclonev_lcell_comb \i1|reg_h[5]~feeder (
// Equation(s):
// \i1|reg_h[5]~feeder_combout  = \i1|G_o[5]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|G_o[5]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[5]~feeder .extended_lut = "off";
defparam \i1|reg_h[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_h[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y32_N13
dffeas \i1|H_o[4]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_h [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[4]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[4]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|H_o[4]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N15
cyclonev_lcell_comb \i1|reg_h[3]~feeder (
// Equation(s):
// \i1|reg_h[3]~feeder_combout  = ( \i1|G_o[3]~reg0DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_o[3]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[3]~feeder .extended_lut = "off";
defparam \i1|reg_h[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_h[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N9
cyclonev_lcell_comb \Add9~13 (
// Equation(s):
// \Add9~13_sumout  = SUM(( !h7[3] ) + ( \i1|H_o[3]~reg0_q  ) + ( \Add9~10  ))
// \Add9~14  = CARRY(( !h7[3] ) + ( \i1|H_o[3]~reg0_q  ) + ( \Add9~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|H_o[3]~reg0_q ),
	.datad(!h7[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~13_sumout ),
	.cout(\Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \Add9~13 .extended_lut = "off";
defparam \Add9~13 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N3
cyclonev_lcell_comb \h7[3]~1 (
// Equation(s):
// \h7[3]~1_combout  = ( !\Add9~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add9~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[3]~1 .extended_lut = "off";
defparam \h7[3]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h7[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N5
dffeas \h7[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h7[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[3]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[3] .is_wysiwyg = "true";
defparam \h7[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y32_N48
cyclonev_lcell_comb \h7[3]~_wirecell (
// Equation(s):
// \h7[3]~_wirecell_combout  = ( !h7[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h7[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[3]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[3]~_wirecell .extended_lut = "off";
defparam \h7[3]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h7[3]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y32_N16
dffeas \i1|reg_h[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[3]~feeder_combout ),
	.asdata(\h7[3]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[3] .is_wysiwyg = "true";
defparam \i1|reg_h[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y32_N21
cyclonev_lcell_comb \i1|H_o[3]~reg0feeder (
// Equation(s):
// \i1|H_o[3]~reg0feeder_combout  = ( \i1|reg_h [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_h [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_o[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_o[3]~reg0feeder .extended_lut = "off";
defparam \i1|H_o[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|H_o[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y32_N22
dffeas \i1|H_o[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[3]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N12
cyclonev_lcell_comb \Add9~17 (
// Equation(s):
// \Add9~17_sumout  = SUM(( !h7[4] ) + ( \i1|H_o[4]~reg0DUPLICATE_q  ) + ( \Add9~14  ))
// \Add9~18  = CARRY(( !h7[4] ) + ( \i1|H_o[4]~reg0DUPLICATE_q  ) + ( \Add9~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|H_o[4]~reg0DUPLICATE_q ),
	.datad(!h7[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~17_sumout ),
	.cout(\Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \Add9~17 .extended_lut = "off";
defparam \Add9~17 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N36
cyclonev_lcell_comb \h7[4]~2 (
// Equation(s):
// \h7[4]~2_combout  = ( !\Add9~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add9~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[4]~2 .extended_lut = "off";
defparam \h7[4]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h7[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y31_N38
dffeas \h7[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h7[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[4]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[4] .is_wysiwyg = "true";
defparam \h7[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N15
cyclonev_lcell_comb \Add9~21 (
// Equation(s):
// \Add9~21_sumout  = SUM(( h7[5] ) + ( \i1|H_o[5]~reg0_q  ) + ( \Add9~18  ))
// \Add9~22  = CARRY(( h7[5] ) + ( \i1|H_o[5]~reg0_q  ) + ( \Add9~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|H_o[5]~reg0_q ),
	.datad(!h7[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~21_sumout ),
	.cout(\Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \Add9~21 .extended_lut = "off";
defparam \Add9~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N17
dffeas \h7[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add9~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[5]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[5] .is_wysiwyg = "true";
defparam \h7[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N7
dffeas \i1|reg_h[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[5]~feeder_combout ),
	.asdata(h7[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[5] .is_wysiwyg = "true";
defparam \i1|reg_h[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N17
dffeas \i1|H_o[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_h [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[5]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N18
cyclonev_lcell_comb \Add9~25 (
// Equation(s):
// \Add9~25_sumout  = SUM(( \i1|H_o[6]~reg0_q  ) + ( h7[6] ) + ( \Add9~22  ))
// \Add9~26  = CARRY(( \i1|H_o[6]~reg0_q  ) + ( h7[6] ) + ( \Add9~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h7[6]),
	.datad(!\i1|H_o[6]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~25_sumout ),
	.cout(\Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \Add9~25 .extended_lut = "off";
defparam \Add9~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add9~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N20
dffeas \h7[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add9~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[6]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[6] .is_wysiwyg = "true";
defparam \h7[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N21
cyclonev_lcell_comb \Add9~29 (
// Equation(s):
// \Add9~29_sumout  = SUM(( \i1|H_o[7]~reg0_q  ) + ( h7[7] ) + ( \Add9~26  ))
// \Add9~30  = CARRY(( \i1|H_o[7]~reg0_q  ) + ( h7[7] ) + ( \Add9~26  ))

	.dataa(!h7[7]),
	.datab(gnd),
	.datac(!\i1|H_o[7]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~29_sumout ),
	.cout(\Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \Add9~29 .extended_lut = "off";
defparam \Add9~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add9~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N23
dffeas \h7[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add9~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[7]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[7] .is_wysiwyg = "true";
defparam \h7[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N24
cyclonev_lcell_comb \Add9~33 (
// Equation(s):
// \Add9~33_sumout  = SUM(( !h7[8] ) + ( \i1|H_o[8]~reg0DUPLICATE_q  ) + ( \Add9~30  ))
// \Add9~34  = CARRY(( !h7[8] ) + ( \i1|H_o[8]~reg0DUPLICATE_q  ) + ( \Add9~30  ))

	.dataa(gnd),
	.datab(!\i1|H_o[8]~reg0DUPLICATE_q ),
	.datac(gnd),
	.datad(!h7[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~33_sumout ),
	.cout(\Add9~34 ),
	.shareout());
// synopsys translate_off
defparam \Add9~33 .extended_lut = "off";
defparam \Add9~33 .lut_mask = 64'h0000CCCC0000FF00;
defparam \Add9~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y29_N57
cyclonev_lcell_comb \h7[8]~3 (
// Equation(s):
// \h7[8]~3_combout  = ( !\Add9~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add9~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[8]~3 .extended_lut = "off";
defparam \h7[8]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h7[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y29_N59
dffeas \h7[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h7[8]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[8]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[8] .is_wysiwyg = "true";
defparam \h7[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y29_N33
cyclonev_lcell_comb \h7[8]~_wirecell (
// Equation(s):
// \h7[8]~_wirecell_combout  = ( !h7[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!h7[8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[8]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[8]~_wirecell .extended_lut = "off";
defparam \h7[8]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h7[8]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y29_N5
dffeas \i1|reg_h[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[8]~feeder_combout ),
	.asdata(\h7[8]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[8] .is_wysiwyg = "true";
defparam \i1|reg_h[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y32_N24
cyclonev_lcell_comb \i1|H_o[8]~reg0feeder (
// Equation(s):
// \i1|H_o[8]~reg0feeder_combout  = ( \i1|reg_h [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_h [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_o[8]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_o[8]~reg0feeder .extended_lut = "off";
defparam \i1|H_o[8]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|H_o[8]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y32_N25
dffeas \i1|H_o[8]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[8]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[8]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|H_o[8]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N27
cyclonev_lcell_comb \Add9~37 (
// Equation(s):
// \Add9~37_sumout  = SUM(( \i1|H_o[9]~reg0DUPLICATE_q  ) + ( h7[9] ) + ( \Add9~34  ))
// \Add9~38  = CARRY(( \i1|H_o[9]~reg0DUPLICATE_q  ) + ( h7[9] ) + ( \Add9~34  ))

	.dataa(!h7[9]),
	.datab(gnd),
	.datac(!\i1|H_o[9]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~37_sumout ),
	.cout(\Add9~38 ),
	.shareout());
// synopsys translate_off
defparam \Add9~37 .extended_lut = "off";
defparam \Add9~37 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add9~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N29
dffeas \h7[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add9~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[9]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[9] .is_wysiwyg = "true";
defparam \h7[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N30
cyclonev_lcell_comb \Add9~41 (
// Equation(s):
// \Add9~41_sumout  = SUM(( \i1|H_o[10]~reg0_q  ) + ( !h7[10] ) + ( \Add9~38  ))
// \Add9~42  = CARRY(( \i1|H_o[10]~reg0_q  ) + ( !h7[10] ) + ( \Add9~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h7[10]),
	.datad(!\i1|H_o[10]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~41_sumout ),
	.cout(\Add9~42 ),
	.shareout());
// synopsys translate_off
defparam \Add9~41 .extended_lut = "off";
defparam \Add9~41 .lut_mask = 64'h00000F0F000000FF;
defparam \Add9~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N21
cyclonev_lcell_comb \h7[10]~4 (
// Equation(s):
// \h7[10]~4_combout  = ( !\Add9~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add9~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[10]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[10]~4 .extended_lut = "off";
defparam \h7[10]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h7[10]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y31_N23
dffeas \h7[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h7[10]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[10]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[10] .is_wysiwyg = "true";
defparam \h7[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N33
cyclonev_lcell_comb \Add9~45 (
// Equation(s):
// \Add9~45_sumout  = SUM(( \i1|H_o[11]~reg0DUPLICATE_q  ) + ( !h7[11] ) + ( \Add9~42  ))
// \Add9~46  = CARRY(( \i1|H_o[11]~reg0DUPLICATE_q  ) + ( !h7[11] ) + ( \Add9~42  ))

	.dataa(!h7[11]),
	.datab(gnd),
	.datac(!\i1|H_o[11]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~45_sumout ),
	.cout(\Add9~46 ),
	.shareout());
// synopsys translate_off
defparam \Add9~45 .extended_lut = "off";
defparam \Add9~45 .lut_mask = 64'h0000555500000F0F;
defparam \Add9~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N33
cyclonev_lcell_comb \h7[11]~5 (
// Equation(s):
// \h7[11]~5_combout  = ( !\Add9~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add9~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[11]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[11]~5 .extended_lut = "off";
defparam \h7[11]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h7[11]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N35
dffeas \h7[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h7[11]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[11]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[11] .is_wysiwyg = "true";
defparam \h7[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N36
cyclonev_lcell_comb \Add9~49 (
// Equation(s):
// \Add9~49_sumout  = SUM(( h7[12] ) + ( \i1|H_o[12]~reg0_q  ) + ( \Add9~46  ))
// \Add9~50  = CARRY(( h7[12] ) + ( \i1|H_o[12]~reg0_q  ) + ( \Add9~46  ))

	.dataa(!h7[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|H_o[12]~reg0_q ),
	.datag(gnd),
	.cin(\Add9~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~49_sumout ),
	.cout(\Add9~50 ),
	.shareout());
// synopsys translate_off
defparam \Add9~49 .extended_lut = "off";
defparam \Add9~49 .lut_mask = 64'h0000FF0000005555;
defparam \Add9~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N38
dffeas \h7[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add9~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[12]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[12] .is_wysiwyg = "true";
defparam \h7[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N39
cyclonev_lcell_comb \Add9~53 (
// Equation(s):
// \Add9~53_sumout  = SUM(( \i1|H_o[13]~reg0_q  ) + ( h7[13] ) + ( \Add9~50  ))
// \Add9~54  = CARRY(( \i1|H_o[13]~reg0_q  ) + ( h7[13] ) + ( \Add9~50  ))

	.dataa(gnd),
	.datab(!h7[13]),
	.datac(!\i1|H_o[13]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~53_sumout ),
	.cout(\Add9~54 ),
	.shareout());
// synopsys translate_off
defparam \Add9~53 .extended_lut = "off";
defparam \Add9~53 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add9~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N41
dffeas \h7[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add9~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[13]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[13] .is_wysiwyg = "true";
defparam \h7[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N42
cyclonev_lcell_comb \Add9~57 (
// Equation(s):
// \Add9~57_sumout  = SUM(( \i1|H_o[14]~reg0_q  ) + ( !h7[14] ) + ( \Add9~54  ))
// \Add9~58  = CARRY(( \i1|H_o[14]~reg0_q  ) + ( !h7[14] ) + ( \Add9~54  ))

	.dataa(gnd),
	.datab(!\i1|H_o[14]~reg0_q ),
	.datac(!h7[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~57_sumout ),
	.cout(\Add9~58 ),
	.shareout());
// synopsys translate_off
defparam \Add9~57 .extended_lut = "off";
defparam \Add9~57 .lut_mask = 64'h00000F0F00003333;
defparam \Add9~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N36
cyclonev_lcell_comb \h7[14]~6 (
// Equation(s):
// \h7[14]~6_combout  = ( !\Add9~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add9~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[14]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[14]~6 .extended_lut = "off";
defparam \h7[14]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h7[14]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N38
dffeas \h7[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h7[14]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[14]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[14] .is_wysiwyg = "true";
defparam \h7[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N27
cyclonev_lcell_comb \h7[14]~_wirecell (
// Equation(s):
// \h7[14]~_wirecell_combout  = ( !h7[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h7[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[14]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[14]~_wirecell .extended_lut = "off";
defparam \h7[14]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h7[14]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y31_N25
dffeas \i1|reg_h[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[14]~feeder_combout ),
	.asdata(\h7[14]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[14] .is_wysiwyg = "true";
defparam \i1|reg_h[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N20
dffeas \i1|H_o[14]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_h [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[14]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[14]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|H_o[14]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N24
cyclonev_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = ( round_count[2] & ( round_count[0] & ( (!round_count[4] & (((round_count[1] & !round_count[5])))) # (round_count[4] & (round_count[5] & ((round_count[1]) # (round_count[3])))) ) ) ) # ( !round_count[2] & ( round_count[0] & ( 
// (!round_count[4] & (((!round_count[5])) # (round_count[3]))) # (round_count[4] & ((!round_count[1]) # ((round_count[3] & !round_count[5])))) ) ) ) # ( round_count[2] & ( !round_count[0] & ( (!round_count[3] & ((!round_count[1] & (!round_count[4])) # 
// (round_count[1] & ((round_count[5]))))) # (round_count[3] & (!round_count[1] $ (((round_count[4] & !round_count[5]))))) ) ) ) # ( !round_count[2] & ( !round_count[0] & ( (!round_count[1] & (!round_count[4] $ (((!round_count[3]) # (!round_count[5]))))) # 
// (round_count[1] & ((!round_count[4] & (!round_count[3])) # (round_count[4] & ((round_count[5]))))) ) ) )

	.dataa(!round_count[4]),
	.datab(!round_count[3]),
	.datac(!round_count[1]),
	.datad(!round_count[5]),
	.datae(!round_count[2]),
	.dataf(!round_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~0 .extended_lut = "off";
defparam \Mux17~0 .lut_mask = 64'h586DA1BCFB720A15;
defparam \Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y31_N26
dffeas \Kt_sig[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[14]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[14] .is_wysiwyg = "true";
defparam \Kt_sig[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y31_N21
cyclonev_lcell_comb \i1|Gate1|SIG0[14] (
// Equation(s):
// \i1|Gate1|SIG0 [14] = ( \i1|A_o[4]~reg0_q  & ( \i1|A_o[27]~reg0_q  & ( \i1|A_o[16]~reg0_q  ) ) ) # ( !\i1|A_o[4]~reg0_q  & ( \i1|A_o[27]~reg0_q  & ( !\i1|A_o[16]~reg0_q  ) ) ) # ( \i1|A_o[4]~reg0_q  & ( !\i1|A_o[27]~reg0_q  & ( !\i1|A_o[16]~reg0_q  ) ) ) 
// # ( !\i1|A_o[4]~reg0_q  & ( !\i1|A_o[27]~reg0_q  & ( \i1|A_o[16]~reg0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[16]~reg0_q ),
	.datad(gnd),
	.datae(!\i1|A_o[4]~reg0_q ),
	.dataf(!\i1|A_o[27]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[14] .extended_lut = "off";
defparam \i1|Gate1|SIG0[14] .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \i1|Gate1|SIG0[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N6
cyclonev_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = ( round_count[2] & ( round_count[0] & ( (!round_count[5] & (round_count[3] & ((!round_count[4]) # (round_count[1])))) # (round_count[5] & (((round_count[1])) # (round_count[4]))) ) ) ) # ( !round_count[2] & ( round_count[0] & ( 
// (!round_count[1] & (((round_count[5])))) # (round_count[1] & ((!round_count[3] & (round_count[4])) # (round_count[3] & ((!round_count[5]))))) ) ) ) # ( round_count[2] & ( !round_count[0] & ( (!round_count[1] & (!round_count[5] $ (((!round_count[4]) # 
// (round_count[3]))))) # (round_count[1] & ((!round_count[5] & (round_count[4])) # (round_count[5] & ((round_count[3]))))) ) ) ) # ( !round_count[2] & ( !round_count[0] & ( (!round_count[3] & ((!round_count[1] & ((!round_count[5]))) # (round_count[1] & 
// ((!round_count[4]) # (round_count[5]))))) # (round_count[3] & (!round_count[4] $ ((round_count[1])))) ) ) )

	.dataa(!round_count[4]),
	.datab(!round_count[3]),
	.datac(!round_count[1]),
	.datad(!round_count[5]),
	.datae(!round_count[2]),
	.dataf(!round_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~0 .extended_lut = "off";
defparam \Mux18~0 .lut_mask = 64'hE92D45B307F4235F;
defparam \Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y31_N8
dffeas \Kt_sig[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[13]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[13] .is_wysiwyg = "true";
defparam \Kt_sig[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y29_N30
cyclonev_lcell_comb \i1|Gate1|SIG0[13] (
// Equation(s):
// \i1|Gate1|SIG0 [13] = ( \i1|A_o[3]~reg0_q  & ( !\i1|A_o[26]~reg0_q  $ (\i1|A_o[15]~reg0_q ) ) ) # ( !\i1|A_o[3]~reg0_q  & ( !\i1|A_o[26]~reg0_q  $ (!\i1|A_o[15]~reg0_q ) ) )

	.dataa(gnd),
	.datab(!\i1|A_o[26]~reg0_q ),
	.datac(!\i1|A_o[15]~reg0_q ),
	.datad(gnd),
	.datae(!\i1|A_o[3]~reg0_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[13] .extended_lut = "off";
defparam \i1|Gate1|SIG0[13] .lut_mask = 64'h3C3CC3C33C3CC3C3;
defparam \i1|Gate1|SIG0[13] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y31_N5
dffeas \i1|H_o[12]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[12]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[12]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|H_o[12]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N8
dffeas \i1|H_o[11]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[11]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N18
cyclonev_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = ( round_count[2] & ( round_count[0] & ( (!round_count[4] & (!round_count[3] & ((round_count[5]) # (round_count[1])))) # (round_count[4] & (((round_count[5]) # (round_count[1])))) ) ) ) # ( !round_count[2] & ( round_count[0] & ( 
// (!round_count[3] & ((!round_count[4] & (round_count[1])) # (round_count[4] & ((round_count[5]))))) # (round_count[3] & (!round_count[5] & ((!round_count[4]) # (round_count[1])))) ) ) ) # ( round_count[2] & ( !round_count[0] & ( (!round_count[3] & 
// (((round_count[1] & round_count[5])) # (round_count[4]))) # (round_count[3] & (((!round_count[1])))) ) ) ) # ( !round_count[2] & ( !round_count[0] & ( (!round_count[3] & ((!round_count[4]) # ((!round_count[5])))) # (round_count[3] & ((!round_count[1] & 
// (!round_count[4])) # (round_count[1] & ((round_count[5]))))) ) ) )

	.dataa(!round_count[4]),
	.datab(!round_count[3]),
	.datac(!round_count[1]),
	.datad(!round_count[5]),
	.datae(!round_count[2]),
	.dataf(!round_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~0 .extended_lut = "off";
defparam \Mux20~0 .lut_mask = 64'hECAB747C2B4C0DDD;
defparam \Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y31_N20
dffeas \Kt_sig[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[11]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[11] .is_wysiwyg = "true";
defparam \Kt_sig[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N12
cyclonev_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = ( round_count[2] & ( round_count[0] & ( (!round_count[3] & (!round_count[1] $ (((!round_count[4]) # (round_count[5]))))) # (round_count[3] & (((!round_count[1] & round_count[5])))) ) ) ) # ( !round_count[2] & ( round_count[0] & ( 
// (!round_count[4] & (!round_count[3] $ (!round_count[1] $ (!round_count[5])))) # (round_count[4] & ((!round_count[3] & ((!round_count[1]) # (round_count[5]))) # (round_count[3] & ((!round_count[5]))))) ) ) ) # ( round_count[2] & ( !round_count[0] & ( 
// (!round_count[3] & (round_count[4] & (!round_count[1]))) # (round_count[3] & (!round_count[4] $ (((!round_count[1] & round_count[5]))))) ) ) ) # ( !round_count[2] & ( !round_count[0] & ( (!round_count[3] & (!round_count[1] $ (((round_count[5]) # 
// (round_count[4]))))) # (round_count[3] & (((round_count[1] & !round_count[5])))) ) ) )

	.dataa(!round_count[4]),
	.datab(!round_count[3]),
	.datac(!round_count[1]),
	.datad(!round_count[5]),
	.datae(!round_count[2]),
	.dataf(!round_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~0 .extended_lut = "off";
defparam \Mux21~0 .lut_mask = 64'h870C6252D36C483C;
defparam \Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y31_N14
dffeas \Kt_sig[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[10]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[10] .is_wysiwyg = "true";
defparam \Kt_sig[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N53
dffeas \i1|A_o[23]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[23]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[23]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_o[23]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y29_N54
cyclonev_lcell_comb \i1|Gate1|SIG0[10] (
// Equation(s):
// \i1|Gate1|SIG0 [10] = ( \i1|A_o[12]~reg0_q  & ( !\i1|A_o[0]~reg0_q  $ (\i1|A_o[23]~reg0DUPLICATE_q ) ) ) # ( !\i1|A_o[12]~reg0_q  & ( !\i1|A_o[0]~reg0_q  $ (!\i1|A_o[23]~reg0DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\i1|A_o[0]~reg0_q ),
	.datac(!\i1|A_o[23]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(!\i1|A_o[12]~reg0_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[10] .extended_lut = "off";
defparam \i1|Gate1|SIG0[10] .lut_mask = 64'h3C3CC3C33C3CC3C3;
defparam \i1|Gate1|SIG0[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y32_N12
cyclonev_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = ( round_count[2] & ( round_count[5] & ( (!round_count[0] & (!round_count[4] $ (((round_count[3]) # (round_count[1]))))) # (round_count[0] & ((!round_count[4] & (!round_count[1])) # (round_count[4] & ((!round_count[3]))))) ) ) ) # ( 
// !round_count[2] & ( round_count[5] & ( (!round_count[0] & (!round_count[1] $ (!round_count[3] $ (!round_count[4])))) # (round_count[0] & (round_count[3] & ((!round_count[1]) # (round_count[4])))) ) ) ) # ( round_count[2] & ( !round_count[5] & ( 
// (!round_count[1] & (!round_count[0] & (!round_count[3] $ (round_count[4])))) # (round_count[1] & ((!round_count[3] & ((!round_count[4]))) # (round_count[3] & (!round_count[0])))) ) ) ) # ( !round_count[2] & ( !round_count[5] & ( (!round_count[1] & 
// ((!round_count[0] & ((!round_count[4]))) # (round_count[0] & ((round_count[4]) # (round_count[3]))))) # (round_count[1] & ((!round_count[3] $ (round_count[4])))) ) ) )

	.dataa(!round_count[0]),
	.datab(!round_count[1]),
	.datac(!round_count[3]),
	.datad(!round_count[4]),
	.datae(!round_count[2]),
	.dataf(!round_count[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~0 .extended_lut = "off";
defparam \Mux22~0 .lut_mask = 64'hBC47B20A862DC47A;
defparam \Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y32_N14
dffeas \Kt_sig[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[9]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[9] .is_wysiwyg = "true";
defparam \Kt_sig[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N47
dffeas \i1|H_o[22]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[22]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[22]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y29_N9
cyclonev_lcell_comb \i1|Gate1|SIG0[22] (
// Equation(s):
// \i1|Gate1|SIG0 [22] = ( \i1|A_o[12]~reg0_q  & ( !\i1|A_o[3]~reg0_q  $ (\i1|A_o[24]~reg0_q ) ) ) # ( !\i1|A_o[12]~reg0_q  & ( !\i1|A_o[3]~reg0_q  $ (!\i1|A_o[24]~reg0_q ) ) )

	.dataa(!\i1|A_o[3]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|A_o[24]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[12]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[22] .extended_lut = "off";
defparam \i1|Gate1|SIG0[22] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|Gate1|SIG0[22] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y32_N24
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( round_count[0] & ( round_count[5] & ( (!round_count[3] & (round_count[2] & ((!round_count[4]) # (!round_count[1])))) # (round_count[3] & (((round_count[4] & round_count[2])) # (round_count[1]))) ) ) ) # ( !round_count[0] & ( 
// round_count[5] & ( (round_count[1] & ((!round_count[3] & (!round_count[4] $ (!round_count[2]))) # (round_count[3] & ((!round_count[2]) # (round_count[4]))))) ) ) ) # ( round_count[0] & ( !round_count[5] & ( (!round_count[4] & (((!round_count[1] & 
// round_count[2])))) # (round_count[4] & ((!round_count[3] & ((round_count[2]))) # (round_count[3] & (round_count[1] & !round_count[2])))) ) ) ) # ( !round_count[0] & ( !round_count[5] & ( (!round_count[3] & ((!round_count[1] $ (!round_count[2])))) # 
// (round_count[3] & (round_count[2] & ((round_count[1]) # (round_count[4])))) ) ) )

	.dataa(!round_count[3]),
	.datab(!round_count[4]),
	.datac(!round_count[1]),
	.datad(!round_count[2]),
	.datae(!round_count[0]),
	.dataf(!round_count[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h0AB501E2070905BD;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y32_N26
dffeas \Kt_sig[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[22]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[22] .is_wysiwyg = "true";
defparam \Kt_sig[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N16
dffeas \i1|A_o[11]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[11]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y29_N15
cyclonev_lcell_comb \i1|Gate1|SIG0[21] (
// Equation(s):
// \i1|Gate1|SIG0 [21] = ( \i1|A_o[2]~reg0DUPLICATE_q  & ( !\i1|A_o[23]~reg0DUPLICATE_q  $ (\i1|A_o[11]~reg0_q ) ) ) # ( !\i1|A_o[2]~reg0DUPLICATE_q  & ( !\i1|A_o[23]~reg0DUPLICATE_q  $ (!\i1|A_o[11]~reg0_q ) ) )

	.dataa(!\i1|A_o[23]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|A_o[11]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|A_o[2]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[21] .extended_lut = "off";
defparam \i1|Gate1|SIG0[21] .lut_mask = 64'h55AA55AAAA55AA55;
defparam \i1|Gate1|SIG0[21] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y32_N42
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( round_count[0] & ( round_count[5] & ( (!round_count[3] & ((!round_count[2]) # (!round_count[4] $ (!round_count[1])))) # (round_count[3] & ((!round_count[4] & (!round_count[1])) # (round_count[4] & ((round_count[2]))))) ) ) ) # ( 
// !round_count[0] & ( round_count[5] & ( (!round_count[4] & (!round_count[1] & ((!round_count[2]) # (round_count[3])))) # (round_count[4] & (((round_count[2])))) ) ) ) # ( round_count[0] & ( !round_count[5] & ( (!round_count[3] & ((!round_count[4]) # 
// ((!round_count[1]) # (round_count[2])))) # (round_count[3] & (!round_count[4] $ (((!round_count[2]))))) ) ) ) # ( !round_count[0] & ( !round_count[5] & ( (!round_count[1] & ((!round_count[4] $ (!round_count[2])))) # (round_count[1] & ((!round_count[3] & 
// ((round_count[2]))) # (round_count[3] & (!round_count[4])))) ) ) )

	.dataa(!round_count[3]),
	.datab(!round_count[4]),
	.datac(!round_count[1]),
	.datad(!round_count[2]),
	.datae(!round_count[0]),
	.dataf(!round_count[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h34CEB9EEC073EA79;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y32_N44
dffeas \Kt_sig[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[20]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[20] .is_wysiwyg = "true";
defparam \Kt_sig[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N29
dffeas \i1|H_o[9]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_h [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[9]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N42
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( round_count[3] & ( round_count[4] & ( (!round_count[5] & (!round_count[1] $ (((round_count[0]) # (round_count[2]))))) # (round_count[5] & (((!round_count[0])))) ) ) ) # ( !round_count[3] & ( round_count[4] & ( (!round_count[2] & 
// (!round_count[5] $ (((round_count[1] & !round_count[0]))))) # (round_count[2] & ((!round_count[1] $ (round_count[0])) # (round_count[5]))) ) ) ) # ( round_count[3] & ( !round_count[4] & ( (!round_count[5] & (((round_count[1] & round_count[0])) # 
// (round_count[2]))) # (round_count[5] & (((!round_count[2]) # (round_count[0])) # (round_count[1]))) ) ) ) # ( !round_count[3] & ( !round_count[4] & ( !round_count[5] $ (((!round_count[1] & ((round_count[0]) # (round_count[2]))) # (round_count[1] & 
// (!round_count[2])))) ) ) )

	.dataa(!round_count[5]),
	.datab(!round_count[1]),
	.datac(!round_count[2]),
	.datad(!round_count[0]),
	.datae(!round_count[3]),
	.dataf(!round_count[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h96565B7F9DA7D722;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y31_N23
dffeas \Kt_sig[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[19]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[19] .is_wysiwyg = "true";
defparam \Kt_sig[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N26
dffeas \i1|H_o[8]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[8]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y32_N54
cyclonev_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = ( round_count[0] & ( round_count[5] & ( (!round_count[2] & (!round_count[4] $ (((round_count[3] & !round_count[1]))))) # (round_count[2] & (!round_count[3] & (round_count[4] & round_count[1]))) ) ) ) # ( !round_count[0] & ( 
// round_count[5] & ( (!round_count[4] & (((!round_count[3] & round_count[2])) # (round_count[1]))) # (round_count[4] & (!round_count[3] $ (((round_count[2]))))) ) ) ) # ( round_count[0] & ( !round_count[5] & ( (!round_count[3] & (!round_count[2] $ 
// (((!round_count[4] & !round_count[1]))))) # (round_count[3] & ((!round_count[4]) # ((round_count[2]) # (round_count[1])))) ) ) ) # ( !round_count[0] & ( !round_count[5] & ( (!round_count[3] & ((!round_count[2]) # ((round_count[4] & round_count[1])))) # 
// (round_count[3] & ((!round_count[1] $ (!round_count[2])) # (round_count[4]))) ) ) )

	.dataa(!round_count[3]),
	.datab(!round_count[4]),
	.datac(!round_count[1]),
	.datad(!round_count[2]),
	.datae(!round_count[0]),
	.dataf(!round_count[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~0 .extended_lut = "off";
defparam \Mux23~0 .lut_mask = 64'hBF536FD52E9D9C02;
defparam \Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y32_N56
dffeas \Kt_sig[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[8]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[8] .is_wysiwyg = "true";
defparam \Kt_sig[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y32_N12
cyclonev_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = ( round_count[0] & ( round_count[5] & ( (!round_count[3] & ((!round_count[4] & ((round_count[2]))) # (round_count[4] & (round_count[1])))) # (round_count[3] & ((!round_count[4] & (round_count[1] & !round_count[2])) # (round_count[4] & 
// ((round_count[2]))))) ) ) ) # ( !round_count[0] & ( round_count[5] & ( (!round_count[2] & ((!round_count[3] & (!round_count[4])) # (round_count[3] & ((!round_count[1]))))) # (round_count[2] & ((!round_count[1] & ((round_count[4]))) # (round_count[1] & 
// (round_count[3])))) ) ) ) # ( round_count[0] & ( !round_count[5] & ( (!round_count[3]) # ((!round_count[1] & (!round_count[4] & round_count[2])) # (round_count[1] & ((!round_count[2])))) ) ) ) # ( !round_count[0] & ( !round_count[5] & ( (!round_count[1] & 
// (!round_count[2] $ (((round_count[3] & round_count[4]))))) # (round_count[1] & ((!round_count[3]) # ((!round_count[4]) # (!round_count[2])))) ) ) )

	.dataa(!round_count[3]),
	.datab(!round_count[4]),
	.datac(!round_count[1]),
	.datad(!round_count[2]),
	.datae(!round_count[0]),
	.dataf(!round_count[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~0 .extended_lut = "off";
defparam \Mux24~0 .lut_mask = 64'hEF1EAFEAD835069B;
defparam \Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y32_N14
dffeas \Kt_sig[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[7]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[7] .is_wysiwyg = "true";
defparam \Kt_sig[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N30
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( round_count[3] & ( round_count[0] & ( (!round_count[2] & ((!round_count[4] & ((round_count[1]))) # (round_count[4] & (round_count[5])))) # (round_count[2] & (!round_count[5] & ((!round_count[1])))) ) ) ) # ( !round_count[3] & ( 
// round_count[0] & ( (!round_count[5] & ((!round_count[2]) # (!round_count[4] $ (!round_count[1])))) # (round_count[5] & (round_count[4] & (!round_count[2] $ (round_count[1])))) ) ) ) # ( round_count[3] & ( !round_count[0] & ( (!round_count[2] & 
// (((!round_count[1])))) # (round_count[2] & (!round_count[4] $ (((round_count[5] & !round_count[1]))))) ) ) ) # ( !round_count[3] & ( !round_count[0] & ( (!round_count[4] & (!round_count[5] $ ((!round_count[2])))) # (round_count[4] & (round_count[5] & 
// ((!round_count[1]) # (round_count[2])))) ) ) )

	.dataa(!round_count[5]),
	.datab(!round_count[4]),
	.datac(!round_count[2]),
	.datad(!round_count[1]),
	.datae(!round_count[3]),
	.dataf(!round_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h5949F90CB2A91AD0;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y26_N32
dffeas \Kt_sig[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[18]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[18] .is_wysiwyg = "true";
defparam \Kt_sig[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y29_N24
cyclonev_lcell_comb \i1|Gate1|SIG1[16] (
// Equation(s):
// \i1|Gate1|SIG1 [16] = ( \i1|E_o[9]~reg0_q  & ( !\i1|E_o[27]~reg0_q  $ (\i1|E_o[22]~reg0_q ) ) ) # ( !\i1|E_o[9]~reg0_q  & ( !\i1|E_o[27]~reg0_q  $ (!\i1|E_o[22]~reg0_q ) ) )

	.dataa(gnd),
	.datab(!\i1|E_o[27]~reg0_q ),
	.datac(gnd),
	.datad(!\i1|E_o[22]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|E_o[9]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[16] .extended_lut = "off";
defparam \i1|Gate1|SIG1[16] .lut_mask = 64'h33CC33CCCC33CC33;
defparam \i1|Gate1|SIG1[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y29_N57
cyclonev_lcell_comb \i1|Gate1|SIG1[15] (
// Equation(s):
// \i1|Gate1|SIG1 [15] = ( \i1|E_o[26]~reg0_q  & ( !\i1|E_o[8]~reg0_q  $ (\i1|E_o[21]~reg0_q ) ) ) # ( !\i1|E_o[26]~reg0_q  & ( !\i1|E_o[8]~reg0_q  $ (!\i1|E_o[21]~reg0_q ) ) )

	.dataa(!\i1|E_o[8]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|E_o[21]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|E_o[26]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[15] .extended_lut = "off";
defparam \i1|Gate1|SIG1[15] .lut_mask = 64'h55AA55AAAA55AA55;
defparam \i1|Gate1|SIG1[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y32_N3
cyclonev_lcell_comb \i1|Gate1|SIG1[14] (
// Equation(s):
// \i1|Gate1|SIG1 [14] = ( \i1|E_o[25]~reg0_q  & ( \i1|E_o[20]~reg0DUPLICATE_q  & ( \i1|E_o[7]~reg0DUPLICATE_q  ) ) ) # ( !\i1|E_o[25]~reg0_q  & ( \i1|E_o[20]~reg0DUPLICATE_q  & ( !\i1|E_o[7]~reg0DUPLICATE_q  ) ) ) # ( \i1|E_o[25]~reg0_q  & ( 
// !\i1|E_o[20]~reg0DUPLICATE_q  & ( !\i1|E_o[7]~reg0DUPLICATE_q  ) ) ) # ( !\i1|E_o[25]~reg0_q  & ( !\i1|E_o[20]~reg0DUPLICATE_q  & ( \i1|E_o[7]~reg0DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[7]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(!\i1|E_o[25]~reg0_q ),
	.dataf(!\i1|E_o[20]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[14] .extended_lut = "off";
defparam \i1|Gate1|SIG1[14] .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \i1|Gate1|SIG1[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y31_N39
cyclonev_lcell_comb \i1|Add6~53 (
// Equation(s):
// \i1|Add6~53_sumout  = SUM(( \i1|Gate1|SIG1 [13] ) + ( (!\i1|E_o[13]~reg0_q  & ((\i1|G_o[13]~reg0_q ))) # (\i1|E_o[13]~reg0_q  & (\i1|F_o[13]~reg0_q )) ) + ( \i1|Add6~50  ))
// \i1|Add6~54  = CARRY(( \i1|Gate1|SIG1 [13] ) + ( (!\i1|E_o[13]~reg0_q  & ((\i1|G_o[13]~reg0_q ))) # (\i1|E_o[13]~reg0_q  & (\i1|F_o[13]~reg0_q )) ) + ( \i1|Add6~50  ))

	.dataa(gnd),
	.datab(!\i1|F_o[13]~reg0_q ),
	.datac(!\i1|E_o[13]~reg0_q ),
	.datad(!\i1|Gate1|SIG1 [13]),
	.datae(gnd),
	.dataf(!\i1|G_o[13]~reg0_q ),
	.datag(gnd),
	.cin(\i1|Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~53_sumout ),
	.cout(\i1|Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~53 .extended_lut = "off";
defparam \i1|Add6~53 .lut_mask = 64'h0000FC0C000000FF;
defparam \i1|Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y31_N42
cyclonev_lcell_comb \i1|Add6~57 (
// Equation(s):
// \i1|Add6~57_sumout  = SUM(( (!\i1|E_o[14]~reg0_q  & ((\i1|G_o[14]~reg0_q ))) # (\i1|E_o[14]~reg0_q  & (\i1|F_o[14]~reg0_q )) ) + ( \i1|Gate1|SIG1 [14] ) + ( \i1|Add6~54  ))
// \i1|Add6~58  = CARRY(( (!\i1|E_o[14]~reg0_q  & ((\i1|G_o[14]~reg0_q ))) # (\i1|E_o[14]~reg0_q  & (\i1|F_o[14]~reg0_q )) ) + ( \i1|Gate1|SIG1 [14] ) + ( \i1|Add6~54  ))

	.dataa(gnd),
	.datab(!\i1|F_o[14]~reg0_q ),
	.datac(!\i1|E_o[14]~reg0_q ),
	.datad(!\i1|G_o[14]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|Gate1|SIG1 [14]),
	.datag(gnd),
	.cin(\i1|Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~57_sumout ),
	.cout(\i1|Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~57 .extended_lut = "off";
defparam \i1|Add6~57 .lut_mask = 64'h0000FF00000003F3;
defparam \i1|Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y31_N45
cyclonev_lcell_comb \i1|Add6~61 (
// Equation(s):
// \i1|Add6~61_sumout  = SUM(( (!\i1|E_o[15]~reg0DUPLICATE_q  & ((\i1|G_o[15]~reg0_q ))) # (\i1|E_o[15]~reg0DUPLICATE_q  & (\i1|F_o[15]~reg0_q )) ) + ( \i1|Gate1|SIG1 [15] ) + ( \i1|Add6~58  ))
// \i1|Add6~62  = CARRY(( (!\i1|E_o[15]~reg0DUPLICATE_q  & ((\i1|G_o[15]~reg0_q ))) # (\i1|E_o[15]~reg0DUPLICATE_q  & (\i1|F_o[15]~reg0_q )) ) + ( \i1|Gate1|SIG1 [15] ) + ( \i1|Add6~58  ))

	.dataa(!\i1|F_o[15]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|E_o[15]~reg0DUPLICATE_q ),
	.datad(!\i1|G_o[15]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|Gate1|SIG1 [15]),
	.datag(gnd),
	.cin(\i1|Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~61_sumout ),
	.cout(\i1|Add6~62 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~61 .extended_lut = "off";
defparam \i1|Add6~61 .lut_mask = 64'h0000FF00000005F5;
defparam \i1|Add6~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y31_N48
cyclonev_lcell_comb \i1|Add6~65 (
// Equation(s):
// \i1|Add6~65_sumout  = SUM(( (!\i1|E_o[16]~reg0_q  & ((\i1|G_o[16]~reg0_q ))) # (\i1|E_o[16]~reg0_q  & (\i1|F_o[16]~reg0_q )) ) + ( \i1|Gate1|SIG1 [16] ) + ( \i1|Add6~62  ))
// \i1|Add6~66  = CARRY(( (!\i1|E_o[16]~reg0_q  & ((\i1|G_o[16]~reg0_q ))) # (\i1|E_o[16]~reg0_q  & (\i1|F_o[16]~reg0_q )) ) + ( \i1|Gate1|SIG1 [16] ) + ( \i1|Add6~62  ))

	.dataa(gnd),
	.datab(!\i1|E_o[16]~reg0_q ),
	.datac(!\i1|F_o[16]~reg0_q ),
	.datad(!\i1|G_o[16]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|Gate1|SIG1 [16]),
	.datag(gnd),
	.cin(\i1|Add6~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~65_sumout ),
	.cout(\i1|Add6~66 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~65 .extended_lut = "off";
defparam \i1|Add6~65 .lut_mask = 64'h0000FF00000003CF;
defparam \i1|Add6~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y32_N30
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( round_count[0] & ( round_count[5] & ( (!round_count[3] & (((!round_count[1] & !round_count[2])))) # (round_count[3] & (!round_count[4] $ (((!round_count[2]) # (round_count[1]))))) ) ) ) # ( !round_count[0] & ( round_count[5] & ( 
// (!round_count[3] & (!round_count[4] & (!round_count[1] & !round_count[2]))) # (round_count[3] & (!round_count[2] $ (((round_count[4] & round_count[1]))))) ) ) ) # ( round_count[0] & ( !round_count[5] & ( (!round_count[3] & (!round_count[4] $ 
// (((round_count[1] & round_count[2]))))) # (round_count[3] & ((!round_count[1] $ (round_count[2])) # (round_count[4]))) ) ) ) # ( !round_count[0] & ( !round_count[5] & ( (!round_count[3] & (!round_count[4] $ (((!round_count[1]) # (!round_count[2]))))) # 
// (round_count[3] & (!round_count[2] & ((!round_count[4]) # (round_count[1])))) ) ) )

	.dataa(!round_count[3]),
	.datab(!round_count[4]),
	.datac(!round_count[1]),
	.datad(!round_count[2]),
	.datae(!round_count[0]),
	.dataf(!round_count[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'h6728D997D401B141;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y32_N32
dffeas \Kt_sig[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[16]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[16] .is_wysiwyg = "true";
defparam \Kt_sig[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y27_N45
cyclonev_lcell_comb \i1|reg_b[16]~feeder (
// Equation(s):
// \i1|reg_b[16]~feeder_combout  = \i1|A_o[16]~reg0_q 

	.dataa(!\i1|A_o[16]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[16]~feeder .extended_lut = "off";
defparam \i1|reg_b[16]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_b[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y27_N22
dffeas \i1|B_o[16]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[16]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y29_N48
cyclonev_lcell_comb \i1|reg_b[15]~feeder (
// Equation(s):
// \i1|reg_b[15]~feeder_combout  = \i1|A_o[15]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|A_o[15]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[15]~feeder .extended_lut = "off";
defparam \i1|reg_b[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_b[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y29_N51
cyclonev_lcell_comb \h1[15]~_wirecell (
// Equation(s):
// \h1[15]~_wirecell_combout  = !h1[15]

	.dataa(!h1[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[15]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[15]~_wirecell .extended_lut = "off";
defparam \h1[15]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \h1[15]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y29_N49
dffeas \i1|reg_b[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[15]~feeder_combout ),
	.asdata(\h1[15]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[15] .is_wysiwyg = "true";
defparam \i1|reg_b[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y29_N48
cyclonev_lcell_comb \i1|B_o[15]~reg0feeder (
// Equation(s):
// \i1|B_o[15]~reg0feeder_combout  = \i1|reg_b [15]

	.dataa(gnd),
	.datab(!\i1|reg_b [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_o[15]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_o[15]~reg0feeder .extended_lut = "off";
defparam \i1|B_o[15]~reg0feeder .lut_mask = 64'h3333333333333333;
defparam \i1|B_o[15]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y29_N49
dffeas \i1|B_o[15]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|B_o[15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[15]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N25
dffeas \i1|A_o[14]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|A_o[14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[14]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y29_N51
cyclonev_lcell_comb \i1|reg_b[14]~feeder (
// Equation(s):
// \i1|reg_b[14]~feeder_combout  = \i1|A_o[14]~reg0_q 

	.dataa(!\i1|A_o[14]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[14]~feeder .extended_lut = "off";
defparam \i1|reg_b[14]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_b[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y29_N52
dffeas \i1|reg_b[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[14]~feeder_combout ),
	.asdata(h1[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[14] .is_wysiwyg = "true";
defparam \i1|reg_b[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N28
dffeas \i1|B_o[14]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[14]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y31_N30
cyclonev_lcell_comb \i1|Add3~41 (
// Equation(s):
// \i1|Add3~41_sumout  = SUM(( !\i1|H_o[10]~reg0_q  $ (!Kt_sig[10] $ (\i1|Gate1|SIG0 [10])) ) + ( \i1|Add3~39  ) + ( \i1|Add3~38  ))
// \i1|Add3~42  = CARRY(( !\i1|H_o[10]~reg0_q  $ (!Kt_sig[10] $ (\i1|Gate1|SIG0 [10])) ) + ( \i1|Add3~39  ) + ( \i1|Add3~38  ))
// \i1|Add3~43  = SHARE((!\i1|H_o[10]~reg0_q  & (Kt_sig[10] & \i1|Gate1|SIG0 [10])) # (\i1|H_o[10]~reg0_q  & ((\i1|Gate1|SIG0 [10]) # (Kt_sig[10]))))

	.dataa(gnd),
	.datab(!\i1|H_o[10]~reg0_q ),
	.datac(!Kt_sig[10]),
	.datad(!\i1|Gate1|SIG0 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~38 ),
	.sharein(\i1|Add3~39 ),
	.combout(),
	.sumout(\i1|Add3~41_sumout ),
	.cout(\i1|Add3~42 ),
	.shareout(\i1|Add3~43 ));
// synopsys translate_off
defparam \i1|Add3~41 .extended_lut = "off";
defparam \i1|Add3~41 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y31_N33
cyclonev_lcell_comb \i1|Add3~45 (
// Equation(s):
// \i1|Add3~45_sumout  = SUM(( !\i1|Gate1|SIG0 [11] $ (!\i1|H_o[11]~reg0_q  $ (Kt_sig[11])) ) + ( \i1|Add3~43  ) + ( \i1|Add3~42  ))
// \i1|Add3~46  = CARRY(( !\i1|Gate1|SIG0 [11] $ (!\i1|H_o[11]~reg0_q  $ (Kt_sig[11])) ) + ( \i1|Add3~43  ) + ( \i1|Add3~42  ))
// \i1|Add3~47  = SHARE((!\i1|Gate1|SIG0 [11] & (\i1|H_o[11]~reg0_q  & Kt_sig[11])) # (\i1|Gate1|SIG0 [11] & ((Kt_sig[11]) # (\i1|H_o[11]~reg0_q ))))

	.dataa(!\i1|Gate1|SIG0 [11]),
	.datab(gnd),
	.datac(!\i1|H_o[11]~reg0_q ),
	.datad(!Kt_sig[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~42 ),
	.sharein(\i1|Add3~43 ),
	.combout(),
	.sumout(\i1|Add3~45_sumout ),
	.cout(\i1|Add3~46 ),
	.shareout(\i1|Add3~47 ));
// synopsys translate_off
defparam \i1|Add3~45 .extended_lut = "off";
defparam \i1|Add3~45 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y31_N36
cyclonev_lcell_comb \i1|Add3~49 (
// Equation(s):
// \i1|Add3~49_sumout  = SUM(( !Kt_sig[12] $ (!\i1|Gate1|SIG0 [12] $ (\i1|H_o[12]~reg0DUPLICATE_q )) ) + ( \i1|Add3~47  ) + ( \i1|Add3~46  ))
// \i1|Add3~50  = CARRY(( !Kt_sig[12] $ (!\i1|Gate1|SIG0 [12] $ (\i1|H_o[12]~reg0DUPLICATE_q )) ) + ( \i1|Add3~47  ) + ( \i1|Add3~46  ))
// \i1|Add3~51  = SHARE((!Kt_sig[12] & (\i1|Gate1|SIG0 [12] & \i1|H_o[12]~reg0DUPLICATE_q )) # (Kt_sig[12] & ((\i1|H_o[12]~reg0DUPLICATE_q ) # (\i1|Gate1|SIG0 [12]))))

	.dataa(gnd),
	.datab(!Kt_sig[12]),
	.datac(!\i1|Gate1|SIG0 [12]),
	.datad(!\i1|H_o[12]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~46 ),
	.sharein(\i1|Add3~47 ),
	.combout(),
	.sumout(\i1|Add3~49_sumout ),
	.cout(\i1|Add3~50 ),
	.shareout(\i1|Add3~51 ));
// synopsys translate_off
defparam \i1|Add3~49 .extended_lut = "off";
defparam \i1|Add3~49 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y31_N39
cyclonev_lcell_comb \i1|Add3~53 (
// Equation(s):
// \i1|Add3~53_sumout  = SUM(( !\i1|H_o[13]~reg0_q  $ (!Kt_sig[13] $ (\i1|Gate1|SIG0 [13])) ) + ( \i1|Add3~51  ) + ( \i1|Add3~50  ))
// \i1|Add3~54  = CARRY(( !\i1|H_o[13]~reg0_q  $ (!Kt_sig[13] $ (\i1|Gate1|SIG0 [13])) ) + ( \i1|Add3~51  ) + ( \i1|Add3~50  ))
// \i1|Add3~55  = SHARE((!\i1|H_o[13]~reg0_q  & (Kt_sig[13] & \i1|Gate1|SIG0 [13])) # (\i1|H_o[13]~reg0_q  & ((\i1|Gate1|SIG0 [13]) # (Kt_sig[13]))))

	.dataa(!\i1|H_o[13]~reg0_q ),
	.datab(gnd),
	.datac(!Kt_sig[13]),
	.datad(!\i1|Gate1|SIG0 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~50 ),
	.sharein(\i1|Add3~51 ),
	.combout(),
	.sumout(\i1|Add3~53_sumout ),
	.cout(\i1|Add3~54 ),
	.shareout(\i1|Add3~55 ));
// synopsys translate_off
defparam \i1|Add3~53 .extended_lut = "off";
defparam \i1|Add3~53 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y29_N15
cyclonev_lcell_comb \i1|reg_c[13]~feeder (
// Equation(s):
// \i1|reg_c[13]~feeder_combout  = \i1|B_o[13]~reg0_q 

	.dataa(!\i1|B_o[13]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[13]~feeder .extended_lut = "off";
defparam \i1|reg_c[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_c[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y29_N6
cyclonev_lcell_comb \i1|reg_b[12]~feeder (
// Equation(s):
// \i1|reg_b[12]~feeder_combout  = ( \i1|A_o[12]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[12]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[12]~feeder .extended_lut = "off";
defparam \i1|reg_b[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_b[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y30_N22
dffeas \i1|B_o[11]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[11]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y30_N39
cyclonev_lcell_comb \i1|reg_b[10]~feeder (
// Equation(s):
// \i1|reg_b[10]~feeder_combout  = \i1|A_o[10]~reg0_q 

	.dataa(!\i1|A_o[10]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[10]~feeder .extended_lut = "off";
defparam \i1|reg_b[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_b[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y33_N34
dffeas \i1|A_o[9]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[9]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[9]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_o[9]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y33_N30
cyclonev_lcell_comb \i1|reg_b[9]~feeder (
// Equation(s):
// \i1|reg_b[9]~feeder_combout  = \i1|A_o[9]~reg0DUPLICATE_q 

	.dataa(gnd),
	.datab(!\i1|A_o[9]~reg0DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[9]~feeder .extended_lut = "off";
defparam \i1|reg_b[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_b[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y32_N36
cyclonev_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = ( round_count[1] & ( round_count[5] & ( (!round_count[3] & ((!round_count[2] & ((!round_count[0]))) # (round_count[2] & (round_count[4])))) # (round_count[3] & (!round_count[2] $ (((round_count[0]) # (round_count[4]))))) ) ) ) # ( 
// !round_count[1] & ( round_count[5] & ( (!round_count[3] & (round_count[2] & (!round_count[4] $ (round_count[0])))) # (round_count[3] & (((!round_count[2] & round_count[0])) # (round_count[4]))) ) ) ) # ( round_count[1] & ( !round_count[5] & ( 
// (!round_count[0] $ (((round_count[2]) # (round_count[3])))) # (round_count[4]) ) ) ) # ( !round_count[1] & ( !round_count[5] & ( (!round_count[4] & (((round_count[2])))) # (round_count[4] & (((!round_count[0])) # (round_count[3]))) ) ) )

	.dataa(!round_count[3]),
	.datab(!round_count[4]),
	.datac(!round_count[2]),
	.datad(!round_count[0]),
	.datae(!round_count[1]),
	.dataf(!round_count[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~0 .extended_lut = "off";
defparam \Mux25~0 .lut_mask = 64'h3F1DB37F1953E307;
defparam \Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y32_N38
dffeas \Kt_sig[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[6]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[6] .is_wysiwyg = "true";
defparam \Kt_sig[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N44
dffeas \i1|A_o[17]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[17]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[17]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_o[17]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N6
cyclonev_lcell_comb \i1|Gate1|SIG0[4] (
// Equation(s):
// \i1|Gate1|SIG0 [4] = ( \i1|A_o[6]~reg0_q  & ( \i1|A_o[26]~reg0_q  & ( \i1|A_o[17]~reg0DUPLICATE_q  ) ) ) # ( !\i1|A_o[6]~reg0_q  & ( \i1|A_o[26]~reg0_q  & ( !\i1|A_o[17]~reg0DUPLICATE_q  ) ) ) # ( \i1|A_o[6]~reg0_q  & ( !\i1|A_o[26]~reg0_q  & ( 
// !\i1|A_o[17]~reg0DUPLICATE_q  ) ) ) # ( !\i1|A_o[6]~reg0_q  & ( !\i1|A_o[26]~reg0_q  & ( \i1|A_o[17]~reg0DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\i1|A_o[17]~reg0DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|A_o[6]~reg0_q ),
	.dataf(!\i1|A_o[26]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[4] .extended_lut = "off";
defparam \i1|Gate1|SIG0[4] .lut_mask = 64'h3333CCCCCCCC3333;
defparam \i1|Gate1|SIG0[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y32_N24
cyclonev_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = ( round_count[1] & ( round_count[5] & ( (!round_count[3] & ((!round_count[4] & (!round_count[2])) # (round_count[4] & ((round_count[0]))))) # (round_count[3] & ((!round_count[2] & ((!round_count[0]))) # (round_count[2] & 
// ((round_count[0]) # (round_count[4]))))) ) ) ) # ( !round_count[1] & ( round_count[5] & ( (!round_count[0] & (((!round_count[3] & round_count[4])) # (round_count[2]))) # (round_count[0] & (!round_count[3] & (!round_count[4]))) ) ) ) # ( round_count[1] & ( 
// !round_count[5] & ( (!round_count[4] & ((!round_count[2] & (round_count[3] & !round_count[0])) # (round_count[2] & ((round_count[0]))))) # (round_count[4] & (round_count[2] & ((!round_count[3]) # (!round_count[0])))) ) ) ) # ( !round_count[1] & ( 
// !round_count[5] & ( (!round_count[3] & (!round_count[4])) # (round_count[3] & ((!round_count[0]) # ((!round_count[4] & round_count[2])))) ) ) )

	.dataa(!round_count[3]),
	.datab(!round_count[4]),
	.datac(!round_count[2]),
	.datad(!round_count[0]),
	.datae(!round_count[1]),
	.dataf(!round_count[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~0 .extended_lut = "off";
defparam \Mux27~0 .lut_mask = 64'hDD8C430E2F88D1A7;
defparam \Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y32_N26
dffeas \Kt_sig[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[4]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[4] .is_wysiwyg = "true";
defparam \Kt_sig[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N23
dffeas \i1|H_o[3]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[3]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[3]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|H_o[3]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N20
dffeas \i1|A_o[13]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|A_o[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[13]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[13]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_o[13]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y30_N54
cyclonev_lcell_comb \i1|Gate1|SIG0[0] (
// Equation(s):
// \i1|Gate1|SIG0 [0] = ( \i1|A_o[2]~reg0DUPLICATE_q  & ( !\i1|A_o[22]~reg0_q  $ (\i1|A_o[13]~reg0DUPLICATE_q ) ) ) # ( !\i1|A_o[2]~reg0DUPLICATE_q  & ( !\i1|A_o[22]~reg0_q  $ (!\i1|A_o[13]~reg0DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\i1|A_o[22]~reg0_q ),
	.datac(!\i1|A_o[13]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[2]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[0] .extended_lut = "off";
defparam \i1|Gate1|SIG0[0] .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \i1|Gate1|SIG0[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y32_N5
dffeas \i1|H_o[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[0]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y32_N30
cyclonev_lcell_comb \i1|Add3~1 (
// Equation(s):
// \i1|Add3~1_sumout  = SUM(( !\i1|Gate1|SIG0 [0] $ (!\i1|H_o[0]~reg0_q  $ (Kt_sig[0])) ) + ( !VCC ) + ( !VCC ))
// \i1|Add3~2  = CARRY(( !\i1|Gate1|SIG0 [0] $ (!\i1|H_o[0]~reg0_q  $ (Kt_sig[0])) ) + ( !VCC ) + ( !VCC ))
// \i1|Add3~3  = SHARE((!\i1|Gate1|SIG0 [0] & (\i1|H_o[0]~reg0_q  & Kt_sig[0])) # (\i1|Gate1|SIG0 [0] & ((Kt_sig[0]) # (\i1|H_o[0]~reg0_q ))))

	.dataa(!\i1|Gate1|SIG0 [0]),
	.datab(gnd),
	.datac(!\i1|H_o[0]~reg0_q ),
	.datad(!Kt_sig[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add3~1_sumout ),
	.cout(\i1|Add3~2 ),
	.shareout(\i1|Add3~3 ));
// synopsys translate_off
defparam \i1|Add3~1 .extended_lut = "off";
defparam \i1|Add3~1 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y32_N33
cyclonev_lcell_comb \i1|Add3~5 (
// Equation(s):
// \i1|Add3~5_sumout  = SUM(( !\i1|H_o[1]~reg0_q  $ (!\i1|Gate1|SIG0 [1] $ (Kt_sig[1])) ) + ( \i1|Add3~3  ) + ( \i1|Add3~2  ))
// \i1|Add3~6  = CARRY(( !\i1|H_o[1]~reg0_q  $ (!\i1|Gate1|SIG0 [1] $ (Kt_sig[1])) ) + ( \i1|Add3~3  ) + ( \i1|Add3~2  ))
// \i1|Add3~7  = SHARE((!\i1|H_o[1]~reg0_q  & (\i1|Gate1|SIG0 [1] & Kt_sig[1])) # (\i1|H_o[1]~reg0_q  & ((Kt_sig[1]) # (\i1|Gate1|SIG0 [1]))))

	.dataa(gnd),
	.datab(!\i1|H_o[1]~reg0_q ),
	.datac(!\i1|Gate1|SIG0 [1]),
	.datad(!Kt_sig[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~2 ),
	.sharein(\i1|Add3~3 ),
	.combout(),
	.sumout(\i1|Add3~5_sumout ),
	.cout(\i1|Add3~6 ),
	.shareout(\i1|Add3~7 ));
// synopsys translate_off
defparam \i1|Add3~5 .extended_lut = "off";
defparam \i1|Add3~5 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y32_N36
cyclonev_lcell_comb \i1|Add3~9 (
// Equation(s):
// \i1|Add3~9_sumout  = SUM(( !\i1|H_o[2]~reg0_q  $ (!Kt_sig[2] $ (\i1|Gate1|SIG0 [2])) ) + ( \i1|Add3~7  ) + ( \i1|Add3~6  ))
// \i1|Add3~10  = CARRY(( !\i1|H_o[2]~reg0_q  $ (!Kt_sig[2] $ (\i1|Gate1|SIG0 [2])) ) + ( \i1|Add3~7  ) + ( \i1|Add3~6  ))
// \i1|Add3~11  = SHARE((!\i1|H_o[2]~reg0_q  & (Kt_sig[2] & \i1|Gate1|SIG0 [2])) # (\i1|H_o[2]~reg0_q  & ((\i1|Gate1|SIG0 [2]) # (Kt_sig[2]))))

	.dataa(!\i1|H_o[2]~reg0_q ),
	.datab(gnd),
	.datac(!Kt_sig[2]),
	.datad(!\i1|Gate1|SIG0 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~6 ),
	.sharein(\i1|Add3~7 ),
	.combout(),
	.sumout(\i1|Add3~9_sumout ),
	.cout(\i1|Add3~10 ),
	.shareout(\i1|Add3~11 ));
// synopsys translate_off
defparam \i1|Add3~9 .extended_lut = "off";
defparam \i1|Add3~9 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y32_N39
cyclonev_lcell_comb \i1|Add3~13 (
// Equation(s):
// \i1|Add3~13_sumout  = SUM(( !\i1|Gate1|SIG0 [3] $ (!Kt_sig[3] $ (\i1|H_o[3]~reg0DUPLICATE_q )) ) + ( \i1|Add3~11  ) + ( \i1|Add3~10  ))
// \i1|Add3~14  = CARRY(( !\i1|Gate1|SIG0 [3] $ (!Kt_sig[3] $ (\i1|H_o[3]~reg0DUPLICATE_q )) ) + ( \i1|Add3~11  ) + ( \i1|Add3~10  ))
// \i1|Add3~15  = SHARE((!\i1|Gate1|SIG0 [3] & (Kt_sig[3] & \i1|H_o[3]~reg0DUPLICATE_q )) # (\i1|Gate1|SIG0 [3] & ((\i1|H_o[3]~reg0DUPLICATE_q ) # (Kt_sig[3]))))

	.dataa(gnd),
	.datab(!\i1|Gate1|SIG0 [3]),
	.datac(!Kt_sig[3]),
	.datad(!\i1|H_o[3]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~10 ),
	.sharein(\i1|Add3~11 ),
	.combout(),
	.sumout(\i1|Add3~13_sumout ),
	.cout(\i1|Add3~14 ),
	.shareout(\i1|Add3~15 ));
// synopsys translate_off
defparam \i1|Add3~13 .extended_lut = "off";
defparam \i1|Add3~13 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y32_N42
cyclonev_lcell_comb \i1|Add3~17 (
// Equation(s):
// \i1|Add3~17_sumout  = SUM(( !\i1|H_o[4]~reg0_q  $ (!\i1|Gate1|SIG0 [4] $ (Kt_sig[4])) ) + ( \i1|Add3~15  ) + ( \i1|Add3~14  ))
// \i1|Add3~18  = CARRY(( !\i1|H_o[4]~reg0_q  $ (!\i1|Gate1|SIG0 [4] $ (Kt_sig[4])) ) + ( \i1|Add3~15  ) + ( \i1|Add3~14  ))
// \i1|Add3~19  = SHARE((!\i1|H_o[4]~reg0_q  & (\i1|Gate1|SIG0 [4] & Kt_sig[4])) # (\i1|H_o[4]~reg0_q  & ((Kt_sig[4]) # (\i1|Gate1|SIG0 [4]))))

	.dataa(gnd),
	.datab(!\i1|H_o[4]~reg0_q ),
	.datac(!\i1|Gate1|SIG0 [4]),
	.datad(!Kt_sig[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~14 ),
	.sharein(\i1|Add3~15 ),
	.combout(),
	.sumout(\i1|Add3~17_sumout ),
	.cout(\i1|Add3~18 ),
	.shareout(\i1|Add3~19 ));
// synopsys translate_off
defparam \i1|Add3~17 .extended_lut = "off";
defparam \i1|Add3~17 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y32_N45
cyclonev_lcell_comb \i1|Add3~21 (
// Equation(s):
// \i1|Add3~21_sumout  = SUM(( !\i1|Gate1|SIG0 [5] $ (!\i1|H_o[5]~reg0_q  $ (Kt_sig[5])) ) + ( \i1|Add3~19  ) + ( \i1|Add3~18  ))
// \i1|Add3~22  = CARRY(( !\i1|Gate1|SIG0 [5] $ (!\i1|H_o[5]~reg0_q  $ (Kt_sig[5])) ) + ( \i1|Add3~19  ) + ( \i1|Add3~18  ))
// \i1|Add3~23  = SHARE((!\i1|Gate1|SIG0 [5] & (\i1|H_o[5]~reg0_q  & Kt_sig[5])) # (\i1|Gate1|SIG0 [5] & ((Kt_sig[5]) # (\i1|H_o[5]~reg0_q ))))

	.dataa(!\i1|Gate1|SIG0 [5]),
	.datab(gnd),
	.datac(!\i1|H_o[5]~reg0_q ),
	.datad(!Kt_sig[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~18 ),
	.sharein(\i1|Add3~19 ),
	.combout(),
	.sumout(\i1|Add3~21_sumout ),
	.cout(\i1|Add3~22 ),
	.shareout(\i1|Add3~23 ));
// synopsys translate_off
defparam \i1|Add3~21 .extended_lut = "off";
defparam \i1|Add3~21 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y32_N48
cyclonev_lcell_comb \i1|Add3~25 (
// Equation(s):
// \i1|Add3~25_sumout  = SUM(( !\i1|Gate1|SIG0 [6] $ (!\i1|H_o[6]~reg0_q  $ (Kt_sig[6])) ) + ( \i1|Add3~23  ) + ( \i1|Add3~22  ))
// \i1|Add3~26  = CARRY(( !\i1|Gate1|SIG0 [6] $ (!\i1|H_o[6]~reg0_q  $ (Kt_sig[6])) ) + ( \i1|Add3~23  ) + ( \i1|Add3~22  ))
// \i1|Add3~27  = SHARE((!\i1|Gate1|SIG0 [6] & (\i1|H_o[6]~reg0_q  & Kt_sig[6])) # (\i1|Gate1|SIG0 [6] & ((Kt_sig[6]) # (\i1|H_o[6]~reg0_q ))))

	.dataa(gnd),
	.datab(!\i1|Gate1|SIG0 [6]),
	.datac(!\i1|H_o[6]~reg0_q ),
	.datad(!Kt_sig[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~22 ),
	.sharein(\i1|Add3~23 ),
	.combout(),
	.sumout(\i1|Add3~25_sumout ),
	.cout(\i1|Add3~26 ),
	.shareout(\i1|Add3~27 ));
// synopsys translate_off
defparam \i1|Add3~25 .extended_lut = "off";
defparam \i1|Add3~25 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y32_N51
cyclonev_lcell_comb \i1|Add3~29 (
// Equation(s):
// \i1|Add3~29_sumout  = SUM(( !\i1|H_o[7]~reg0DUPLICATE_q  $ (!Kt_sig[7] $ (\i1|Gate1|SIG0 [7])) ) + ( \i1|Add3~27  ) + ( \i1|Add3~26  ))
// \i1|Add3~30  = CARRY(( !\i1|H_o[7]~reg0DUPLICATE_q  $ (!Kt_sig[7] $ (\i1|Gate1|SIG0 [7])) ) + ( \i1|Add3~27  ) + ( \i1|Add3~26  ))
// \i1|Add3~31  = SHARE((!\i1|H_o[7]~reg0DUPLICATE_q  & (Kt_sig[7] & \i1|Gate1|SIG0 [7])) # (\i1|H_o[7]~reg0DUPLICATE_q  & ((\i1|Gate1|SIG0 [7]) # (Kt_sig[7]))))

	.dataa(!\i1|H_o[7]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(!Kt_sig[7]),
	.datad(!\i1|Gate1|SIG0 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~26 ),
	.sharein(\i1|Add3~27 ),
	.combout(),
	.sumout(\i1|Add3~29_sumout ),
	.cout(\i1|Add3~30 ),
	.shareout(\i1|Add3~31 ));
// synopsys translate_off
defparam \i1|Add3~29 .extended_lut = "off";
defparam \i1|Add3~29 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y32_N54
cyclonev_lcell_comb \i1|Add3~33 (
// Equation(s):
// \i1|Add3~33_sumout  = SUM(( !\i1|Gate1|SIG0 [8] $ (!\i1|H_o[8]~reg0_q  $ (Kt_sig[8])) ) + ( \i1|Add3~31  ) + ( \i1|Add3~30  ))
// \i1|Add3~34  = CARRY(( !\i1|Gate1|SIG0 [8] $ (!\i1|H_o[8]~reg0_q  $ (Kt_sig[8])) ) + ( \i1|Add3~31  ) + ( \i1|Add3~30  ))
// \i1|Add3~35  = SHARE((!\i1|Gate1|SIG0 [8] & (\i1|H_o[8]~reg0_q  & Kt_sig[8])) # (\i1|Gate1|SIG0 [8] & ((Kt_sig[8]) # (\i1|H_o[8]~reg0_q ))))

	.dataa(gnd),
	.datab(!\i1|Gate1|SIG0 [8]),
	.datac(!\i1|H_o[8]~reg0_q ),
	.datad(!Kt_sig[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~30 ),
	.sharein(\i1|Add3~31 ),
	.combout(),
	.sumout(\i1|Add3~33_sumout ),
	.cout(\i1|Add3~34 ),
	.shareout(\i1|Add3~35 ));
// synopsys translate_off
defparam \i1|Add3~33 .extended_lut = "off";
defparam \i1|Add3~33 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y30_N36
cyclonev_lcell_comb \i1|reg_c[8]~feeder (
// Equation(s):
// \i1|reg_c[8]~feeder_combout  = ( \i1|B_o[8]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_o[8]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[8]~feeder .extended_lut = "off";
defparam \i1|reg_c[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_c[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N36
cyclonev_lcell_comb \i1|reg_c[6]~feeder (
// Equation(s):
// \i1|reg_c[6]~feeder_combout  = \i1|B_o[6]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[6]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[6]~feeder .extended_lut = "off";
defparam \i1|reg_c[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_c[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y29_N27
cyclonev_lcell_comb \i1|reg_b[4]~feeder (
// Equation(s):
// \i1|reg_b[4]~feeder_combout  = \i1|A_o[4]~reg0_q 

	.dataa(!\i1|A_o[4]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[4]~feeder .extended_lut = "off";
defparam \i1|reg_b[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_b[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y29_N9
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( \i1|B_o[3]~reg0DUPLICATE_q  ) + ( h1[3] ) + ( \Add3~10  ))
// \Add3~14  = CARRY(( \i1|B_o[3]~reg0DUPLICATE_q  ) + ( h1[3] ) + ( \Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h1[3]),
	.datad(!\i1|B_o[3]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y29_N12
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( \i1|B_o[4]~reg0_q  ) + ( h1[4] ) + ( \Add3~14  ))
// \Add3~18  = CARRY(( \i1|B_o[4]~reg0_q  ) + ( h1[4] ) + ( \Add3~14  ))

	.dataa(!h1[4]),
	.datab(gnd),
	.datac(!\i1|B_o[4]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y29_N45
cyclonev_lcell_comb \h1[4]~feeder (
// Equation(s):
// \h1[4]~feeder_combout  = ( \Add3~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[4]~feeder .extended_lut = "off";
defparam \h1[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \h1[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y29_N47
dffeas \h1[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[4] .is_wysiwyg = "true";
defparam \h1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N28
dffeas \i1|reg_b[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[4]~feeder_combout ),
	.asdata(h1[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[4] .is_wysiwyg = "true";
defparam \i1|reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N59
dffeas \i1|B_o[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[4]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N24
cyclonev_lcell_comb \i1|reg_c[4]~feeder (
// Equation(s):
// \i1|reg_c[4]~feeder_combout  = ( \i1|B_o[4]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_o[4]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[4]~feeder .extended_lut = "off";
defparam \i1|reg_c[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_c[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N27
cyclonev_lcell_comb \h2[4]~_wirecell (
// Equation(s):
// \h2[4]~_wirecell_combout  = ( !h2[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h2[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[4]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[4]~_wirecell .extended_lut = "off";
defparam \h2[4]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h2[4]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y33_N25
dffeas \i1|reg_c[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[4]~feeder_combout ),
	.asdata(\h2[4]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[4] .is_wysiwyg = "true";
defparam \i1|reg_c[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N41
dffeas \i1|C_o[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[4]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y29_N9
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( \i1|C_o[3]~reg0_q  ) + ( h2[3] ) + ( \Add4~10  ))
// \Add4~14  = CARRY(( \i1|C_o[3]~reg0_q  ) + ( h2[3] ) + ( \Add4~10  ))

	.dataa(!\i1|C_o[3]~reg0_q ),
	.datab(gnd),
	.datac(!h2[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h0000F0F000005555;
defparam \Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y29_N11
dffeas \h2[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[3] .is_wysiwyg = "true";
defparam \h2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y29_N12
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( \i1|C_o[4]~reg0_q  ) + ( !h2[4] ) + ( \Add4~14  ))
// \Add4~18  = CARRY(( \i1|C_o[4]~reg0_q  ) + ( !h2[4] ) + ( \Add4~14  ))

	.dataa(gnd),
	.datab(!h2[4]),
	.datac(!\i1|C_o[4]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h0000333300000F0F;
defparam \Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y29_N12
cyclonev_lcell_comb \h2[4]~1 (
// Equation(s):
// \h2[4]~1_combout  = ( !\Add4~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add4~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[4]~1 .extended_lut = "off";
defparam \h2[4]~1 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h2[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y29_N14
dffeas \h2[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h2[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[4]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[4] .is_wysiwyg = "true";
defparam \h2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y29_N15
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( !h2[5] ) + ( \i1|C_o[5]~reg0_q  ) + ( \Add4~18  ))
// \Add4~22  = CARRY(( !h2[5] ) + ( \i1|C_o[5]~reg0_q  ) + ( \Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_o[5]~reg0_q ),
	.datad(!h2[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y31_N39
cyclonev_lcell_comb \h2[5]~2 (
// Equation(s):
// \h2[5]~2_combout  = ( !\Add4~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[5]~2 .extended_lut = "off";
defparam \h2[5]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h2[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y31_N41
dffeas \h2[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h2[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[5]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[5] .is_wysiwyg = "true";
defparam \h2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y29_N18
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( !h2[6] ) + ( \i1|C_o[6]~reg0_q  ) + ( \Add4~22  ))
// \Add4~26  = CARRY(( !h2[6] ) + ( \i1|C_o[6]~reg0_q  ) + ( \Add4~22  ))

	.dataa(gnd),
	.datab(!\i1|C_o[6]~reg0_q ),
	.datac(gnd),
	.datad(!h2[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000CCCC0000FF00;
defparam \Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y29_N39
cyclonev_lcell_comb \h2[6]~3 (
// Equation(s):
// \h2[6]~3_combout  = ( !\Add4~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[6]~3 .extended_lut = "off";
defparam \h2[6]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h2[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y29_N41
dffeas \h2[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h2[6]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[6]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[6] .is_wysiwyg = "true";
defparam \h2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y33_N36
cyclonev_lcell_comb \h2[6]~_wirecell (
// Equation(s):
// \h2[6]~_wirecell_combout  = ( !h2[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h2[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[6]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[6]~_wirecell .extended_lut = "off";
defparam \h2[6]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h2[6]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y33_N37
dffeas \i1|reg_c[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[6]~feeder_combout ),
	.asdata(\h2[6]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[6] .is_wysiwyg = "true";
defparam \i1|reg_c[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y33_N49
dffeas \i1|C_o[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[6]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y29_N21
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( \i1|C_o[7]~reg0_q  ) + ( h2[7] ) + ( \Add4~26  ))
// \Add4~30  = CARRY(( \i1|C_o[7]~reg0_q  ) + ( h2[7] ) + ( \Add4~26  ))

	.dataa(!\i1|C_o[7]~reg0_q ),
	.datab(gnd),
	.datac(!h2[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h0000F0F000005555;
defparam \Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y29_N50
dffeas \h2[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add4~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[7]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[7] .is_wysiwyg = "true";
defparam \h2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y29_N24
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( \i1|C_o[8]~reg0_q  ) + ( !h2[8] ) + ( \Add4~30  ))
// \Add4~34  = CARRY(( \i1|C_o[8]~reg0_q  ) + ( !h2[8] ) + ( \Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h2[8]),
	.datad(!\i1|C_o[8]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h00000F0F000000FF;
defparam \Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y29_N21
cyclonev_lcell_comb \h2[8]~4 (
// Equation(s):
// \h2[8]~4_combout  = ( !\Add4~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[8]~4 .extended_lut = "off";
defparam \h2[8]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h2[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y29_N23
dffeas \h2[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h2[8]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[8]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[8] .is_wysiwyg = "true";
defparam \h2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y30_N39
cyclonev_lcell_comb \h2[8]~_wirecell (
// Equation(s):
// \h2[8]~_wirecell_combout  = !h2[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h2[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[8]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[8]~_wirecell .extended_lut = "off";
defparam \h2[8]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h2[8]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y30_N38
dffeas \i1|reg_c[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[8]~feeder_combout ),
	.asdata(\h2[8]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[8] .is_wysiwyg = "true";
defparam \i1|reg_c[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N32
dffeas \i1|C_o[8]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[8]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y31_N48
cyclonev_lcell_comb \i1|Gate1|MAJ[8]~8 (
// Equation(s):
// \i1|Gate1|MAJ[8]~8_combout  = ( \i1|C_o[8]~reg0_q  & ( (\i1|B_o[8]~reg0_q ) # (\i1|A_o[8]~reg0_q ) ) ) # ( !\i1|C_o[8]~reg0_q  & ( (\i1|A_o[8]~reg0_q  & \i1|B_o[8]~reg0_q ) ) )

	.dataa(gnd),
	.datab(!\i1|A_o[8]~reg0_q ),
	.datac(!\i1|B_o[8]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_o[8]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[8]~8 .extended_lut = "off";
defparam \i1|Gate1|MAJ[8]~8 .lut_mask = 64'h030303033F3F3F3F;
defparam \i1|Gate1|MAJ[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y31_N39
cyclonev_lcell_comb \i1|Gate1|MAJ[7]~7 (
// Equation(s):
// \i1|Gate1|MAJ[7]~7_combout  = ( \i1|B_o[7]~reg0_q  & ( (\i1|A_o[7]~reg0_q ) # (\i1|C_o[7]~reg0_q ) ) ) # ( !\i1|B_o[7]~reg0_q  & ( (\i1|C_o[7]~reg0_q  & \i1|A_o[7]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_o[7]~reg0_q ),
	.datad(!\i1|A_o[7]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|B_o[7]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[7]~7 .extended_lut = "off";
defparam \i1|Gate1|MAJ[7]~7 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \i1|Gate1|MAJ[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y29_N45
cyclonev_lcell_comb \i1|Gate1|SIG1[7] (
// Equation(s):
// \i1|Gate1|SIG1 [7] = ( \i1|E_o[13]~reg0_q  & ( \i1|E_o[18]~reg0_q  & ( \i1|E_o[0]~reg0_q  ) ) ) # ( !\i1|E_o[13]~reg0_q  & ( \i1|E_o[18]~reg0_q  & ( !\i1|E_o[0]~reg0_q  ) ) ) # ( \i1|E_o[13]~reg0_q  & ( !\i1|E_o[18]~reg0_q  & ( !\i1|E_o[0]~reg0_q  ) ) ) # 
// ( !\i1|E_o[13]~reg0_q  & ( !\i1|E_o[18]~reg0_q  & ( \i1|E_o[0]~reg0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|E_o[0]~reg0_q ),
	.datae(!\i1|E_o[13]~reg0_q ),
	.dataf(!\i1|E_o[18]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[7] .extended_lut = "off";
defparam \i1|Gate1|SIG1[7] .lut_mask = 64'h00FFFF00FF0000FF;
defparam \i1|Gate1|SIG1[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y32_N7
dffeas \i1|G_o[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[7]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N56
dffeas \i1|E_o[17]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[17]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[17]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_o[17]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N57
cyclonev_lcell_comb \i1|Gate1|SIG1[6] (
// Equation(s):
// \i1|Gate1|SIG1 [6] = ( \i1|E_o[17]~reg0DUPLICATE_q  & ( \i1|E_o[31]~reg0_q  & ( \i1|E_o[12]~reg0_q  ) ) ) # ( !\i1|E_o[17]~reg0DUPLICATE_q  & ( \i1|E_o[31]~reg0_q  & ( !\i1|E_o[12]~reg0_q  ) ) ) # ( \i1|E_o[17]~reg0DUPLICATE_q  & ( !\i1|E_o[31]~reg0_q  & 
// ( !\i1|E_o[12]~reg0_q  ) ) ) # ( !\i1|E_o[17]~reg0DUPLICATE_q  & ( !\i1|E_o[31]~reg0_q  & ( \i1|E_o[12]~reg0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[12]~reg0_q ),
	.datad(gnd),
	.datae(!\i1|E_o[17]~reg0DUPLICATE_q ),
	.dataf(!\i1|E_o[31]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[6] .extended_lut = "off";
defparam \i1|Gate1|SIG1[6] .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \i1|Gate1|SIG1[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y29_N39
cyclonev_lcell_comb \i1|Gate1|SIG1[5] (
// Equation(s):
// \i1|Gate1|SIG1 [5] = ( \i1|E_o[11]~reg0_q  & ( !\i1|E_o[16]~reg0_q  $ (\i1|E_o[30]~reg0_q ) ) ) # ( !\i1|E_o[11]~reg0_q  & ( !\i1|E_o[16]~reg0_q  $ (!\i1|E_o[30]~reg0_q ) ) )

	.dataa(!\i1|E_o[16]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|E_o[30]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|E_o[11]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[5] .extended_lut = "off";
defparam \i1|Gate1|SIG1[5] .lut_mask = 64'h55AA55AAAA55AA55;
defparam \i1|Gate1|SIG1[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y29_N51
cyclonev_lcell_comb \i1|Gate1|SIG1[3] (
// Equation(s):
// \i1|Gate1|SIG1 [3] = ( \i1|E_o[28]~reg0DUPLICATE_q  & ( !\i1|E_o[9]~reg0_q  $ (\i1|E_o[14]~reg0DUPLICATE_q ) ) ) # ( !\i1|E_o[28]~reg0DUPLICATE_q  & ( !\i1|E_o[9]~reg0_q  $ (!\i1|E_o[14]~reg0DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[9]~reg0_q ),
	.datad(!\i1|E_o[14]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i1|E_o[28]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[3] .extended_lut = "off";
defparam \i1|Gate1|SIG1[3] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \i1|Gate1|SIG1[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y32_N49
dffeas \i1|G_o[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|G_o[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[3]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y32_N39
cyclonev_lcell_comb \i1|Add6~13 (
// Equation(s):
// \i1|Add6~13_sumout  = SUM(( \i1|Gate1|SIG1 [3] ) + ( (!\i1|E_o[3]~reg0_q  & ((\i1|G_o[3]~reg0_q ))) # (\i1|E_o[3]~reg0_q  & (\i1|F_o[3]~reg0_q )) ) + ( \i1|Add6~10  ))
// \i1|Add6~14  = CARRY(( \i1|Gate1|SIG1 [3] ) + ( (!\i1|E_o[3]~reg0_q  & ((\i1|G_o[3]~reg0_q ))) # (\i1|E_o[3]~reg0_q  & (\i1|F_o[3]~reg0_q )) ) + ( \i1|Add6~10  ))

	.dataa(gnd),
	.datab(!\i1|F_o[3]~reg0_q ),
	.datac(!\i1|E_o[3]~reg0_q ),
	.datad(!\i1|Gate1|SIG1 [3]),
	.datae(gnd),
	.dataf(!\i1|G_o[3]~reg0_q ),
	.datag(gnd),
	.cin(\i1|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~13_sumout ),
	.cout(\i1|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~13 .extended_lut = "off";
defparam \i1|Add6~13 .lut_mask = 64'h0000FC0C000000FF;
defparam \i1|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y32_N42
cyclonev_lcell_comb \i1|Add6~17 (
// Equation(s):
// \i1|Add6~17_sumout  = SUM(( \i1|Gate1|SIG1 [4] ) + ( (!\i1|E_o[4]~reg0_q  & ((\i1|G_o[4]~reg0_q ))) # (\i1|E_o[4]~reg0_q  & (\i1|F_o[4]~reg0_q )) ) + ( \i1|Add6~14  ))
// \i1|Add6~18  = CARRY(( \i1|Gate1|SIG1 [4] ) + ( (!\i1|E_o[4]~reg0_q  & ((\i1|G_o[4]~reg0_q ))) # (\i1|E_o[4]~reg0_q  & (\i1|F_o[4]~reg0_q )) ) + ( \i1|Add6~14  ))

	.dataa(!\i1|F_o[4]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|E_o[4]~reg0_q ),
	.datad(!\i1|Gate1|SIG1 [4]),
	.datae(gnd),
	.dataf(!\i1|G_o[4]~reg0_q ),
	.datag(gnd),
	.cin(\i1|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~17_sumout ),
	.cout(\i1|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~17 .extended_lut = "off";
defparam \i1|Add6~17 .lut_mask = 64'h0000FA0A000000FF;
defparam \i1|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y32_N45
cyclonev_lcell_comb \i1|Add6~21 (
// Equation(s):
// \i1|Add6~21_sumout  = SUM(( \i1|Gate1|SIG1 [5] ) + ( (!\i1|E_o[5]~reg0_q  & ((\i1|G_o[5]~reg0_q ))) # (\i1|E_o[5]~reg0_q  & (\i1|F_o[5]~reg0DUPLICATE_q )) ) + ( \i1|Add6~18  ))
// \i1|Add6~22  = CARRY(( \i1|Gate1|SIG1 [5] ) + ( (!\i1|E_o[5]~reg0_q  & ((\i1|G_o[5]~reg0_q ))) # (\i1|E_o[5]~reg0_q  & (\i1|F_o[5]~reg0DUPLICATE_q )) ) + ( \i1|Add6~18  ))

	.dataa(gnd),
	.datab(!\i1|F_o[5]~reg0DUPLICATE_q ),
	.datac(!\i1|E_o[5]~reg0_q ),
	.datad(!\i1|Gate1|SIG1 [5]),
	.datae(gnd),
	.dataf(!\i1|G_o[5]~reg0_q ),
	.datag(gnd),
	.cin(\i1|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~21_sumout ),
	.cout(\i1|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~21 .extended_lut = "off";
defparam \i1|Add6~21 .lut_mask = 64'h0000FC0C000000FF;
defparam \i1|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y32_N48
cyclonev_lcell_comb \i1|Add6~25 (
// Equation(s):
// \i1|Add6~25_sumout  = SUM(( \i1|Gate1|SIG1 [6] ) + ( (!\i1|E_o[6]~reg0_q  & ((\i1|G_o[6]~reg0DUPLICATE_q ))) # (\i1|E_o[6]~reg0_q  & (\i1|F_o[6]~reg0DUPLICATE_q )) ) + ( \i1|Add6~22  ))
// \i1|Add6~26  = CARRY(( \i1|Gate1|SIG1 [6] ) + ( (!\i1|E_o[6]~reg0_q  & ((\i1|G_o[6]~reg0DUPLICATE_q ))) # (\i1|E_o[6]~reg0_q  & (\i1|F_o[6]~reg0DUPLICATE_q )) ) + ( \i1|Add6~22  ))

	.dataa(!\i1|E_o[6]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|F_o[6]~reg0DUPLICATE_q ),
	.datad(!\i1|Gate1|SIG1 [6]),
	.datae(gnd),
	.dataf(!\i1|G_o[6]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(\i1|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~25_sumout ),
	.cout(\i1|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~25 .extended_lut = "off";
defparam \i1|Add6~25 .lut_mask = 64'h0000FA50000000FF;
defparam \i1|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y32_N51
cyclonev_lcell_comb \i1|Add6~29 (
// Equation(s):
// \i1|Add6~29_sumout  = SUM(( \i1|Gate1|SIG1 [7] ) + ( (!\i1|E_o[7]~reg0DUPLICATE_q  & ((\i1|G_o[7]~reg0_q ))) # (\i1|E_o[7]~reg0DUPLICATE_q  & (\i1|F_o[7]~reg0_q )) ) + ( \i1|Add6~26  ))
// \i1|Add6~30  = CARRY(( \i1|Gate1|SIG1 [7] ) + ( (!\i1|E_o[7]~reg0DUPLICATE_q  & ((\i1|G_o[7]~reg0_q ))) # (\i1|E_o[7]~reg0DUPLICATE_q  & (\i1|F_o[7]~reg0_q )) ) + ( \i1|Add6~26  ))

	.dataa(gnd),
	.datab(!\i1|F_o[7]~reg0_q ),
	.datac(!\i1|E_o[7]~reg0DUPLICATE_q ),
	.datad(!\i1|Gate1|SIG1 [7]),
	.datae(gnd),
	.dataf(!\i1|G_o[7]~reg0_q ),
	.datag(gnd),
	.cin(\i1|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~29_sumout ),
	.cout(\i1|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~29 .extended_lut = "off";
defparam \i1|Add6~29 .lut_mask = 64'h0000FC0C000000FF;
defparam \i1|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N6
cyclonev_lcell_comb \i1|Gate1|MAJ[6]~6 (
// Equation(s):
// \i1|Gate1|MAJ[6]~6_combout  = ( \i1|C_o[6]~reg0_q  & ( \i1|B_o[6]~reg0_q  ) ) # ( !\i1|C_o[6]~reg0_q  & ( \i1|B_o[6]~reg0_q  & ( \i1|A_o[6]~reg0_q  ) ) ) # ( \i1|C_o[6]~reg0_q  & ( !\i1|B_o[6]~reg0_q  & ( \i1|A_o[6]~reg0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[6]~reg0_q ),
	.datad(gnd),
	.datae(!\i1|C_o[6]~reg0_q ),
	.dataf(!\i1|B_o[6]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[6]~6 .extended_lut = "off";
defparam \i1|Gate1|MAJ[6]~6 .lut_mask = 64'h00000F0F0F0FFFFF;
defparam \i1|Gate1|MAJ[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y31_N32
dffeas \i1|A_o[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|A_o[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[5]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y31_N45
cyclonev_lcell_comb \i1|Gate1|MAJ[5]~5 (
// Equation(s):
// \i1|Gate1|MAJ[5]~5_combout  = ( \i1|C_o[5]~reg0_q  & ( (\i1|B_o[5]~reg0_q ) # (\i1|A_o[5]~reg0_q ) ) ) # ( !\i1|C_o[5]~reg0_q  & ( (\i1|A_o[5]~reg0_q  & \i1|B_o[5]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[5]~reg0_q ),
	.datad(!\i1|B_o[5]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|C_o[5]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[5]~5 .extended_lut = "off";
defparam \i1|Gate1|MAJ[5]~5 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \i1|Gate1|MAJ[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y31_N12
cyclonev_lcell_comb \i1|Gate1|MAJ[4]~4 (
// Equation(s):
// \i1|Gate1|MAJ[4]~4_combout  = ( \i1|C_o[4]~reg0_q  & ( (\i1|A_o[4]~reg0_q ) # (\i1|B_o[4]~reg0_q ) ) ) # ( !\i1|C_o[4]~reg0_q  & ( (\i1|B_o[4]~reg0_q  & \i1|A_o[4]~reg0_q ) ) )

	.dataa(gnd),
	.datab(!\i1|B_o[4]~reg0_q ),
	.datac(!\i1|A_o[4]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_o[4]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[4]~4 .extended_lut = "off";
defparam \i1|Gate1|MAJ[4]~4 .lut_mask = 64'h030303033F3F3F3F;
defparam \i1|Gate1|MAJ[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y29_N58
dffeas \i1|B_o[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[3]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y29_N48
cyclonev_lcell_comb \i1|Gate1|MAJ[3]~3 (
// Equation(s):
// \i1|Gate1|MAJ[3]~3_combout  = ( \i1|A_o[3]~reg0_q  & ( \i1|B_o[3]~reg0_q  ) ) # ( !\i1|A_o[3]~reg0_q  & ( \i1|B_o[3]~reg0_q  & ( \i1|C_o[3]~reg0_q  ) ) ) # ( \i1|A_o[3]~reg0_q  & ( !\i1|B_o[3]~reg0_q  & ( \i1|C_o[3]~reg0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_o[3]~reg0_q ),
	.datad(gnd),
	.datae(!\i1|A_o[3]~reg0_q ),
	.dataf(!\i1|B_o[3]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[3]~3 .extended_lut = "off";
defparam \i1|Gate1|MAJ[3]~3 .lut_mask = 64'h00000F0F0F0FFFFF;
defparam \i1|Gate1|MAJ[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y31_N26
dffeas \i1|A_o[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[2]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N56
dffeas \i1|C_o[2]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[2]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[2]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|C_o[2]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y31_N27
cyclonev_lcell_comb \i1|Gate1|MAJ[2]~2 (
// Equation(s):
// \i1|Gate1|MAJ[2]~2_combout  = ( \i1|C_o[2]~reg0DUPLICATE_q  & ( \i1|B_o[2]~reg0_q  ) ) # ( !\i1|C_o[2]~reg0DUPLICATE_q  & ( \i1|B_o[2]~reg0_q  & ( \i1|A_o[2]~reg0_q  ) ) ) # ( \i1|C_o[2]~reg0DUPLICATE_q  & ( !\i1|B_o[2]~reg0_q  & ( \i1|A_o[2]~reg0_q  ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|A_o[2]~reg0_q ),
	.datae(!\i1|C_o[2]~reg0DUPLICATE_q ),
	.dataf(!\i1|B_o[2]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[2]~2 .extended_lut = "off";
defparam \i1|Gate1|MAJ[2]~2 .lut_mask = 64'h000000FF00FFFFFF;
defparam \i1|Gate1|MAJ[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y31_N2
dffeas \i1|B_o[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[1]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y31_N51
cyclonev_lcell_comb \i1|Gate1|MAJ[1]~1 (
// Equation(s):
// \i1|Gate1|MAJ[1]~1_combout  = ( \i1|C_o[1]~reg0_q  & ( (\i1|A_o[1]~reg0_q ) # (\i1|B_o[1]~reg0_q ) ) ) # ( !\i1|C_o[1]~reg0_q  & ( (\i1|B_o[1]~reg0_q  & \i1|A_o[1]~reg0_q ) ) )

	.dataa(!\i1|B_o[1]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|A_o[1]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_o[1]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[1]~1 .extended_lut = "off";
defparam \i1|Gate1|MAJ[1]~1 .lut_mask = 64'h050505055F5F5F5F;
defparam \i1|Gate1|MAJ[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y31_N0
cyclonev_lcell_comb \i1|Add0~129 (
// Equation(s):
// \i1|Add0~129_sumout  = SUM(( \i1|Add6~1_sumout  ) + ( \i1|Gate1|MAJ[0]~0_combout  ) + ( !VCC ))
// \i1|Add0~130  = CARRY(( \i1|Add6~1_sumout  ) + ( \i1|Gate1|MAJ[0]~0_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Gate1|MAJ[0]~0_combout ),
	.datad(!\i1|Add6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~129_sumout ),
	.cout(\i1|Add0~130 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~129 .extended_lut = "off";
defparam \i1|Add0~129 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add0~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y31_N3
cyclonev_lcell_comb \i1|Add0~133 (
// Equation(s):
// \i1|Add0~133_sumout  = SUM(( \i1|Gate1|MAJ[1]~1_combout  ) + ( \i1|Add6~5_sumout  ) + ( \i1|Add0~130  ))
// \i1|Add0~134  = CARRY(( \i1|Gate1|MAJ[1]~1_combout  ) + ( \i1|Add6~5_sumout  ) + ( \i1|Add0~130  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Add6~5_sumout ),
	.datad(!\i1|Gate1|MAJ[1]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~133_sumout ),
	.cout(\i1|Add0~134 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~133 .extended_lut = "off";
defparam \i1|Add0~133 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add0~133 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y31_N6
cyclonev_lcell_comb \i1|Add0~137 (
// Equation(s):
// \i1|Add0~137_sumout  = SUM(( \i1|Add6~9_sumout  ) + ( \i1|Gate1|MAJ[2]~2_combout  ) + ( \i1|Add0~134  ))
// \i1|Add0~138  = CARRY(( \i1|Add6~9_sumout  ) + ( \i1|Gate1|MAJ[2]~2_combout  ) + ( \i1|Add0~134  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Gate1|MAJ[2]~2_combout ),
	.datad(!\i1|Add6~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~137_sumout ),
	.cout(\i1|Add0~138 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~137 .extended_lut = "off";
defparam \i1|Add0~137 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add0~137 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y31_N9
cyclonev_lcell_comb \i1|Add0~141 (
// Equation(s):
// \i1|Add0~141_sumout  = SUM(( \i1|Gate1|MAJ[3]~3_combout  ) + ( \i1|Add6~13_sumout  ) + ( \i1|Add0~138  ))
// \i1|Add0~142  = CARRY(( \i1|Gate1|MAJ[3]~3_combout  ) + ( \i1|Add6~13_sumout  ) + ( \i1|Add0~138  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Add6~13_sumout ),
	.datad(!\i1|Gate1|MAJ[3]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~141_sumout ),
	.cout(\i1|Add0~142 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~141 .extended_lut = "off";
defparam \i1|Add0~141 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add0~141 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y31_N12
cyclonev_lcell_comb \i1|Add0~145 (
// Equation(s):
// \i1|Add0~145_sumout  = SUM(( \i1|Add6~17_sumout  ) + ( \i1|Gate1|MAJ[4]~4_combout  ) + ( \i1|Add0~142  ))
// \i1|Add0~146  = CARRY(( \i1|Add6~17_sumout  ) + ( \i1|Gate1|MAJ[4]~4_combout  ) + ( \i1|Add0~142  ))

	.dataa(gnd),
	.datab(!\i1|Gate1|MAJ[4]~4_combout ),
	.datac(!\i1|Add6~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~145_sumout ),
	.cout(\i1|Add0~146 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~145 .extended_lut = "off";
defparam \i1|Add0~145 .lut_mask = 64'h0000CCCC00000F0F;
defparam \i1|Add0~145 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y31_N15
cyclonev_lcell_comb \i1|Add0~149 (
// Equation(s):
// \i1|Add0~149_sumout  = SUM(( \i1|Add6~21_sumout  ) + ( \i1|Gate1|MAJ[5]~5_combout  ) + ( \i1|Add0~146  ))
// \i1|Add0~150  = CARRY(( \i1|Add6~21_sumout  ) + ( \i1|Gate1|MAJ[5]~5_combout  ) + ( \i1|Add0~146  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Gate1|MAJ[5]~5_combout ),
	.datad(!\i1|Add6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~149_sumout ),
	.cout(\i1|Add0~150 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~149 .extended_lut = "off";
defparam \i1|Add0~149 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add0~149 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y31_N18
cyclonev_lcell_comb \i1|Add0~153 (
// Equation(s):
// \i1|Add0~153_sumout  = SUM(( \i1|Gate1|MAJ[6]~6_combout  ) + ( \i1|Add6~25_sumout  ) + ( \i1|Add0~150  ))
// \i1|Add0~154  = CARRY(( \i1|Gate1|MAJ[6]~6_combout  ) + ( \i1|Add6~25_sumout  ) + ( \i1|Add0~150  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Add6~25_sumout ),
	.datad(!\i1|Gate1|MAJ[6]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~150 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~153_sumout ),
	.cout(\i1|Add0~154 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~153 .extended_lut = "off";
defparam \i1|Add0~153 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add0~153 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y31_N21
cyclonev_lcell_comb \i1|Add0~157 (
// Equation(s):
// \i1|Add0~157_sumout  = SUM(( \i1|Add6~29_sumout  ) + ( \i1|Gate1|MAJ[7]~7_combout  ) + ( \i1|Add0~154  ))
// \i1|Add0~158  = CARRY(( \i1|Add6~29_sumout  ) + ( \i1|Gate1|MAJ[7]~7_combout  ) + ( \i1|Add0~154  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Gate1|MAJ[7]~7_combout ),
	.datad(!\i1|Add6~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~154 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~157_sumout ),
	.cout(\i1|Add0~158 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~157 .extended_lut = "off";
defparam \i1|Add0~157 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add0~157 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y31_N24
cyclonev_lcell_comb \i1|Add0~161 (
// Equation(s):
// \i1|Add0~161_sumout  = SUM(( \i1|Add6~33_sumout  ) + ( \i1|Gate1|MAJ[8]~8_combout  ) + ( \i1|Add0~158  ))
// \i1|Add0~162  = CARRY(( \i1|Add6~33_sumout  ) + ( \i1|Gate1|MAJ[8]~8_combout  ) + ( \i1|Add0~158  ))

	.dataa(gnd),
	.datab(!\i1|Gate1|MAJ[8]~8_combout ),
	.datac(!\i1|Add6~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~158 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~161_sumout ),
	.cout(\i1|Add0~162 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~161 .extended_lut = "off";
defparam \i1|Add0~161 .lut_mask = 64'h0000CCCC00000F0F;
defparam \i1|Add0~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y32_N30
cyclonev_lcell_comb \i1|Add0~1 (
// Equation(s):
// \i1|Add0~1_sumout  = SUM(( !\i0|Wt_o[0]~0_combout  $ (!\i1|Add0~129_sumout  $ (\i1|Add3~1_sumout )) ) + ( !VCC ) + ( !VCC ))
// \i1|Add0~2  = CARRY(( !\i0|Wt_o[0]~0_combout  $ (!\i1|Add0~129_sumout  $ (\i1|Add3~1_sumout )) ) + ( !VCC ) + ( !VCC ))
// \i1|Add0~3  = SHARE((!\i0|Wt_o[0]~0_combout  & (\i1|Add0~129_sumout  & \i1|Add3~1_sumout )) # (\i0|Wt_o[0]~0_combout  & ((\i1|Add3~1_sumout ) # (\i1|Add0~129_sumout ))))

	.dataa(!\i0|Wt_o[0]~0_combout ),
	.datab(gnd),
	.datac(!\i1|Add0~129_sumout ),
	.datad(!\i1|Add3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~1_sumout ),
	.cout(\i1|Add0~2 ),
	.shareout(\i1|Add0~3 ));
// synopsys translate_off
defparam \i1|Add0~1 .extended_lut = "off";
defparam \i1|Add0~1 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y32_N33
cyclonev_lcell_comb \i1|Add0~5 (
// Equation(s):
// \i1|Add0~5_sumout  = SUM(( !\i1|Add3~5_sumout  $ (!\i1|Add0~133_sumout  $ (\i0|Wt_o[1]~1_combout )) ) + ( \i1|Add0~3  ) + ( \i1|Add0~2  ))
// \i1|Add0~6  = CARRY(( !\i1|Add3~5_sumout  $ (!\i1|Add0~133_sumout  $ (\i0|Wt_o[1]~1_combout )) ) + ( \i1|Add0~3  ) + ( \i1|Add0~2  ))
// \i1|Add0~7  = SHARE((!\i1|Add3~5_sumout  & (\i1|Add0~133_sumout  & \i0|Wt_o[1]~1_combout )) # (\i1|Add3~5_sumout  & ((\i0|Wt_o[1]~1_combout ) # (\i1|Add0~133_sumout ))))

	.dataa(gnd),
	.datab(!\i1|Add3~5_sumout ),
	.datac(!\i1|Add0~133_sumout ),
	.datad(!\i0|Wt_o[1]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~2 ),
	.sharein(\i1|Add0~3 ),
	.combout(),
	.sumout(\i1|Add0~5_sumout ),
	.cout(\i1|Add0~6 ),
	.shareout(\i1|Add0~7 ));
// synopsys translate_off
defparam \i1|Add0~5 .extended_lut = "off";
defparam \i1|Add0~5 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y32_N36
cyclonev_lcell_comb \i1|Add0~9 (
// Equation(s):
// \i1|Add0~9_sumout  = SUM(( !\i1|Add3~9_sumout  $ (!\i1|Add0~137_sumout  $ (\i0|Wt_o[2]~2_combout )) ) + ( \i1|Add0~7  ) + ( \i1|Add0~6  ))
// \i1|Add0~10  = CARRY(( !\i1|Add3~9_sumout  $ (!\i1|Add0~137_sumout  $ (\i0|Wt_o[2]~2_combout )) ) + ( \i1|Add0~7  ) + ( \i1|Add0~6  ))
// \i1|Add0~11  = SHARE((!\i1|Add3~9_sumout  & (\i1|Add0~137_sumout  & \i0|Wt_o[2]~2_combout )) # (\i1|Add3~9_sumout  & ((\i0|Wt_o[2]~2_combout ) # (\i1|Add0~137_sumout ))))

	.dataa(!\i1|Add3~9_sumout ),
	.datab(gnd),
	.datac(!\i1|Add0~137_sumout ),
	.datad(!\i0|Wt_o[2]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~6 ),
	.sharein(\i1|Add0~7 ),
	.combout(),
	.sumout(\i1|Add0~9_sumout ),
	.cout(\i1|Add0~10 ),
	.shareout(\i1|Add0~11 ));
// synopsys translate_off
defparam \i1|Add0~9 .extended_lut = "off";
defparam \i1|Add0~9 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add0~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y32_N39
cyclonev_lcell_comb \i1|Add0~13 (
// Equation(s):
// \i1|Add0~13_sumout  = SUM(( !\i0|Wt_o[3]~4_combout  $ (!\i1|Add3~13_sumout  $ (\i1|Add0~141_sumout )) ) + ( \i1|Add0~11  ) + ( \i1|Add0~10  ))
// \i1|Add0~14  = CARRY(( !\i0|Wt_o[3]~4_combout  $ (!\i1|Add3~13_sumout  $ (\i1|Add0~141_sumout )) ) + ( \i1|Add0~11  ) + ( \i1|Add0~10  ))
// \i1|Add0~15  = SHARE((!\i0|Wt_o[3]~4_combout  & (\i1|Add3~13_sumout  & \i1|Add0~141_sumout )) # (\i0|Wt_o[3]~4_combout  & ((\i1|Add0~141_sumout ) # (\i1|Add3~13_sumout ))))

	.dataa(gnd),
	.datab(!\i0|Wt_o[3]~4_combout ),
	.datac(!\i1|Add3~13_sumout ),
	.datad(!\i1|Add0~141_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~10 ),
	.sharein(\i1|Add0~11 ),
	.combout(),
	.sumout(\i1|Add0~13_sumout ),
	.cout(\i1|Add0~14 ),
	.shareout(\i1|Add0~15 ));
// synopsys translate_off
defparam \i1|Add0~13 .extended_lut = "off";
defparam \i1|Add0~13 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y32_N42
cyclonev_lcell_comb \i1|Add0~17 (
// Equation(s):
// \i1|Add0~17_sumout  = SUM(( !\i1|Add3~17_sumout  $ (!\i0|Wt_o[4]~6_combout  $ (\i1|Add0~145_sumout )) ) + ( \i1|Add0~15  ) + ( \i1|Add0~14  ))
// \i1|Add0~18  = CARRY(( !\i1|Add3~17_sumout  $ (!\i0|Wt_o[4]~6_combout  $ (\i1|Add0~145_sumout )) ) + ( \i1|Add0~15  ) + ( \i1|Add0~14  ))
// \i1|Add0~19  = SHARE((!\i1|Add3~17_sumout  & (\i0|Wt_o[4]~6_combout  & \i1|Add0~145_sumout )) # (\i1|Add3~17_sumout  & ((\i1|Add0~145_sumout ) # (\i0|Wt_o[4]~6_combout ))))

	.dataa(gnd),
	.datab(!\i1|Add3~17_sumout ),
	.datac(!\i0|Wt_o[4]~6_combout ),
	.datad(!\i1|Add0~145_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~14 ),
	.sharein(\i1|Add0~15 ),
	.combout(),
	.sumout(\i1|Add0~17_sumout ),
	.cout(\i1|Add0~18 ),
	.shareout(\i1|Add0~19 ));
// synopsys translate_off
defparam \i1|Add0~17 .extended_lut = "off";
defparam \i1|Add0~17 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y32_N45
cyclonev_lcell_comb \i1|Add0~21 (
// Equation(s):
// \i1|Add0~21_sumout  = SUM(( !\i0|Wt_o[5]~8_combout  $ (!\i1|Add3~21_sumout  $ (\i1|Add0~149_sumout )) ) + ( \i1|Add0~19  ) + ( \i1|Add0~18  ))
// \i1|Add0~22  = CARRY(( !\i0|Wt_o[5]~8_combout  $ (!\i1|Add3~21_sumout  $ (\i1|Add0~149_sumout )) ) + ( \i1|Add0~19  ) + ( \i1|Add0~18  ))
// \i1|Add0~23  = SHARE((!\i0|Wt_o[5]~8_combout  & (\i1|Add3~21_sumout  & \i1|Add0~149_sumout )) # (\i0|Wt_o[5]~8_combout  & ((\i1|Add0~149_sumout ) # (\i1|Add3~21_sumout ))))

	.dataa(!\i0|Wt_o[5]~8_combout ),
	.datab(gnd),
	.datac(!\i1|Add3~21_sumout ),
	.datad(!\i1|Add0~149_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~18 ),
	.sharein(\i1|Add0~19 ),
	.combout(),
	.sumout(\i1|Add0~21_sumout ),
	.cout(\i1|Add0~22 ),
	.shareout(\i1|Add0~23 ));
// synopsys translate_off
defparam \i1|Add0~21 .extended_lut = "off";
defparam \i1|Add0~21 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add0~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y32_N48
cyclonev_lcell_comb \i1|Add0~25 (
// Equation(s):
// \i1|Add0~25_sumout  = SUM(( !\i0|Wt_o[6]~10_combout  $ (!\i1|Add3~25_sumout  $ (\i1|Add0~153_sumout )) ) + ( \i1|Add0~23  ) + ( \i1|Add0~22  ))
// \i1|Add0~26  = CARRY(( !\i0|Wt_o[6]~10_combout  $ (!\i1|Add3~25_sumout  $ (\i1|Add0~153_sumout )) ) + ( \i1|Add0~23  ) + ( \i1|Add0~22  ))
// \i1|Add0~27  = SHARE((!\i0|Wt_o[6]~10_combout  & (\i1|Add3~25_sumout  & \i1|Add0~153_sumout )) # (\i0|Wt_o[6]~10_combout  & ((\i1|Add0~153_sumout ) # (\i1|Add3~25_sumout ))))

	.dataa(gnd),
	.datab(!\i0|Wt_o[6]~10_combout ),
	.datac(!\i1|Add3~25_sumout ),
	.datad(!\i1|Add0~153_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~22 ),
	.sharein(\i1|Add0~23 ),
	.combout(),
	.sumout(\i1|Add0~25_sumout ),
	.cout(\i1|Add0~26 ),
	.shareout(\i1|Add0~27 ));
// synopsys translate_off
defparam \i1|Add0~25 .extended_lut = "off";
defparam \i1|Add0~25 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add0~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y32_N51
cyclonev_lcell_comb \i1|Add0~29 (
// Equation(s):
// \i1|Add0~29_sumout  = SUM(( !\i1|Add3~29_sumout  $ (!\i0|Wt_o[7]~12_combout  $ (\i1|Add0~157_sumout )) ) + ( \i1|Add0~27  ) + ( \i1|Add0~26  ))
// \i1|Add0~30  = CARRY(( !\i1|Add3~29_sumout  $ (!\i0|Wt_o[7]~12_combout  $ (\i1|Add0~157_sumout )) ) + ( \i1|Add0~27  ) + ( \i1|Add0~26  ))
// \i1|Add0~31  = SHARE((!\i1|Add3~29_sumout  & (\i0|Wt_o[7]~12_combout  & \i1|Add0~157_sumout )) # (\i1|Add3~29_sumout  & ((\i1|Add0~157_sumout ) # (\i0|Wt_o[7]~12_combout ))))

	.dataa(!\i1|Add3~29_sumout ),
	.datab(gnd),
	.datac(!\i0|Wt_o[7]~12_combout ),
	.datad(!\i1|Add0~157_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~26 ),
	.sharein(\i1|Add0~27 ),
	.combout(),
	.sumout(\i1|Add0~29_sumout ),
	.cout(\i1|Add0~30 ),
	.shareout(\i1|Add0~31 ));
// synopsys translate_off
defparam \i1|Add0~29 .extended_lut = "off";
defparam \i1|Add0~29 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add0~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y32_N54
cyclonev_lcell_comb \i1|Add0~33 (
// Equation(s):
// \i1|Add0~33_sumout  = SUM(( !\i0|Wt_o[8]~14_combout  $ (!\i1|Add3~33_sumout  $ (\i1|Add0~161_sumout )) ) + ( \i1|Add0~31  ) + ( \i1|Add0~30  ))
// \i1|Add0~34  = CARRY(( !\i0|Wt_o[8]~14_combout  $ (!\i1|Add3~33_sumout  $ (\i1|Add0~161_sumout )) ) + ( \i1|Add0~31  ) + ( \i1|Add0~30  ))
// \i1|Add0~35  = SHARE((!\i0|Wt_o[8]~14_combout  & (\i1|Add3~33_sumout  & \i1|Add0~161_sumout )) # (\i0|Wt_o[8]~14_combout  & ((\i1|Add0~161_sumout ) # (\i1|Add3~33_sumout ))))

	.dataa(gnd),
	.datab(!\i0|Wt_o[8]~14_combout ),
	.datac(!\i1|Add3~33_sumout ),
	.datad(!\i1|Add0~161_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~30 ),
	.sharein(\i1|Add0~31 ),
	.combout(),
	.sumout(\i1|Add0~33_sumout ),
	.cout(\i1|Add0~34 ),
	.shareout(\i1|Add0~35 ));
// synopsys translate_off
defparam \i1|Add0~33 .extended_lut = "off";
defparam \i1|Add0~33 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add0~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y29_N0
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( \i1|A_o[0]~reg0_q  ) + ( !h0[0] ) + ( !VCC ))
// \Add2~2  = CARRY(( \i1|A_o[0]~reg0_q  ) + ( !h0[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\i1|A_o[0]~reg0_q ),
	.datac(!h0[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h00000F0F00003333;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y29_N3
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( \i1|A_o[1]~reg0_q  ) + ( !h0[1] ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( \i1|A_o[1]~reg0_q  ) + ( !h0[1] ) + ( \Add2~2  ))

	.dataa(!h0[1]),
	.datab(gnd),
	.datac(!\i1|A_o[1]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000555500000F0F;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y29_N36
cyclonev_lcell_comb \h0[1]~2 (
// Equation(s):
// \h0[1]~2_combout  = ( !\Add2~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add2~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[1]~2 .extended_lut = "off";
defparam \h0[1]~2 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h0[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y29_N38
dffeas \h0[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h0[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[1]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[1] .is_wysiwyg = "true";
defparam \h0[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y29_N6
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \i1|A_o[2]~reg0DUPLICATE_q  ) + ( !h0[2] ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( \i1|A_o[2]~reg0DUPLICATE_q  ) + ( !h0[2] ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h0[2]),
	.datad(!\i1|A_o[2]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h00000F0F000000FF;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y29_N51
cyclonev_lcell_comb \h0[2]~3 (
// Equation(s):
// \h0[2]~3_combout  = ( !\Add2~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[2]~3 .extended_lut = "off";
defparam \h0[2]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h0[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y29_N53
dffeas \h0[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h0[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[2]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[2] .is_wysiwyg = "true";
defparam \h0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y29_N9
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( \i1|A_o[3]~reg0_q  ) + ( h0[3] ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( \i1|A_o[3]~reg0_q  ) + ( h0[3] ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(!h0[3]),
	.datac(!\i1|A_o[3]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y29_N11
dffeas \h0[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[3]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[3] .is_wysiwyg = "true";
defparam \h0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y29_N12
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( \i1|A_o[4]~reg0_q  ) + ( h0[4] ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( \i1|A_o[4]~reg0_q  ) + ( h0[4] ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(!h0[4]),
	.datac(!\i1|A_o[4]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y29_N14
dffeas \h0[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[4]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[4] .is_wysiwyg = "true";
defparam \h0[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y29_N15
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( \i1|A_o[5]~reg0_q  ) + ( !h0[5] ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( \i1|A_o[5]~reg0_q  ) + ( !h0[5] ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h0[5]),
	.datad(!\i1|A_o[5]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h00000F0F000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y29_N9
cyclonev_lcell_comb \h0[5]~4 (
// Equation(s):
// \h0[5]~4_combout  = ( !\Add2~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[5]~4 .extended_lut = "off";
defparam \h0[5]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h0[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y29_N11
dffeas \h0[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h0[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[5]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[5] .is_wysiwyg = "true";
defparam \h0[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y29_N18
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( \i1|A_o[6]~reg0_q  ) + ( !h0[6] ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( \i1|A_o[6]~reg0_q  ) + ( !h0[6] ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(!\i1|A_o[6]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h0[6]),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h000000FF00003333;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y29_N6
cyclonev_lcell_comb \h0[6]~5 (
// Equation(s):
// \h0[6]~5_combout  = ( !\Add2~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[6]~5 .extended_lut = "off";
defparam \h0[6]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h0[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y29_N8
dffeas \h0[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h0[6]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[6]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[6] .is_wysiwyg = "true";
defparam \h0[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y29_N21
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( \i1|A_o[7]~reg0_q  ) + ( h0[7] ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( \i1|A_o[7]~reg0_q  ) + ( h0[7] ) + ( \Add2~26  ))

	.dataa(!h0[7]),
	.datab(gnd),
	.datac(!\i1|A_o[7]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y29_N23
dffeas \h0[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[7]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[7] .is_wysiwyg = "true";
defparam \h0[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y29_N24
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( h0[8] ) + ( \i1|A_o[8]~reg0_q  ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( h0[8] ) + ( \i1|A_o[8]~reg0_q  ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[8]~reg0_q ),
	.datad(!h0[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y29_N26
dffeas \h0[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[8]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[8] .is_wysiwyg = "true";
defparam \h0[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N55
dffeas \i1|reg_a[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~33_sumout ),
	.asdata(h0[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[8] .is_wysiwyg = "true";
defparam \i1|reg_a[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N47
dffeas \i1|A_o[8]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[8]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N54
cyclonev_lcell_comb \i1|reg_b[8]~feeder (
// Equation(s):
// \i1|reg_b[8]~feeder_combout  = ( \i1|A_o[8]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[8]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[8]~feeder .extended_lut = "off";
defparam \i1|reg_b[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_b[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y33_N55
dffeas \i1|reg_b[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[8]~feeder_combout ),
	.asdata(h1[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[8] .is_wysiwyg = "true";
defparam \i1|reg_b[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N53
dffeas \i1|B_o[8]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[8]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y29_N21
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( \i1|B_o[7]~reg0_q  ) + ( !h1[7] ) + ( \Add3~26  ))
// \Add3~30  = CARRY(( \i1|B_o[7]~reg0_q  ) + ( !h1[7] ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h1[7]),
	.datad(!\i1|B_o[7]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h00000F0F000000FF;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y29_N24
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( \i1|B_o[8]~reg0_q  ) + ( h1[8] ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( \i1|B_o[8]~reg0_q  ) + ( h1[8] ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h1[8]),
	.datad(!\i1|B_o[8]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y30_N3
cyclonev_lcell_comb \h1[8]~feeder (
// Equation(s):
// \h1[8]~feeder_combout  = ( \Add3~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[8]~feeder .extended_lut = "off";
defparam \h1[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \h1[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y30_N5
dffeas \h1[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[8]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[8] .is_wysiwyg = "true";
defparam \h1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y29_N27
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( !h1[9] ) + ( \i1|B_o[9]~reg0_q  ) + ( \Add3~34  ))
// \Add3~38  = CARRY(( !h1[9] ) + ( \i1|B_o[9]~reg0_q  ) + ( \Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[9]~reg0_q ),
	.datad(!h1[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y29_N0
cyclonev_lcell_comb \h1[9]~3 (
// Equation(s):
// \h1[9]~3_combout  = !\Add3~37_sumout 

	.dataa(gnd),
	.datab(!\Add3~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[9]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[9]~3 .extended_lut = "off";
defparam \h1[9]~3 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \h1[9]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y29_N2
dffeas \h1[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[9]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[9]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[9] .is_wysiwyg = "true";
defparam \h1[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y33_N45
cyclonev_lcell_comb \h1[9]~_wirecell (
// Equation(s):
// \h1[9]~_wirecell_combout  = ( !h1[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!h1[9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[9]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[9]~_wirecell .extended_lut = "off";
defparam \h1[9]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h1[9]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y33_N32
dffeas \i1|reg_b[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[9]~feeder_combout ),
	.asdata(\h1[9]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[9] .is_wysiwyg = "true";
defparam \i1|reg_b[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N17
dffeas \i1|B_o[9]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[9]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y29_N30
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( \i1|B_o[10]~reg0_q  ) + ( !h1[10] ) + ( \Add3~38  ))
// \Add3~42  = CARRY(( \i1|B_o[10]~reg0_q  ) + ( !h1[10] ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[10]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h1[10]),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h000000FF00000F0F;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y29_N33
cyclonev_lcell_comb \h1[10]~4 (
// Equation(s):
// \h1[10]~4_combout  = ( !\Add3~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[10]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[10]~4 .extended_lut = "off";
defparam \h1[10]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h1[10]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y29_N35
dffeas \h1[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[10]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[10]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[10] .is_wysiwyg = "true";
defparam \h1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y30_N57
cyclonev_lcell_comb \h1[10]~_wirecell (
// Equation(s):
// \h1[10]~_wirecell_combout  = ( !h1[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h1[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[10]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[10]~_wirecell .extended_lut = "off";
defparam \h1[10]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h1[10]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y30_N40
dffeas \i1|reg_b[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[10]~feeder_combout ),
	.asdata(\h1[10]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[10] .is_wysiwyg = "true";
defparam \i1|reg_b[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N30
cyclonev_lcell_comb \i1|B_o[10]~reg0feeder (
// Equation(s):
// \i1|B_o[10]~reg0feeder_combout  = ( \i1|reg_b [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_o[10]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_o[10]~reg0feeder .extended_lut = "off";
defparam \i1|B_o[10]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|B_o[10]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y33_N32
dffeas \i1|B_o[10]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|B_o[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[10]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y29_N33
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( \i1|B_o[11]~reg0_q  ) + ( !h1[11] ) + ( \Add3~42  ))
// \Add3~46  = CARRY(( \i1|B_o[11]~reg0_q  ) + ( !h1[11] ) + ( \Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h1[11]),
	.datad(!\i1|B_o[11]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h00000F0F000000FF;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y29_N15
cyclonev_lcell_comb \h1[11]~5 (
// Equation(s):
// \h1[11]~5_combout  = ( !\Add3~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[11]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[11]~5 .extended_lut = "off";
defparam \h1[11]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h1[11]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y29_N17
dffeas \h1[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[11]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[11]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[11] .is_wysiwyg = "true";
defparam \h1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y29_N36
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( h1[12] ) + ( \i1|B_o[12]~reg0_q  ) + ( \Add3~46  ))
// \Add3~50  = CARRY(( h1[12] ) + ( \i1|B_o[12]~reg0_q  ) + ( \Add3~46  ))

	.dataa(gnd),
	.datab(!\i1|B_o[12]~reg0_q ),
	.datac(gnd),
	.datad(!h1[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y29_N48
cyclonev_lcell_comb \h1[12]~feeder (
// Equation(s):
// \h1[12]~feeder_combout  = ( \Add3~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[12]~feeder .extended_lut = "off";
defparam \h1[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \h1[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y29_N50
dffeas \h1[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[12]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[12] .is_wysiwyg = "true";
defparam \h1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N7
dffeas \i1|reg_b[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[12]~feeder_combout ),
	.asdata(h1[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[12] .is_wysiwyg = "true";
defparam \i1|reg_b[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N32
dffeas \i1|B_o[12]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[12]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y29_N45
cyclonev_lcell_comb \i1|reg_c[12]~feeder (
// Equation(s):
// \i1|reg_c[12]~feeder_combout  = \i1|B_o[12]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[12]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[12]~feeder .extended_lut = "off";
defparam \i1|reg_c[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_c[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y29_N39
cyclonev_lcell_comb \h2[12]~_wirecell (
// Equation(s):
// \h2[12]~_wirecell_combout  = ( !h2[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h2[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[12]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[12]~_wirecell .extended_lut = "off";
defparam \h2[12]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h2[12]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y29_N46
dffeas \i1|reg_c[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[12]~feeder_combout ),
	.asdata(\h2[12]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[12] .is_wysiwyg = "true";
defparam \i1|reg_c[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N50
dffeas \i1|C_o[12]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[12]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y33_N36
cyclonev_lcell_comb \i1|reg_c[10]~feeder (
// Equation(s):
// \i1|reg_c[10]~feeder_combout  = ( \i1|B_o[10]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_o[10]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[10]~feeder .extended_lut = "off";
defparam \i1|reg_c[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_c[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y33_N37
dffeas \i1|reg_c[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[10]~feeder_combout ),
	.asdata(h2[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[10] .is_wysiwyg = "true";
defparam \i1|reg_c[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y33_N5
dffeas \i1|C_o[10]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[10]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y33_N33
cyclonev_lcell_comb \i1|reg_c[9]~feeder (
// Equation(s):
// \i1|reg_c[9]~feeder_combout  = \i1|B_o[9]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[9]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[9]~feeder .extended_lut = "off";
defparam \i1|reg_c[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_c[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y33_N12
cyclonev_lcell_comb \h2[9]~_wirecell (
// Equation(s):
// \h2[9]~_wirecell_combout  = !h2[9]

	.dataa(gnd),
	.datab(!h2[9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[9]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[9]~_wirecell .extended_lut = "off";
defparam \h2[9]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \h2[9]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y33_N35
dffeas \i1|reg_c[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[9]~feeder_combout ),
	.asdata(\h2[9]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[9] .is_wysiwyg = "true";
defparam \i1|reg_c[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N47
dffeas \i1|C_o[9]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[9]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y29_N27
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( \i1|C_o[9]~reg0_q  ) + ( !h2[9] ) + ( \Add4~34  ))
// \Add4~38  = CARRY(( \i1|C_o[9]~reg0_q  ) + ( !h2[9] ) + ( \Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h2[9]),
	.datad(!\i1|C_o[9]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h00000F0F000000FF;
defparam \Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y29_N24
cyclonev_lcell_comb \h2[9]~5 (
// Equation(s):
// \h2[9]~5_combout  = ( !\Add4~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add4~37_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[9]~5 .extended_lut = "off";
defparam \h2[9]~5 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h2[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y29_N26
dffeas \h2[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h2[9]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[9]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[9] .is_wysiwyg = "true";
defparam \h2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y29_N30
cyclonev_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_sumout  = SUM(( \i1|C_o[10]~reg0_q  ) + ( h2[10] ) + ( \Add4~38  ))
// \Add4~42  = CARRY(( \i1|C_o[10]~reg0_q  ) + ( h2[10] ) + ( \Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h2[10]),
	.datad(!\i1|C_o[10]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~41_sumout ),
	.cout(\Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \Add4~41 .extended_lut = "off";
defparam \Add4~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y29_N42
cyclonev_lcell_comb \h2[10]~feeder (
// Equation(s):
// \h2[10]~feeder_combout  = ( \Add4~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[10]~feeder .extended_lut = "off";
defparam \h2[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \h2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y29_N44
dffeas \h2[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[10]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[10] .is_wysiwyg = "true";
defparam \h2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y29_N33
cyclonev_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_sumout  = SUM(( \i1|C_o[11]~reg0_q  ) + ( h2[11] ) + ( \Add4~42  ))
// \Add4~46  = CARRY(( \i1|C_o[11]~reg0_q  ) + ( h2[11] ) + ( \Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h2[11]),
	.datad(!\i1|C_o[11]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~45_sumout ),
	.cout(\Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \Add4~45 .extended_lut = "off";
defparam \Add4~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y29_N29
dffeas \h2[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add4~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[11]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[11] .is_wysiwyg = "true";
defparam \h2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y29_N36
cyclonev_lcell_comb \Add4~49 (
// Equation(s):
// \Add4~49_sumout  = SUM(( \i1|C_o[12]~reg0_q  ) + ( !h2[12] ) + ( \Add4~46  ))
// \Add4~50  = CARRY(( \i1|C_o[12]~reg0_q  ) + ( !h2[12] ) + ( \Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h2[12]),
	.datad(!\i1|C_o[12]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~49_sumout ),
	.cout(\Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \Add4~49 .extended_lut = "off";
defparam \Add4~49 .lut_mask = 64'h00000F0F000000FF;
defparam \Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y29_N21
cyclonev_lcell_comb \h2[12]~6 (
// Equation(s):
// \h2[12]~6_combout  = ( !\Add4~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[12]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[12]~6 .extended_lut = "off";
defparam \h2[12]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h2[12]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y29_N23
dffeas \h2[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h2[12]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[12]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[12] .is_wysiwyg = "true";
defparam \h2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y29_N39
cyclonev_lcell_comb \Add4~53 (
// Equation(s):
// \Add4~53_sumout  = SUM(( \i1|C_o[13]~reg0_q  ) + ( !h2[13] ) + ( \Add4~50  ))
// \Add4~54  = CARRY(( \i1|C_o[13]~reg0_q  ) + ( !h2[13] ) + ( \Add4~50  ))

	.dataa(gnd),
	.datab(!h2[13]),
	.datac(!\i1|C_o[13]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~53_sumout ),
	.cout(\Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \Add4~53 .extended_lut = "off";
defparam \Add4~53 .lut_mask = 64'h0000333300000F0F;
defparam \Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y29_N15
cyclonev_lcell_comb \h2[13]~7 (
// Equation(s):
// \h2[13]~7_combout  = ( !\Add4~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[13]~7 .extended_lut = "off";
defparam \h2[13]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h2[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y29_N17
dffeas \h2[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h2[13]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[13]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[13] .is_wysiwyg = "true";
defparam \h2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y29_N12
cyclonev_lcell_comb \h2[13]~_wirecell (
// Equation(s):
// \h2[13]~_wirecell_combout  = !h2[13]

	.dataa(gnd),
	.datab(!h2[13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[13]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[13]~_wirecell .extended_lut = "off";
defparam \h2[13]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \h2[13]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y29_N16
dffeas \i1|reg_c[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[13]~feeder_combout ),
	.asdata(\h2[13]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[13] .is_wysiwyg = "true";
defparam \i1|reg_c[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N41
dffeas \i1|C_o[13]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[13]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y29_N18
cyclonev_lcell_comb \i1|Gate1|MAJ[13]~13 (
// Equation(s):
// \i1|Gate1|MAJ[13]~13_combout  = ( \i1|B_o[13]~reg0_q  & ( (\i1|A_o[13]~reg0_q ) # (\i1|C_o[13]~reg0_q ) ) ) # ( !\i1|B_o[13]~reg0_q  & ( (\i1|C_o[13]~reg0_q  & \i1|A_o[13]~reg0_q ) ) )

	.dataa(gnd),
	.datab(!\i1|C_o[13]~reg0_q ),
	.datac(gnd),
	.datad(!\i1|A_o[13]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|B_o[13]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[13]~13 .extended_lut = "off";
defparam \i1|Gate1|MAJ[13]~13 .lut_mask = 64'h0033003333FF33FF;
defparam \i1|Gate1|MAJ[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y29_N36
cyclonev_lcell_comb \i1|Gate1|MAJ[12]~12 (
// Equation(s):
// \i1|Gate1|MAJ[12]~12_combout  = ( \i1|C_o[12]~reg0_q  & ( (\i1|A_o[12]~reg0_q ) # (\i1|B_o[12]~reg0_q ) ) ) # ( !\i1|C_o[12]~reg0_q  & ( (\i1|B_o[12]~reg0_q  & \i1|A_o[12]~reg0_q ) ) )

	.dataa(gnd),
	.datab(!\i1|B_o[12]~reg0_q ),
	.datac(!\i1|A_o[12]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_o[12]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[12]~12 .extended_lut = "off";
defparam \i1|Gate1|MAJ[12]~12 .lut_mask = 64'h030303033F3F3F3F;
defparam \i1|Gate1|MAJ[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y29_N3
cyclonev_lcell_comb \i1|Gate1|SIG1[11] (
// Equation(s):
// \i1|Gate1|SIG1 [11] = ( \i1|E_o[17]~reg0DUPLICATE_q  & ( !\i1|E_o[22]~reg0_q  $ (\i1|E_o[4]~reg0_q ) ) ) # ( !\i1|E_o[17]~reg0DUPLICATE_q  & ( !\i1|E_o[22]~reg0_q  $ (!\i1|E_o[4]~reg0_q ) ) )

	.dataa(!\i1|E_o[22]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|E_o[4]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|E_o[17]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[11] .extended_lut = "off";
defparam \i1|Gate1|SIG1[11] .lut_mask = 64'h55AA55AAAA55AA55;
defparam \i1|Gate1|SIG1[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y29_N12
cyclonev_lcell_comb \i1|Gate1|SIG1[10] (
// Equation(s):
// \i1|Gate1|SIG1 [10] = ( \i1|E_o[21]~reg0_q  & ( \i1|E_o[16]~reg0_q  & ( \i1|E_o[3]~reg0_q  ) ) ) # ( !\i1|E_o[21]~reg0_q  & ( \i1|E_o[16]~reg0_q  & ( !\i1|E_o[3]~reg0_q  ) ) ) # ( \i1|E_o[21]~reg0_q  & ( !\i1|E_o[16]~reg0_q  & ( !\i1|E_o[3]~reg0_q  ) ) ) 
// # ( !\i1|E_o[21]~reg0_q  & ( !\i1|E_o[16]~reg0_q  & ( \i1|E_o[3]~reg0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|E_o[3]~reg0_q ),
	.datae(!\i1|E_o[21]~reg0_q ),
	.dataf(!\i1|E_o[16]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[10] .extended_lut = "off";
defparam \i1|Gate1|SIG1[10] .lut_mask = 64'h00FFFF00FF0000FF;
defparam \i1|Gate1|SIG1[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y32_N30
cyclonev_lcell_comb \i1|Gate1|SIG1[9] (
// Equation(s):
// \i1|Gate1|SIG1 [9] = ( \i1|E_o[2]~reg0DUPLICATE_q  & ( \i1|E_o[20]~reg0DUPLICATE_q  & ( \i1|E_o[15]~reg0_q  ) ) ) # ( !\i1|E_o[2]~reg0DUPLICATE_q  & ( \i1|E_o[20]~reg0DUPLICATE_q  & ( !\i1|E_o[15]~reg0_q  ) ) ) # ( \i1|E_o[2]~reg0DUPLICATE_q  & ( 
// !\i1|E_o[20]~reg0DUPLICATE_q  & ( !\i1|E_o[15]~reg0_q  ) ) ) # ( !\i1|E_o[2]~reg0DUPLICATE_q  & ( !\i1|E_o[20]~reg0DUPLICATE_q  & ( \i1|E_o[15]~reg0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|E_o[15]~reg0_q ),
	.datae(!\i1|E_o[2]~reg0DUPLICATE_q ),
	.dataf(!\i1|E_o[20]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[9] .extended_lut = "off";
defparam \i1|Gate1|SIG1[9] .lut_mask = 64'h00FFFF00FF0000FF;
defparam \i1|Gate1|SIG1[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y32_N54
cyclonev_lcell_comb \i1|Add6~33 (
// Equation(s):
// \i1|Add6~33_sumout  = SUM(( \i1|Gate1|SIG1 [8] ) + ( (!\i1|E_o[8]~reg0_q  & ((\i1|G_o[8]~reg0_q ))) # (\i1|E_o[8]~reg0_q  & (\i1|F_o[8]~reg0_q )) ) + ( \i1|Add6~30  ))
// \i1|Add6~34  = CARRY(( \i1|Gate1|SIG1 [8] ) + ( (!\i1|E_o[8]~reg0_q  & ((\i1|G_o[8]~reg0_q ))) # (\i1|E_o[8]~reg0_q  & (\i1|F_o[8]~reg0_q )) ) + ( \i1|Add6~30  ))

	.dataa(gnd),
	.datab(!\i1|E_o[8]~reg0_q ),
	.datac(!\i1|F_o[8]~reg0_q ),
	.datad(!\i1|Gate1|SIG1 [8]),
	.datae(gnd),
	.dataf(!\i1|G_o[8]~reg0_q ),
	.datag(gnd),
	.cin(\i1|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~33_sumout ),
	.cout(\i1|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~33 .extended_lut = "off";
defparam \i1|Add6~33 .lut_mask = 64'h0000FC30000000FF;
defparam \i1|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y32_N57
cyclonev_lcell_comb \i1|Add6~37 (
// Equation(s):
// \i1|Add6~37_sumout  = SUM(( (!\i1|E_o[9]~reg0_q  & ((\i1|G_o[9]~reg0_q ))) # (\i1|E_o[9]~reg0_q  & (\i1|F_o[9]~reg0_q )) ) + ( \i1|Gate1|SIG1 [9] ) + ( \i1|Add6~34  ))
// \i1|Add6~38  = CARRY(( (!\i1|E_o[9]~reg0_q  & ((\i1|G_o[9]~reg0_q ))) # (\i1|E_o[9]~reg0_q  & (\i1|F_o[9]~reg0_q )) ) + ( \i1|Gate1|SIG1 [9] ) + ( \i1|Add6~34  ))

	.dataa(!\i1|F_o[9]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|E_o[9]~reg0_q ),
	.datad(!\i1|G_o[9]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|Gate1|SIG1 [9]),
	.datag(gnd),
	.cin(\i1|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~37_sumout ),
	.cout(\i1|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~37 .extended_lut = "off";
defparam \i1|Add6~37 .lut_mask = 64'h0000FF00000005F5;
defparam \i1|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y31_N30
cyclonev_lcell_comb \i1|Add6~41 (
// Equation(s):
// \i1|Add6~41_sumout  = SUM(( \i1|Gate1|SIG1 [10] ) + ( (!\i1|E_o[10]~reg0_q  & ((\i1|G_o[10]~reg0_q ))) # (\i1|E_o[10]~reg0_q  & (\i1|F_o[10]~reg0_q )) ) + ( \i1|Add6~38  ))
// \i1|Add6~42  = CARRY(( \i1|Gate1|SIG1 [10] ) + ( (!\i1|E_o[10]~reg0_q  & ((\i1|G_o[10]~reg0_q ))) # (\i1|E_o[10]~reg0_q  & (\i1|F_o[10]~reg0_q )) ) + ( \i1|Add6~38  ))

	.dataa(gnd),
	.datab(!\i1|F_o[10]~reg0_q ),
	.datac(!\i1|E_o[10]~reg0_q ),
	.datad(!\i1|Gate1|SIG1 [10]),
	.datae(gnd),
	.dataf(!\i1|G_o[10]~reg0_q ),
	.datag(gnd),
	.cin(\i1|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~41_sumout ),
	.cout(\i1|Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~41 .extended_lut = "off";
defparam \i1|Add6~41 .lut_mask = 64'h0000FC0C000000FF;
defparam \i1|Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y31_N33
cyclonev_lcell_comb \i1|Add6~45 (
// Equation(s):
// \i1|Add6~45_sumout  = SUM(( (!\i1|E_o[11]~reg0_q  & ((\i1|G_o[11]~reg0_q ))) # (\i1|E_o[11]~reg0_q  & (\i1|F_o[11]~reg0_q )) ) + ( \i1|Gate1|SIG1 [11] ) + ( \i1|Add6~42  ))
// \i1|Add6~46  = CARRY(( (!\i1|E_o[11]~reg0_q  & ((\i1|G_o[11]~reg0_q ))) # (\i1|E_o[11]~reg0_q  & (\i1|F_o[11]~reg0_q )) ) + ( \i1|Gate1|SIG1 [11] ) + ( \i1|Add6~42  ))

	.dataa(!\i1|E_o[11]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|F_o[11]~reg0_q ),
	.datad(!\i1|G_o[11]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|Gate1|SIG1 [11]),
	.datag(gnd),
	.cin(\i1|Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~45_sumout ),
	.cout(\i1|Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~45 .extended_lut = "off";
defparam \i1|Add6~45 .lut_mask = 64'h0000FF00000005AF;
defparam \i1|Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y30_N3
cyclonev_lcell_comb \i1|Gate1|MAJ[11]~11 (
// Equation(s):
// \i1|Gate1|MAJ[11]~11_combout  = ( \i1|C_o[11]~reg0_q  & ( (\i1|B_o[11]~reg0DUPLICATE_q ) # (\i1|A_o[11]~reg0DUPLICATE_q ) ) ) # ( !\i1|C_o[11]~reg0_q  & ( (\i1|A_o[11]~reg0DUPLICATE_q  & \i1|B_o[11]~reg0DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[11]~reg0DUPLICATE_q ),
	.datad(!\i1|B_o[11]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i1|C_o[11]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[11]~11 .extended_lut = "off";
defparam \i1|Gate1|MAJ[11]~11 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \i1|Gate1|MAJ[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N45
cyclonev_lcell_comb \i1|Gate1|MAJ[10]~10 (
// Equation(s):
// \i1|Gate1|MAJ[10]~10_combout  = ( \i1|C_o[10]~reg0_q  & ( \i1|B_o[10]~reg0_q  ) ) # ( !\i1|C_o[10]~reg0_q  & ( \i1|B_o[10]~reg0_q  & ( \i1|A_o[10]~reg0_q  ) ) ) # ( \i1|C_o[10]~reg0_q  & ( !\i1|B_o[10]~reg0_q  & ( \i1|A_o[10]~reg0_q  ) ) )

	.dataa(!\i1|A_o[10]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|C_o[10]~reg0_q ),
	.dataf(!\i1|B_o[10]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[10]~10 .extended_lut = "off";
defparam \i1|Gate1|MAJ[10]~10 .lut_mask = 64'h000055555555FFFF;
defparam \i1|Gate1|MAJ[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y33_N0
cyclonev_lcell_comb \i1|Gate1|MAJ[9]~9 (
// Equation(s):
// \i1|Gate1|MAJ[9]~9_combout  = ( \i1|B_o[9]~reg0_q  & ( (\i1|A_o[9]~reg0DUPLICATE_q ) # (\i1|C_o[9]~reg0_q ) ) ) # ( !\i1|B_o[9]~reg0_q  & ( (\i1|C_o[9]~reg0_q  & \i1|A_o[9]~reg0DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\i1|C_o[9]~reg0_q ),
	.datac(gnd),
	.datad(!\i1|A_o[9]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i1|B_o[9]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[9]~9 .extended_lut = "off";
defparam \i1|Gate1|MAJ[9]~9 .lut_mask = 64'h0033003333FF33FF;
defparam \i1|Gate1|MAJ[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y31_N27
cyclonev_lcell_comb \i1|Add0~165 (
// Equation(s):
// \i1|Add0~165_sumout  = SUM(( \i1|Gate1|MAJ[9]~9_combout  ) + ( \i1|Add6~37_sumout  ) + ( \i1|Add0~162  ))
// \i1|Add0~166  = CARRY(( \i1|Gate1|MAJ[9]~9_combout  ) + ( \i1|Add6~37_sumout  ) + ( \i1|Add0~162  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Add6~37_sumout ),
	.datad(!\i1|Gate1|MAJ[9]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~162 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~165_sumout ),
	.cout(\i1|Add0~166 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~165 .extended_lut = "off";
defparam \i1|Add0~165 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add0~165 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y31_N30
cyclonev_lcell_comb \i1|Add0~169 (
// Equation(s):
// \i1|Add0~169_sumout  = SUM(( \i1|Add6~41_sumout  ) + ( \i1|Gate1|MAJ[10]~10_combout  ) + ( \i1|Add0~166  ))
// \i1|Add0~170  = CARRY(( \i1|Add6~41_sumout  ) + ( \i1|Gate1|MAJ[10]~10_combout  ) + ( \i1|Add0~166  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Add6~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Gate1|MAJ[10]~10_combout ),
	.datag(gnd),
	.cin(\i1|Add0~166 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~169_sumout ),
	.cout(\i1|Add0~170 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~169 .extended_lut = "off";
defparam \i1|Add0~169 .lut_mask = 64'h0000FF0000000F0F;
defparam \i1|Add0~169 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y31_N33
cyclonev_lcell_comb \i1|Add0~173 (
// Equation(s):
// \i1|Add0~173_sumout  = SUM(( \i1|Gate1|MAJ[11]~11_combout  ) + ( \i1|Add6~45_sumout  ) + ( \i1|Add0~170  ))
// \i1|Add0~174  = CARRY(( \i1|Gate1|MAJ[11]~11_combout  ) + ( \i1|Add6~45_sumout  ) + ( \i1|Add0~170  ))

	.dataa(!\i1|Add6~45_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|Gate1|MAJ[11]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~170 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~173_sumout ),
	.cout(\i1|Add0~174 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~173 .extended_lut = "off";
defparam \i1|Add0~173 .lut_mask = 64'h0000AAAA000000FF;
defparam \i1|Add0~173 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y31_N36
cyclonev_lcell_comb \i1|Add0~177 (
// Equation(s):
// \i1|Add0~177_sumout  = SUM(( \i1|Add6~49_sumout  ) + ( \i1|Gate1|MAJ[12]~12_combout  ) + ( \i1|Add0~174  ))
// \i1|Add0~178  = CARRY(( \i1|Add6~49_sumout  ) + ( \i1|Gate1|MAJ[12]~12_combout  ) + ( \i1|Add0~174  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Gate1|MAJ[12]~12_combout ),
	.datad(!\i1|Add6~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~174 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~177_sumout ),
	.cout(\i1|Add0~178 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~177 .extended_lut = "off";
defparam \i1|Add0~177 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add0~177 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y31_N39
cyclonev_lcell_comb \i1|Add0~181 (
// Equation(s):
// \i1|Add0~181_sumout  = SUM(( \i1|Add6~53_sumout  ) + ( \i1|Gate1|MAJ[13]~13_combout  ) + ( \i1|Add0~178  ))
// \i1|Add0~182  = CARRY(( \i1|Add6~53_sumout  ) + ( \i1|Gate1|MAJ[13]~13_combout  ) + ( \i1|Add0~178  ))

	.dataa(!\i1|Add6~53_sumout ),
	.datab(gnd),
	.datac(!\i1|Gate1|MAJ[13]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~178 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~181_sumout ),
	.cout(\i1|Add0~182 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~181 .extended_lut = "off";
defparam \i1|Add0~181 .lut_mask = 64'h0000F0F000005555;
defparam \i1|Add0~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y32_N57
cyclonev_lcell_comb \i1|Add0~37 (
// Equation(s):
// \i1|Add0~37_sumout  = SUM(( !\i0|Wt_o[9]~16_combout  $ (!\i1|Add3~37_sumout  $ (\i1|Add0~165_sumout )) ) + ( \i1|Add0~35  ) + ( \i1|Add0~34  ))
// \i1|Add0~38  = CARRY(( !\i0|Wt_o[9]~16_combout  $ (!\i1|Add3~37_sumout  $ (\i1|Add0~165_sumout )) ) + ( \i1|Add0~35  ) + ( \i1|Add0~34  ))
// \i1|Add0~39  = SHARE((!\i0|Wt_o[9]~16_combout  & (\i1|Add3~37_sumout  & \i1|Add0~165_sumout )) # (\i0|Wt_o[9]~16_combout  & ((\i1|Add0~165_sumout ) # (\i1|Add3~37_sumout ))))

	.dataa(!\i0|Wt_o[9]~16_combout ),
	.datab(gnd),
	.datac(!\i1|Add3~37_sumout ),
	.datad(!\i1|Add0~165_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~34 ),
	.sharein(\i1|Add0~35 ),
	.combout(),
	.sumout(\i1|Add0~37_sumout ),
	.cout(\i1|Add0~38 ),
	.shareout(\i1|Add0~39 ));
// synopsys translate_off
defparam \i1|Add0~37 .extended_lut = "off";
defparam \i1|Add0~37 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add0~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y31_N30
cyclonev_lcell_comb \i1|Add0~41 (
// Equation(s):
// \i1|Add0~41_sumout  = SUM(( !\i1|Add3~41_sumout  $ (!\i1|Add0~169_sumout  $ (\i0|Wt_o[10]~18_combout )) ) + ( \i1|Add0~39  ) + ( \i1|Add0~38  ))
// \i1|Add0~42  = CARRY(( !\i1|Add3~41_sumout  $ (!\i1|Add0~169_sumout  $ (\i0|Wt_o[10]~18_combout )) ) + ( \i1|Add0~39  ) + ( \i1|Add0~38  ))
// \i1|Add0~43  = SHARE((!\i1|Add3~41_sumout  & (\i1|Add0~169_sumout  & \i0|Wt_o[10]~18_combout )) # (\i1|Add3~41_sumout  & ((\i0|Wt_o[10]~18_combout ) # (\i1|Add0~169_sumout ))))

	.dataa(!\i1|Add3~41_sumout ),
	.datab(gnd),
	.datac(!\i1|Add0~169_sumout ),
	.datad(!\i0|Wt_o[10]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~38 ),
	.sharein(\i1|Add0~39 ),
	.combout(),
	.sumout(\i1|Add0~41_sumout ),
	.cout(\i1|Add0~42 ),
	.shareout(\i1|Add0~43 ));
// synopsys translate_off
defparam \i1|Add0~41 .extended_lut = "off";
defparam \i1|Add0~41 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add0~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y31_N33
cyclonev_lcell_comb \i1|Add0~45 (
// Equation(s):
// \i1|Add0~45_sumout  = SUM(( !\i1|Add3~45_sumout  $ (!\i0|Wt_o[11]~20_combout  $ (\i1|Add0~173_sumout )) ) + ( \i1|Add0~43  ) + ( \i1|Add0~42  ))
// \i1|Add0~46  = CARRY(( !\i1|Add3~45_sumout  $ (!\i0|Wt_o[11]~20_combout  $ (\i1|Add0~173_sumout )) ) + ( \i1|Add0~43  ) + ( \i1|Add0~42  ))
// \i1|Add0~47  = SHARE((!\i1|Add3~45_sumout  & (\i0|Wt_o[11]~20_combout  & \i1|Add0~173_sumout )) # (\i1|Add3~45_sumout  & ((\i1|Add0~173_sumout ) # (\i0|Wt_o[11]~20_combout ))))

	.dataa(gnd),
	.datab(!\i1|Add3~45_sumout ),
	.datac(!\i0|Wt_o[11]~20_combout ),
	.datad(!\i1|Add0~173_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~42 ),
	.sharein(\i1|Add0~43 ),
	.combout(),
	.sumout(\i1|Add0~45_sumout ),
	.cout(\i1|Add0~46 ),
	.shareout(\i1|Add0~47 ));
// synopsys translate_off
defparam \i1|Add0~45 .extended_lut = "off";
defparam \i1|Add0~45 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add0~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y31_N36
cyclonev_lcell_comb \i1|Add0~49 (
// Equation(s):
// \i1|Add0~49_sumout  = SUM(( !\i0|Wt_o[12]~22_combout  $ (!\i1|Add3~49_sumout  $ (\i1|Add0~177_sumout )) ) + ( \i1|Add0~47  ) + ( \i1|Add0~46  ))
// \i1|Add0~50  = CARRY(( !\i0|Wt_o[12]~22_combout  $ (!\i1|Add3~49_sumout  $ (\i1|Add0~177_sumout )) ) + ( \i1|Add0~47  ) + ( \i1|Add0~46  ))
// \i1|Add0~51  = SHARE((!\i0|Wt_o[12]~22_combout  & (\i1|Add3~49_sumout  & \i1|Add0~177_sumout )) # (\i0|Wt_o[12]~22_combout  & ((\i1|Add0~177_sumout ) # (\i1|Add3~49_sumout ))))

	.dataa(gnd),
	.datab(!\i0|Wt_o[12]~22_combout ),
	.datac(!\i1|Add3~49_sumout ),
	.datad(!\i1|Add0~177_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~46 ),
	.sharein(\i1|Add0~47 ),
	.combout(),
	.sumout(\i1|Add0~49_sumout ),
	.cout(\i1|Add0~50 ),
	.shareout(\i1|Add0~51 ));
// synopsys translate_off
defparam \i1|Add0~49 .extended_lut = "off";
defparam \i1|Add0~49 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add0~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y31_N39
cyclonev_lcell_comb \i1|Add0~53 (
// Equation(s):
// \i1|Add0~53_sumout  = SUM(( !\i1|Add3~53_sumout  $ (!\i1|Add0~181_sumout  $ (\i0|Wt_o[13]~24_combout )) ) + ( \i1|Add0~51  ) + ( \i1|Add0~50  ))
// \i1|Add0~54  = CARRY(( !\i1|Add3~53_sumout  $ (!\i1|Add0~181_sumout  $ (\i0|Wt_o[13]~24_combout )) ) + ( \i1|Add0~51  ) + ( \i1|Add0~50  ))
// \i1|Add0~55  = SHARE((!\i1|Add3~53_sumout  & (\i1|Add0~181_sumout  & \i0|Wt_o[13]~24_combout )) # (\i1|Add3~53_sumout  & ((\i0|Wt_o[13]~24_combout ) # (\i1|Add0~181_sumout ))))

	.dataa(!\i1|Add3~53_sumout ),
	.datab(gnd),
	.datac(!\i1|Add0~181_sumout ),
	.datad(!\i0|Wt_o[13]~24_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~50 ),
	.sharein(\i1|Add0~51 ),
	.combout(),
	.sumout(\i1|Add0~53_sumout ),
	.cout(\i1|Add0~54 ),
	.shareout(\i1|Add0~55 ));
// synopsys translate_off
defparam \i1|Add0~53 .extended_lut = "off";
defparam \i1|Add0~53 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add0~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y29_N27
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( !h0[9] ) + ( \i1|A_o[9]~reg0DUPLICATE_q  ) + ( \Add2~34  ))
// \Add2~38  = CARRY(( !h0[9] ) + ( \i1|A_o[9]~reg0DUPLICATE_q  ) + ( \Add2~34  ))

	.dataa(!\i1|A_o[9]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!h0[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000AAAA0000FF00;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y29_N3
cyclonev_lcell_comb \h0[9]~6 (
// Equation(s):
// \h0[9]~6_combout  = ( !\Add2~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[9]~6 .extended_lut = "off";
defparam \h0[9]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h0[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y29_N5
dffeas \h0[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h0[9]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[9]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[9] .is_wysiwyg = "true";
defparam \h0[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y29_N30
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( \i1|A_o[10]~reg0_q  ) + ( !h0[10] ) + ( \Add2~38  ))
// \Add2~42  = CARRY(( \i1|A_o[10]~reg0_q  ) + ( !h0[10] ) + ( \Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h0[10]),
	.datad(!\i1|A_o[10]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h00000F0F000000FF;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y31_N45
cyclonev_lcell_comb \h0[10]~7 (
// Equation(s):
// \h0[10]~7_combout  = ( !\Add2~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[10]~7 .extended_lut = "off";
defparam \h0[10]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h0[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y31_N47
dffeas \h0[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h0[10]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[10]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[10] .is_wysiwyg = "true";
defparam \h0[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y29_N33
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( \i1|A_o[11]~reg0DUPLICATE_q  ) + ( h0[11] ) + ( \Add2~42  ))
// \Add2~46  = CARRY(( \i1|A_o[11]~reg0DUPLICATE_q  ) + ( h0[11] ) + ( \Add2~42  ))

	.dataa(!h0[11]),
	.datab(gnd),
	.datac(!\i1|A_o[11]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y29_N35
dffeas \h0[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[11]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[11] .is_wysiwyg = "true";
defparam \h0[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y29_N36
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( \i1|A_o[12]~reg0_q  ) + ( h0[12] ) + ( \Add2~46  ))
// \Add2~50  = CARRY(( \i1|A_o[12]~reg0_q  ) + ( h0[12] ) + ( \Add2~46  ))

	.dataa(!h0[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|A_o[12]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y29_N38
dffeas \h0[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[12]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[12] .is_wysiwyg = "true";
defparam \h0[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y29_N39
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( !h0[13] ) + ( \i1|A_o[13]~reg0_q  ) + ( \Add2~50  ))
// \Add2~54  = CARRY(( !h0[13] ) + ( \i1|A_o[13]~reg0_q  ) + ( \Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h0[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[13]~reg0_q ),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000FF000000F0F0;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y29_N36
cyclonev_lcell_comb \h0[13]~8 (
// Equation(s):
// \h0[13]~8_combout  = ( !\Add2~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[13]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[13]~8 .extended_lut = "off";
defparam \h0[13]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h0[13]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y29_N38
dffeas \h0[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h0[13]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[13]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[13] .is_wysiwyg = "true";
defparam \h0[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y29_N45
cyclonev_lcell_comb \h0[13]~_wirecell (
// Equation(s):
// \h0[13]~_wirecell_combout  = ( !h0[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h0[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[13]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[13]~_wirecell .extended_lut = "off";
defparam \h0[13]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h0[13]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y31_N41
dffeas \i1|reg_a[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~53_sumout ),
	.asdata(\h0[13]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[13] .is_wysiwyg = "true";
defparam \i1|reg_a[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y30_N18
cyclonev_lcell_comb \i1|A_o[13]~reg0feeder (
// Equation(s):
// \i1|A_o[13]~reg0feeder_combout  = ( \i1|reg_a [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_o[13]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_o[13]~reg0feeder .extended_lut = "off";
defparam \i1|A_o[13]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|A_o[13]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y30_N19
dffeas \i1|A_o[13]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|A_o[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[13]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y29_N3
cyclonev_lcell_comb \i1|reg_b[13]~feeder (
// Equation(s):
// \i1|reg_b[13]~feeder_combout  = ( \i1|A_o[13]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[13]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[13]~feeder .extended_lut = "off";
defparam \i1|reg_b[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_b[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y29_N51
cyclonev_lcell_comb \h1[13]~_wirecell (
// Equation(s):
// \h1[13]~_wirecell_combout  = !h1[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h1[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[13]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[13]~_wirecell .extended_lut = "off";
defparam \h1[13]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h1[13]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y29_N5
dffeas \i1|reg_b[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[13]~feeder_combout ),
	.asdata(\h1[13]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[13] .is_wysiwyg = "true";
defparam \i1|reg_b[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y29_N2
dffeas \i1|B_o[13]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[13]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y29_N39
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( \i1|B_o[13]~reg0_q  ) + ( !h1[13] ) + ( \Add3~50  ))
// \Add3~54  = CARRY(( \i1|B_o[13]~reg0_q  ) + ( !h1[13] ) + ( \Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h1[13]),
	.datad(!\i1|B_o[13]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h00000F0F000000FF;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y29_N18
cyclonev_lcell_comb \h1[13]~6 (
// Equation(s):
// \h1[13]~6_combout  = ( !\Add3~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[13]~6 .extended_lut = "off";
defparam \h1[13]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h1[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y29_N20
dffeas \h1[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[13]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[13]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[13] .is_wysiwyg = "true";
defparam \h1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y29_N42
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( \i1|B_o[14]~reg0_q  ) + ( h1[14] ) + ( \Add3~54  ))
// \Add3~58  = CARRY(( \i1|B_o[14]~reg0_q  ) + ( h1[14] ) + ( \Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h1[14]),
	.datad(!\i1|B_o[14]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y29_N5
dffeas \h1[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add3~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[14]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[14] .is_wysiwyg = "true";
defparam \h1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y29_N45
cyclonev_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( \i1|B_o[15]~reg0_q  ) + ( !h1[15] ) + ( \Add3~58  ))
// \Add3~62  = CARRY(( \i1|B_o[15]~reg0_q  ) + ( !h1[15] ) + ( \Add3~58  ))

	.dataa(!h1[15]),
	.datab(gnd),
	.datac(!\i1|B_o[15]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h0000555500000F0F;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y29_N36
cyclonev_lcell_comb \h1[15]~7 (
// Equation(s):
// \h1[15]~7_combout  = ( !\Add3~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[15]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[15]~7 .extended_lut = "off";
defparam \h1[15]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h1[15]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y29_N38
dffeas \h1[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[15]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[15]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[15] .is_wysiwyg = "true";
defparam \h1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y29_N48
cyclonev_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_sumout  = SUM(( \i1|B_o[16]~reg0_q  ) + ( !h1[16] ) + ( \Add3~62  ))
// \Add3~66  = CARRY(( \i1|B_o[16]~reg0_q  ) + ( !h1[16] ) + ( \Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h1[16]),
	.datad(!\i1|B_o[16]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~65_sumout ),
	.cout(\Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h00000F0F000000FF;
defparam \Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y29_N30
cyclonev_lcell_comb \h1[16]~8 (
// Equation(s):
// \h1[16]~8_combout  = ( !\Add3~65_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[16]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[16]~8 .extended_lut = "off";
defparam \h1[16]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h1[16]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y29_N32
dffeas \h1[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[16]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[16]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[16] .is_wysiwyg = "true";
defparam \h1[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y27_N24
cyclonev_lcell_comb \h1[16]~_wirecell (
// Equation(s):
// \h1[16]~_wirecell_combout  = !h1[16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!h1[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[16]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[16]~_wirecell .extended_lut = "off";
defparam \h1[16]~_wirecell .lut_mask = 64'hFF00FF00FF00FF00;
defparam \h1[16]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y27_N47
dffeas \i1|reg_b[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[16]~feeder_combout ),
	.asdata(\h1[16]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[16] .is_wysiwyg = "true";
defparam \i1|reg_b[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y27_N23
dffeas \i1|B_o[16]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[16]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[16]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|B_o[16]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y27_N30
cyclonev_lcell_comb \i1|reg_c[16]~feeder (
// Equation(s):
// \i1|reg_c[16]~feeder_combout  = \i1|B_o[16]~reg0DUPLICATE_q 

	.dataa(!\i1|B_o[16]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[16]~feeder .extended_lut = "off";
defparam \i1|reg_c[16]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_c[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y29_N24
cyclonev_lcell_comb \i1|reg_c[15]~feeder (
// Equation(s):
// \i1|reg_c[15]~feeder_combout  = \i1|B_o[15]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|B_o[15]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[15]~feeder .extended_lut = "off";
defparam \i1|reg_c[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_c[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y29_N27
cyclonev_lcell_comb \h2[15]~_wirecell (
// Equation(s):
// \h2[15]~_wirecell_combout  = ( !h2[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h2[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[15]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[15]~_wirecell .extended_lut = "off";
defparam \h2[15]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h2[15]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y29_N26
dffeas \i1|reg_c[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[15]~feeder_combout ),
	.asdata(\h2[15]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[15] .is_wysiwyg = "true";
defparam \i1|reg_c[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N23
dffeas \i1|C_o[15]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[15]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N29
dffeas \i1|B_o[14]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[14]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[14]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|B_o[14]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y29_N36
cyclonev_lcell_comb \i1|reg_c[14]~feeder (
// Equation(s):
// \i1|reg_c[14]~feeder_combout  = \i1|B_o[14]~reg0DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[14]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[14]~feeder .extended_lut = "off";
defparam \i1|reg_c[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_c[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y29_N39
cyclonev_lcell_comb \h2[14]~_wirecell (
// Equation(s):
// \h2[14]~_wirecell_combout  = !h2[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h2[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[14]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[14]~_wirecell .extended_lut = "off";
defparam \h2[14]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h2[14]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y29_N37
dffeas \i1|reg_c[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[14]~feeder_combout ),
	.asdata(\h2[14]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[14] .is_wysiwyg = "true";
defparam \i1|reg_c[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N11
dffeas \i1|C_o[14]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[14]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y29_N42
cyclonev_lcell_comb \Add4~57 (
// Equation(s):
// \Add4~57_sumout  = SUM(( \i1|C_o[14]~reg0_q  ) + ( !h2[14] ) + ( \Add4~54  ))
// \Add4~58  = CARRY(( \i1|C_o[14]~reg0_q  ) + ( !h2[14] ) + ( \Add4~54  ))

	.dataa(gnd),
	.datab(!h2[14]),
	.datac(!\i1|C_o[14]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~57_sumout ),
	.cout(\Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \Add4~57 .extended_lut = "off";
defparam \Add4~57 .lut_mask = 64'h0000333300000F0F;
defparam \Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y29_N12
cyclonev_lcell_comb \h2[14]~8 (
// Equation(s):
// \h2[14]~8_combout  = !\Add4~57_sumout 

	.dataa(gnd),
	.datab(!\Add4~57_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[14]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[14]~8 .extended_lut = "off";
defparam \h2[14]~8 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \h2[14]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y29_N14
dffeas \h2[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h2[14]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[14]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[14] .is_wysiwyg = "true";
defparam \h2[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y29_N45
cyclonev_lcell_comb \Add4~61 (
// Equation(s):
// \Add4~61_sumout  = SUM(( \i1|C_o[15]~reg0_q  ) + ( !h2[15] ) + ( \Add4~58  ))
// \Add4~62  = CARRY(( \i1|C_o[15]~reg0_q  ) + ( !h2[15] ) + ( \Add4~58  ))

	.dataa(!h2[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|C_o[15]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~61_sumout ),
	.cout(\Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \Add4~61 .extended_lut = "off";
defparam \Add4~61 .lut_mask = 64'h00005555000000FF;
defparam \Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y29_N33
cyclonev_lcell_comb \h2[15]~9 (
// Equation(s):
// \h2[15]~9_combout  = ( !\Add4~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[15]~9 .extended_lut = "off";
defparam \h2[15]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h2[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y29_N35
dffeas \h2[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h2[15]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[15]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[15] .is_wysiwyg = "true";
defparam \h2[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y29_N48
cyclonev_lcell_comb \Add4~65 (
// Equation(s):
// \Add4~65_sumout  = SUM(( \i1|C_o[16]~reg0_q  ) + ( h2[16] ) + ( \Add4~62  ))
// \Add4~66  = CARRY(( \i1|C_o[16]~reg0_q  ) + ( h2[16] ) + ( \Add4~62  ))

	.dataa(!h2[16]),
	.datab(gnd),
	.datac(!\i1|C_o[16]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~65_sumout ),
	.cout(\Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \Add4~65 .extended_lut = "off";
defparam \Add4~65 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y29_N50
dffeas \h2[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add4~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[16]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[16] .is_wysiwyg = "true";
defparam \h2[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y27_N32
dffeas \i1|reg_c[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[16]~feeder_combout ),
	.asdata(h2[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[16] .is_wysiwyg = "true";
defparam \i1|reg_c[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y27_N44
dffeas \i1|C_o[16]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[16]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y27_N36
cyclonev_lcell_comb \i1|reg_d[16]~feeder (
// Equation(s):
// \i1|reg_d[16]~feeder_combout  = \i1|C_o[16]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|C_o[16]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[16]~feeder .extended_lut = "off";
defparam \i1|reg_d[16]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_d[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y29_N6
cyclonev_lcell_comb \i1|reg_d[15]~feeder (
// Equation(s):
// \i1|reg_d[15]~feeder_combout  = \i1|C_o[15]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|C_o[15]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[15]~feeder .extended_lut = "off";
defparam \i1|reg_d[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_d[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y29_N57
cyclonev_lcell_comb \h3[15]~_wirecell (
// Equation(s):
// \h3[15]~_wirecell_combout  = ( !h3[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h3[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[15]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[15]~_wirecell .extended_lut = "off";
defparam \h3[15]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h3[15]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y29_N7
dffeas \i1|reg_d[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[15]~feeder_combout ),
	.asdata(\h3[15]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[15] .is_wysiwyg = "true";
defparam \i1|reg_d[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y31_N47
dffeas \i1|D_o[15]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[15]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y29_N6
cyclonev_lcell_comb \i1|reg_d[14]~feeder (
// Equation(s):
// \i1|reg_d[14]~feeder_combout  = \i1|C_o[14]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_o[14]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[14]~feeder .extended_lut = "off";
defparam \i1|reg_d[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_d[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y29_N9
cyclonev_lcell_comb \h3[14]~_wirecell (
// Equation(s):
// \h3[14]~_wirecell_combout  = ( !h3[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!h3[14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[14]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[14]~_wirecell .extended_lut = "off";
defparam \h3[14]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h3[14]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y29_N7
dffeas \i1|reg_d[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[14]~feeder_combout ),
	.asdata(\h3[14]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[14] .is_wysiwyg = "true";
defparam \i1|reg_d[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y31_N44
dffeas \i1|D_o[14]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[14]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y29_N33
cyclonev_lcell_comb \i1|reg_d[13]~feeder (
// Equation(s):
// \i1|reg_d[13]~feeder_combout  = \i1|C_o[13]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_o[13]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[13]~feeder .extended_lut = "off";
defparam \i1|reg_d[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_d[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y30_N21
cyclonev_lcell_comb \i1|reg_d[12]~feeder (
// Equation(s):
// \i1|reg_d[12]~feeder_combout  = ( \i1|C_o[12]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_o[12]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[12]~feeder .extended_lut = "off";
defparam \i1|reg_d[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_d[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y30_N18
cyclonev_lcell_comb \h3[12]~_wirecell (
// Equation(s):
// \h3[12]~_wirecell_combout  = !h3[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h3[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[12]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[12]~_wirecell .extended_lut = "off";
defparam \h3[12]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h3[12]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y30_N22
dffeas \i1|reg_d[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[12]~feeder_combout ),
	.asdata(\h3[12]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[12] .is_wysiwyg = "true";
defparam \i1|reg_d[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y31_N38
dffeas \i1|D_o[12]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[12]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y31_N0
cyclonev_lcell_comb \i1|reg_d[10]~feeder (
// Equation(s):
// \i1|reg_d[10]~feeder_combout  = ( \i1|C_o[10]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_o[10]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[10]~feeder .extended_lut = "off";
defparam \i1|reg_d[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_d[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y33_N39
cyclonev_lcell_comb \i1|reg_d[9]~feeder (
// Equation(s):
// \i1|reg_d[9]~feeder_combout  = \i1|C_o[9]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_o[9]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[9]~feeder .extended_lut = "off";
defparam \i1|reg_d[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_d[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y33_N40
dffeas \i1|reg_d[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[9]~feeder_combout ),
	.asdata(h3[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[9] .is_wysiwyg = "true";
defparam \i1|reg_d[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y32_N59
dffeas \i1|D_o[9]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[9]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N51
cyclonev_lcell_comb \i1|reg_d[8]~feeder (
// Equation(s):
// \i1|reg_d[8]~feeder_combout  = ( \i1|C_o[8]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_o[8]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[8]~feeder .extended_lut = "off";
defparam \i1|reg_d[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_d[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y32_N12
cyclonev_lcell_comb \i1|reg_d[6]~feeder (
// Equation(s):
// \i1|reg_d[6]~feeder_combout  = ( \i1|C_o[6]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_o[6]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[6]~feeder .extended_lut = "off";
defparam \i1|reg_d[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_d[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y32_N13
dffeas \i1|reg_d[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[6]~feeder_combout ),
	.asdata(h3[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[6] .is_wysiwyg = "true";
defparam \i1|reg_d[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y32_N50
dffeas \i1|D_o[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[6]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N45
cyclonev_lcell_comb \i1|reg_d[4]~feeder (
// Equation(s):
// \i1|reg_d[4]~feeder_combout  = ( \i1|C_o[4]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_o[4]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[4]~feeder .extended_lut = "off";
defparam \i1|reg_d[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_d[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N42
cyclonev_lcell_comb \h3[4]~_wirecell (
// Equation(s):
// \h3[4]~_wirecell_combout  = !h3[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h3[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[4]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[4]~_wirecell .extended_lut = "off";
defparam \h3[4]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h3[4]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y33_N46
dffeas \i1|reg_d[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[4]~feeder_combout ),
	.asdata(\h3[4]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[4] .is_wysiwyg = "true";
defparam \i1|reg_d[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y32_N44
dffeas \i1|D_o[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[4]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y31_N9
cyclonev_lcell_comb \Add5~13 (
// Equation(s):
// \Add5~13_sumout  = SUM(( !h3[3] ) + ( \i1|D_o[3]~reg0_q  ) + ( \Add5~10  ))
// \Add5~14  = CARRY(( !h3[3] ) + ( \i1|D_o[3]~reg0_q  ) + ( \Add5~10  ))

	.dataa(!\i1|D_o[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!h3[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~13_sumout ),
	.cout(\Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \Add5~13 .extended_lut = "off";
defparam \Add5~13 .lut_mask = 64'h0000AAAA0000FF00;
defparam \Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y31_N18
cyclonev_lcell_comb \h3[3]~1 (
// Equation(s):
// \h3[3]~1_combout  = ( !\Add5~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[3]~1 .extended_lut = "off";
defparam \h3[3]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h3[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y31_N20
dffeas \h3[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h3[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[3]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[3] .is_wysiwyg = "true";
defparam \h3[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y31_N12
cyclonev_lcell_comb \Add5~17 (
// Equation(s):
// \Add5~17_sumout  = SUM(( \i1|D_o[4]~reg0_q  ) + ( !h3[4] ) + ( \Add5~14  ))
// \Add5~18  = CARRY(( \i1|D_o[4]~reg0_q  ) + ( !h3[4] ) + ( \Add5~14  ))

	.dataa(gnd),
	.datab(!h3[4]),
	.datac(!\i1|D_o[4]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~17_sumout ),
	.cout(\Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \Add5~17 .extended_lut = "off";
defparam \Add5~17 .lut_mask = 64'h0000333300000F0F;
defparam \Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N18
cyclonev_lcell_comb \h3[4]~2 (
// Equation(s):
// \h3[4]~2_combout  = ( !\Add5~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[4]~2 .extended_lut = "off";
defparam \h3[4]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h3[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y33_N20
dffeas \h3[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h3[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[4]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[4] .is_wysiwyg = "true";
defparam \h3[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y31_N15
cyclonev_lcell_comb \Add5~21 (
// Equation(s):
// \Add5~21_sumout  = SUM(( !h3[5] ) + ( \i1|D_o[5]~reg0_q  ) + ( \Add5~18  ))
// \Add5~22  = CARRY(( !h3[5] ) + ( \i1|D_o[5]~reg0_q  ) + ( \Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|D_o[5]~reg0_q ),
	.datad(!h3[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~21_sumout ),
	.cout(\Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \Add5~21 .extended_lut = "off";
defparam \Add5~21 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y31_N42
cyclonev_lcell_comb \h3[5]~3 (
// Equation(s):
// \h3[5]~3_combout  = ( !\Add5~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[5]~3 .extended_lut = "off";
defparam \h3[5]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h3[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y31_N44
dffeas \h3[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h3[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[5]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[5] .is_wysiwyg = "true";
defparam \h3[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y31_N18
cyclonev_lcell_comb \Add5~25 (
// Equation(s):
// \Add5~25_sumout  = SUM(( \i1|D_o[6]~reg0_q  ) + ( h3[6] ) + ( \Add5~22  ))
// \Add5~26  = CARRY(( \i1|D_o[6]~reg0_q  ) + ( h3[6] ) + ( \Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h3[6]),
	.datad(!\i1|D_o[6]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~25_sumout ),
	.cout(\Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \Add5~25 .extended_lut = "off";
defparam \Add5~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y31_N20
dffeas \h3[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add5~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[6]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[6] .is_wysiwyg = "true";
defparam \h3[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y31_N21
cyclonev_lcell_comb \Add5~29 (
// Equation(s):
// \Add5~29_sumout  = SUM(( \i1|D_o[7]~reg0_q  ) + ( h3[7] ) + ( \Add5~26  ))
// \Add5~30  = CARRY(( \i1|D_o[7]~reg0_q  ) + ( h3[7] ) + ( \Add5~26  ))

	.dataa(!h3[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|D_o[7]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~29_sumout ),
	.cout(\Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \Add5~29 .extended_lut = "off";
defparam \Add5~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y31_N23
dffeas \h3[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add5~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[7]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[7] .is_wysiwyg = "true";
defparam \h3[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y31_N24
cyclonev_lcell_comb \Add5~33 (
// Equation(s):
// \Add5~33_sumout  = SUM(( \i1|D_o[8]~reg0_q  ) + ( !h3[8] ) + ( \Add5~30  ))
// \Add5~34  = CARRY(( \i1|D_o[8]~reg0_q  ) + ( !h3[8] ) + ( \Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|D_o[8]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h3[8]),
	.datag(gnd),
	.cin(\Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~33_sumout ),
	.cout(\Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \Add5~33 .extended_lut = "off";
defparam \Add5~33 .lut_mask = 64'h000000FF00000F0F;
defparam \Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y31_N51
cyclonev_lcell_comb \h3[8]~4 (
// Equation(s):
// \h3[8]~4_combout  = ( !\Add5~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[8]~4 .extended_lut = "off";
defparam \h3[8]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h3[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y31_N53
dffeas \h3[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h3[8]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[8]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[8] .is_wysiwyg = "true";
defparam \h3[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N48
cyclonev_lcell_comb \h3[8]~_wirecell (
// Equation(s):
// \h3[8]~_wirecell_combout  = !h3[8]

	.dataa(gnd),
	.datab(!h3[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[8]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[8]~_wirecell .extended_lut = "off";
defparam \h3[8]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \h3[8]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y33_N52
dffeas \i1|reg_d[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[8]~feeder_combout ),
	.asdata(\h3[8]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[8] .is_wysiwyg = "true";
defparam \i1|reg_d[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y32_N56
dffeas \i1|D_o[8]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[8]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y31_N27
cyclonev_lcell_comb \Add5~37 (
// Equation(s):
// \Add5~37_sumout  = SUM(( \i1|D_o[9]~reg0_q  ) + ( h3[9] ) + ( \Add5~34  ))
// \Add5~38  = CARRY(( \i1|D_o[9]~reg0_q  ) + ( h3[9] ) + ( \Add5~34  ))

	.dataa(!h3[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|D_o[9]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~37_sumout ),
	.cout(\Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \Add5~37 .extended_lut = "off";
defparam \Add5~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y31_N29
dffeas \h3[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add5~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[9]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[9] .is_wysiwyg = "true";
defparam \h3[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y31_N30
cyclonev_lcell_comb \Add5~41 (
// Equation(s):
// \Add5~41_sumout  = SUM(( !h3[10] ) + ( \i1|D_o[10]~reg0_q  ) + ( \Add5~38  ))
// \Add5~42  = CARRY(( !h3[10] ) + ( \i1|D_o[10]~reg0_q  ) + ( \Add5~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|D_o[10]~reg0_q ),
	.datad(!h3[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~41_sumout ),
	.cout(\Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \Add5~41 .extended_lut = "off";
defparam \Add5~41 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y31_N18
cyclonev_lcell_comb \h3[10]~5 (
// Equation(s):
// \h3[10]~5_combout  = ( !\Add5~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[10]~5 .extended_lut = "off";
defparam \h3[10]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h3[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y31_N20
dffeas \h3[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h3[10]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[10]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[10] .is_wysiwyg = "true";
defparam \h3[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y31_N3
cyclonev_lcell_comb \h3[10]~_wirecell (
// Equation(s):
// \h3[10]~_wirecell_combout  = ( !h3[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h3[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[10]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[10]~_wirecell .extended_lut = "off";
defparam \h3[10]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h3[10]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y31_N1
dffeas \i1|reg_d[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[10]~feeder_combout ),
	.asdata(\h3[10]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[10] .is_wysiwyg = "true";
defparam \i1|reg_d[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y31_N32
dffeas \i1|D_o[10]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[10]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y31_N33
cyclonev_lcell_comb \Add5~45 (
// Equation(s):
// \Add5~45_sumout  = SUM(( \i1|D_o[11]~reg0_q  ) + ( h3[11] ) + ( \Add5~42  ))
// \Add5~46  = CARRY(( \i1|D_o[11]~reg0_q  ) + ( h3[11] ) + ( \Add5~42  ))

	.dataa(!h3[11]),
	.datab(gnd),
	.datac(!\i1|D_o[11]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~45_sumout ),
	.cout(\Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \Add5~45 .extended_lut = "off";
defparam \Add5~45 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y31_N35
dffeas \h3[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add5~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[11]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[11] .is_wysiwyg = "true";
defparam \h3[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y31_N36
cyclonev_lcell_comb \Add5~49 (
// Equation(s):
// \Add5~49_sumout  = SUM(( \i1|D_o[12]~reg0_q  ) + ( !h3[12] ) + ( \Add5~46  ))
// \Add5~50  = CARRY(( \i1|D_o[12]~reg0_q  ) + ( !h3[12] ) + ( \Add5~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h3[12]),
	.datad(!\i1|D_o[12]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~49_sumout ),
	.cout(\Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \Add5~49 .extended_lut = "off";
defparam \Add5~49 .lut_mask = 64'h00000F0F000000FF;
defparam \Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y31_N39
cyclonev_lcell_comb \h3[12]~6 (
// Equation(s):
// \h3[12]~6_combout  = ( !\Add5~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[12]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[12]~6 .extended_lut = "off";
defparam \h3[12]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h3[12]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y31_N41
dffeas \h3[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h3[12]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[12]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[12] .is_wysiwyg = "true";
defparam \h3[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y31_N39
cyclonev_lcell_comb \Add5~53 (
// Equation(s):
// \Add5~53_sumout  = SUM(( !h3[13] ) + ( \i1|D_o[13]~reg0_q  ) + ( \Add5~50  ))
// \Add5~54  = CARRY(( !h3[13] ) + ( \i1|D_o[13]~reg0_q  ) + ( \Add5~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|D_o[13]~reg0_q ),
	.datad(!h3[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~53_sumout ),
	.cout(\Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \Add5~53 .extended_lut = "off";
defparam \Add5~53 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y31_N57
cyclonev_lcell_comb \h3[13]~7 (
// Equation(s):
// \h3[13]~7_combout  = ( !\Add5~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[13]~7 .extended_lut = "off";
defparam \h3[13]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h3[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y31_N59
dffeas \h3[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h3[13]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[13]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[13] .is_wysiwyg = "true";
defparam \h3[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y29_N30
cyclonev_lcell_comb \h3[13]~_wirecell (
// Equation(s):
// \h3[13]~_wirecell_combout  = !h3[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h3[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[13]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[13]~_wirecell .extended_lut = "off";
defparam \h3[13]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h3[13]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y29_N35
dffeas \i1|reg_d[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[13]~feeder_combout ),
	.asdata(\h3[13]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[13] .is_wysiwyg = "true";
defparam \i1|reg_d[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y31_N41
dffeas \i1|D_o[13]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[13]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y31_N42
cyclonev_lcell_comb \Add5~57 (
// Equation(s):
// \Add5~57_sumout  = SUM(( \i1|D_o[14]~reg0_q  ) + ( !h3[14] ) + ( \Add5~54  ))
// \Add5~58  = CARRY(( \i1|D_o[14]~reg0_q  ) + ( !h3[14] ) + ( \Add5~54  ))

	.dataa(gnd),
	.datab(!h3[14]),
	.datac(gnd),
	.datad(!\i1|D_o[14]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~57_sumout ),
	.cout(\Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \Add5~57 .extended_lut = "off";
defparam \Add5~57 .lut_mask = 64'h00003333000000FF;
defparam \Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y29_N15
cyclonev_lcell_comb \h3[14]~8 (
// Equation(s):
// \h3[14]~8_combout  = ( !\Add5~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[14]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[14]~8 .extended_lut = "off";
defparam \h3[14]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h3[14]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y29_N17
dffeas \h3[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h3[14]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[14]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[14] .is_wysiwyg = "true";
defparam \h3[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y31_N45
cyclonev_lcell_comb \Add5~61 (
// Equation(s):
// \Add5~61_sumout  = SUM(( \i1|D_o[15]~reg0_q  ) + ( !h3[15] ) + ( \Add5~58  ))
// \Add5~62  = CARRY(( \i1|D_o[15]~reg0_q  ) + ( !h3[15] ) + ( \Add5~58  ))

	.dataa(!h3[15]),
	.datab(gnd),
	.datac(!\i1|D_o[15]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~61_sumout ),
	.cout(\Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \Add5~61 .extended_lut = "off";
defparam \Add5~61 .lut_mask = 64'h0000555500000F0F;
defparam \Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y29_N39
cyclonev_lcell_comb \h3[15]~9 (
// Equation(s):
// \h3[15]~9_combout  = ( !\Add5~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[15]~9 .extended_lut = "off";
defparam \h3[15]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h3[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y29_N41
dffeas \h3[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h3[15]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[15]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[15] .is_wysiwyg = "true";
defparam \h3[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y31_N48
cyclonev_lcell_comb \Add5~65 (
// Equation(s):
// \Add5~65_sumout  = SUM(( \i1|D_o[16]~reg0_q  ) + ( !h3[16] ) + ( \Add5~62  ))
// \Add5~66  = CARRY(( \i1|D_o[16]~reg0_q  ) + ( !h3[16] ) + ( \Add5~62  ))

	.dataa(gnd),
	.datab(!h3[16]),
	.datac(gnd),
	.datad(!\i1|D_o[16]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~65_sumout ),
	.cout(\Add5~66 ),
	.shareout());
// synopsys translate_off
defparam \Add5~65 .extended_lut = "off";
defparam \Add5~65 .lut_mask = 64'h00003333000000FF;
defparam \Add5~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y31_N6
cyclonev_lcell_comb \h3[16]~10 (
// Equation(s):
// \h3[16]~10_combout  = ( !\Add5~65_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[16]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[16]~10 .extended_lut = "off";
defparam \h3[16]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h3[16]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y31_N8
dffeas \h3[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h3[16]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[16]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[16] .is_wysiwyg = "true";
defparam \h3[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y27_N39
cyclonev_lcell_comb \h3[16]~_wirecell (
// Equation(s):
// \h3[16]~_wirecell_combout  = !h3[16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h3[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[16]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[16]~_wirecell .extended_lut = "off";
defparam \h3[16]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h3[16]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y27_N37
dffeas \i1|reg_d[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[16]~feeder_combout ),
	.asdata(\h3[16]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[16] .is_wysiwyg = "true";
defparam \i1|reg_d[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y31_N50
dffeas \i1|D_o[16]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[16]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y32_N39
cyclonev_lcell_comb \i1|Add7~141 (
// Equation(s):
// \i1|Add7~141_sumout  = SUM(( !Kt_sig[3] $ (!\i1|D_o[3]~reg0_q  $ (\i1|H_o[3]~reg0DUPLICATE_q )) ) + ( \i1|Add7~139  ) + ( \i1|Add7~138  ))
// \i1|Add7~142  = CARRY(( !Kt_sig[3] $ (!\i1|D_o[3]~reg0_q  $ (\i1|H_o[3]~reg0DUPLICATE_q )) ) + ( \i1|Add7~139  ) + ( \i1|Add7~138  ))
// \i1|Add7~143  = SHARE((!Kt_sig[3] & (\i1|D_o[3]~reg0_q  & \i1|H_o[3]~reg0DUPLICATE_q )) # (Kt_sig[3] & ((\i1|H_o[3]~reg0DUPLICATE_q ) # (\i1|D_o[3]~reg0_q ))))

	.dataa(gnd),
	.datab(!Kt_sig[3]),
	.datac(!\i1|D_o[3]~reg0_q ),
	.datad(!\i1|H_o[3]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~138 ),
	.sharein(\i1|Add7~139 ),
	.combout(),
	.sumout(\i1|Add7~141_sumout ),
	.cout(\i1|Add7~142 ),
	.shareout(\i1|Add7~143 ));
// synopsys translate_off
defparam \i1|Add7~141 .extended_lut = "off";
defparam \i1|Add7~141 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~141 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y32_N42
cyclonev_lcell_comb \i1|Add7~145 (
// Equation(s):
// \i1|Add7~145_sumout  = SUM(( !\i1|D_o[4]~reg0_q  $ (!\i1|H_o[4]~reg0DUPLICATE_q  $ (Kt_sig[4])) ) + ( \i1|Add7~143  ) + ( \i1|Add7~142  ))
// \i1|Add7~146  = CARRY(( !\i1|D_o[4]~reg0_q  $ (!\i1|H_o[4]~reg0DUPLICATE_q  $ (Kt_sig[4])) ) + ( \i1|Add7~143  ) + ( \i1|Add7~142  ))
// \i1|Add7~147  = SHARE((!\i1|D_o[4]~reg0_q  & (\i1|H_o[4]~reg0DUPLICATE_q  & Kt_sig[4])) # (\i1|D_o[4]~reg0_q  & ((Kt_sig[4]) # (\i1|H_o[4]~reg0DUPLICATE_q ))))

	.dataa(gnd),
	.datab(!\i1|D_o[4]~reg0_q ),
	.datac(!\i1|H_o[4]~reg0DUPLICATE_q ),
	.datad(!Kt_sig[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~142 ),
	.sharein(\i1|Add7~143 ),
	.combout(),
	.sumout(\i1|Add7~145_sumout ),
	.cout(\i1|Add7~146 ),
	.shareout(\i1|Add7~147 ));
// synopsys translate_off
defparam \i1|Add7~145 .extended_lut = "off";
defparam \i1|Add7~145 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~145 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y32_N45
cyclonev_lcell_comb \i1|Add7~149 (
// Equation(s):
// \i1|Add7~149_sumout  = SUM(( !Kt_sig[5] $ (!\i1|D_o[5]~reg0_q  $ (\i1|H_o[5]~reg0_q )) ) + ( \i1|Add7~147  ) + ( \i1|Add7~146  ))
// \i1|Add7~150  = CARRY(( !Kt_sig[5] $ (!\i1|D_o[5]~reg0_q  $ (\i1|H_o[5]~reg0_q )) ) + ( \i1|Add7~147  ) + ( \i1|Add7~146  ))
// \i1|Add7~151  = SHARE((!Kt_sig[5] & (\i1|D_o[5]~reg0_q  & \i1|H_o[5]~reg0_q )) # (Kt_sig[5] & ((\i1|H_o[5]~reg0_q ) # (\i1|D_o[5]~reg0_q ))))

	.dataa(!Kt_sig[5]),
	.datab(gnd),
	.datac(!\i1|D_o[5]~reg0_q ),
	.datad(!\i1|H_o[5]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~146 ),
	.sharein(\i1|Add7~147 ),
	.combout(),
	.sumout(\i1|Add7~149_sumout ),
	.cout(\i1|Add7~150 ),
	.shareout(\i1|Add7~151 ));
// synopsys translate_off
defparam \i1|Add7~149 .extended_lut = "off";
defparam \i1|Add7~149 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~149 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y32_N48
cyclonev_lcell_comb \i1|Add7~153 (
// Equation(s):
// \i1|Add7~153_sumout  = SUM(( !\i1|H_o[6]~reg0_q  $ (!\i1|D_o[6]~reg0_q  $ (Kt_sig[6])) ) + ( \i1|Add7~151  ) + ( \i1|Add7~150  ))
// \i1|Add7~154  = CARRY(( !\i1|H_o[6]~reg0_q  $ (!\i1|D_o[6]~reg0_q  $ (Kt_sig[6])) ) + ( \i1|Add7~151  ) + ( \i1|Add7~150  ))
// \i1|Add7~155  = SHARE((!\i1|H_o[6]~reg0_q  & (\i1|D_o[6]~reg0_q  & Kt_sig[6])) # (\i1|H_o[6]~reg0_q  & ((Kt_sig[6]) # (\i1|D_o[6]~reg0_q ))))

	.dataa(gnd),
	.datab(!\i1|H_o[6]~reg0_q ),
	.datac(!\i1|D_o[6]~reg0_q ),
	.datad(!Kt_sig[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~150 ),
	.sharein(\i1|Add7~151 ),
	.combout(),
	.sumout(\i1|Add7~153_sumout ),
	.cout(\i1|Add7~154 ),
	.shareout(\i1|Add7~155 ));
// synopsys translate_off
defparam \i1|Add7~153 .extended_lut = "off";
defparam \i1|Add7~153 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~153 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y32_N51
cyclonev_lcell_comb \i1|Add7~157 (
// Equation(s):
// \i1|Add7~157_sumout  = SUM(( !\i1|D_o[7]~reg0_q  $ (!\i1|H_o[7]~reg0_q  $ (Kt_sig[7])) ) + ( \i1|Add7~155  ) + ( \i1|Add7~154  ))
// \i1|Add7~158  = CARRY(( !\i1|D_o[7]~reg0_q  $ (!\i1|H_o[7]~reg0_q  $ (Kt_sig[7])) ) + ( \i1|Add7~155  ) + ( \i1|Add7~154  ))
// \i1|Add7~159  = SHARE((!\i1|D_o[7]~reg0_q  & (\i1|H_o[7]~reg0_q  & Kt_sig[7])) # (\i1|D_o[7]~reg0_q  & ((Kt_sig[7]) # (\i1|H_o[7]~reg0_q ))))

	.dataa(!\i1|D_o[7]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|H_o[7]~reg0_q ),
	.datad(!Kt_sig[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~154 ),
	.sharein(\i1|Add7~155 ),
	.combout(),
	.sumout(\i1|Add7~157_sumout ),
	.cout(\i1|Add7~158 ),
	.shareout(\i1|Add7~159 ));
// synopsys translate_off
defparam \i1|Add7~157 .extended_lut = "off";
defparam \i1|Add7~157 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~157 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y32_N54
cyclonev_lcell_comb \i1|Add7~161 (
// Equation(s):
// \i1|Add7~161_sumout  = SUM(( !\i1|D_o[8]~reg0_q  $ (!\i1|H_o[8]~reg0DUPLICATE_q  $ (Kt_sig[8])) ) + ( \i1|Add7~159  ) + ( \i1|Add7~158  ))
// \i1|Add7~162  = CARRY(( !\i1|D_o[8]~reg0_q  $ (!\i1|H_o[8]~reg0DUPLICATE_q  $ (Kt_sig[8])) ) + ( \i1|Add7~159  ) + ( \i1|Add7~158  ))
// \i1|Add7~163  = SHARE((!\i1|D_o[8]~reg0_q  & (\i1|H_o[8]~reg0DUPLICATE_q  & Kt_sig[8])) # (\i1|D_o[8]~reg0_q  & ((Kt_sig[8]) # (\i1|H_o[8]~reg0DUPLICATE_q ))))

	.dataa(!\i1|D_o[8]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|H_o[8]~reg0DUPLICATE_q ),
	.datad(!Kt_sig[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~158 ),
	.sharein(\i1|Add7~159 ),
	.combout(),
	.sumout(\i1|Add7~161_sumout ),
	.cout(\i1|Add7~162 ),
	.shareout(\i1|Add7~163 ));
// synopsys translate_off
defparam \i1|Add7~161 .extended_lut = "off";
defparam \i1|Add7~161 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~161 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y32_N57
cyclonev_lcell_comb \i1|Add7~165 (
// Equation(s):
// \i1|Add7~165_sumout  = SUM(( !\i1|D_o[9]~reg0_q  $ (!Kt_sig[9] $ (\i1|H_o[9]~reg0DUPLICATE_q )) ) + ( \i1|Add7~163  ) + ( \i1|Add7~162  ))
// \i1|Add7~166  = CARRY(( !\i1|D_o[9]~reg0_q  $ (!Kt_sig[9] $ (\i1|H_o[9]~reg0DUPLICATE_q )) ) + ( \i1|Add7~163  ) + ( \i1|Add7~162  ))
// \i1|Add7~167  = SHARE((!\i1|D_o[9]~reg0_q  & (Kt_sig[9] & \i1|H_o[9]~reg0DUPLICATE_q )) # (\i1|D_o[9]~reg0_q  & ((\i1|H_o[9]~reg0DUPLICATE_q ) # (Kt_sig[9]))))

	.dataa(gnd),
	.datab(!\i1|D_o[9]~reg0_q ),
	.datac(!Kt_sig[9]),
	.datad(!\i1|H_o[9]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~162 ),
	.sharein(\i1|Add7~163 ),
	.combout(),
	.sumout(\i1|Add7~165_sumout ),
	.cout(\i1|Add7~166 ),
	.shareout(\i1|Add7~167 ));
// synopsys translate_off
defparam \i1|Add7~165 .extended_lut = "off";
defparam \i1|Add7~165 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~165 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N30
cyclonev_lcell_comb \i1|Add7~169 (
// Equation(s):
// \i1|Add7~169_sumout  = SUM(( !Kt_sig[10] $ (!\i1|D_o[10]~reg0_q  $ (\i1|H_o[10]~reg0_q )) ) + ( \i1|Add7~167  ) + ( \i1|Add7~166  ))
// \i1|Add7~170  = CARRY(( !Kt_sig[10] $ (!\i1|D_o[10]~reg0_q  $ (\i1|H_o[10]~reg0_q )) ) + ( \i1|Add7~167  ) + ( \i1|Add7~166  ))
// \i1|Add7~171  = SHARE((!Kt_sig[10] & (\i1|D_o[10]~reg0_q  & \i1|H_o[10]~reg0_q )) # (Kt_sig[10] & ((\i1|H_o[10]~reg0_q ) # (\i1|D_o[10]~reg0_q ))))

	.dataa(gnd),
	.datab(!Kt_sig[10]),
	.datac(!\i1|D_o[10]~reg0_q ),
	.datad(!\i1|H_o[10]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~166 ),
	.sharein(\i1|Add7~167 ),
	.combout(),
	.sumout(\i1|Add7~169_sumout ),
	.cout(\i1|Add7~170 ),
	.shareout(\i1|Add7~171 ));
// synopsys translate_off
defparam \i1|Add7~169 .extended_lut = "off";
defparam \i1|Add7~169 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~169 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N33
cyclonev_lcell_comb \i1|Add7~173 (
// Equation(s):
// \i1|Add7~173_sumout  = SUM(( !\i1|D_o[11]~reg0_q  $ (!\i1|H_o[11]~reg0DUPLICATE_q  $ (Kt_sig[11])) ) + ( \i1|Add7~171  ) + ( \i1|Add7~170  ))
// \i1|Add7~174  = CARRY(( !\i1|D_o[11]~reg0_q  $ (!\i1|H_o[11]~reg0DUPLICATE_q  $ (Kt_sig[11])) ) + ( \i1|Add7~171  ) + ( \i1|Add7~170  ))
// \i1|Add7~175  = SHARE((!\i1|D_o[11]~reg0_q  & (\i1|H_o[11]~reg0DUPLICATE_q  & Kt_sig[11])) # (\i1|D_o[11]~reg0_q  & ((Kt_sig[11]) # (\i1|H_o[11]~reg0DUPLICATE_q ))))

	.dataa(!\i1|D_o[11]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|H_o[11]~reg0DUPLICATE_q ),
	.datad(!Kt_sig[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~170 ),
	.sharein(\i1|Add7~171 ),
	.combout(),
	.sumout(\i1|Add7~173_sumout ),
	.cout(\i1|Add7~174 ),
	.shareout(\i1|Add7~175 ));
// synopsys translate_off
defparam \i1|Add7~173 .extended_lut = "off";
defparam \i1|Add7~173 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~173 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N36
cyclonev_lcell_comb \i1|Add7~177 (
// Equation(s):
// \i1|Add7~177_sumout  = SUM(( !\i1|D_o[12]~reg0_q  $ (!Kt_sig[12] $ (\i1|H_o[12]~reg0_q )) ) + ( \i1|Add7~175  ) + ( \i1|Add7~174  ))
// \i1|Add7~178  = CARRY(( !\i1|D_o[12]~reg0_q  $ (!Kt_sig[12] $ (\i1|H_o[12]~reg0_q )) ) + ( \i1|Add7~175  ) + ( \i1|Add7~174  ))
// \i1|Add7~179  = SHARE((!\i1|D_o[12]~reg0_q  & (Kt_sig[12] & \i1|H_o[12]~reg0_q )) # (\i1|D_o[12]~reg0_q  & ((\i1|H_o[12]~reg0_q ) # (Kt_sig[12]))))

	.dataa(!\i1|D_o[12]~reg0_q ),
	.datab(gnd),
	.datac(!Kt_sig[12]),
	.datad(!\i1|H_o[12]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~174 ),
	.sharein(\i1|Add7~175 ),
	.combout(),
	.sumout(\i1|Add7~177_sumout ),
	.cout(\i1|Add7~178 ),
	.shareout(\i1|Add7~179 ));
// synopsys translate_off
defparam \i1|Add7~177 .extended_lut = "off";
defparam \i1|Add7~177 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~177 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N39
cyclonev_lcell_comb \i1|Add7~181 (
// Equation(s):
// \i1|Add7~181_sumout  = SUM(( !Kt_sig[13] $ (!\i1|D_o[13]~reg0_q  $ (\i1|H_o[13]~reg0_q )) ) + ( \i1|Add7~179  ) + ( \i1|Add7~178  ))
// \i1|Add7~182  = CARRY(( !Kt_sig[13] $ (!\i1|D_o[13]~reg0_q  $ (\i1|H_o[13]~reg0_q )) ) + ( \i1|Add7~179  ) + ( \i1|Add7~178  ))
// \i1|Add7~183  = SHARE((!Kt_sig[13] & (\i1|D_o[13]~reg0_q  & \i1|H_o[13]~reg0_q )) # (Kt_sig[13] & ((\i1|H_o[13]~reg0_q ) # (\i1|D_o[13]~reg0_q ))))

	.dataa(gnd),
	.datab(!Kt_sig[13]),
	.datac(!\i1|D_o[13]~reg0_q ),
	.datad(!\i1|H_o[13]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~178 ),
	.sharein(\i1|Add7~179 ),
	.combout(),
	.sumout(\i1|Add7~181_sumout ),
	.cout(\i1|Add7~182 ),
	.shareout(\i1|Add7~183 ));
// synopsys translate_off
defparam \i1|Add7~181 .extended_lut = "off";
defparam \i1|Add7~181 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~181 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N42
cyclonev_lcell_comb \i1|Add7~185 (
// Equation(s):
// \i1|Add7~185_sumout  = SUM(( !\i1|D_o[14]~reg0_q  $ (!Kt_sig[14] $ (\i1|H_o[14]~reg0_q )) ) + ( \i1|Add7~183  ) + ( \i1|Add7~182  ))
// \i1|Add7~186  = CARRY(( !\i1|D_o[14]~reg0_q  $ (!Kt_sig[14] $ (\i1|H_o[14]~reg0_q )) ) + ( \i1|Add7~183  ) + ( \i1|Add7~182  ))
// \i1|Add7~187  = SHARE((!\i1|D_o[14]~reg0_q  & (Kt_sig[14] & \i1|H_o[14]~reg0_q )) # (\i1|D_o[14]~reg0_q  & ((\i1|H_o[14]~reg0_q ) # (Kt_sig[14]))))

	.dataa(gnd),
	.datab(!\i1|D_o[14]~reg0_q ),
	.datac(!Kt_sig[14]),
	.datad(!\i1|H_o[14]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~182 ),
	.sharein(\i1|Add7~183 ),
	.combout(),
	.sumout(\i1|Add7~185_sumout ),
	.cout(\i1|Add7~186 ),
	.shareout(\i1|Add7~187 ));
// synopsys translate_off
defparam \i1|Add7~185 .extended_lut = "off";
defparam \i1|Add7~185 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~185 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N45
cyclonev_lcell_comb \i1|Add7~189 (
// Equation(s):
// \i1|Add7~189_sumout  = SUM(( !Kt_sig[15] $ (!\i1|H_o[15]~reg0_q  $ (\i1|D_o[15]~reg0_q )) ) + ( \i1|Add7~187  ) + ( \i1|Add7~186  ))
// \i1|Add7~190  = CARRY(( !Kt_sig[15] $ (!\i1|H_o[15]~reg0_q  $ (\i1|D_o[15]~reg0_q )) ) + ( \i1|Add7~187  ) + ( \i1|Add7~186  ))
// \i1|Add7~191  = SHARE((!Kt_sig[15] & (\i1|H_o[15]~reg0_q  & \i1|D_o[15]~reg0_q )) # (Kt_sig[15] & ((\i1|D_o[15]~reg0_q ) # (\i1|H_o[15]~reg0_q ))))

	.dataa(!Kt_sig[15]),
	.datab(gnd),
	.datac(!\i1|H_o[15]~reg0_q ),
	.datad(!\i1|D_o[15]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~186 ),
	.sharein(\i1|Add7~187 ),
	.combout(),
	.sumout(\i1|Add7~189_sumout ),
	.cout(\i1|Add7~190 ),
	.shareout(\i1|Add7~191 ));
// synopsys translate_off
defparam \i1|Add7~189 .extended_lut = "off";
defparam \i1|Add7~189 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~189 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N48
cyclonev_lcell_comb \i1|Add7~193 (
// Equation(s):
// \i1|Add7~193_sumout  = SUM(( !Kt_sig[16] $ (!\i1|D_o[16]~reg0_q  $ (\i1|H_o[16]~reg0_q )) ) + ( \i1|Add7~191  ) + ( \i1|Add7~190  ))
// \i1|Add7~194  = CARRY(( !Kt_sig[16] $ (!\i1|D_o[16]~reg0_q  $ (\i1|H_o[16]~reg0_q )) ) + ( \i1|Add7~191  ) + ( \i1|Add7~190  ))
// \i1|Add7~195  = SHARE((!Kt_sig[16] & (\i1|D_o[16]~reg0_q  & \i1|H_o[16]~reg0_q )) # (Kt_sig[16] & ((\i1|H_o[16]~reg0_q ) # (\i1|D_o[16]~reg0_q ))))

	.dataa(gnd),
	.datab(!Kt_sig[16]),
	.datac(!\i1|D_o[16]~reg0_q ),
	.datad(!\i1|H_o[16]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~190 ),
	.sharein(\i1|Add7~191 ),
	.combout(),
	.sumout(\i1|Add7~193_sumout ),
	.cout(\i1|Add7~194 ),
	.shareout(\i1|Add7~195 ));
// synopsys translate_off
defparam \i1|Add7~193 .extended_lut = "off";
defparam \i1|Add7~193 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~193 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y32_N39
cyclonev_lcell_comb \i1|Add7~13 (
// Equation(s):
// \i1|Add7~13_sumout  = SUM(( !\i1|Add7~141_sumout  $ (!\i1|Add6~13_sumout  $ (\i0|Wt_o[3]~4_combout )) ) + ( \i1|Add7~11  ) + ( \i1|Add7~10  ))
// \i1|Add7~14  = CARRY(( !\i1|Add7~141_sumout  $ (!\i1|Add6~13_sumout  $ (\i0|Wt_o[3]~4_combout )) ) + ( \i1|Add7~11  ) + ( \i1|Add7~10  ))
// \i1|Add7~15  = SHARE((!\i1|Add7~141_sumout  & (\i1|Add6~13_sumout  & \i0|Wt_o[3]~4_combout )) # (\i1|Add7~141_sumout  & ((\i0|Wt_o[3]~4_combout ) # (\i1|Add6~13_sumout ))))

	.dataa(!\i1|Add7~141_sumout ),
	.datab(gnd),
	.datac(!\i1|Add6~13_sumout ),
	.datad(!\i0|Wt_o[3]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~10 ),
	.sharein(\i1|Add7~11 ),
	.combout(),
	.sumout(\i1|Add7~13_sumout ),
	.cout(\i1|Add7~14 ),
	.shareout(\i1|Add7~15 ));
// synopsys translate_off
defparam \i1|Add7~13 .extended_lut = "off";
defparam \i1|Add7~13 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y32_N42
cyclonev_lcell_comb \i1|Add7~17 (
// Equation(s):
// \i1|Add7~17_sumout  = SUM(( !\i1|Add6~17_sumout  $ (!\i0|Wt_o[4]~6_combout  $ (\i1|Add7~145_sumout )) ) + ( \i1|Add7~15  ) + ( \i1|Add7~14  ))
// \i1|Add7~18  = CARRY(( !\i1|Add6~17_sumout  $ (!\i0|Wt_o[4]~6_combout  $ (\i1|Add7~145_sumout )) ) + ( \i1|Add7~15  ) + ( \i1|Add7~14  ))
// \i1|Add7~19  = SHARE((!\i1|Add6~17_sumout  & (\i0|Wt_o[4]~6_combout  & \i1|Add7~145_sumout )) # (\i1|Add6~17_sumout  & ((\i1|Add7~145_sumout ) # (\i0|Wt_o[4]~6_combout ))))

	.dataa(!\i1|Add6~17_sumout ),
	.datab(gnd),
	.datac(!\i0|Wt_o[4]~6_combout ),
	.datad(!\i1|Add7~145_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~14 ),
	.sharein(\i1|Add7~15 ),
	.combout(),
	.sumout(\i1|Add7~17_sumout ),
	.cout(\i1|Add7~18 ),
	.shareout(\i1|Add7~19 ));
// synopsys translate_off
defparam \i1|Add7~17 .extended_lut = "off";
defparam \i1|Add7~17 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y32_N45
cyclonev_lcell_comb \i1|Add7~21 (
// Equation(s):
// \i1|Add7~21_sumout  = SUM(( !\i1|Add7~149_sumout  $ (!\i1|Add6~21_sumout  $ (\i0|Wt_o[5]~8_combout )) ) + ( \i1|Add7~19  ) + ( \i1|Add7~18  ))
// \i1|Add7~22  = CARRY(( !\i1|Add7~149_sumout  $ (!\i1|Add6~21_sumout  $ (\i0|Wt_o[5]~8_combout )) ) + ( \i1|Add7~19  ) + ( \i1|Add7~18  ))
// \i1|Add7~23  = SHARE((!\i1|Add7~149_sumout  & (\i1|Add6~21_sumout  & \i0|Wt_o[5]~8_combout )) # (\i1|Add7~149_sumout  & ((\i0|Wt_o[5]~8_combout ) # (\i1|Add6~21_sumout ))))

	.dataa(gnd),
	.datab(!\i1|Add7~149_sumout ),
	.datac(!\i1|Add6~21_sumout ),
	.datad(!\i0|Wt_o[5]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~18 ),
	.sharein(\i1|Add7~19 ),
	.combout(),
	.sumout(\i1|Add7~21_sumout ),
	.cout(\i1|Add7~22 ),
	.shareout(\i1|Add7~23 ));
// synopsys translate_off
defparam \i1|Add7~21 .extended_lut = "off";
defparam \i1|Add7~21 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y32_N48
cyclonev_lcell_comb \i1|Add7~25 (
// Equation(s):
// \i1|Add7~25_sumout  = SUM(( !\i1|Add7~153_sumout  $ (!\i1|Add6~25_sumout  $ (\i0|Wt_o[6]~10_combout )) ) + ( \i1|Add7~23  ) + ( \i1|Add7~22  ))
// \i1|Add7~26  = CARRY(( !\i1|Add7~153_sumout  $ (!\i1|Add6~25_sumout  $ (\i0|Wt_o[6]~10_combout )) ) + ( \i1|Add7~23  ) + ( \i1|Add7~22  ))
// \i1|Add7~27  = SHARE((!\i1|Add7~153_sumout  & (\i1|Add6~25_sumout  & \i0|Wt_o[6]~10_combout )) # (\i1|Add7~153_sumout  & ((\i0|Wt_o[6]~10_combout ) # (\i1|Add6~25_sumout ))))

	.dataa(gnd),
	.datab(!\i1|Add7~153_sumout ),
	.datac(!\i1|Add6~25_sumout ),
	.datad(!\i0|Wt_o[6]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~22 ),
	.sharein(\i1|Add7~23 ),
	.combout(),
	.sumout(\i1|Add7~25_sumout ),
	.cout(\i1|Add7~26 ),
	.shareout(\i1|Add7~27 ));
// synopsys translate_off
defparam \i1|Add7~25 .extended_lut = "off";
defparam \i1|Add7~25 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y32_N51
cyclonev_lcell_comb \i1|Add7~29 (
// Equation(s):
// \i1|Add7~29_sumout  = SUM(( !\i1|Add7~157_sumout  $ (!\i1|Add6~29_sumout  $ (\i0|Wt_o[7]~12_combout )) ) + ( \i1|Add7~27  ) + ( \i1|Add7~26  ))
// \i1|Add7~30  = CARRY(( !\i1|Add7~157_sumout  $ (!\i1|Add6~29_sumout  $ (\i0|Wt_o[7]~12_combout )) ) + ( \i1|Add7~27  ) + ( \i1|Add7~26  ))
// \i1|Add7~31  = SHARE((!\i1|Add7~157_sumout  & (\i1|Add6~29_sumout  & \i0|Wt_o[7]~12_combout )) # (\i1|Add7~157_sumout  & ((\i0|Wt_o[7]~12_combout ) # (\i1|Add6~29_sumout ))))

	.dataa(!\i1|Add7~157_sumout ),
	.datab(gnd),
	.datac(!\i1|Add6~29_sumout ),
	.datad(!\i0|Wt_o[7]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~26 ),
	.sharein(\i1|Add7~27 ),
	.combout(),
	.sumout(\i1|Add7~29_sumout ),
	.cout(\i1|Add7~30 ),
	.shareout(\i1|Add7~31 ));
// synopsys translate_off
defparam \i1|Add7~29 .extended_lut = "off";
defparam \i1|Add7~29 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y32_N54
cyclonev_lcell_comb \i1|Add7~33 (
// Equation(s):
// \i1|Add7~33_sumout  = SUM(( !\i0|Wt_o[8]~14_combout  $ (!\i1|Add6~33_sumout  $ (\i1|Add7~161_sumout )) ) + ( \i1|Add7~31  ) + ( \i1|Add7~30  ))
// \i1|Add7~34  = CARRY(( !\i0|Wt_o[8]~14_combout  $ (!\i1|Add6~33_sumout  $ (\i1|Add7~161_sumout )) ) + ( \i1|Add7~31  ) + ( \i1|Add7~30  ))
// \i1|Add7~35  = SHARE((!\i0|Wt_o[8]~14_combout  & (\i1|Add6~33_sumout  & \i1|Add7~161_sumout )) # (\i0|Wt_o[8]~14_combout  & ((\i1|Add7~161_sumout ) # (\i1|Add6~33_sumout ))))

	.dataa(!\i0|Wt_o[8]~14_combout ),
	.datab(gnd),
	.datac(!\i1|Add6~33_sumout ),
	.datad(!\i1|Add7~161_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~30 ),
	.sharein(\i1|Add7~31 ),
	.combout(),
	.sumout(\i1|Add7~33_sumout ),
	.cout(\i1|Add7~34 ),
	.shareout(\i1|Add7~35 ));
// synopsys translate_off
defparam \i1|Add7~33 .extended_lut = "off";
defparam \i1|Add7~33 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y32_N57
cyclonev_lcell_comb \i1|Add7~37 (
// Equation(s):
// \i1|Add7~37_sumout  = SUM(( !\i1|Add6~37_sumout  $ (!\i0|Wt_o[9]~16_combout  $ (\i1|Add7~165_sumout )) ) + ( \i1|Add7~35  ) + ( \i1|Add7~34  ))
// \i1|Add7~38  = CARRY(( !\i1|Add6~37_sumout  $ (!\i0|Wt_o[9]~16_combout  $ (\i1|Add7~165_sumout )) ) + ( \i1|Add7~35  ) + ( \i1|Add7~34  ))
// \i1|Add7~39  = SHARE((!\i1|Add6~37_sumout  & (\i0|Wt_o[9]~16_combout  & \i1|Add7~165_sumout )) # (\i1|Add6~37_sumout  & ((\i1|Add7~165_sumout ) # (\i0|Wt_o[9]~16_combout ))))

	.dataa(gnd),
	.datab(!\i1|Add6~37_sumout ),
	.datac(!\i0|Wt_o[9]~16_combout ),
	.datad(!\i1|Add7~165_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~34 ),
	.sharein(\i1|Add7~35 ),
	.combout(),
	.sumout(\i1|Add7~37_sumout ),
	.cout(\i1|Add7~38 ),
	.shareout(\i1|Add7~39 ));
// synopsys translate_off
defparam \i1|Add7~37 .extended_lut = "off";
defparam \i1|Add7~37 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N30
cyclonev_lcell_comb \i1|Add7~41 (
// Equation(s):
// \i1|Add7~41_sumout  = SUM(( !\i1|Add6~41_sumout  $ (!\i1|Add7~169_sumout  $ (\i0|Wt_o[10]~18_combout )) ) + ( \i1|Add7~39  ) + ( \i1|Add7~38  ))
// \i1|Add7~42  = CARRY(( !\i1|Add6~41_sumout  $ (!\i1|Add7~169_sumout  $ (\i0|Wt_o[10]~18_combout )) ) + ( \i1|Add7~39  ) + ( \i1|Add7~38  ))
// \i1|Add7~43  = SHARE((!\i1|Add6~41_sumout  & (\i1|Add7~169_sumout  & \i0|Wt_o[10]~18_combout )) # (\i1|Add6~41_sumout  & ((\i0|Wt_o[10]~18_combout ) # (\i1|Add7~169_sumout ))))

	.dataa(gnd),
	.datab(!\i1|Add6~41_sumout ),
	.datac(!\i1|Add7~169_sumout ),
	.datad(!\i0|Wt_o[10]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~38 ),
	.sharein(\i1|Add7~39 ),
	.combout(),
	.sumout(\i1|Add7~41_sumout ),
	.cout(\i1|Add7~42 ),
	.shareout(\i1|Add7~43 ));
// synopsys translate_off
defparam \i1|Add7~41 .extended_lut = "off";
defparam \i1|Add7~41 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N33
cyclonev_lcell_comb \i1|Add7~45 (
// Equation(s):
// \i1|Add7~45_sumout  = SUM(( !\i1|Add7~173_sumout  $ (!\i1|Add6~45_sumout  $ (\i0|Wt_o[11]~20_combout )) ) + ( \i1|Add7~43  ) + ( \i1|Add7~42  ))
// \i1|Add7~46  = CARRY(( !\i1|Add7~173_sumout  $ (!\i1|Add6~45_sumout  $ (\i0|Wt_o[11]~20_combout )) ) + ( \i1|Add7~43  ) + ( \i1|Add7~42  ))
// \i1|Add7~47  = SHARE((!\i1|Add7~173_sumout  & (\i1|Add6~45_sumout  & \i0|Wt_o[11]~20_combout )) # (\i1|Add7~173_sumout  & ((\i0|Wt_o[11]~20_combout ) # (\i1|Add6~45_sumout ))))

	.dataa(!\i1|Add7~173_sumout ),
	.datab(gnd),
	.datac(!\i1|Add6~45_sumout ),
	.datad(!\i0|Wt_o[11]~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~42 ),
	.sharein(\i1|Add7~43 ),
	.combout(),
	.sumout(\i1|Add7~45_sumout ),
	.cout(\i1|Add7~46 ),
	.shareout(\i1|Add7~47 ));
// synopsys translate_off
defparam \i1|Add7~45 .extended_lut = "off";
defparam \i1|Add7~45 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N36
cyclonev_lcell_comb \i1|Add7~49 (
// Equation(s):
// \i1|Add7~49_sumout  = SUM(( !\i1|Add6~49_sumout  $ (!\i1|Add7~177_sumout  $ (\i0|Wt_o[12]~22_combout )) ) + ( \i1|Add7~47  ) + ( \i1|Add7~46  ))
// \i1|Add7~50  = CARRY(( !\i1|Add6~49_sumout  $ (!\i1|Add7~177_sumout  $ (\i0|Wt_o[12]~22_combout )) ) + ( \i1|Add7~47  ) + ( \i1|Add7~46  ))
// \i1|Add7~51  = SHARE((!\i1|Add6~49_sumout  & (\i1|Add7~177_sumout  & \i0|Wt_o[12]~22_combout )) # (\i1|Add6~49_sumout  & ((\i0|Wt_o[12]~22_combout ) # (\i1|Add7~177_sumout ))))

	.dataa(!\i1|Add6~49_sumout ),
	.datab(gnd),
	.datac(!\i1|Add7~177_sumout ),
	.datad(!\i0|Wt_o[12]~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~46 ),
	.sharein(\i1|Add7~47 ),
	.combout(),
	.sumout(\i1|Add7~49_sumout ),
	.cout(\i1|Add7~50 ),
	.shareout(\i1|Add7~51 ));
// synopsys translate_off
defparam \i1|Add7~49 .extended_lut = "off";
defparam \i1|Add7~49 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N39
cyclonev_lcell_comb \i1|Add7~53 (
// Equation(s):
// \i1|Add7~53_sumout  = SUM(( !\i0|Wt_o[13]~24_combout  $ (!\i1|Add6~53_sumout  $ (\i1|Add7~181_sumout )) ) + ( \i1|Add7~51  ) + ( \i1|Add7~50  ))
// \i1|Add7~54  = CARRY(( !\i0|Wt_o[13]~24_combout  $ (!\i1|Add6~53_sumout  $ (\i1|Add7~181_sumout )) ) + ( \i1|Add7~51  ) + ( \i1|Add7~50  ))
// \i1|Add7~55  = SHARE((!\i0|Wt_o[13]~24_combout  & (\i1|Add6~53_sumout  & \i1|Add7~181_sumout )) # (\i0|Wt_o[13]~24_combout  & ((\i1|Add7~181_sumout ) # (\i1|Add6~53_sumout ))))

	.dataa(gnd),
	.datab(!\i0|Wt_o[13]~24_combout ),
	.datac(!\i1|Add6~53_sumout ),
	.datad(!\i1|Add7~181_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~50 ),
	.sharein(\i1|Add7~51 ),
	.combout(),
	.sumout(\i1|Add7~53_sumout ),
	.cout(\i1|Add7~54 ),
	.shareout(\i1|Add7~55 ));
// synopsys translate_off
defparam \i1|Add7~53 .extended_lut = "off";
defparam \i1|Add7~53 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N42
cyclonev_lcell_comb \i1|Add7~57 (
// Equation(s):
// \i1|Add7~57_sumout  = SUM(( !\i0|Wt_o[14]~26_combout  $ (!\i1|Add6~57_sumout  $ (\i1|Add7~185_sumout )) ) + ( \i1|Add7~55  ) + ( \i1|Add7~54  ))
// \i1|Add7~58  = CARRY(( !\i0|Wt_o[14]~26_combout  $ (!\i1|Add6~57_sumout  $ (\i1|Add7~185_sumout )) ) + ( \i1|Add7~55  ) + ( \i1|Add7~54  ))
// \i1|Add7~59  = SHARE((!\i0|Wt_o[14]~26_combout  & (\i1|Add6~57_sumout  & \i1|Add7~185_sumout )) # (\i0|Wt_o[14]~26_combout  & ((\i1|Add7~185_sumout ) # (\i1|Add6~57_sumout ))))

	.dataa(!\i0|Wt_o[14]~26_combout ),
	.datab(gnd),
	.datac(!\i1|Add6~57_sumout ),
	.datad(!\i1|Add7~185_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~54 ),
	.sharein(\i1|Add7~55 ),
	.combout(),
	.sumout(\i1|Add7~57_sumout ),
	.cout(\i1|Add7~58 ),
	.shareout(\i1|Add7~59 ));
// synopsys translate_off
defparam \i1|Add7~57 .extended_lut = "off";
defparam \i1|Add7~57 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N45
cyclonev_lcell_comb \i1|Add7~61 (
// Equation(s):
// \i1|Add7~61_sumout  = SUM(( !\i0|Wt_o[15]~28_combout  $ (!\i1|Add7~189_sumout  $ (\i1|Add6~61_sumout )) ) + ( \i1|Add7~59  ) + ( \i1|Add7~58  ))
// \i1|Add7~62  = CARRY(( !\i0|Wt_o[15]~28_combout  $ (!\i1|Add7~189_sumout  $ (\i1|Add6~61_sumout )) ) + ( \i1|Add7~59  ) + ( \i1|Add7~58  ))
// \i1|Add7~63  = SHARE((!\i0|Wt_o[15]~28_combout  & (\i1|Add7~189_sumout  & \i1|Add6~61_sumout )) # (\i0|Wt_o[15]~28_combout  & ((\i1|Add6~61_sumout ) # (\i1|Add7~189_sumout ))))

	.dataa(gnd),
	.datab(!\i0|Wt_o[15]~28_combout ),
	.datac(!\i1|Add7~189_sumout ),
	.datad(!\i1|Add6~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~58 ),
	.sharein(\i1|Add7~59 ),
	.combout(),
	.sumout(\i1|Add7~61_sumout ),
	.cout(\i1|Add7~62 ),
	.shareout(\i1|Add7~63 ));
// synopsys translate_off
defparam \i1|Add7~61 .extended_lut = "off";
defparam \i1|Add7~61 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N48
cyclonev_lcell_comb \i1|Add7~65 (
// Equation(s):
// \i1|Add7~65_sumout  = SUM(( !\i0|Wt_o[16]~30_combout  $ (!\i1|Add6~65_sumout  $ (\i1|Add7~193_sumout )) ) + ( \i1|Add7~63  ) + ( \i1|Add7~62  ))
// \i1|Add7~66  = CARRY(( !\i0|Wt_o[16]~30_combout  $ (!\i1|Add6~65_sumout  $ (\i1|Add7~193_sumout )) ) + ( \i1|Add7~63  ) + ( \i1|Add7~62  ))
// \i1|Add7~67  = SHARE((!\i0|Wt_o[16]~30_combout  & (\i1|Add6~65_sumout  & \i1|Add7~193_sumout )) # (\i0|Wt_o[16]~30_combout  & ((\i1|Add7~193_sumout ) # (\i1|Add6~65_sumout ))))

	.dataa(gnd),
	.datab(!\i0|Wt_o[16]~30_combout ),
	.datac(!\i1|Add6~65_sumout ),
	.datad(!\i1|Add7~193_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~62 ),
	.sharein(\i1|Add7~63 ),
	.combout(),
	.sumout(\i1|Add7~65_sumout ),
	.cout(\i1|Add7~66 ),
	.shareout(\i1|Add7~67 ));
// synopsys translate_off
defparam \i1|Add7~65 .extended_lut = "off";
defparam \i1|Add7~65 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~65 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y31_N9
cyclonev_lcell_comb \Add6~13 (
// Equation(s):
// \Add6~13_sumout  = SUM(( !h4[3] ) + ( \i1|E_o[3]~reg0_q  ) + ( \Add6~10  ))
// \Add6~14  = CARRY(( !h4[3] ) + ( \i1|E_o[3]~reg0_q  ) + ( \Add6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h4[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[3]~reg0_q ),
	.datag(gnd),
	.cin(\Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~13_sumout ),
	.cout(\Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \Add6~13 .extended_lut = "off";
defparam \Add6~13 .lut_mask = 64'h0000FF000000F0F0;
defparam \Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y32_N39
cyclonev_lcell_comb \h4[3]~3 (
// Equation(s):
// \h4[3]~3_combout  = ( !\Add6~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[3]~3 .extended_lut = "off";
defparam \h4[3]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h4[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y32_N41
dffeas \h4[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h4[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[3]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[3] .is_wysiwyg = "true";
defparam \h4[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y31_N12
cyclonev_lcell_comb \Add6~17 (
// Equation(s):
// \Add6~17_sumout  = SUM(( \i1|E_o[4]~reg0_q  ) + ( !h4[4] ) + ( \Add6~14  ))
// \Add6~18  = CARRY(( \i1|E_o[4]~reg0_q  ) + ( !h4[4] ) + ( \Add6~14  ))

	.dataa(gnd),
	.datab(!\i1|E_o[4]~reg0_q ),
	.datac(!h4[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~17_sumout ),
	.cout(\Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \Add6~17 .extended_lut = "off";
defparam \Add6~17 .lut_mask = 64'h00000F0F00003333;
defparam \Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N15
cyclonev_lcell_comb \h4[4]~4 (
// Equation(s):
// \h4[4]~4_combout  = ( !\Add6~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add6~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[4]~4 .extended_lut = "off";
defparam \h4[4]~4 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h4[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N17
dffeas \h4[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h4[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[4]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[4] .is_wysiwyg = "true";
defparam \h4[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y31_N15
cyclonev_lcell_comb \Add6~21 (
// Equation(s):
// \Add6~21_sumout  = SUM(( !h4[5] ) + ( \i1|E_o[5]~reg0_q  ) + ( \Add6~18  ))
// \Add6~22  = CARRY(( !h4[5] ) + ( \i1|E_o[5]~reg0_q  ) + ( \Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[5]~reg0_q ),
	.datad(!h4[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~21_sumout ),
	.cout(\Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \Add6~21 .extended_lut = "off";
defparam \Add6~21 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y31_N15
cyclonev_lcell_comb \h4[5]~5 (
// Equation(s):
// \h4[5]~5_combout  = ( !\Add6~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[5]~5 .extended_lut = "off";
defparam \h4[5]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h4[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y31_N17
dffeas \h4[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h4[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[5]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[5] .is_wysiwyg = "true";
defparam \h4[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y31_N18
cyclonev_lcell_comb \Add6~25 (
// Equation(s):
// \Add6~25_sumout  = SUM(( \i1|E_o[6]~reg0_q  ) + ( !h4[6] ) + ( \Add6~22  ))
// \Add6~26  = CARRY(( \i1|E_o[6]~reg0_q  ) + ( !h4[6] ) + ( \Add6~22  ))

	.dataa(gnd),
	.datab(!h4[6]),
	.datac(!\i1|E_o[6]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~25_sumout ),
	.cout(\Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \Add6~25 .extended_lut = "off";
defparam \Add6~25 .lut_mask = 64'h0000333300000F0F;
defparam \Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y31_N3
cyclonev_lcell_comb \h4[6]~6 (
// Equation(s):
// \h4[6]~6_combout  = ( !\Add6~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[6]~6 .extended_lut = "off";
defparam \h4[6]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h4[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N9
cyclonev_lcell_comb \h4[6]~feeder (
// Equation(s):
// \h4[6]~feeder_combout  = ( \h4[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\h4[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[6]~feeder .extended_lut = "off";
defparam \h4[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \h4[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y31_N11
dffeas \h4[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h4[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[6]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[6] .is_wysiwyg = "true";
defparam \h4[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y31_N21
cyclonev_lcell_comb \Add6~29 (
// Equation(s):
// \Add6~29_sumout  = SUM(( h4[7] ) + ( \i1|E_o[7]~reg0DUPLICATE_q  ) + ( \Add6~26  ))
// \Add6~30  = CARRY(( h4[7] ) + ( \i1|E_o[7]~reg0DUPLICATE_q  ) + ( \Add6~26  ))

	.dataa(!\i1|E_o[7]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!h4[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~29_sumout ),
	.cout(\Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \Add6~29 .extended_lut = "off";
defparam \Add6~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y31_N23
dffeas \h4[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add6~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[7]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[7] .is_wysiwyg = "true";
defparam \h4[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y31_N24
cyclonev_lcell_comb \Add6~33 (
// Equation(s):
// \Add6~33_sumout  = SUM(( \i1|E_o[8]~reg0_q  ) + ( h4[8] ) + ( \Add6~30  ))
// \Add6~34  = CARRY(( \i1|E_o[8]~reg0_q  ) + ( h4[8] ) + ( \Add6~30  ))

	.dataa(!\i1|E_o[8]~reg0_q ),
	.datab(gnd),
	.datac(!h4[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~33_sumout ),
	.cout(\Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \Add6~33 .extended_lut = "off";
defparam \Add6~33 .lut_mask = 64'h0000F0F000005555;
defparam \Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y31_N26
dffeas \h4[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add6~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[8]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[8] .is_wysiwyg = "true";
defparam \h4[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y31_N27
cyclonev_lcell_comb \Add6~37 (
// Equation(s):
// \Add6~37_sumout  = SUM(( \i1|E_o[9]~reg0_q  ) + ( !h4[9] ) + ( \Add6~34  ))
// \Add6~38  = CARRY(( \i1|E_o[9]~reg0_q  ) + ( !h4[9] ) + ( \Add6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h4[9]),
	.datad(!\i1|E_o[9]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~37_sumout ),
	.cout(\Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \Add6~37 .extended_lut = "off";
defparam \Add6~37 .lut_mask = 64'h00000F0F000000FF;
defparam \Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N48
cyclonev_lcell_comb \h4[9]~7 (
// Equation(s):
// \h4[9]~7_combout  = ( !\Add6~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[9]~7 .extended_lut = "off";
defparam \h4[9]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h4[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N50
dffeas \h4[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h4[9]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[9]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[9] .is_wysiwyg = "true";
defparam \h4[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y31_N30
cyclonev_lcell_comb \Add6~41 (
// Equation(s):
// \Add6~41_sumout  = SUM(( \i1|E_o[10]~reg0_q  ) + ( h4[10] ) + ( \Add6~38  ))
// \Add6~42  = CARRY(( \i1|E_o[10]~reg0_q  ) + ( h4[10] ) + ( \Add6~38  ))

	.dataa(gnd),
	.datab(!h4[10]),
	.datac(!\i1|E_o[10]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~41_sumout ),
	.cout(\Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \Add6~41 .extended_lut = "off";
defparam \Add6~41 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y31_N32
dffeas \h4[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add6~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[10]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[10] .is_wysiwyg = "true";
defparam \h4[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y31_N33
cyclonev_lcell_comb \Add6~45 (
// Equation(s):
// \Add6~45_sumout  = SUM(( \i1|E_o[11]~reg0_q  ) + ( h4[11] ) + ( \Add6~42  ))
// \Add6~46  = CARRY(( \i1|E_o[11]~reg0_q  ) + ( h4[11] ) + ( \Add6~42  ))

	.dataa(!h4[11]),
	.datab(gnd),
	.datac(!\i1|E_o[11]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~45_sumout ),
	.cout(\Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \Add6~45 .extended_lut = "off";
defparam \Add6~45 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y31_N35
dffeas \h4[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add6~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[11]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[11] .is_wysiwyg = "true";
defparam \h4[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y31_N36
cyclonev_lcell_comb \Add6~49 (
// Equation(s):
// \Add6~49_sumout  = SUM(( \i1|E_o[12]~reg0DUPLICATE_q  ) + ( !h4[12] ) + ( \Add6~46  ))
// \Add6~50  = CARRY(( \i1|E_o[12]~reg0DUPLICATE_q  ) + ( !h4[12] ) + ( \Add6~46  ))

	.dataa(!h4[12]),
	.datab(gnd),
	.datac(!\i1|E_o[12]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~49_sumout ),
	.cout(\Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \Add6~49 .extended_lut = "off";
defparam \Add6~49 .lut_mask = 64'h0000555500000F0F;
defparam \Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N30
cyclonev_lcell_comb \h4[12]~8 (
// Equation(s):
// \h4[12]~8_combout  = ( !\Add6~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add6~49_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[12]~8 .extended_lut = "off";
defparam \h4[12]~8 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h4[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N32
dffeas \h4[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h4[12]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[12]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[12] .is_wysiwyg = "true";
defparam \h4[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y31_N39
cyclonev_lcell_comb \Add6~53 (
// Equation(s):
// \Add6~53_sumout  = SUM(( \i1|E_o[13]~reg0_q  ) + ( h4[13] ) + ( \Add6~50  ))
// \Add6~54  = CARRY(( \i1|E_o[13]~reg0_q  ) + ( h4[13] ) + ( \Add6~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h4[13]),
	.datad(!\i1|E_o[13]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~53_sumout ),
	.cout(\Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \Add6~53 .extended_lut = "off";
defparam \Add6~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y31_N41
dffeas \h4[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add6~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[13]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[13] .is_wysiwyg = "true";
defparam \h4[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y31_N42
cyclonev_lcell_comb \Add6~57 (
// Equation(s):
// \Add6~57_sumout  = SUM(( !h4[14] ) + ( \i1|E_o[14]~reg0DUPLICATE_q  ) + ( \Add6~54  ))
// \Add6~58  = CARRY(( !h4[14] ) + ( \i1|E_o[14]~reg0DUPLICATE_q  ) + ( \Add6~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[14]~reg0DUPLICATE_q ),
	.datad(!h4[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~57_sumout ),
	.cout(\Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \Add6~57 .extended_lut = "off";
defparam \Add6~57 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y29_N54
cyclonev_lcell_comb \h4[14]~9 (
// Equation(s):
// \h4[14]~9_combout  = ( !\Add6~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[14]~9 .extended_lut = "off";
defparam \h4[14]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h4[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y29_N56
dffeas \h4[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h4[14]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[14]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[14] .is_wysiwyg = "true";
defparam \h4[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y31_N45
cyclonev_lcell_comb \Add6~61 (
// Equation(s):
// \Add6~61_sumout  = SUM(( h4[15] ) + ( \i1|E_o[15]~reg0DUPLICATE_q  ) + ( \Add6~58  ))
// \Add6~62  = CARRY(( h4[15] ) + ( \i1|E_o[15]~reg0DUPLICATE_q  ) + ( \Add6~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[15]~reg0DUPLICATE_q ),
	.datad(!h4[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~61_sumout ),
	.cout(\Add6~62 ),
	.shareout());
// synopsys translate_off
defparam \Add6~61 .extended_lut = "off";
defparam \Add6~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add6~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y31_N47
dffeas \h4[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add6~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[15]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[15] .is_wysiwyg = "true";
defparam \h4[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y31_N48
cyclonev_lcell_comb \Add6~65 (
// Equation(s):
// \Add6~65_sumout  = SUM(( \i1|E_o[16]~reg0_q  ) + ( h4[16] ) + ( \Add6~62  ))
// \Add6~66  = CARRY(( \i1|E_o[16]~reg0_q  ) + ( h4[16] ) + ( \Add6~62  ))

	.dataa(!\i1|E_o[16]~reg0_q ),
	.datab(gnd),
	.datac(!h4[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~65_sumout ),
	.cout(\Add6~66 ),
	.shareout());
// synopsys translate_off
defparam \Add6~65 .extended_lut = "off";
defparam \Add6~65 .lut_mask = 64'h0000F0F000005555;
defparam \Add6~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y31_N50
dffeas \h4[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add6~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[16]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[16] .is_wysiwyg = "true";
defparam \h4[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y31_N49
dffeas \i1|reg_e[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~65_sumout ),
	.asdata(h4[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[16] .is_wysiwyg = "true";
defparam \i1|reg_e[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y29_N50
dffeas \i1|E_o[16]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[16]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y27_N0
cyclonev_lcell_comb \i1|reg_f[16]~feeder (
// Equation(s):
// \i1|reg_f[16]~feeder_combout  = ( \i1|E_o[16]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[16]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[16]~feeder .extended_lut = "off";
defparam \i1|reg_f[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_f[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y29_N45
cyclonev_lcell_comb \Add7~61 (
// Equation(s):
// \Add7~61_sumout  = SUM(( \i1|F_o[15]~reg0_q  ) + ( h5[15] ) + ( \Add7~58  ))
// \Add7~62  = CARRY(( \i1|F_o[15]~reg0_q  ) + ( h5[15] ) + ( \Add7~58  ))

	.dataa(!\i1|F_o[15]~reg0_q ),
	.datab(!h5[15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~61_sumout ),
	.cout(\Add7~62 ),
	.shareout());
// synopsys translate_off
defparam \Add7~61 .extended_lut = "off";
defparam \Add7~61 .lut_mask = 64'h0000CCCC00005555;
defparam \Add7~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y29_N48
cyclonev_lcell_comb \Add7~65 (
// Equation(s):
// \Add7~65_sumout  = SUM(( \i1|F_o[16]~reg0_q  ) + ( !h5[16] ) + ( \Add7~62  ))
// \Add7~66  = CARRY(( \i1|F_o[16]~reg0_q  ) + ( !h5[16] ) + ( \Add7~62  ))

	.dataa(gnd),
	.datab(!\i1|F_o[16]~reg0_q ),
	.datac(!h5[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~65_sumout ),
	.cout(\Add7~66 ),
	.shareout());
// synopsys translate_off
defparam \Add7~65 .extended_lut = "off";
defparam \Add7~65 .lut_mask = 64'h00000F0F00003333;
defparam \Add7~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N18
cyclonev_lcell_comb \h5[16]~6 (
// Equation(s):
// \h5[16]~6_combout  = ( !\Add7~65_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[16]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[16]~6 .extended_lut = "off";
defparam \h5[16]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h5[16]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y29_N20
dffeas \h5[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h5[16]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[16]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[16] .is_wysiwyg = "true";
defparam \h5[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y27_N3
cyclonev_lcell_comb \h5[16]~_wirecell (
// Equation(s):
// \h5[16]~_wirecell_combout  = !h5[16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h5[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[16]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[16]~_wirecell .extended_lut = "off";
defparam \h5[16]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h5[16]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y27_N1
dffeas \i1|reg_f[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[16]~feeder_combout ),
	.asdata(\h5[16]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[16] .is_wysiwyg = "true";
defparam \i1|reg_f[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y29_N13
dffeas \i1|F_o[16]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[16]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y31_N48
cyclonev_lcell_comb \i1|reg_g[16]~feeder (
// Equation(s):
// \i1|reg_g[16]~feeder_combout  = ( \i1|F_o[16]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_o[16]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[16]~feeder .extended_lut = "off";
defparam \i1|reg_g[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_g[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y29_N42
cyclonev_lcell_comb \Add8~57 (
// Equation(s):
// \Add8~57_sumout  = SUM(( \i1|G_o[14]~reg0_q  ) + ( !h6[14] ) + ( \Add8~54  ))
// \Add8~58  = CARRY(( \i1|G_o[14]~reg0_q  ) + ( !h6[14] ) + ( \Add8~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h6[14]),
	.datad(!\i1|G_o[14]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~57_sumout ),
	.cout(\Add8~58 ),
	.shareout());
// synopsys translate_off
defparam \Add8~57 .extended_lut = "off";
defparam \Add8~57 .lut_mask = 64'h00000F0F000000FF;
defparam \Add8~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y29_N45
cyclonev_lcell_comb \Add8~61 (
// Equation(s):
// \Add8~61_sumout  = SUM(( !h6[15] ) + ( \i1|G_o[15]~reg0_q  ) + ( \Add8~58  ))
// \Add8~62  = CARRY(( !h6[15] ) + ( \i1|G_o[15]~reg0_q  ) + ( \Add8~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|G_o[15]~reg0_q ),
	.datad(!h6[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~61_sumout ),
	.cout(\Add8~62 ),
	.shareout());
// synopsys translate_off
defparam \Add8~61 .extended_lut = "off";
defparam \Add8~61 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add8~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N48
cyclonev_lcell_comb \h6[15]~9 (
// Equation(s):
// \h6[15]~9_combout  = ( !\Add8~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add8~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[15]~9 .extended_lut = "off";
defparam \h6[15]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h6[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y29_N50
dffeas \h6[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[15]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[15]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[15] .is_wysiwyg = "true";
defparam \h6[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y29_N48
cyclonev_lcell_comb \Add8~65 (
// Equation(s):
// \Add8~65_sumout  = SUM(( \i1|G_o[16]~reg0_q  ) + ( !h6[16] ) + ( \Add8~62  ))
// \Add8~66  = CARRY(( \i1|G_o[16]~reg0_q  ) + ( !h6[16] ) + ( \Add8~62  ))

	.dataa(gnd),
	.datab(!h6[16]),
	.datac(!\i1|G_o[16]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~65_sumout ),
	.cout(\Add8~66 ),
	.shareout());
// synopsys translate_off
defparam \Add8~65 .extended_lut = "off";
defparam \Add8~65 .lut_mask = 64'h0000333300000F0F;
defparam \Add8~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y29_N15
cyclonev_lcell_comb \h6[16]~10 (
// Equation(s):
// \h6[16]~10_combout  = ( !\Add8~65_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add8~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[16]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[16]~10 .extended_lut = "off";
defparam \h6[16]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h6[16]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y29_N17
dffeas \h6[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[16]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[16]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[16] .is_wysiwyg = "true";
defparam \h6[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y27_N42
cyclonev_lcell_comb \h6[16]~_wirecell (
// Equation(s):
// \h6[16]~_wirecell_combout  = !h6[16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h6[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[16]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[16]~_wirecell .extended_lut = "off";
defparam \h6[16]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h6[16]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y31_N49
dffeas \i1|reg_g[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[16]~feeder_combout ),
	.asdata(\h6[16]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[16] .is_wysiwyg = "true";
defparam \i1|reg_g[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N59
dffeas \i1|G_o[16]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[16]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y29_N30
cyclonev_lcell_comb \i1|reg_h[16]~feeder (
// Equation(s):
// \i1|reg_h[16]~feeder_combout  = \i1|G_o[16]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|G_o[16]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[16]~feeder .extended_lut = "off";
defparam \i1|reg_h[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_h[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N45
cyclonev_lcell_comb \Add9~61 (
// Equation(s):
// \Add9~61_sumout  = SUM(( !h7[15] ) + ( \i1|H_o[15]~reg0_q  ) + ( \Add9~58  ))
// \Add9~62  = CARRY(( !h7[15] ) + ( \i1|H_o[15]~reg0_q  ) + ( \Add9~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|H_o[15]~reg0_q ),
	.datad(!h7[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~61_sumout ),
	.cout(\Add9~62 ),
	.shareout());
// synopsys translate_off
defparam \Add9~61 .extended_lut = "off";
defparam \Add9~61 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add9~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N15
cyclonev_lcell_comb \h7[15]~7 (
// Equation(s):
// \h7[15]~7_combout  = ( !\Add9~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add9~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[15]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[15]~7 .extended_lut = "off";
defparam \h7[15]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h7[15]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y31_N17
dffeas \h7[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h7[15]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[15]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[15] .is_wysiwyg = "true";
defparam \h7[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N48
cyclonev_lcell_comb \Add9~65 (
// Equation(s):
// \Add9~65_sumout  = SUM(( \i1|H_o[16]~reg0_q  ) + ( h7[16] ) + ( \Add9~62  ))
// \Add9~66  = CARRY(( \i1|H_o[16]~reg0_q  ) + ( h7[16] ) + ( \Add9~62  ))

	.dataa(gnd),
	.datab(!\i1|H_o[16]~reg0_q ),
	.datac(!h7[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~65_sumout ),
	.cout(\Add9~66 ),
	.shareout());
// synopsys translate_off
defparam \Add9~65 .extended_lut = "off";
defparam \Add9~65 .lut_mask = 64'h0000F0F000003333;
defparam \Add9~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N50
dffeas \h7[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add9~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[16]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[16] .is_wysiwyg = "true";
defparam \h7[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N31
dffeas \i1|reg_h[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[16]~feeder_combout ),
	.asdata(h7[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[16] .is_wysiwyg = "true";
defparam \i1|reg_h[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y31_N15
cyclonev_lcell_comb \i1|H_o[16]~reg0feeder (
// Equation(s):
// \i1|H_o[16]~reg0feeder_combout  = ( \i1|reg_h [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_h [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_o[16]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_o[16]~reg0feeder .extended_lut = "off";
defparam \i1|H_o[16]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|H_o[16]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y31_N17
dffeas \i1|H_o[16]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[16]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[16]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y31_N42
cyclonev_lcell_comb \i1|Add3~57 (
// Equation(s):
// \i1|Add3~57_sumout  = SUM(( !\i1|H_o[14]~reg0DUPLICATE_q  $ (!Kt_sig[14] $ (\i1|Gate1|SIG0 [14])) ) + ( \i1|Add3~55  ) + ( \i1|Add3~54  ))
// \i1|Add3~58  = CARRY(( !\i1|H_o[14]~reg0DUPLICATE_q  $ (!Kt_sig[14] $ (\i1|Gate1|SIG0 [14])) ) + ( \i1|Add3~55  ) + ( \i1|Add3~54  ))
// \i1|Add3~59  = SHARE((!\i1|H_o[14]~reg0DUPLICATE_q  & (Kt_sig[14] & \i1|Gate1|SIG0 [14])) # (\i1|H_o[14]~reg0DUPLICATE_q  & ((\i1|Gate1|SIG0 [14]) # (Kt_sig[14]))))

	.dataa(!\i1|H_o[14]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(!Kt_sig[14]),
	.datad(!\i1|Gate1|SIG0 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~54 ),
	.sharein(\i1|Add3~55 ),
	.combout(),
	.sumout(\i1|Add3~57_sumout ),
	.cout(\i1|Add3~58 ),
	.shareout(\i1|Add3~59 ));
// synopsys translate_off
defparam \i1|Add3~57 .extended_lut = "off";
defparam \i1|Add3~57 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y31_N45
cyclonev_lcell_comb \i1|Add3~61 (
// Equation(s):
// \i1|Add3~61_sumout  = SUM(( !\i1|H_o[15]~reg0_q  $ (!\i1|Gate1|SIG0 [15] $ (Kt_sig[15])) ) + ( \i1|Add3~59  ) + ( \i1|Add3~58  ))
// \i1|Add3~62  = CARRY(( !\i1|H_o[15]~reg0_q  $ (!\i1|Gate1|SIG0 [15] $ (Kt_sig[15])) ) + ( \i1|Add3~59  ) + ( \i1|Add3~58  ))
// \i1|Add3~63  = SHARE((!\i1|H_o[15]~reg0_q  & (\i1|Gate1|SIG0 [15] & Kt_sig[15])) # (\i1|H_o[15]~reg0_q  & ((Kt_sig[15]) # (\i1|Gate1|SIG0 [15]))))

	.dataa(gnd),
	.datab(!\i1|H_o[15]~reg0_q ),
	.datac(!\i1|Gate1|SIG0 [15]),
	.datad(!Kt_sig[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~58 ),
	.sharein(\i1|Add3~59 ),
	.combout(),
	.sumout(\i1|Add3~61_sumout ),
	.cout(\i1|Add3~62 ),
	.shareout(\i1|Add3~63 ));
// synopsys translate_off
defparam \i1|Add3~61 .extended_lut = "off";
defparam \i1|Add3~61 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y31_N48
cyclonev_lcell_comb \i1|Add3~65 (
// Equation(s):
// \i1|Add3~65_sumout  = SUM(( !\i1|Gate1|SIG0 [16] $ (!\i1|H_o[16]~reg0_q  $ (Kt_sig[16])) ) + ( \i1|Add3~63  ) + ( \i1|Add3~62  ))
// \i1|Add3~66  = CARRY(( !\i1|Gate1|SIG0 [16] $ (!\i1|H_o[16]~reg0_q  $ (Kt_sig[16])) ) + ( \i1|Add3~63  ) + ( \i1|Add3~62  ))
// \i1|Add3~67  = SHARE((!\i1|Gate1|SIG0 [16] & (\i1|H_o[16]~reg0_q  & Kt_sig[16])) # (\i1|Gate1|SIG0 [16] & ((Kt_sig[16]) # (\i1|H_o[16]~reg0_q ))))

	.dataa(gnd),
	.datab(!\i1|Gate1|SIG0 [16]),
	.datac(!\i1|H_o[16]~reg0_q ),
	.datad(!Kt_sig[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~62 ),
	.sharein(\i1|Add3~63 ),
	.combout(),
	.sumout(\i1|Add3~65_sumout ),
	.cout(\i1|Add3~66 ),
	.shareout(\i1|Add3~67 ));
// synopsys translate_off
defparam \i1|Add3~65 .extended_lut = "off";
defparam \i1|Add3~65 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y31_N51
cyclonev_lcell_comb \i1|Add3~69 (
// Equation(s):
// \i1|Add3~69_sumout  = SUM(( !\i1|H_o[17]~reg0_q  $ (!Kt_sig[17] $ (\i1|Gate1|SIG0 [17])) ) + ( \i1|Add3~67  ) + ( \i1|Add3~66  ))
// \i1|Add3~70  = CARRY(( !\i1|H_o[17]~reg0_q  $ (!Kt_sig[17] $ (\i1|Gate1|SIG0 [17])) ) + ( \i1|Add3~67  ) + ( \i1|Add3~66  ))
// \i1|Add3~71  = SHARE((!\i1|H_o[17]~reg0_q  & (Kt_sig[17] & \i1|Gate1|SIG0 [17])) # (\i1|H_o[17]~reg0_q  & ((\i1|Gate1|SIG0 [17]) # (Kt_sig[17]))))

	.dataa(!\i1|H_o[17]~reg0_q ),
	.datab(gnd),
	.datac(!Kt_sig[17]),
	.datad(!\i1|Gate1|SIG0 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~66 ),
	.sharein(\i1|Add3~67 ),
	.combout(),
	.sumout(\i1|Add3~69_sumout ),
	.cout(\i1|Add3~70 ),
	.shareout(\i1|Add3~71 ));
// synopsys translate_off
defparam \i1|Add3~69 .extended_lut = "off";
defparam \i1|Add3~69 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y31_N54
cyclonev_lcell_comb \i1|Add3~73 (
// Equation(s):
// \i1|Add3~73_sumout  = SUM(( !\i1|H_o[18]~reg0_q  $ (!\i1|Gate1|SIG0 [18] $ (Kt_sig[18])) ) + ( \i1|Add3~71  ) + ( \i1|Add3~70  ))
// \i1|Add3~74  = CARRY(( !\i1|H_o[18]~reg0_q  $ (!\i1|Gate1|SIG0 [18] $ (Kt_sig[18])) ) + ( \i1|Add3~71  ) + ( \i1|Add3~70  ))
// \i1|Add3~75  = SHARE((!\i1|H_o[18]~reg0_q  & (\i1|Gate1|SIG0 [18] & Kt_sig[18])) # (\i1|H_o[18]~reg0_q  & ((Kt_sig[18]) # (\i1|Gate1|SIG0 [18]))))

	.dataa(!\i1|H_o[18]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|Gate1|SIG0 [18]),
	.datad(!Kt_sig[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~70 ),
	.sharein(\i1|Add3~71 ),
	.combout(),
	.sumout(\i1|Add3~73_sumout ),
	.cout(\i1|Add3~74 ),
	.shareout(\i1|Add3~75 ));
// synopsys translate_off
defparam \i1|Add3~73 .extended_lut = "off";
defparam \i1|Add3~73 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y31_N57
cyclonev_lcell_comb \i1|Add3~77 (
// Equation(s):
// \i1|Add3~77_sumout  = SUM(( !\i1|H_o[19]~reg0_q  $ (!Kt_sig[19] $ (\i1|Gate1|SIG0 [19])) ) + ( \i1|Add3~75  ) + ( \i1|Add3~74  ))
// \i1|Add3~78  = CARRY(( !\i1|H_o[19]~reg0_q  $ (!Kt_sig[19] $ (\i1|Gate1|SIG0 [19])) ) + ( \i1|Add3~75  ) + ( \i1|Add3~74  ))
// \i1|Add3~79  = SHARE((!\i1|H_o[19]~reg0_q  & (Kt_sig[19] & \i1|Gate1|SIG0 [19])) # (\i1|H_o[19]~reg0_q  & ((\i1|Gate1|SIG0 [19]) # (Kt_sig[19]))))

	.dataa(gnd),
	.datab(!\i1|H_o[19]~reg0_q ),
	.datac(!Kt_sig[19]),
	.datad(!\i1|Gate1|SIG0 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~74 ),
	.sharein(\i1|Add3~75 ),
	.combout(),
	.sumout(\i1|Add3~77_sumout ),
	.cout(\i1|Add3~78 ),
	.shareout(\i1|Add3~79 ));
// synopsys translate_off
defparam \i1|Add3~77 .extended_lut = "off";
defparam \i1|Add3~77 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y30_N0
cyclonev_lcell_comb \i1|Add3~81 (
// Equation(s):
// \i1|Add3~81_sumout  = SUM(( !\i1|H_o[20]~reg0DUPLICATE_q  $ (!Kt_sig[20] $ (\i1|Gate1|SIG0 [20])) ) + ( \i1|Add3~79  ) + ( \i1|Add3~78  ))
// \i1|Add3~82  = CARRY(( !\i1|H_o[20]~reg0DUPLICATE_q  $ (!Kt_sig[20] $ (\i1|Gate1|SIG0 [20])) ) + ( \i1|Add3~79  ) + ( \i1|Add3~78  ))
// \i1|Add3~83  = SHARE((!\i1|H_o[20]~reg0DUPLICATE_q  & (Kt_sig[20] & \i1|Gate1|SIG0 [20])) # (\i1|H_o[20]~reg0DUPLICATE_q  & ((\i1|Gate1|SIG0 [20]) # (Kt_sig[20]))))

	.dataa(gnd),
	.datab(!\i1|H_o[20]~reg0DUPLICATE_q ),
	.datac(!Kt_sig[20]),
	.datad(!\i1|Gate1|SIG0 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~78 ),
	.sharein(\i1|Add3~79 ),
	.combout(),
	.sumout(\i1|Add3~81_sumout ),
	.cout(\i1|Add3~82 ),
	.shareout(\i1|Add3~83 ));
// synopsys translate_off
defparam \i1|Add3~81 .extended_lut = "off";
defparam \i1|Add3~81 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~81 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X70_Y32_N7
dffeas \i1|A_o[20]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|A_o[20]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[20]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[20]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_o[20]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N0
cyclonev_lcell_comb \i1|reg_b[20]~feeder (
// Equation(s):
// \i1|reg_b[20]~feeder_combout  = \i1|A_o[20]~reg0DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[20]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[20]~feeder .extended_lut = "off";
defparam \i1|reg_b[20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_b[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y30_N18
cyclonev_lcell_comb \i1|reg_b[19]~feeder (
// Equation(s):
// \i1|reg_b[19]~feeder_combout  = ( \i1|A_o[19]~reg0DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[19]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[19]~feeder .extended_lut = "off";
defparam \i1|reg_b[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_b[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N3
cyclonev_lcell_comb \i1|reg_b[18]~feeder (
// Equation(s):
// \i1|reg_b[18]~feeder_combout  = \i1|A_o[18]~reg0_q 

	.dataa(!\i1|A_o[18]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[18]~feeder .extended_lut = "off";
defparam \i1|reg_b[18]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_b[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y31_N21
cyclonev_lcell_comb \i1|reg_b[17]~feeder (
// Equation(s):
// \i1|reg_b[17]~feeder_combout  = \i1|A_o[17]~reg0DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[17]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[17]~feeder .extended_lut = "off";
defparam \i1|reg_b[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_b[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y31_N51
cyclonev_lcell_comb \h1[17]~_wirecell (
// Equation(s):
// \h1[17]~_wirecell_combout  = !h1[17]

	.dataa(!h1[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[17]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[17]~_wirecell .extended_lut = "off";
defparam \h1[17]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \h1[17]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y31_N23
dffeas \i1|reg_b[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[17]~feeder_combout ),
	.asdata(\h1[17]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[17] .is_wysiwyg = "true";
defparam \i1|reg_b[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y31_N19
dffeas \i1|B_o[17]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[17]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y29_N51
cyclonev_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( \i1|B_o[17]~reg0_q  ) + ( !h1[17] ) + ( \Add3~66  ))
// \Add3~70  = CARRY(( \i1|B_o[17]~reg0_q  ) + ( !h1[17] ) + ( \Add3~66  ))

	.dataa(gnd),
	.datab(!h1[17]),
	.datac(!\i1|B_o[17]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(\Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h0000333300000F0F;
defparam \Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y29_N54
cyclonev_lcell_comb \h1[17]~9 (
// Equation(s):
// \h1[17]~9_combout  = ( !\Add3~69_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[17]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[17]~9 .extended_lut = "off";
defparam \h1[17]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h1[17]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y29_N56
dffeas \h1[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[17]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[17]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[17] .is_wysiwyg = "true";
defparam \h1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y29_N54
cyclonev_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( \i1|B_o[18]~reg0_q  ) + ( !h1[18] ) + ( \Add3~70  ))
// \Add3~74  = CARRY(( \i1|B_o[18]~reg0_q  ) + ( !h1[18] ) + ( \Add3~70  ))

	.dataa(gnd),
	.datab(!\i1|B_o[18]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h1[18]),
	.datag(gnd),
	.cin(\Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(\Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h000000FF00003333;
defparam \Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y29_N3
cyclonev_lcell_comb \h1[18]~10 (
// Equation(s):
// \h1[18]~10_combout  = ( !\Add3~73_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[18]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[18]~10 .extended_lut = "off";
defparam \h1[18]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h1[18]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y29_N5
dffeas \h1[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[18]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[18]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[18] .is_wysiwyg = "true";
defparam \h1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N57
cyclonev_lcell_comb \h1[18]~_wirecell (
// Equation(s):
// \h1[18]~_wirecell_combout  = !h1[18]

	.dataa(!h1[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[18]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[18]~_wirecell .extended_lut = "off";
defparam \h1[18]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \h1[18]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y33_N5
dffeas \i1|reg_b[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[18]~feeder_combout ),
	.asdata(\h1[18]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[18] .is_wysiwyg = "true";
defparam \i1|reg_b[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N1
dffeas \i1|B_o[18]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[18]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y29_N57
cyclonev_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( h1[19] ) + ( \i1|B_o[19]~reg0_q  ) + ( \Add3~74  ))
// \Add3~78  = CARRY(( h1[19] ) + ( \i1|B_o[19]~reg0_q  ) + ( \Add3~74  ))

	.dataa(!\i1|B_o[19]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!h1[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(\Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y29_N59
dffeas \h1[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add3~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[19]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[19] .is_wysiwyg = "true";
defparam \h1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N20
dffeas \i1|reg_b[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[19]~feeder_combout ),
	.asdata(h1[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[19] .is_wysiwyg = "true";
defparam \i1|reg_b[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y30_N21
cyclonev_lcell_comb \i1|B_o[19]~reg0feeder (
// Equation(s):
// \i1|B_o[19]~reg0feeder_combout  = \i1|reg_b [19]

	.dataa(!\i1|reg_b [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_o[19]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_o[19]~reg0feeder .extended_lut = "off";
defparam \i1|B_o[19]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \i1|B_o[19]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y30_N23
dffeas \i1|B_o[19]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|B_o[19]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[19]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y28_N0
cyclonev_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_sumout  = SUM(( \i1|B_o[20]~reg0_q  ) + ( h1[20] ) + ( \Add3~78  ))
// \Add3~82  = CARRY(( \i1|B_o[20]~reg0_q  ) + ( h1[20] ) + ( \Add3~78  ))

	.dataa(!h1[20]),
	.datab(!\i1|B_o[20]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~81_sumout ),
	.cout(\Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \Add3~81 .extended_lut = "off";
defparam \Add3~81 .lut_mask = 64'h0000AAAA00003333;
defparam \Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y28_N48
cyclonev_lcell_comb \h1[20]~feeder (
// Equation(s):
// \h1[20]~feeder_combout  = ( \Add3~81_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[20]~feeder .extended_lut = "off";
defparam \h1[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \h1[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y28_N50
dffeas \h1[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[20]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[20] .is_wysiwyg = "true";
defparam \h1[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N2
dffeas \i1|reg_b[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[20]~feeder_combout ),
	.asdata(h1[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[20] .is_wysiwyg = "true";
defparam \i1|reg_b[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N52
dffeas \i1|B_o[20]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[20]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N3
cyclonev_lcell_comb \i1|reg_c[20]~feeder (
// Equation(s):
// \i1|reg_c[20]~feeder_combout  = \i1|B_o[20]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[20]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[20]~feeder .extended_lut = "off";
defparam \i1|reg_c[20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_c[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y30_N54
cyclonev_lcell_comb \i1|reg_c[19]~feeder (
// Equation(s):
// \i1|reg_c[19]~feeder_combout  = \i1|B_o[19]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[19]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[19]~feeder .extended_lut = "off";
defparam \i1|reg_c[19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_c[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N15
cyclonev_lcell_comb \i1|reg_c[18]~feeder (
// Equation(s):
// \i1|reg_c[18]~feeder_combout  = \i1|B_o[18]~reg0_q 

	.dataa(!\i1|B_o[18]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[18]~feeder .extended_lut = "off";
defparam \i1|reg_c[18]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_c[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N54
cyclonev_lcell_comb \h2[18]~_wirecell (
// Equation(s):
// \h2[18]~_wirecell_combout  = !h2[18]

	.dataa(gnd),
	.datab(!h2[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[18]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[18]~_wirecell .extended_lut = "off";
defparam \h2[18]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \h2[18]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y33_N17
dffeas \i1|reg_c[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[18]~feeder_combout ),
	.asdata(\h2[18]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[18] .is_wysiwyg = "true";
defparam \i1|reg_c[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N14
dffeas \i1|C_o[18]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[18]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y31_N33
cyclonev_lcell_comb \i1|reg_c[17]~feeder (
// Equation(s):
// \i1|reg_c[17]~feeder_combout  = ( \i1|B_o[17]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_o[17]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[17]~feeder .extended_lut = "off";
defparam \i1|reg_c[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_c[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y29_N51
cyclonev_lcell_comb \Add4~69 (
// Equation(s):
// \Add4~69_sumout  = SUM(( \i1|C_o[17]~reg0_q  ) + ( !h2[17] ) + ( \Add4~66  ))
// \Add4~70  = CARRY(( \i1|C_o[17]~reg0_q  ) + ( !h2[17] ) + ( \Add4~66  ))

	.dataa(gnd),
	.datab(!\i1|C_o[17]~reg0_q ),
	.datac(!h2[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~69_sumout ),
	.cout(\Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \Add4~69 .extended_lut = "off";
defparam \Add4~69 .lut_mask = 64'h00000F0F00003333;
defparam \Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y29_N18
cyclonev_lcell_comb \h2[17]~10 (
// Equation(s):
// \h2[17]~10_combout  = ( !\Add4~69_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[17]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[17]~10 .extended_lut = "off";
defparam \h2[17]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h2[17]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y29_N20
dffeas \h2[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h2[17]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[17]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[17] .is_wysiwyg = "true";
defparam \h2[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y31_N48
cyclonev_lcell_comb \h2[17]~_wirecell (
// Equation(s):
// \h2[17]~_wirecell_combout  = ( !h2[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h2[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[17]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[17]~_wirecell .extended_lut = "off";
defparam \h2[17]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h2[17]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y31_N35
dffeas \i1|reg_c[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[17]~feeder_combout ),
	.asdata(\h2[17]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[17] .is_wysiwyg = "true";
defparam \i1|reg_c[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N52
dffeas \i1|C_o[17]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[17]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y29_N54
cyclonev_lcell_comb \Add4~73 (
// Equation(s):
// \Add4~73_sumout  = SUM(( \i1|C_o[18]~reg0_q  ) + ( !h2[18] ) + ( \Add4~70  ))
// \Add4~74  = CARRY(( \i1|C_o[18]~reg0_q  ) + ( !h2[18] ) + ( \Add4~70  ))

	.dataa(gnd),
	.datab(!h2[18]),
	.datac(gnd),
	.datad(!\i1|C_o[18]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~73_sumout ),
	.cout(\Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \Add4~73 .extended_lut = "off";
defparam \Add4~73 .lut_mask = 64'h00003333000000FF;
defparam \Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y29_N42
cyclonev_lcell_comb \h2[18]~11 (
// Equation(s):
// \h2[18]~11_combout  = !\Add4~73_sumout 

	.dataa(gnd),
	.datab(!\Add4~73_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[18]~11 .extended_lut = "off";
defparam \h2[18]~11 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \h2[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y29_N44
dffeas \h2[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h2[18]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[18]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[18] .is_wysiwyg = "true";
defparam \h2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y29_N57
cyclonev_lcell_comb \Add4~77 (
// Equation(s):
// \Add4~77_sumout  = SUM(( !h2[19] ) + ( \i1|C_o[19]~reg0_q  ) + ( \Add4~74  ))
// \Add4~78  = CARRY(( !h2[19] ) + ( \i1|C_o[19]~reg0_q  ) + ( \Add4~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_o[19]~reg0_q ),
	.datad(!h2[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~77_sumout ),
	.cout(\Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \Add4~77 .extended_lut = "off";
defparam \Add4~77 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add4~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y29_N15
cyclonev_lcell_comb \h2[19]~12 (
// Equation(s):
// \h2[19]~12_combout  = ( !\Add4~77_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[19]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[19]~12 .extended_lut = "off";
defparam \h2[19]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h2[19]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y29_N17
dffeas \h2[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h2[19]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[19]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[19] .is_wysiwyg = "true";
defparam \h2[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y30_N57
cyclonev_lcell_comb \h2[19]~_wirecell (
// Equation(s):
// \h2[19]~_wirecell_combout  = !h2[19]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h2[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[19]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[19]~_wirecell .extended_lut = "off";
defparam \h2[19]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h2[19]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y30_N55
dffeas \i1|reg_c[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[19]~feeder_combout ),
	.asdata(\h2[19]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[19] .is_wysiwyg = "true";
defparam \i1|reg_c[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y30_N12
cyclonev_lcell_comb \i1|C_o[19]~reg0feeder (
// Equation(s):
// \i1|C_o[19]~reg0feeder_combout  = \i1|reg_c [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|reg_c [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_o[19]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_o[19]~reg0feeder .extended_lut = "off";
defparam \i1|C_o[19]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|C_o[19]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y30_N13
dffeas \i1|C_o[19]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|C_o[19]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[19]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N0
cyclonev_lcell_comb \Add4~81 (
// Equation(s):
// \Add4~81_sumout  = SUM(( \i1|C_o[20]~reg0_q  ) + ( h2[20] ) + ( \Add4~78  ))
// \Add4~82  = CARRY(( \i1|C_o[20]~reg0_q  ) + ( h2[20] ) + ( \Add4~78  ))

	.dataa(!h2[20]),
	.datab(gnd),
	.datac(!\i1|C_o[20]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~81_sumout ),
	.cout(\Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \Add4~81 .extended_lut = "off";
defparam \Add4~81 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add4~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y28_N2
dffeas \h2[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add4~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[20]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[20] .is_wysiwyg = "true";
defparam \h2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N4
dffeas \i1|reg_c[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[20]~feeder_combout ),
	.asdata(h2[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[20] .is_wysiwyg = "true";
defparam \i1|reg_c[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y28_N44
dffeas \i1|C_o[20]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[20]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N39
cyclonev_lcell_comb \i1|Gate1|MAJ[20]~20 (
// Equation(s):
// \i1|Gate1|MAJ[20]~20_combout  = ( \i1|A_o[20]~reg0DUPLICATE_q  & ( (\i1|B_o[20]~reg0_q ) # (\i1|C_o[20]~reg0_q ) ) ) # ( !\i1|A_o[20]~reg0DUPLICATE_q  & ( (\i1|C_o[20]~reg0_q  & \i1|B_o[20]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_o[20]~reg0_q ),
	.datad(!\i1|B_o[20]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|A_o[20]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[20]~20 .extended_lut = "off";
defparam \i1|Gate1|MAJ[20]~20 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \i1|Gate1|MAJ[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y30_N36
cyclonev_lcell_comb \i1|Gate1|MAJ[19]~19 (
// Equation(s):
// \i1|Gate1|MAJ[19]~19_combout  = ( \i1|A_o[19]~reg0DUPLICATE_q  & ( (\i1|B_o[19]~reg0_q ) # (\i1|C_o[19]~reg0_q ) ) ) # ( !\i1|A_o[19]~reg0DUPLICATE_q  & ( (\i1|C_o[19]~reg0_q  & \i1|B_o[19]~reg0_q ) ) )

	.dataa(gnd),
	.datab(!\i1|C_o[19]~reg0_q ),
	.datac(gnd),
	.datad(!\i1|B_o[19]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|A_o[19]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[19]~19 .extended_lut = "off";
defparam \i1|Gate1|MAJ[19]~19 .lut_mask = 64'h0033003333FF33FF;
defparam \i1|Gate1|MAJ[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N42
cyclonev_lcell_comb \i1|Gate1|MAJ[18]~18 (
// Equation(s):
// \i1|Gate1|MAJ[18]~18_combout  = (!\i1|C_o[18]~reg0_q  & (\i1|B_o[18]~reg0_q  & \i1|A_o[18]~reg0_q )) # (\i1|C_o[18]~reg0_q  & ((\i1|A_o[18]~reg0_q ) # (\i1|B_o[18]~reg0_q )))

	.dataa(gnd),
	.datab(!\i1|C_o[18]~reg0_q ),
	.datac(!\i1|B_o[18]~reg0_q ),
	.datad(!\i1|A_o[18]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[18]~18 .extended_lut = "off";
defparam \i1|Gate1|MAJ[18]~18 .lut_mask = 64'h033F033F033F033F;
defparam \i1|Gate1|MAJ[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N30
cyclonev_lcell_comb \i1|Gate1|SIG1[18] (
// Equation(s):
// \i1|Gate1|SIG1 [18] = ( \i1|E_o[24]~reg0DUPLICATE_q  & ( !\i1|E_o[11]~reg0_q  $ (\i1|E_o[29]~reg0_q ) ) ) # ( !\i1|E_o[24]~reg0DUPLICATE_q  & ( !\i1|E_o[11]~reg0_q  $ (!\i1|E_o[29]~reg0_q ) ) )

	.dataa(!\i1|E_o[11]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|E_o[29]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[24]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[18] .extended_lut = "off";
defparam \i1|Gate1|SIG1[18] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|Gate1|SIG1[18] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y31_N51
cyclonev_lcell_comb \i1|Add6~69 (
// Equation(s):
// \i1|Add6~69_sumout  = SUM(( \i1|Gate1|SIG1 [17] ) + ( (!\i1|E_o[17]~reg0_q  & ((\i1|G_o[17]~reg0_q ))) # (\i1|E_o[17]~reg0_q  & (\i1|F_o[17]~reg0_q )) ) + ( \i1|Add6~66  ))
// \i1|Add6~70  = CARRY(( \i1|Gate1|SIG1 [17] ) + ( (!\i1|E_o[17]~reg0_q  & ((\i1|G_o[17]~reg0_q ))) # (\i1|E_o[17]~reg0_q  & (\i1|F_o[17]~reg0_q )) ) + ( \i1|Add6~66  ))

	.dataa(!\i1|F_o[17]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|E_o[17]~reg0_q ),
	.datad(!\i1|Gate1|SIG1 [17]),
	.datae(gnd),
	.dataf(!\i1|G_o[17]~reg0_q ),
	.datag(gnd),
	.cin(\i1|Add6~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~69_sumout ),
	.cout(\i1|Add6~70 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~69 .extended_lut = "off";
defparam \i1|Add6~69 .lut_mask = 64'h0000FA0A000000FF;
defparam \i1|Add6~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y31_N54
cyclonev_lcell_comb \i1|Add6~73 (
// Equation(s):
// \i1|Add6~73_sumout  = SUM(( (!\i1|E_o[18]~reg0_q  & ((\i1|G_o[18]~reg0_q ))) # (\i1|E_o[18]~reg0_q  & (\i1|F_o[18]~reg0_q )) ) + ( \i1|Gate1|SIG1 [18] ) + ( \i1|Add6~70  ))
// \i1|Add6~74  = CARRY(( (!\i1|E_o[18]~reg0_q  & ((\i1|G_o[18]~reg0_q ))) # (\i1|E_o[18]~reg0_q  & (\i1|F_o[18]~reg0_q )) ) + ( \i1|Gate1|SIG1 [18] ) + ( \i1|Add6~70  ))

	.dataa(gnd),
	.datab(!\i1|E_o[18]~reg0_q ),
	.datac(!\i1|F_o[18]~reg0_q ),
	.datad(!\i1|G_o[18]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|Gate1|SIG1 [18]),
	.datag(gnd),
	.cin(\i1|Add6~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~73_sumout ),
	.cout(\i1|Add6~74 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~73 .extended_lut = "off";
defparam \i1|Add6~73 .lut_mask = 64'h0000FF00000003CF;
defparam \i1|Add6~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y31_N45
cyclonev_lcell_comb \i1|Gate1|MAJ[17]~17 (
// Equation(s):
// \i1|Gate1|MAJ[17]~17_combout  = ( \i1|C_o[17]~reg0_q  & ( \i1|A_o[17]~reg0DUPLICATE_q  ) ) # ( !\i1|C_o[17]~reg0_q  & ( \i1|A_o[17]~reg0DUPLICATE_q  & ( \i1|B_o[17]~reg0_q  ) ) ) # ( \i1|C_o[17]~reg0_q  & ( !\i1|A_o[17]~reg0DUPLICATE_q  & ( 
// \i1|B_o[17]~reg0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|B_o[17]~reg0_q ),
	.datae(!\i1|C_o[17]~reg0_q ),
	.dataf(!\i1|A_o[17]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[17]~17 .extended_lut = "off";
defparam \i1|Gate1|MAJ[17]~17 .lut_mask = 64'h000000FF00FFFFFF;
defparam \i1|Gate1|MAJ[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y27_N33
cyclonev_lcell_comb \i1|Gate1|MAJ[16]~16 (
// Equation(s):
// \i1|Gate1|MAJ[16]~16_combout  = ( \i1|C_o[16]~reg0_q  & ( (\i1|A_o[16]~reg0_q ) # (\i1|B_o[16]~reg0DUPLICATE_q ) ) ) # ( !\i1|C_o[16]~reg0_q  & ( (\i1|B_o[16]~reg0DUPLICATE_q  & \i1|A_o[16]~reg0_q ) ) )

	.dataa(!\i1|B_o[16]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|A_o[16]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|C_o[16]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[16]~16 .extended_lut = "off";
defparam \i1|Gate1|MAJ[16]~16 .lut_mask = 64'h0055005555FF55FF;
defparam \i1|Gate1|MAJ[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y29_N50
dffeas \i1|B_o[15]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|B_o[15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[15]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[15]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|B_o[15]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y29_N9
cyclonev_lcell_comb \i1|Gate1|MAJ[15]~15 (
// Equation(s):
// \i1|Gate1|MAJ[15]~15_combout  = ( \i1|A_o[15]~reg0_q  & ( (\i1|C_o[15]~reg0_q ) # (\i1|B_o[15]~reg0DUPLICATE_q ) ) ) # ( !\i1|A_o[15]~reg0_q  & ( (\i1|B_o[15]~reg0DUPLICATE_q  & \i1|C_o[15]~reg0_q ) ) )

	.dataa(!\i1|B_o[15]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|C_o[15]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|A_o[15]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[15]~15 .extended_lut = "off";
defparam \i1|Gate1|MAJ[15]~15 .lut_mask = 64'h0055005555FF55FF;
defparam \i1|Gate1|MAJ[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y29_N21
cyclonev_lcell_comb \i1|Gate1|MAJ[14]~14 (
// Equation(s):
// \i1|Gate1|MAJ[14]~14_combout  = ( \i1|B_o[14]~reg0DUPLICATE_q  & ( (\i1|C_o[14]~reg0_q ) # (\i1|A_o[14]~reg0DUPLICATE_q ) ) ) # ( !\i1|B_o[14]~reg0DUPLICATE_q  & ( (\i1|A_o[14]~reg0DUPLICATE_q  & \i1|C_o[14]~reg0_q ) ) )

	.dataa(!\i1|A_o[14]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(!\i1|C_o[14]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_o[14]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[14]~14 .extended_lut = "off";
defparam \i1|Gate1|MAJ[14]~14 .lut_mask = 64'h050505055F5F5F5F;
defparam \i1|Gate1|MAJ[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y31_N42
cyclonev_lcell_comb \i1|Add0~185 (
// Equation(s):
// \i1|Add0~185_sumout  = SUM(( \i1|Add6~57_sumout  ) + ( \i1|Gate1|MAJ[14]~14_combout  ) + ( \i1|Add0~182  ))
// \i1|Add0~186  = CARRY(( \i1|Add6~57_sumout  ) + ( \i1|Gate1|MAJ[14]~14_combout  ) + ( \i1|Add0~182  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Gate1|MAJ[14]~14_combout ),
	.datad(!\i1|Add6~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~182 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~185_sumout ),
	.cout(\i1|Add0~186 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~185 .extended_lut = "off";
defparam \i1|Add0~185 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add0~185 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y31_N45
cyclonev_lcell_comb \i1|Add0~189 (
// Equation(s):
// \i1|Add0~189_sumout  = SUM(( \i1|Add6~61_sumout  ) + ( \i1|Gate1|MAJ[15]~15_combout  ) + ( \i1|Add0~186  ))
// \i1|Add0~190  = CARRY(( \i1|Add6~61_sumout  ) + ( \i1|Gate1|MAJ[15]~15_combout  ) + ( \i1|Add0~186  ))

	.dataa(!\i1|Add6~61_sumout ),
	.datab(gnd),
	.datac(!\i1|Gate1|MAJ[15]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~186 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~189_sumout ),
	.cout(\i1|Add0~190 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~189 .extended_lut = "off";
defparam \i1|Add0~189 .lut_mask = 64'h0000F0F000005555;
defparam \i1|Add0~189 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y31_N48
cyclonev_lcell_comb \i1|Add0~193 (
// Equation(s):
// \i1|Add0~193_sumout  = SUM(( \i1|Add6~65_sumout  ) + ( \i1|Gate1|MAJ[16]~16_combout  ) + ( \i1|Add0~190  ))
// \i1|Add0~194  = CARRY(( \i1|Add6~65_sumout  ) + ( \i1|Gate1|MAJ[16]~16_combout  ) + ( \i1|Add0~190  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Gate1|MAJ[16]~16_combout ),
	.datad(!\i1|Add6~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~190 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~193_sumout ),
	.cout(\i1|Add0~194 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~193 .extended_lut = "off";
defparam \i1|Add0~193 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add0~193 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y31_N51
cyclonev_lcell_comb \i1|Add0~197 (
// Equation(s):
// \i1|Add0~197_sumout  = SUM(( \i1|Add6~69_sumout  ) + ( \i1|Gate1|MAJ[17]~17_combout  ) + ( \i1|Add0~194  ))
// \i1|Add0~198  = CARRY(( \i1|Add6~69_sumout  ) + ( \i1|Gate1|MAJ[17]~17_combout  ) + ( \i1|Add0~194  ))

	.dataa(!\i1|Add6~69_sumout ),
	.datab(gnd),
	.datac(!\i1|Gate1|MAJ[17]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~194 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~197_sumout ),
	.cout(\i1|Add0~198 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~197 .extended_lut = "off";
defparam \i1|Add0~197 .lut_mask = 64'h0000F0F000005555;
defparam \i1|Add0~197 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y31_N54
cyclonev_lcell_comb \i1|Add0~201 (
// Equation(s):
// \i1|Add0~201_sumout  = SUM(( \i1|Add6~73_sumout  ) + ( \i1|Gate1|MAJ[18]~18_combout  ) + ( \i1|Add0~198  ))
// \i1|Add0~202  = CARRY(( \i1|Add6~73_sumout  ) + ( \i1|Gate1|MAJ[18]~18_combout  ) + ( \i1|Add0~198  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Gate1|MAJ[18]~18_combout ),
	.datad(!\i1|Add6~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~198 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~201_sumout ),
	.cout(\i1|Add0~202 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~201 .extended_lut = "off";
defparam \i1|Add0~201 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add0~201 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y31_N57
cyclonev_lcell_comb \i1|Add0~205 (
// Equation(s):
// \i1|Add0~205_sumout  = SUM(( \i1|Add6~77_sumout  ) + ( \i1|Gate1|MAJ[19]~19_combout  ) + ( \i1|Add0~202  ))
// \i1|Add0~206  = CARRY(( \i1|Add6~77_sumout  ) + ( \i1|Gate1|MAJ[19]~19_combout  ) + ( \i1|Add0~202  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Gate1|MAJ[19]~19_combout ),
	.datad(!\i1|Add6~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~202 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~205_sumout ),
	.cout(\i1|Add0~206 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~205 .extended_lut = "off";
defparam \i1|Add0~205 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add0~205 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y30_N0
cyclonev_lcell_comb \i1|Add0~209 (
// Equation(s):
// \i1|Add0~209_sumout  = SUM(( \i1|Add6~81_sumout  ) + ( \i1|Gate1|MAJ[20]~20_combout  ) + ( \i1|Add0~206  ))
// \i1|Add0~210  = CARRY(( \i1|Add6~81_sumout  ) + ( \i1|Gate1|MAJ[20]~20_combout  ) + ( \i1|Add0~206  ))

	.dataa(gnd),
	.datab(!\i1|Gate1|MAJ[20]~20_combout ),
	.datac(!\i1|Add6~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~206 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~209_sumout ),
	.cout(\i1|Add0~210 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~209 .extended_lut = "off";
defparam \i1|Add0~209 .lut_mask = 64'h0000CCCC00000F0F;
defparam \i1|Add0~209 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y31_N42
cyclonev_lcell_comb \i1|Add0~57 (
// Equation(s):
// \i1|Add0~57_sumout  = SUM(( !\i0|Wt_o[14]~26_combout  $ (!\i1|Add3~57_sumout  $ (\i1|Add0~185_sumout )) ) + ( \i1|Add0~55  ) + ( \i1|Add0~54  ))
// \i1|Add0~58  = CARRY(( !\i0|Wt_o[14]~26_combout  $ (!\i1|Add3~57_sumout  $ (\i1|Add0~185_sumout )) ) + ( \i1|Add0~55  ) + ( \i1|Add0~54  ))
// \i1|Add0~59  = SHARE((!\i0|Wt_o[14]~26_combout  & (\i1|Add3~57_sumout  & \i1|Add0~185_sumout )) # (\i0|Wt_o[14]~26_combout  & ((\i1|Add0~185_sumout ) # (\i1|Add3~57_sumout ))))

	.dataa(!\i0|Wt_o[14]~26_combout ),
	.datab(gnd),
	.datac(!\i1|Add3~57_sumout ),
	.datad(!\i1|Add0~185_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~54 ),
	.sharein(\i1|Add0~55 ),
	.combout(),
	.sumout(\i1|Add0~57_sumout ),
	.cout(\i1|Add0~58 ),
	.shareout(\i1|Add0~59 ));
// synopsys translate_off
defparam \i1|Add0~57 .extended_lut = "off";
defparam \i1|Add0~57 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add0~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y31_N45
cyclonev_lcell_comb \i1|Add0~61 (
// Equation(s):
// \i1|Add0~61_sumout  = SUM(( !\i0|Wt_o[15]~28_combout  $ (!\i1|Add3~61_sumout  $ (\i1|Add0~189_sumout )) ) + ( \i1|Add0~59  ) + ( \i1|Add0~58  ))
// \i1|Add0~62  = CARRY(( !\i0|Wt_o[15]~28_combout  $ (!\i1|Add3~61_sumout  $ (\i1|Add0~189_sumout )) ) + ( \i1|Add0~59  ) + ( \i1|Add0~58  ))
// \i1|Add0~63  = SHARE((!\i0|Wt_o[15]~28_combout  & (\i1|Add3~61_sumout  & \i1|Add0~189_sumout )) # (\i0|Wt_o[15]~28_combout  & ((\i1|Add0~189_sumout ) # (\i1|Add3~61_sumout ))))

	.dataa(gnd),
	.datab(!\i0|Wt_o[15]~28_combout ),
	.datac(!\i1|Add3~61_sumout ),
	.datad(!\i1|Add0~189_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~58 ),
	.sharein(\i1|Add0~59 ),
	.combout(),
	.sumout(\i1|Add0~61_sumout ),
	.cout(\i1|Add0~62 ),
	.shareout(\i1|Add0~63 ));
// synopsys translate_off
defparam \i1|Add0~61 .extended_lut = "off";
defparam \i1|Add0~61 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add0~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y31_N48
cyclonev_lcell_comb \i1|Add0~65 (
// Equation(s):
// \i1|Add0~65_sumout  = SUM(( !\i1|Add3~65_sumout  $ (!\i0|Wt_o[16]~30_combout  $ (\i1|Add0~193_sumout )) ) + ( \i1|Add0~63  ) + ( \i1|Add0~62  ))
// \i1|Add0~66  = CARRY(( !\i1|Add3~65_sumout  $ (!\i0|Wt_o[16]~30_combout  $ (\i1|Add0~193_sumout )) ) + ( \i1|Add0~63  ) + ( \i1|Add0~62  ))
// \i1|Add0~67  = SHARE((!\i1|Add3~65_sumout  & (\i0|Wt_o[16]~30_combout  & \i1|Add0~193_sumout )) # (\i1|Add3~65_sumout  & ((\i1|Add0~193_sumout ) # (\i0|Wt_o[16]~30_combout ))))

	.dataa(gnd),
	.datab(!\i1|Add3~65_sumout ),
	.datac(!\i0|Wt_o[16]~30_combout ),
	.datad(!\i1|Add0~193_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~62 ),
	.sharein(\i1|Add0~63 ),
	.combout(),
	.sumout(\i1|Add0~65_sumout ),
	.cout(\i1|Add0~66 ),
	.shareout(\i1|Add0~67 ));
// synopsys translate_off
defparam \i1|Add0~65 .extended_lut = "off";
defparam \i1|Add0~65 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add0~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y31_N51
cyclonev_lcell_comb \i1|Add0~69 (
// Equation(s):
// \i1|Add0~69_sumout  = SUM(( !\i1|Add3~69_sumout  $ (!\i1|Add0~197_sumout  $ (\i0|Wt_o[17]~32_combout )) ) + ( \i1|Add0~67  ) + ( \i1|Add0~66  ))
// \i1|Add0~70  = CARRY(( !\i1|Add3~69_sumout  $ (!\i1|Add0~197_sumout  $ (\i0|Wt_o[17]~32_combout )) ) + ( \i1|Add0~67  ) + ( \i1|Add0~66  ))
// \i1|Add0~71  = SHARE((!\i1|Add3~69_sumout  & (\i1|Add0~197_sumout  & \i0|Wt_o[17]~32_combout )) # (\i1|Add3~69_sumout  & ((\i0|Wt_o[17]~32_combout ) # (\i1|Add0~197_sumout ))))

	.dataa(!\i1|Add3~69_sumout ),
	.datab(gnd),
	.datac(!\i1|Add0~197_sumout ),
	.datad(!\i0|Wt_o[17]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~66 ),
	.sharein(\i1|Add0~67 ),
	.combout(),
	.sumout(\i1|Add0~69_sumout ),
	.cout(\i1|Add0~70 ),
	.shareout(\i1|Add0~71 ));
// synopsys translate_off
defparam \i1|Add0~69 .extended_lut = "off";
defparam \i1|Add0~69 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add0~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y31_N54
cyclonev_lcell_comb \i1|Add0~73 (
// Equation(s):
// \i1|Add0~73_sumout  = SUM(( !\i0|Wt_o[18]~34_combout  $ (!\i1|Add3~73_sumout  $ (\i1|Add0~201_sumout )) ) + ( \i1|Add0~71  ) + ( \i1|Add0~70  ))
// \i1|Add0~74  = CARRY(( !\i0|Wt_o[18]~34_combout  $ (!\i1|Add3~73_sumout  $ (\i1|Add0~201_sumout )) ) + ( \i1|Add0~71  ) + ( \i1|Add0~70  ))
// \i1|Add0~75  = SHARE((!\i0|Wt_o[18]~34_combout  & (\i1|Add3~73_sumout  & \i1|Add0~201_sumout )) # (\i0|Wt_o[18]~34_combout  & ((\i1|Add0~201_sumout ) # (\i1|Add3~73_sumout ))))

	.dataa(gnd),
	.datab(!\i0|Wt_o[18]~34_combout ),
	.datac(!\i1|Add3~73_sumout ),
	.datad(!\i1|Add0~201_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~70 ),
	.sharein(\i1|Add0~71 ),
	.combout(),
	.sumout(\i1|Add0~73_sumout ),
	.cout(\i1|Add0~74 ),
	.shareout(\i1|Add0~75 ));
// synopsys translate_off
defparam \i1|Add0~73 .extended_lut = "off";
defparam \i1|Add0~73 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add0~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y31_N57
cyclonev_lcell_comb \i1|Add0~77 (
// Equation(s):
// \i1|Add0~77_sumout  = SUM(( !\i0|Wt_o[19]~36_combout  $ (!\i1|Add3~77_sumout  $ (\i1|Add0~205_sumout )) ) + ( \i1|Add0~75  ) + ( \i1|Add0~74  ))
// \i1|Add0~78  = CARRY(( !\i0|Wt_o[19]~36_combout  $ (!\i1|Add3~77_sumout  $ (\i1|Add0~205_sumout )) ) + ( \i1|Add0~75  ) + ( \i1|Add0~74  ))
// \i1|Add0~79  = SHARE((!\i0|Wt_o[19]~36_combout  & (\i1|Add3~77_sumout  & \i1|Add0~205_sumout )) # (\i0|Wt_o[19]~36_combout  & ((\i1|Add0~205_sumout ) # (\i1|Add3~77_sumout ))))

	.dataa(!\i0|Wt_o[19]~36_combout ),
	.datab(gnd),
	.datac(!\i1|Add3~77_sumout ),
	.datad(!\i1|Add0~205_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~74 ),
	.sharein(\i1|Add0~75 ),
	.combout(),
	.sumout(\i1|Add0~77_sumout ),
	.cout(\i1|Add0~78 ),
	.shareout(\i1|Add0~79 ));
// synopsys translate_off
defparam \i1|Add0~77 .extended_lut = "off";
defparam \i1|Add0~77 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add0~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y30_N0
cyclonev_lcell_comb \i1|Add0~81 (
// Equation(s):
// \i1|Add0~81_sumout  = SUM(( !\i1|Add3~81_sumout  $ (!\i0|Wt_o[20]~38_combout  $ (\i1|Add0~209_sumout )) ) + ( \i1|Add0~79  ) + ( \i1|Add0~78  ))
// \i1|Add0~82  = CARRY(( !\i1|Add3~81_sumout  $ (!\i0|Wt_o[20]~38_combout  $ (\i1|Add0~209_sumout )) ) + ( \i1|Add0~79  ) + ( \i1|Add0~78  ))
// \i1|Add0~83  = SHARE((!\i1|Add3~81_sumout  & (\i0|Wt_o[20]~38_combout  & \i1|Add0~209_sumout )) # (\i1|Add3~81_sumout  & ((\i1|Add0~209_sumout ) # (\i0|Wt_o[20]~38_combout ))))

	.dataa(gnd),
	.datab(!\i1|Add3~81_sumout ),
	.datac(!\i0|Wt_o[20]~38_combout ),
	.datad(!\i1|Add0~209_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~78 ),
	.sharein(\i1|Add0~79 ),
	.combout(),
	.sumout(\i1|Add0~81_sumout ),
	.cout(\i1|Add0~82 ),
	.shareout(\i1|Add0~83 ));
// synopsys translate_off
defparam \i1|Add0~81 .extended_lut = "off";
defparam \i1|Add0~81 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add0~81 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y30_N51
cyclonev_lcell_comb \i1|reg_a[20]~feeder (
// Equation(s):
// \i1|reg_a[20]~feeder_combout  = ( \i1|Add0~81_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_a[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_a[20]~feeder .extended_lut = "off";
defparam \i1|reg_a[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_a[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y33_N26
dffeas \i1|A_o[19]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[19]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y29_N42
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( !h0[14] ) + ( \i1|A_o[14]~reg0DUPLICATE_q  ) + ( \Add2~54  ))
// \Add2~58  = CARRY(( !h0[14] ) + ( \i1|A_o[14]~reg0DUPLICATE_q  ) + ( \Add2~54  ))

	.dataa(gnd),
	.datab(!h0[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[14]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h0000FF000000CCCC;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y29_N42
cyclonev_lcell_comb \h0[14]~9 (
// Equation(s):
// \h0[14]~9_combout  = ( !\Add2~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[14]~9 .extended_lut = "off";
defparam \h0[14]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h0[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y29_N44
dffeas \h0[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h0[14]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[14]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[14] .is_wysiwyg = "true";
defparam \h0[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y29_N45
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( \i1|A_o[15]~reg0_q  ) + ( !h0[15] ) + ( \Add2~58  ))
// \Add2~62  = CARRY(( \i1|A_o[15]~reg0_q  ) + ( !h0[15] ) + ( \Add2~58  ))

	.dataa(!h0[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|A_o[15]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h00005555000000FF;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y29_N54
cyclonev_lcell_comb \h0[15]~10 (
// Equation(s):
// \h0[15]~10_combout  = ( !\Add2~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[15]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[15]~10 .extended_lut = "off";
defparam \h0[15]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h0[15]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y29_N56
dffeas \h0[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h0[15]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[15]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[15] .is_wysiwyg = "true";
defparam \h0[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y29_N48
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( \i1|A_o[16]~reg0_q  ) + ( !h0[16] ) + ( \Add2~62  ))
// \Add2~66  = CARRY(( \i1|A_o[16]~reg0_q  ) + ( !h0[16] ) + ( \Add2~62  ))

	.dataa(gnd),
	.datab(!h0[16]),
	.datac(!\i1|A_o[16]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h0000333300000F0F;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y27_N57
cyclonev_lcell_comb \h0[16]~11 (
// Equation(s):
// \h0[16]~11_combout  = ( !\Add2~65_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[16]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[16]~11 .extended_lut = "off";
defparam \h0[16]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h0[16]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y27_N59
dffeas \h0[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h0[16]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[16]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[16] .is_wysiwyg = "true";
defparam \h0[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y29_N51
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( h0[17] ) + ( \i1|A_o[17]~reg0DUPLICATE_q  ) + ( \Add2~66  ))
// \Add2~70  = CARRY(( h0[17] ) + ( \i1|A_o[17]~reg0DUPLICATE_q  ) + ( \Add2~66  ))

	.dataa(!h0[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[17]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h0000FF0000005555;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y29_N53
dffeas \h0[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[17]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[17] .is_wysiwyg = "true";
defparam \h0[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y29_N54
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( \i1|A_o[18]~reg0_q  ) + ( h0[18] ) + ( \Add2~70  ))
// \Add2~74  = CARRY(( \i1|A_o[18]~reg0_q  ) + ( h0[18] ) + ( \Add2~70  ))

	.dataa(!h0[18]),
	.datab(gnd),
	.datac(!\i1|A_o[18]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y29_N56
dffeas \h0[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[18]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[18] .is_wysiwyg = "true";
defparam \h0[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y29_N57
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( \i1|A_o[19]~reg0_q  ) + ( !h0[19] ) + ( \Add2~74  ))
// \Add2~78  = CARRY(( \i1|A_o[19]~reg0_q  ) + ( !h0[19] ) + ( \Add2~74  ))

	.dataa(gnd),
	.datab(!h0[19]),
	.datac(gnd),
	.datad(!\i1|A_o[19]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h00003333000000FF;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y30_N48
cyclonev_lcell_comb \h0[19]~12 (
// Equation(s):
// \h0[19]~12_combout  = ( !\Add2~77_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[19]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[19]~12 .extended_lut = "off";
defparam \h0[19]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h0[19]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y30_N50
dffeas \h0[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h0[19]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[19]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[19] .is_wysiwyg = "true";
defparam \h0[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N0
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( \i1|A_o[20]~reg0DUPLICATE_q  ) + ( h0[20] ) + ( \Add2~78  ))
// \Add2~82  = CARRY(( \i1|A_o[20]~reg0DUPLICATE_q  ) + ( h0[20] ) + ( \Add2~78  ))

	.dataa(!h0[20]),
	.datab(!\i1|A_o[20]~reg0DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000AAAA00003333;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y28_N2
dffeas \h0[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add2~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[20]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[20] .is_wysiwyg = "true";
defparam \h0[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N52
dffeas \i1|reg_a[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_a[20]~feeder_combout ),
	.asdata(h0[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[20] .is_wysiwyg = "true";
defparam \i1|reg_a[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y32_N6
cyclonev_lcell_comb \i1|A_o[20]~reg0feeder (
// Equation(s):
// \i1|A_o[20]~reg0feeder_combout  = ( \i1|reg_a [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_o[20]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_o[20]~reg0feeder .extended_lut = "off";
defparam \i1|A_o[20]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|A_o[20]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y32_N8
dffeas \i1|A_o[20]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|A_o[20]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[20]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y32_N15
cyclonev_lcell_comb \i1|Gate1|SIG0[7] (
// Equation(s):
// \i1|Gate1|SIG0 [7] = ( \i1|A_o[9]~reg0DUPLICATE_q  & ( !\i1|A_o[20]~reg0_q  $ (\i1|A_o[29]~reg0_q ) ) ) # ( !\i1|A_o[9]~reg0DUPLICATE_q  & ( !\i1|A_o[20]~reg0_q  $ (!\i1|A_o[29]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[20]~reg0_q ),
	.datad(!\i1|A_o[29]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|A_o[9]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[7] .extended_lut = "off";
defparam \i1|Gate1|SIG0[7] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \i1|Gate1|SIG0[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y32_N57
cyclonev_lcell_comb \i1|Add3~37 (
// Equation(s):
// \i1|Add3~37_sumout  = SUM(( !Kt_sig[9] $ (!\i1|Gate1|SIG0 [9] $ (\i1|H_o[9]~reg0_q )) ) + ( \i1|Add3~35  ) + ( \i1|Add3~34  ))
// \i1|Add3~38  = CARRY(( !Kt_sig[9] $ (!\i1|Gate1|SIG0 [9] $ (\i1|H_o[9]~reg0_q )) ) + ( \i1|Add3~35  ) + ( \i1|Add3~34  ))
// \i1|Add3~39  = SHARE((!Kt_sig[9] & (\i1|Gate1|SIG0 [9] & \i1|H_o[9]~reg0_q )) # (Kt_sig[9] & ((\i1|H_o[9]~reg0_q ) # (\i1|Gate1|SIG0 [9]))))

	.dataa(!Kt_sig[9]),
	.datab(gnd),
	.datac(!\i1|Gate1|SIG0 [9]),
	.datad(!\i1|H_o[9]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~34 ),
	.sharein(\i1|Add3~35 ),
	.combout(),
	.sumout(\i1|Add3~37_sumout ),
	.cout(\i1|Add3~38 ),
	.shareout(\i1|Add3~39 ));
// synopsys translate_off
defparam \i1|Add3~37 .extended_lut = "off";
defparam \i1|Add3~37 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y33_N21
cyclonev_lcell_comb \h0[9]~_wirecell (
// Equation(s):
// \h0[9]~_wirecell_combout  = ( !h0[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h0[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[9]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[9]~_wirecell .extended_lut = "off";
defparam \h0[9]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h0[9]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y32_N58
dffeas \i1|reg_a[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~37_sumout ),
	.asdata(\h0[9]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[9] .is_wysiwyg = "true";
defparam \i1|reg_a[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y33_N35
dffeas \i1|A_o[9]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[9]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N0
cyclonev_lcell_comb \i1|Gate1|SIG0[19] (
// Equation(s):
// \i1|Gate1|SIG0 [19] = ( \i1|A_o[0]~reg0_q  & ( \i1|A_o[9]~reg0_q  & ( \i1|A_o[21]~reg0DUPLICATE_q  ) ) ) # ( !\i1|A_o[0]~reg0_q  & ( \i1|A_o[9]~reg0_q  & ( !\i1|A_o[21]~reg0DUPLICATE_q  ) ) ) # ( \i1|A_o[0]~reg0_q  & ( !\i1|A_o[9]~reg0_q  & ( 
// !\i1|A_o[21]~reg0DUPLICATE_q  ) ) ) # ( !\i1|A_o[0]~reg0_q  & ( !\i1|A_o[9]~reg0_q  & ( \i1|A_o[21]~reg0DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[21]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(!\i1|A_o[0]~reg0_q ),
	.dataf(!\i1|A_o[9]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[19] .extended_lut = "off";
defparam \i1|Gate1|SIG0[19] .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \i1|Gate1|SIG0[19] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y30_N3
cyclonev_lcell_comb \i1|Add3~85 (
// Equation(s):
// \i1|Add3~85_sumout  = SUM(( !\i1|Gate1|SIG0 [21] $ (!Kt_sig[21] $ (\i1|H_o[21]~reg0_q )) ) + ( \i1|Add3~83  ) + ( \i1|Add3~82  ))
// \i1|Add3~86  = CARRY(( !\i1|Gate1|SIG0 [21] $ (!Kt_sig[21] $ (\i1|H_o[21]~reg0_q )) ) + ( \i1|Add3~83  ) + ( \i1|Add3~82  ))
// \i1|Add3~87  = SHARE((!\i1|Gate1|SIG0 [21] & (Kt_sig[21] & \i1|H_o[21]~reg0_q )) # (\i1|Gate1|SIG0 [21] & ((\i1|H_o[21]~reg0_q ) # (Kt_sig[21]))))

	.dataa(!\i1|Gate1|SIG0 [21]),
	.datab(gnd),
	.datac(!Kt_sig[21]),
	.datad(!\i1|H_o[21]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~82 ),
	.sharein(\i1|Add3~83 ),
	.combout(),
	.sumout(\i1|Add3~85_sumout ),
	.cout(\i1|Add3~86 ),
	.shareout(\i1|Add3~87 ));
// synopsys translate_off
defparam \i1|Add3~85 .extended_lut = "off";
defparam \i1|Add3~85 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y29_N6
cyclonev_lcell_comb \i1|Gate1|SIG1[21] (
// Equation(s):
// \i1|Gate1|SIG1 [21] = ( \i1|E_o[14]~reg0DUPLICATE_q  & ( !\i1|E_o[27]~reg0_q  $ (\i1|E_o[0]~reg0_q ) ) ) # ( !\i1|E_o[14]~reg0DUPLICATE_q  & ( !\i1|E_o[27]~reg0_q  $ (!\i1|E_o[0]~reg0_q ) ) )

	.dataa(gnd),
	.datab(!\i1|E_o[27]~reg0_q ),
	.datac(!\i1|E_o[0]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[14]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[21] .extended_lut = "off";
defparam \i1|Gate1|SIG1[21] .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \i1|Gate1|SIG1[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N3
cyclonev_lcell_comb \i1|Gate1|SIG1[20] (
// Equation(s):
// \i1|Gate1|SIG1 [20] = ( \i1|E_o[26]~reg0_q  & ( !\i1|E_o[31]~reg0_q  $ (\i1|E_o[13]~reg0_q ) ) ) # ( !\i1|E_o[26]~reg0_q  & ( !\i1|E_o[31]~reg0_q  $ (!\i1|E_o[13]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[31]~reg0_q ),
	.datad(!\i1|E_o[13]~reg0_q ),
	.datae(!\i1|E_o[26]~reg0_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[20] .extended_lut = "off";
defparam \i1|Gate1|SIG1[20] .lut_mask = 64'h0FF0F00F0FF0F00F;
defparam \i1|Gate1|SIG1[20] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y31_N57
cyclonev_lcell_comb \i1|Add6~77 (
// Equation(s):
// \i1|Add6~77_sumout  = SUM(( \i1|Gate1|SIG1 [19] ) + ( (!\i1|E_o[19]~reg0_q  & ((\i1|G_o[19]~reg0_q ))) # (\i1|E_o[19]~reg0_q  & (\i1|F_o[19]~reg0_q )) ) + ( \i1|Add6~74  ))
// \i1|Add6~78  = CARRY(( \i1|Gate1|SIG1 [19] ) + ( (!\i1|E_o[19]~reg0_q  & ((\i1|G_o[19]~reg0_q ))) # (\i1|E_o[19]~reg0_q  & (\i1|F_o[19]~reg0_q )) ) + ( \i1|Add6~74  ))

	.dataa(!\i1|F_o[19]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|E_o[19]~reg0_q ),
	.datad(!\i1|Gate1|SIG1 [19]),
	.datae(gnd),
	.dataf(!\i1|G_o[19]~reg0_q ),
	.datag(gnd),
	.cin(\i1|Add6~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~77_sumout ),
	.cout(\i1|Add6~78 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~77 .extended_lut = "off";
defparam \i1|Add6~77 .lut_mask = 64'h0000FA0A000000FF;
defparam \i1|Add6~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y30_N30
cyclonev_lcell_comb \i1|Add6~81 (
// Equation(s):
// \i1|Add6~81_sumout  = SUM(( (!\i1|E_o[20]~reg0_q  & ((\i1|G_o[20]~reg0DUPLICATE_q ))) # (\i1|E_o[20]~reg0_q  & (\i1|F_o[20]~reg0_q )) ) + ( \i1|Gate1|SIG1 [20] ) + ( \i1|Add6~78  ))
// \i1|Add6~82  = CARRY(( (!\i1|E_o[20]~reg0_q  & ((\i1|G_o[20]~reg0DUPLICATE_q ))) # (\i1|E_o[20]~reg0_q  & (\i1|F_o[20]~reg0_q )) ) + ( \i1|Gate1|SIG1 [20] ) + ( \i1|Add6~78  ))

	.dataa(gnd),
	.datab(!\i1|F_o[20]~reg0_q ),
	.datac(!\i1|E_o[20]~reg0_q ),
	.datad(!\i1|G_o[20]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i1|Gate1|SIG1 [20]),
	.datag(gnd),
	.cin(\i1|Add6~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~81_sumout ),
	.cout(\i1|Add6~82 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~81 .extended_lut = "off";
defparam \i1|Add6~81 .lut_mask = 64'h0000FF00000003F3;
defparam \i1|Add6~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y30_N33
cyclonev_lcell_comb \i1|Add6~85 (
// Equation(s):
// \i1|Add6~85_sumout  = SUM(( \i1|Gate1|SIG1 [21] ) + ( (!\i1|E_o[21]~reg0_q  & ((\i1|G_o[21]~reg0_q ))) # (\i1|E_o[21]~reg0_q  & (\i1|F_o[21]~reg0DUPLICATE_q )) ) + ( \i1|Add6~82  ))
// \i1|Add6~86  = CARRY(( \i1|Gate1|SIG1 [21] ) + ( (!\i1|E_o[21]~reg0_q  & ((\i1|G_o[21]~reg0_q ))) # (\i1|E_o[21]~reg0_q  & (\i1|F_o[21]~reg0DUPLICATE_q )) ) + ( \i1|Add6~82  ))

	.dataa(!\i1|F_o[21]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(!\i1|E_o[21]~reg0_q ),
	.datad(!\i1|Gate1|SIG1 [21]),
	.datae(gnd),
	.dataf(!\i1|G_o[21]~reg0_q ),
	.datag(gnd),
	.cin(\i1|Add6~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~85_sumout ),
	.cout(\i1|Add6~86 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~85 .extended_lut = "off";
defparam \i1|Add6~85 .lut_mask = 64'h0000FA0A000000FF;
defparam \i1|Add6~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y33_N25
dffeas \i1|A_o[21]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[21]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y28_N54
cyclonev_lcell_comb \i1|reg_b[21]~feeder (
// Equation(s):
// \i1|reg_b[21]~feeder_combout  = ( \i1|A_o[21]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[21]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[21]~feeder .extended_lut = "off";
defparam \i1|reg_b[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_b[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y28_N3
cyclonev_lcell_comb \Add3~85 (
// Equation(s):
// \Add3~85_sumout  = SUM(( !h1[21] ) + ( \i1|B_o[21]~reg0_q  ) + ( \Add3~82  ))
// \Add3~86  = CARRY(( !h1[21] ) + ( \i1|B_o[21]~reg0_q  ) + ( \Add3~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[21]~reg0_q ),
	.datad(!h1[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~85_sumout ),
	.cout(\Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \Add3~85 .extended_lut = "off";
defparam \Add3~85 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y28_N21
cyclonev_lcell_comb \h1[21]~11 (
// Equation(s):
// \h1[21]~11_combout  = ( !\Add3~85_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[21]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[21]~11 .extended_lut = "off";
defparam \h1[21]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h1[21]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y28_N23
dffeas \h1[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[21]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[21]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[21] .is_wysiwyg = "true";
defparam \h1[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y28_N57
cyclonev_lcell_comb \h1[21]~_wirecell (
// Equation(s):
// \h1[21]~_wirecell_combout  = !h1[21]

	.dataa(!h1[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[21]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[21]~_wirecell .extended_lut = "off";
defparam \h1[21]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \h1[21]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y28_N55
dffeas \i1|reg_b[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[21]~feeder_combout ),
	.asdata(\h1[21]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[21] .is_wysiwyg = "true";
defparam \i1|reg_b[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N17
dffeas \i1|B_o[21]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[21]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y28_N51
cyclonev_lcell_comb \i1|reg_c[21]~feeder (
// Equation(s):
// \i1|reg_c[21]~feeder_combout  = ( \i1|B_o[21]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_o[21]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[21]~feeder .extended_lut = "off";
defparam \i1|reg_c[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_c[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N3
cyclonev_lcell_comb \Add4~85 (
// Equation(s):
// \Add4~85_sumout  = SUM(( !h2[21] ) + ( \i1|C_o[21]~reg0_q  ) + ( \Add4~82  ))
// \Add4~86  = CARRY(( !h2[21] ) + ( \i1|C_o[21]~reg0_q  ) + ( \Add4~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h2[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_o[21]~reg0_q ),
	.datag(gnd),
	.cin(\Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~85_sumout ),
	.cout(\Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \Add4~85 .extended_lut = "off";
defparam \Add4~85 .lut_mask = 64'h0000FF000000F0F0;
defparam \Add4~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N39
cyclonev_lcell_comb \h2[21]~13 (
// Equation(s):
// \h2[21]~13_combout  = !\Add4~85_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add4~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[21]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[21]~13 .extended_lut = "off";
defparam \h2[21]~13 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \h2[21]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y28_N41
dffeas \h2[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h2[21]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[21]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[21] .is_wysiwyg = "true";
defparam \h2[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y28_N0
cyclonev_lcell_comb \h2[21]~_wirecell (
// Equation(s):
// \h2[21]~_wirecell_combout  = ( !h2[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h2[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[21]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[21]~_wirecell .extended_lut = "off";
defparam \h2[21]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h2[21]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y28_N52
dffeas \i1|reg_c[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[21]~feeder_combout ),
	.asdata(\h2[21]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[21] .is_wysiwyg = "true";
defparam \i1|reg_c[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N50
dffeas \i1|C_o[21]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[21]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y30_N48
cyclonev_lcell_comb \i1|Gate1|MAJ[21]~21 (
// Equation(s):
// \i1|Gate1|MAJ[21]~21_combout  = (!\i1|A_o[21]~reg0_q  & (\i1|B_o[21]~reg0_q  & \i1|C_o[21]~reg0_q )) # (\i1|A_o[21]~reg0_q  & ((\i1|C_o[21]~reg0_q ) # (\i1|B_o[21]~reg0_q )))

	.dataa(!\i1|A_o[21]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|B_o[21]~reg0_q ),
	.datad(!\i1|C_o[21]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[21]~21 .extended_lut = "off";
defparam \i1|Gate1|MAJ[21]~21 .lut_mask = 64'h055F055F055F055F;
defparam \i1|Gate1|MAJ[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y30_N3
cyclonev_lcell_comb \i1|Add0~213 (
// Equation(s):
// \i1|Add0~213_sumout  = SUM(( \i1|Add6~85_sumout  ) + ( \i1|Gate1|MAJ[21]~21_combout  ) + ( \i1|Add0~210  ))
// \i1|Add0~214  = CARRY(( \i1|Add6~85_sumout  ) + ( \i1|Gate1|MAJ[21]~21_combout  ) + ( \i1|Add0~210  ))

	.dataa(!\i1|Add6~85_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Gate1|MAJ[21]~21_combout ),
	.datag(gnd),
	.cin(\i1|Add0~210 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~213_sumout ),
	.cout(\i1|Add0~214 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~213 .extended_lut = "off";
defparam \i1|Add0~213 .lut_mask = 64'h0000FF0000005555;
defparam \i1|Add0~213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y30_N3
cyclonev_lcell_comb \i1|Add0~85 (
// Equation(s):
// \i1|Add0~85_sumout  = SUM(( !\i0|Wt_o[21]~40_combout  $ (!\i1|Add3~85_sumout  $ (\i1|Add0~213_sumout )) ) + ( \i1|Add0~83  ) + ( \i1|Add0~82  ))
// \i1|Add0~86  = CARRY(( !\i0|Wt_o[21]~40_combout  $ (!\i1|Add3~85_sumout  $ (\i1|Add0~213_sumout )) ) + ( \i1|Add0~83  ) + ( \i1|Add0~82  ))
// \i1|Add0~87  = SHARE((!\i0|Wt_o[21]~40_combout  & (\i1|Add3~85_sumout  & \i1|Add0~213_sumout )) # (\i0|Wt_o[21]~40_combout  & ((\i1|Add0~213_sumout ) # (\i1|Add3~85_sumout ))))

	.dataa(!\i0|Wt_o[21]~40_combout ),
	.datab(gnd),
	.datac(!\i1|Add3~85_sumout ),
	.datad(!\i1|Add0~213_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~82 ),
	.sharein(\i1|Add0~83 ),
	.combout(),
	.sumout(\i1|Add0~85_sumout ),
	.cout(\i1|Add0~86 ),
	.shareout(\i1|Add0~87 ));
// synopsys translate_off
defparam \i1|Add0~85 .extended_lut = "off";
defparam \i1|Add0~85 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add0~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N3
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( h0[21] ) + ( \i1|A_o[21]~reg0_q  ) + ( \Add2~82  ))
// \Add2~86  = CARRY(( h0[21] ) + ( \i1|A_o[21]~reg0_q  ) + ( \Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[21]~reg0_q ),
	.datad(!h0[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y28_N5
dffeas \h0[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add2~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[21]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[21] .is_wysiwyg = "true";
defparam \h0[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y30_N4
dffeas \i1|reg_a[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~85_sumout ),
	.asdata(h0[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[21] .is_wysiwyg = "true";
defparam \i1|reg_a[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y33_N26
dffeas \i1|A_o[21]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[21]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[21]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_o[21]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N13
dffeas \i1|A_o[30]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[30]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[30]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_o[30]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N39
cyclonev_lcell_comb \i1|Gate1|SIG0[8] (
// Equation(s):
// \i1|Gate1|SIG0 [8] = ( \i1|A_o[10]~reg0_q  & ( \i1|A_o[30]~reg0DUPLICATE_q  & ( \i1|A_o[21]~reg0DUPLICATE_q  ) ) ) # ( !\i1|A_o[10]~reg0_q  & ( \i1|A_o[30]~reg0DUPLICATE_q  & ( !\i1|A_o[21]~reg0DUPLICATE_q  ) ) ) # ( \i1|A_o[10]~reg0_q  & ( 
// !\i1|A_o[30]~reg0DUPLICATE_q  & ( !\i1|A_o[21]~reg0DUPLICATE_q  ) ) ) # ( !\i1|A_o[10]~reg0_q  & ( !\i1|A_o[30]~reg0DUPLICATE_q  & ( \i1|A_o[21]~reg0DUPLICATE_q  ) ) )

	.dataa(!\i1|A_o[21]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|A_o[10]~reg0_q ),
	.dataf(!\i1|A_o[30]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[8] .extended_lut = "off";
defparam \i1|Gate1|SIG0[8] .lut_mask = 64'h5555AAAAAAAA5555;
defparam \i1|Gate1|SIG0[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y31_N12
cyclonev_lcell_comb \h0[10]~_wirecell (
// Equation(s):
// \h0[10]~_wirecell_combout  = ( !h0[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!h0[10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[10]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[10]~_wirecell .extended_lut = "off";
defparam \h0[10]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h0[10]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y31_N31
dffeas \i1|reg_a[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~41_sumout ),
	.asdata(\h0[10]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[10] .is_wysiwyg = "true";
defparam \i1|reg_a[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y33_N56
dffeas \i1|A_o[10]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[10]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y30_N54
cyclonev_lcell_comb \i1|Gate1|SIG0[20] (
// Equation(s):
// \i1|Gate1|SIG0 [20] = ( \i1|A_o[10]~reg0_q  & ( !\i1|A_o[22]~reg0_q  $ (\i1|A_o[1]~reg0_q ) ) ) # ( !\i1|A_o[10]~reg0_q  & ( !\i1|A_o[22]~reg0_q  $ (!\i1|A_o[1]~reg0_q ) ) )

	.dataa(gnd),
	.datab(!\i1|A_o[22]~reg0_q ),
	.datac(!\i1|A_o[1]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[10]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[20] .extended_lut = "off";
defparam \i1|Gate1|SIG0[20] .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \i1|Gate1|SIG0[20] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y30_N6
cyclonev_lcell_comb \i1|Add3~89 (
// Equation(s):
// \i1|Add3~89_sumout  = SUM(( !\i1|H_o[22]~reg0_q  $ (!\i1|Gate1|SIG0 [22] $ (Kt_sig[22])) ) + ( \i1|Add3~87  ) + ( \i1|Add3~86  ))
// \i1|Add3~90  = CARRY(( !\i1|H_o[22]~reg0_q  $ (!\i1|Gate1|SIG0 [22] $ (Kt_sig[22])) ) + ( \i1|Add3~87  ) + ( \i1|Add3~86  ))
// \i1|Add3~91  = SHARE((!\i1|H_o[22]~reg0_q  & (\i1|Gate1|SIG0 [22] & Kt_sig[22])) # (\i1|H_o[22]~reg0_q  & ((Kt_sig[22]) # (\i1|Gate1|SIG0 [22]))))

	.dataa(gnd),
	.datab(!\i1|H_o[22]~reg0_q ),
	.datac(!\i1|Gate1|SIG0 [22]),
	.datad(!Kt_sig[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~86 ),
	.sharein(\i1|Add3~87 ),
	.combout(),
	.sumout(\i1|Add3~89_sumout ),
	.cout(\i1|Add3~90 ),
	.shareout(\i1|Add3~91 ));
// synopsys translate_off
defparam \i1|Add3~89 .extended_lut = "off";
defparam \i1|Add3~89 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y28_N6
cyclonev_lcell_comb \i1|reg_b[22]~feeder (
// Equation(s):
// \i1|reg_b[22]~feeder_combout  = \i1|A_o[22]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[22]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[22]~feeder .extended_lut = "off";
defparam \i1|reg_b[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_b[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y28_N6
cyclonev_lcell_comb \Add3~89 (
// Equation(s):
// \Add3~89_sumout  = SUM(( !h1[22] ) + ( \i1|B_o[22]~reg0_q  ) + ( \Add3~86  ))
// \Add3~90  = CARRY(( !h1[22] ) + ( \i1|B_o[22]~reg0_q  ) + ( \Add3~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h1[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_o[22]~reg0_q ),
	.datag(gnd),
	.cin(\Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~89_sumout ),
	.cout(\Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \Add3~89 .extended_lut = "off";
defparam \Add3~89 .lut_mask = 64'h0000FF000000F0F0;
defparam \Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y28_N57
cyclonev_lcell_comb \h1[22]~12 (
// Equation(s):
// \h1[22]~12_combout  = ( !\Add3~89_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[22]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[22]~12 .extended_lut = "off";
defparam \h1[22]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h1[22]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y28_N59
dffeas \h1[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[22]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[22]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[22] .is_wysiwyg = "true";
defparam \h1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y28_N3
cyclonev_lcell_comb \h1[22]~_wirecell (
// Equation(s):
// \h1[22]~_wirecell_combout  = !h1[22]

	.dataa(!h1[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[22]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[22]~_wirecell .extended_lut = "off";
defparam \h1[22]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \h1[22]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y28_N7
dffeas \i1|reg_b[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[22]~feeder_combout ),
	.asdata(\h1[22]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[22] .is_wysiwyg = "true";
defparam \i1|reg_b[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N53
dffeas \i1|B_o[22]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[22]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y30_N45
cyclonev_lcell_comb \i1|reg_c[22]~feeder (
// Equation(s):
// \i1|reg_c[22]~feeder_combout  = \i1|B_o[22]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|B_o[22]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[22]~feeder .extended_lut = "off";
defparam \i1|reg_c[22]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_c[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N6
cyclonev_lcell_comb \Add4~89 (
// Equation(s):
// \Add4~89_sumout  = SUM(( !h2[22] ) + ( \i1|C_o[22]~reg0_q  ) + ( \Add4~86  ))
// \Add4~90  = CARRY(( !h2[22] ) + ( \i1|C_o[22]~reg0_q  ) + ( \Add4~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_o[22]~reg0_q ),
	.datad(!h2[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~89_sumout ),
	.cout(\Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \Add4~89 .extended_lut = "off";
defparam \Add4~89 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add4~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N48
cyclonev_lcell_comb \h2[22]~14 (
// Equation(s):
// \h2[22]~14_combout  = ( !\Add4~89_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add4~89_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[22]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[22]~14 .extended_lut = "off";
defparam \h2[22]~14 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h2[22]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y28_N50
dffeas \h2[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h2[22]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[22]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[22] .is_wysiwyg = "true";
defparam \h2[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y28_N9
cyclonev_lcell_comb \h2[22]~_wirecell (
// Equation(s):
// \h2[22]~_wirecell_combout  = !h2[22]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h2[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[22]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[22]~_wirecell .extended_lut = "off";
defparam \h2[22]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h2[22]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y30_N47
dffeas \i1|reg_c[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[22]~feeder_combout ),
	.asdata(\h2[22]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[22] .is_wysiwyg = "true";
defparam \i1|reg_c[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N44
dffeas \i1|C_o[22]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[22]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y30_N42
cyclonev_lcell_comb \i1|Gate1|MAJ[22]~22 (
// Equation(s):
// \i1|Gate1|MAJ[22]~22_combout  = ( \i1|A_o[22]~reg0_q  & ( (\i1|C_o[22]~reg0_q ) # (\i1|B_o[22]~reg0_q ) ) ) # ( !\i1|A_o[22]~reg0_q  & ( (\i1|B_o[22]~reg0_q  & \i1|C_o[22]~reg0_q ) ) )

	.dataa(gnd),
	.datab(!\i1|B_o[22]~reg0_q ),
	.datac(gnd),
	.datad(!\i1|C_o[22]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|A_o[22]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[22]~22 .extended_lut = "off";
defparam \i1|Gate1|MAJ[22]~22 .lut_mask = 64'h0033003333FF33FF;
defparam \i1|Gate1|MAJ[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y30_N6
cyclonev_lcell_comb \i1|Add0~217 (
// Equation(s):
// \i1|Add0~217_sumout  = SUM(( \i1|Add6~89_sumout  ) + ( \i1|Gate1|MAJ[22]~22_combout  ) + ( \i1|Add0~214  ))
// \i1|Add0~218  = CARRY(( \i1|Add6~89_sumout  ) + ( \i1|Gate1|MAJ[22]~22_combout  ) + ( \i1|Add0~214  ))

	.dataa(gnd),
	.datab(!\i1|Gate1|MAJ[22]~22_combout ),
	.datac(gnd),
	.datad(!\i1|Add6~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~214 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~217_sumout ),
	.cout(\i1|Add0~218 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~217 .extended_lut = "off";
defparam \i1|Add0~217 .lut_mask = 64'h0000CCCC000000FF;
defparam \i1|Add0~217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y30_N6
cyclonev_lcell_comb \i1|Add0~89 (
// Equation(s):
// \i1|Add0~89_sumout  = SUM(( !\i1|Add3~89_sumout  $ (!\i0|Wt_o[22]~42_combout  $ (\i1|Add0~217_sumout )) ) + ( \i1|Add0~87  ) + ( \i1|Add0~86  ))
// \i1|Add0~90  = CARRY(( !\i1|Add3~89_sumout  $ (!\i0|Wt_o[22]~42_combout  $ (\i1|Add0~217_sumout )) ) + ( \i1|Add0~87  ) + ( \i1|Add0~86  ))
// \i1|Add0~91  = SHARE((!\i1|Add3~89_sumout  & (\i0|Wt_o[22]~42_combout  & \i1|Add0~217_sumout )) # (\i1|Add3~89_sumout  & ((\i1|Add0~217_sumout ) # (\i0|Wt_o[22]~42_combout ))))

	.dataa(!\i1|Add3~89_sumout ),
	.datab(gnd),
	.datac(!\i0|Wt_o[22]~42_combout ),
	.datad(!\i1|Add0~217_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~86 ),
	.sharein(\i1|Add0~87 ),
	.combout(),
	.sumout(\i1|Add0~89_sumout ),
	.cout(\i1|Add0~90 ),
	.shareout(\i1|Add0~91 ));
// synopsys translate_off
defparam \i1|Add0~89 .extended_lut = "off";
defparam \i1|Add0~89 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add0~89 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y30_N36
cyclonev_lcell_comb \i1|reg_a[22]~feeder (
// Equation(s):
// \i1|reg_a[22]~feeder_combout  = ( \i1|Add0~89_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_a[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_a[22]~feeder .extended_lut = "off";
defparam \i1|reg_a[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_a[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N6
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( \i1|A_o[22]~reg0_q  ) + ( h0[22] ) + ( \Add2~86  ))
// \Add2~90  = CARRY(( \i1|A_o[22]~reg0_q  ) + ( h0[22] ) + ( \Add2~86  ))

	.dataa(gnd),
	.datab(!h0[22]),
	.datac(gnd),
	.datad(!\i1|A_o[22]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y28_N8
dffeas \h0[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add2~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[22]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[22] .is_wysiwyg = "true";
defparam \h0[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N37
dffeas \i1|reg_a[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_a[22]~feeder_combout ),
	.asdata(h0[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[22] .is_wysiwyg = "true";
defparam \i1|reg_a[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N14
dffeas \i1|A_o[22]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[22]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y30_N33
cyclonev_lcell_comb \i1|Gate1|SIG0[9] (
// Equation(s):
// \i1|Gate1|SIG0 [9] = ( \i1|A_o[31]~reg0_q  & ( !\i1|A_o[22]~reg0_q  $ (\i1|A_o[11]~reg0DUPLICATE_q ) ) ) # ( !\i1|A_o[31]~reg0_q  & ( !\i1|A_o[22]~reg0_q  $ (!\i1|A_o[11]~reg0DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\i1|A_o[22]~reg0_q ),
	.datac(!\i1|A_o[11]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[31]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[9] .extended_lut = "off";
defparam \i1|Gate1|SIG0[9] .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \i1|Gate1|SIG0[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y29_N21
cyclonev_lcell_comb \h0[14]~_wirecell (
// Equation(s):
// \h0[14]~_wirecell_combout  = ( !h0[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h0[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[14]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[14]~_wirecell .extended_lut = "off";
defparam \h0[14]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h0[14]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y31_N43
dffeas \i1|reg_a[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~57_sumout ),
	.asdata(\h0[14]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[14] .is_wysiwyg = "true";
defparam \i1|reg_a[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y29_N24
cyclonev_lcell_comb \i1|A_o[14]~reg0feeder (
// Equation(s):
// \i1|A_o[14]~reg0feeder_combout  = ( \i1|reg_a [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_o[14]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_o[14]~reg0feeder .extended_lut = "off";
defparam \i1|A_o[14]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|A_o[14]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y29_N26
dffeas \i1|A_o[14]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|A_o[14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[14]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[14]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_o[14]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y30_N57
cyclonev_lcell_comb \i1|Gate1|SIG0[24] (
// Equation(s):
// \i1|Gate1|SIG0 [24] = ( \i1|A_o[26]~reg0_q  & ( !\i1|A_o[14]~reg0DUPLICATE_q  $ (\i1|A_o[5]~reg0_q ) ) ) # ( !\i1|A_o[26]~reg0_q  & ( !\i1|A_o[14]~reg0DUPLICATE_q  $ (!\i1|A_o[5]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[14]~reg0DUPLICATE_q ),
	.datad(!\i1|A_o[5]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|A_o[26]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[24] .extended_lut = "off";
defparam \i1|Gate1|SIG0[24] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \i1|Gate1|SIG0[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N30
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( round_count[2] & ( round_count[1] & ( (!round_count[3] & ((!round_count[5] & (round_count[4])) # (round_count[5] & ((!round_count[0]))))) # (round_count[3] & ((!round_count[4] & (!round_count[5])) # (round_count[4] & 
// ((!round_count[0]))))) ) ) ) # ( !round_count[2] & ( round_count[1] & ( (!round_count[3] & (!round_count[5] $ (((round_count[4] & round_count[0]))))) # (round_count[3] & (round_count[4] & (round_count[5]))) ) ) ) # ( round_count[2] & ( !round_count[1] & ( 
// (!round_count[5] & ((!round_count[4] $ (!round_count[0])) # (round_count[3]))) # (round_count[5] & (!round_count[3] $ (((!round_count[4]) # (!round_count[0]))))) ) ) ) # ( !round_count[2] & ( !round_count[1] & ( (!round_count[3] & ((!round_count[0]) # 
// ((round_count[4] & !round_count[5])))) # (round_count[3] & (!round_count[5] $ (((!round_count[0]) # (round_count[4]))))) ) ) )

	.dataa(!round_count[3]),
	.datab(!round_count[4]),
	.datac(!round_count[5]),
	.datad(!round_count[0]),
	.datae(!round_count[2]),
	.dataf(!round_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'hAF6175D6A1837B60;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N32
dffeas \Kt_sig[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[23]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[23] .is_wysiwyg = "true";
defparam \Kt_sig[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y30_N9
cyclonev_lcell_comb \i1|Add3~93 (
// Equation(s):
// \i1|Add3~93_sumout  = SUM(( !\i1|Gate1|SIG0 [23] $ (!\i1|H_o[23]~reg0_q  $ (Kt_sig[23])) ) + ( \i1|Add3~91  ) + ( \i1|Add3~90  ))
// \i1|Add3~94  = CARRY(( !\i1|Gate1|SIG0 [23] $ (!\i1|H_o[23]~reg0_q  $ (Kt_sig[23])) ) + ( \i1|Add3~91  ) + ( \i1|Add3~90  ))
// \i1|Add3~95  = SHARE((!\i1|Gate1|SIG0 [23] & (\i1|H_o[23]~reg0_q  & Kt_sig[23])) # (\i1|Gate1|SIG0 [23] & ((Kt_sig[23]) # (\i1|H_o[23]~reg0_q ))))

	.dataa(!\i1|Gate1|SIG0 [23]),
	.datab(gnd),
	.datac(!\i1|H_o[23]~reg0_q ),
	.datad(!Kt_sig[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~90 ),
	.sharein(\i1|Add3~91 ),
	.combout(),
	.sumout(\i1|Add3~93_sumout ),
	.cout(\i1|Add3~94 ),
	.shareout(\i1|Add3~95 ));
// synopsys translate_off
defparam \i1|Add3~93 .extended_lut = "off";
defparam \i1|Add3~93 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y30_N12
cyclonev_lcell_comb \i1|Add3~97 (
// Equation(s):
// \i1|Add3~97_sumout  = SUM(( !Kt_sig[24] $ (!\i1|H_o[24]~reg0_q  $ (\i1|Gate1|SIG0 [24])) ) + ( \i1|Add3~95  ) + ( \i1|Add3~94  ))
// \i1|Add3~98  = CARRY(( !Kt_sig[24] $ (!\i1|H_o[24]~reg0_q  $ (\i1|Gate1|SIG0 [24])) ) + ( \i1|Add3~95  ) + ( \i1|Add3~94  ))
// \i1|Add3~99  = SHARE((!Kt_sig[24] & (\i1|H_o[24]~reg0_q  & \i1|Gate1|SIG0 [24])) # (Kt_sig[24] & ((\i1|Gate1|SIG0 [24]) # (\i1|H_o[24]~reg0_q ))))

	.dataa(gnd),
	.datab(!Kt_sig[24]),
	.datac(!\i1|H_o[24]~reg0_q ),
	.datad(!\i1|Gate1|SIG0 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~94 ),
	.sharein(\i1|Add3~95 ),
	.combout(),
	.sumout(\i1|Add3~97_sumout ),
	.cout(\i1|Add3~98 ),
	.shareout(\i1|Add3~99 ));
// synopsys translate_off
defparam \i1|Add3~97 .extended_lut = "off";
defparam \i1|Add3~97 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y30_N15
cyclonev_lcell_comb \i1|Add3~101 (
// Equation(s):
// \i1|Add3~101_sumout  = SUM(( !\i1|H_o[25]~reg0_q  $ (!\i1|Gate1|SIG0 [25] $ (Kt_sig[25])) ) + ( \i1|Add3~99  ) + ( \i1|Add3~98  ))
// \i1|Add3~102  = CARRY(( !\i1|H_o[25]~reg0_q  $ (!\i1|Gate1|SIG0 [25] $ (Kt_sig[25])) ) + ( \i1|Add3~99  ) + ( \i1|Add3~98  ))
// \i1|Add3~103  = SHARE((!\i1|H_o[25]~reg0_q  & (\i1|Gate1|SIG0 [25] & Kt_sig[25])) # (\i1|H_o[25]~reg0_q  & ((Kt_sig[25]) # (\i1|Gate1|SIG0 [25]))))

	.dataa(!\i1|H_o[25]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|Gate1|SIG0 [25]),
	.datad(!Kt_sig[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~98 ),
	.sharein(\i1|Add3~99 ),
	.combout(),
	.sumout(\i1|Add3~101_sumout ),
	.cout(\i1|Add3~102 ),
	.shareout(\i1|Add3~103 ));
// synopsys translate_off
defparam \i1|Add3~101 .extended_lut = "off";
defparam \i1|Add3~101 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y30_N18
cyclonev_lcell_comb \i1|Add3~105 (
// Equation(s):
// \i1|Add3~105_sumout  = SUM(( !\i1|H_o[26]~reg0DUPLICATE_q  $ (!\i1|Gate1|SIG0 [26] $ (Kt_sig[26])) ) + ( \i1|Add3~103  ) + ( \i1|Add3~102  ))
// \i1|Add3~106  = CARRY(( !\i1|H_o[26]~reg0DUPLICATE_q  $ (!\i1|Gate1|SIG0 [26] $ (Kt_sig[26])) ) + ( \i1|Add3~103  ) + ( \i1|Add3~102  ))
// \i1|Add3~107  = SHARE((!\i1|H_o[26]~reg0DUPLICATE_q  & (\i1|Gate1|SIG0 [26] & Kt_sig[26])) # (\i1|H_o[26]~reg0DUPLICATE_q  & ((Kt_sig[26]) # (\i1|Gate1|SIG0 [26]))))

	.dataa(!\i1|H_o[26]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(!\i1|Gate1|SIG0 [26]),
	.datad(!Kt_sig[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~102 ),
	.sharein(\i1|Add3~103 ),
	.combout(),
	.sumout(\i1|Add3~105_sumout ),
	.cout(\i1|Add3~106 ),
	.shareout(\i1|Add3~107 ));
// synopsys translate_off
defparam \i1|Add3~105 .extended_lut = "off";
defparam \i1|Add3~105 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~105 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X71_Y28_N35
dffeas \i1|B_o[26]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[26]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[26]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|B_o[26]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y28_N3
cyclonev_lcell_comb \i1|reg_c[26]~feeder (
// Equation(s):
// \i1|reg_c[26]~feeder_combout  = \i1|B_o[26]~reg0DUPLICATE_q 

	.dataa(!\i1|B_o[26]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[26]~feeder .extended_lut = "off";
defparam \i1|reg_c[26]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_c[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y28_N0
cyclonev_lcell_comb \i1|reg_b[25]~feeder (
// Equation(s):
// \i1|reg_b[25]~feeder_combout  = \i1|A_o[25]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[25]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[25]~feeder .extended_lut = "off";
defparam \i1|reg_b[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_b[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y28_N12
cyclonev_lcell_comb \Add3~97 (
// Equation(s):
// \Add3~97_sumout  = SUM(( \i1|B_o[24]~reg0_q  ) + ( !h1[24] ) + ( \Add3~94  ))
// \Add3~98  = CARRY(( \i1|B_o[24]~reg0_q  ) + ( !h1[24] ) + ( \Add3~94  ))

	.dataa(gnd),
	.datab(!\i1|B_o[24]~reg0_q ),
	.datac(!h1[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~97_sumout ),
	.cout(\Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \Add3~97 .extended_lut = "off";
defparam \Add3~97 .lut_mask = 64'h00000F0F00003333;
defparam \Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y28_N15
cyclonev_lcell_comb \Add3~101 (
// Equation(s):
// \Add3~101_sumout  = SUM(( !h1[25] ) + ( \i1|B_o[25]~reg0_q  ) + ( \Add3~98  ))
// \Add3~102  = CARRY(( !h1[25] ) + ( \i1|B_o[25]~reg0_q  ) + ( \Add3~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[25]~reg0_q ),
	.datad(!h1[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~101_sumout ),
	.cout(\Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \Add3~101 .extended_lut = "off";
defparam \Add3~101 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y28_N45
cyclonev_lcell_comb \h1[25]~14 (
// Equation(s):
// \h1[25]~14_combout  = ( !\Add3~101_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add3~101_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[25]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[25]~14 .extended_lut = "off";
defparam \h1[25]~14 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h1[25]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y28_N47
dffeas \h1[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[25]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[25]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[25] .is_wysiwyg = "true";
defparam \h1[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y28_N15
cyclonev_lcell_comb \h1[25]~_wirecell (
// Equation(s):
// \h1[25]~_wirecell_combout  = ( !h1[25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!h1[25]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[25]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[25]~_wirecell .extended_lut = "off";
defparam \h1[25]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h1[25]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y28_N1
dffeas \i1|reg_b[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[25]~feeder_combout ),
	.asdata(\h1[25]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[25] .is_wysiwyg = "true";
defparam \i1|reg_b[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N40
dffeas \i1|B_o[25]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[25]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y27_N24
cyclonev_lcell_comb \i1|reg_c[25]~feeder (
// Equation(s):
// \i1|reg_c[25]~feeder_combout  = ( \i1|B_o[25]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_o[25]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[25]~feeder .extended_lut = "off";
defparam \i1|reg_c[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_c[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N48
cyclonev_lcell_comb \i1|reg_c[24]~feeder (
// Equation(s):
// \i1|reg_c[24]~feeder_combout  = \i1|B_o[24]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|B_o[24]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[24]~feeder .extended_lut = "off";
defparam \i1|reg_c[24]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_c[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y28_N49
dffeas \i1|reg_c[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[24]~feeder_combout ),
	.asdata(h2[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[24] .is_wysiwyg = "true";
defparam \i1|reg_c[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N59
dffeas \i1|C_o[24]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[24]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N24
cyclonev_lcell_comb \i1|reg_c[23]~feeder (
// Equation(s):
// \i1|reg_c[23]~feeder_combout  = \i1|B_o[23]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|B_o[23]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[23]~feeder .extended_lut = "off";
defparam \i1|reg_c[23]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_c[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N9
cyclonev_lcell_comb \Add4~93 (
// Equation(s):
// \Add4~93_sumout  = SUM(( \i1|C_o[23]~reg0_q  ) + ( h2[23] ) + ( \Add4~90  ))
// \Add4~94  = CARRY(( \i1|C_o[23]~reg0_q  ) + ( h2[23] ) + ( \Add4~90  ))

	.dataa(gnd),
	.datab(!\i1|C_o[23]~reg0_q ),
	.datac(!h2[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~93_sumout ),
	.cout(\Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \Add4~93 .extended_lut = "off";
defparam \Add4~93 .lut_mask = 64'h0000F0F000003333;
defparam \Add4~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y28_N11
dffeas \h2[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add4~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[23]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[23] .is_wysiwyg = "true";
defparam \h2[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N25
dffeas \i1|reg_c[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[23]~feeder_combout ),
	.asdata(h2[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[23] .is_wysiwyg = "true";
defparam \i1|reg_c[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N38
dffeas \i1|C_o[23]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[23]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N12
cyclonev_lcell_comb \Add4~97 (
// Equation(s):
// \Add4~97_sumout  = SUM(( \i1|C_o[24]~reg0_q  ) + ( h2[24] ) + ( \Add4~94  ))
// \Add4~98  = CARRY(( \i1|C_o[24]~reg0_q  ) + ( h2[24] ) + ( \Add4~94  ))

	.dataa(gnd),
	.datab(!h2[24]),
	.datac(!\i1|C_o[24]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~97_sumout ),
	.cout(\Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \Add4~97 .extended_lut = "off";
defparam \Add4~97 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add4~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y28_N14
dffeas \h2[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add4~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[24]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[24] .is_wysiwyg = "true";
defparam \h2[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N15
cyclonev_lcell_comb \Add4~101 (
// Equation(s):
// \Add4~101_sumout  = SUM(( \i1|C_o[25]~reg0_q  ) + ( h2[25] ) + ( \Add4~98  ))
// \Add4~102  = CARRY(( \i1|C_o[25]~reg0_q  ) + ( h2[25] ) + ( \Add4~98  ))

	.dataa(!\i1|C_o[25]~reg0_q ),
	.datab(gnd),
	.datac(!h2[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~101_sumout ),
	.cout(\Add4~102 ),
	.shareout());
// synopsys translate_off
defparam \Add4~101 .extended_lut = "off";
defparam \Add4~101 .lut_mask = 64'h0000F0F000005555;
defparam \Add4~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y28_N17
dffeas \h2[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add4~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[25]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[25] .is_wysiwyg = "true";
defparam \h2[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N26
dffeas \i1|reg_c[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[25]~feeder_combout ),
	.asdata(h2[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[25] .is_wysiwyg = "true";
defparam \i1|reg_c[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y27_N27
cyclonev_lcell_comb \i1|C_o[25]~reg0feeder (
// Equation(s):
// \i1|C_o[25]~reg0feeder_combout  = \i1|reg_c [25]

	.dataa(!\i1|reg_c [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_o[25]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_o[25]~reg0feeder .extended_lut = "off";
defparam \i1|C_o[25]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \i1|C_o[25]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y27_N29
dffeas \i1|C_o[25]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|C_o[25]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[25]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N18
cyclonev_lcell_comb \Add4~105 (
// Equation(s):
// \Add4~105_sumout  = SUM(( \i1|C_o[26]~reg0_q  ) + ( !h2[26] ) + ( \Add4~102  ))
// \Add4~106  = CARRY(( \i1|C_o[26]~reg0_q  ) + ( !h2[26] ) + ( \Add4~102  ))

	.dataa(!h2[26]),
	.datab(gnd),
	.datac(!\i1|C_o[26]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~105_sumout ),
	.cout(\Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \Add4~105 .extended_lut = "off";
defparam \Add4~105 .lut_mask = 64'h0000555500000F0F;
defparam \Add4~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N36
cyclonev_lcell_comb \h2[26]~15 (
// Equation(s):
// \h2[26]~15_combout  = ( !\Add4~105_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[26]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[26]~15 .extended_lut = "off";
defparam \h2[26]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h2[26]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y28_N38
dffeas \h2[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h2[26]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[26]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[26] .is_wysiwyg = "true";
defparam \h2[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y28_N36
cyclonev_lcell_comb \h2[26]~_wirecell (
// Equation(s):
// \h2[26]~_wirecell_combout  = !h2[26]

	.dataa(gnd),
	.datab(!h2[26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[26]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[26]~_wirecell .extended_lut = "off";
defparam \h2[26]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \h2[26]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y28_N5
dffeas \i1|reg_c[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[26]~feeder_combout ),
	.asdata(\h2[26]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[26] .is_wysiwyg = "true";
defparam \i1|reg_c[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y28_N2
dffeas \i1|C_o[26]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[26]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y28_N48
cyclonev_lcell_comb \i1|Gate1|MAJ[26]~26 (
// Equation(s):
// \i1|Gate1|MAJ[26]~26_combout  = ( \i1|A_o[26]~reg0_q  & ( (\i1|C_o[26]~reg0_q ) # (\i1|B_o[26]~reg0DUPLICATE_q ) ) ) # ( !\i1|A_o[26]~reg0_q  & ( (\i1|B_o[26]~reg0DUPLICATE_q  & \i1|C_o[26]~reg0_q ) ) )

	.dataa(!\i1|B_o[26]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(!\i1|C_o[26]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[26]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[26]~26 .extended_lut = "off";
defparam \i1|Gate1|MAJ[26]~26 .lut_mask = 64'h050505055F5F5F5F;
defparam \i1|Gate1|MAJ[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y27_N12
cyclonev_lcell_comb \i1|Gate1|MAJ[25]~25 (
// Equation(s):
// \i1|Gate1|MAJ[25]~25_combout  = ( \i1|A_o[25]~reg0_q  & ( (\i1|C_o[25]~reg0_q ) # (\i1|B_o[25]~reg0_q ) ) ) # ( !\i1|A_o[25]~reg0_q  & ( (\i1|B_o[25]~reg0_q  & \i1|C_o[25]~reg0_q ) ) )

	.dataa(!\i1|B_o[25]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|C_o[25]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[25]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[25]~25 .extended_lut = "off";
defparam \i1|Gate1|MAJ[25]~25 .lut_mask = 64'h050505055F5F5F5F;
defparam \i1|Gate1|MAJ[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y28_N18
cyclonev_lcell_comb \i1|Gate1|MAJ[23]~23 (
// Equation(s):
// \i1|Gate1|MAJ[23]~23_combout  = ( \i1|A_o[23]~reg0_q  & ( \i1|C_o[23]~reg0_q  ) ) # ( !\i1|A_o[23]~reg0_q  & ( \i1|C_o[23]~reg0_q  & ( \i1|B_o[23]~reg0_q  ) ) ) # ( \i1|A_o[23]~reg0_q  & ( !\i1|C_o[23]~reg0_q  & ( \i1|B_o[23]~reg0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[23]~reg0_q ),
	.datad(gnd),
	.datae(!\i1|A_o[23]~reg0_q ),
	.dataf(!\i1|C_o[23]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[23]~23 .extended_lut = "off";
defparam \i1|Gate1|MAJ[23]~23 .lut_mask = 64'h00000F0F0F0FFFFF;
defparam \i1|Gate1|MAJ[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y30_N9
cyclonev_lcell_comb \i1|Add0~221 (
// Equation(s):
// \i1|Add0~221_sumout  = SUM(( \i1|Add6~93_sumout  ) + ( \i1|Gate1|MAJ[23]~23_combout  ) + ( \i1|Add0~218  ))
// \i1|Add0~222  = CARRY(( \i1|Add6~93_sumout  ) + ( \i1|Gate1|MAJ[23]~23_combout  ) + ( \i1|Add0~218  ))

	.dataa(!\i1|Gate1|MAJ[23]~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|Add6~93_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~218 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~221_sumout ),
	.cout(\i1|Add0~222 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~221 .extended_lut = "off";
defparam \i1|Add0~221 .lut_mask = 64'h0000AAAA000000FF;
defparam \i1|Add0~221 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y30_N12
cyclonev_lcell_comb \i1|Add0~225 (
// Equation(s):
// \i1|Add0~225_sumout  = SUM(( \i1|Add6~97_sumout  ) + ( \i1|Gate1|MAJ[24]~24_combout  ) + ( \i1|Add0~222  ))
// \i1|Add0~226  = CARRY(( \i1|Add6~97_sumout  ) + ( \i1|Gate1|MAJ[24]~24_combout  ) + ( \i1|Add0~222  ))

	.dataa(gnd),
	.datab(!\i1|Gate1|MAJ[24]~24_combout ),
	.datac(gnd),
	.datad(!\i1|Add6~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~222 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~225_sumout ),
	.cout(\i1|Add0~226 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~225 .extended_lut = "off";
defparam \i1|Add0~225 .lut_mask = 64'h0000CCCC000000FF;
defparam \i1|Add0~225 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y30_N15
cyclonev_lcell_comb \i1|Add0~229 (
// Equation(s):
// \i1|Add0~229_sumout  = SUM(( \i1|Gate1|MAJ[25]~25_combout  ) + ( \i1|Add6~101_sumout  ) + ( \i1|Add0~226  ))
// \i1|Add0~230  = CARRY(( \i1|Gate1|MAJ[25]~25_combout  ) + ( \i1|Add6~101_sumout  ) + ( \i1|Add0~226  ))

	.dataa(!\i1|Add6~101_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|Gate1|MAJ[25]~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~226 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~229_sumout ),
	.cout(\i1|Add0~230 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~229 .extended_lut = "off";
defparam \i1|Add0~229 .lut_mask = 64'h0000AAAA000000FF;
defparam \i1|Add0~229 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y30_N18
cyclonev_lcell_comb \i1|Add0~233 (
// Equation(s):
// \i1|Add0~233_sumout  = SUM(( \i1|Add6~105_sumout  ) + ( \i1|Gate1|MAJ[26]~26_combout  ) + ( \i1|Add0~230  ))
// \i1|Add0~234  = CARRY(( \i1|Add6~105_sumout  ) + ( \i1|Gate1|MAJ[26]~26_combout  ) + ( \i1|Add0~230  ))

	.dataa(gnd),
	.datab(!\i1|Gate1|MAJ[26]~26_combout ),
	.datac(gnd),
	.datad(!\i1|Add6~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~230 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~233_sumout ),
	.cout(\i1|Add0~234 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~233 .extended_lut = "off";
defparam \i1|Add0~233 .lut_mask = 64'h0000CCCC000000FF;
defparam \i1|Add0~233 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y30_N9
cyclonev_lcell_comb \i1|Add0~93 (
// Equation(s):
// \i1|Add0~93_sumout  = SUM(( !\i0|Wt_o[23]~44_combout  $ (!\i1|Add3~93_sumout  $ (\i1|Add0~221_sumout )) ) + ( \i1|Add0~91  ) + ( \i1|Add0~90  ))
// \i1|Add0~94  = CARRY(( !\i0|Wt_o[23]~44_combout  $ (!\i1|Add3~93_sumout  $ (\i1|Add0~221_sumout )) ) + ( \i1|Add0~91  ) + ( \i1|Add0~90  ))
// \i1|Add0~95  = SHARE((!\i0|Wt_o[23]~44_combout  & (\i1|Add3~93_sumout  & \i1|Add0~221_sumout )) # (\i0|Wt_o[23]~44_combout  & ((\i1|Add0~221_sumout ) # (\i1|Add3~93_sumout ))))

	.dataa(gnd),
	.datab(!\i0|Wt_o[23]~44_combout ),
	.datac(!\i1|Add3~93_sumout ),
	.datad(!\i1|Add0~221_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~90 ),
	.sharein(\i1|Add0~91 ),
	.combout(),
	.sumout(\i1|Add0~93_sumout ),
	.cout(\i1|Add0~94 ),
	.shareout(\i1|Add0~95 ));
// synopsys translate_off
defparam \i1|Add0~93 .extended_lut = "off";
defparam \i1|Add0~93 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add0~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y30_N12
cyclonev_lcell_comb \i1|Add0~97 (
// Equation(s):
// \i1|Add0~97_sumout  = SUM(( !\i1|Add0~225_sumout  $ (!\i0|Wt_o[24]~46_combout  $ (\i1|Add3~97_sumout )) ) + ( \i1|Add0~95  ) + ( \i1|Add0~94  ))
// \i1|Add0~98  = CARRY(( !\i1|Add0~225_sumout  $ (!\i0|Wt_o[24]~46_combout  $ (\i1|Add3~97_sumout )) ) + ( \i1|Add0~95  ) + ( \i1|Add0~94  ))
// \i1|Add0~99  = SHARE((!\i1|Add0~225_sumout  & (\i0|Wt_o[24]~46_combout  & \i1|Add3~97_sumout )) # (\i1|Add0~225_sumout  & ((\i1|Add3~97_sumout ) # (\i0|Wt_o[24]~46_combout ))))

	.dataa(gnd),
	.datab(!\i1|Add0~225_sumout ),
	.datac(!\i0|Wt_o[24]~46_combout ),
	.datad(!\i1|Add3~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~94 ),
	.sharein(\i1|Add0~95 ),
	.combout(),
	.sumout(\i1|Add0~97_sumout ),
	.cout(\i1|Add0~98 ),
	.shareout(\i1|Add0~99 ));
// synopsys translate_off
defparam \i1|Add0~97 .extended_lut = "off";
defparam \i1|Add0~97 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add0~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y30_N15
cyclonev_lcell_comb \i1|Add0~101 (
// Equation(s):
// \i1|Add0~101_sumout  = SUM(( !\i0|Wt_o[25]~48_combout  $ (!\i1|Add3~101_sumout  $ (\i1|Add0~229_sumout )) ) + ( \i1|Add0~99  ) + ( \i1|Add0~98  ))
// \i1|Add0~102  = CARRY(( !\i0|Wt_o[25]~48_combout  $ (!\i1|Add3~101_sumout  $ (\i1|Add0~229_sumout )) ) + ( \i1|Add0~99  ) + ( \i1|Add0~98  ))
// \i1|Add0~103  = SHARE((!\i0|Wt_o[25]~48_combout  & (\i1|Add3~101_sumout  & \i1|Add0~229_sumout )) # (\i0|Wt_o[25]~48_combout  & ((\i1|Add0~229_sumout ) # (\i1|Add3~101_sumout ))))

	.dataa(!\i0|Wt_o[25]~48_combout ),
	.datab(gnd),
	.datac(!\i1|Add3~101_sumout ),
	.datad(!\i1|Add0~229_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~98 ),
	.sharein(\i1|Add0~99 ),
	.combout(),
	.sumout(\i1|Add0~101_sumout ),
	.cout(\i1|Add0~102 ),
	.shareout(\i1|Add0~103 ));
// synopsys translate_off
defparam \i1|Add0~101 .extended_lut = "off";
defparam \i1|Add0~101 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add0~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y30_N18
cyclonev_lcell_comb \i1|Add0~105 (
// Equation(s):
// \i1|Add0~105_sumout  = SUM(( !\i1|Add3~105_sumout  $ (!\i0|Wt_o[26]~50_combout  $ (\i1|Add0~233_sumout )) ) + ( \i1|Add0~103  ) + ( \i1|Add0~102  ))
// \i1|Add0~106  = CARRY(( !\i1|Add3~105_sumout  $ (!\i0|Wt_o[26]~50_combout  $ (\i1|Add0~233_sumout )) ) + ( \i1|Add0~103  ) + ( \i1|Add0~102  ))
// \i1|Add0~107  = SHARE((!\i1|Add3~105_sumout  & (\i0|Wt_o[26]~50_combout  & \i1|Add0~233_sumout )) # (\i1|Add3~105_sumout  & ((\i1|Add0~233_sumout ) # (\i0|Wt_o[26]~50_combout ))))

	.dataa(gnd),
	.datab(!\i1|Add3~105_sumout ),
	.datac(!\i0|Wt_o[26]~50_combout ),
	.datad(!\i1|Add0~233_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~102 ),
	.sharein(\i1|Add0~103 ),
	.combout(),
	.sumout(\i1|Add0~105_sumout ),
	.cout(\i1|Add0~106 ),
	.shareout(\i1|Add0~107 ));
// synopsys translate_off
defparam \i1|Add0~105 .extended_lut = "off";
defparam \i1|Add0~105 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add0~105 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y30_N39
cyclonev_lcell_comb \i1|reg_a[26]~feeder (
// Equation(s):
// \i1|reg_a[26]~feeder_combout  = ( \i1|Add0~105_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_a[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_a[26]~feeder .extended_lut = "off";
defparam \i1|reg_a[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_a[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N9
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( h0[23] ) + ( \i1|A_o[23]~reg0_q  ) + ( \Add2~90  ))
// \Add2~94  = CARRY(( h0[23] ) + ( \i1|A_o[23]~reg0_q  ) + ( \Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[23]~reg0_q ),
	.datad(!h0[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y28_N11
dffeas \h0[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add2~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[23]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[23] .is_wysiwyg = "true";
defparam \h0[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N12
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( \i1|A_o[24]~reg0_q  ) + ( h0[24] ) + ( \Add2~94  ))
// \Add2~98  = CARRY(( \i1|A_o[24]~reg0_q  ) + ( h0[24] ) + ( \Add2~94  ))

	.dataa(gnd),
	.datab(!h0[24]),
	.datac(!\i1|A_o[24]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y28_N14
dffeas \h0[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add2~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[24]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[24] .is_wysiwyg = "true";
defparam \h0[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N15
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( !h0[25] ) + ( \i1|A_o[25]~reg0_q  ) + ( \Add2~98  ))
// \Add2~102  = CARRY(( !h0[25] ) + ( \i1|A_o[25]~reg0_q  ) + ( \Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[25]~reg0_q ),
	.datad(!h0[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N57
cyclonev_lcell_comb \h0[25]~13 (
// Equation(s):
// \h0[25]~13_combout  = ( !\Add2~101_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[25]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[25]~13 .extended_lut = "off";
defparam \h0[25]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h0[25]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y28_N59
dffeas \h0[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h0[25]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[25]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[25] .is_wysiwyg = "true";
defparam \h0[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N18
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( h0[26] ) + ( \i1|A_o[26]~reg0_q  ) + ( \Add2~102  ))
// \Add2~106  = CARRY(( h0[26] ) + ( \i1|A_o[26]~reg0_q  ) + ( \Add2~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[26]~reg0_q ),
	.datad(!h0[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y28_N20
dffeas \h0[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add2~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[26]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[26] .is_wysiwyg = "true";
defparam \h0[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N40
dffeas \i1|reg_a[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_a[26]~feeder_combout ),
	.asdata(h0[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[26] .is_wysiwyg = "true";
defparam \i1|reg_a[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N44
dffeas \i1|A_o[26]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[26]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y28_N39
cyclonev_lcell_comb \i1|reg_b[26]~feeder (
// Equation(s):
// \i1|reg_b[26]~feeder_combout  = ( \i1|A_o[26]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[26]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[26]~feeder .extended_lut = "off";
defparam \i1|reg_b[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_b[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y28_N18
cyclonev_lcell_comb \Add3~105 (
// Equation(s):
// \Add3~105_sumout  = SUM(( \i1|B_o[26]~reg0_q  ) + ( h1[26] ) + ( \Add3~102  ))
// \Add3~106  = CARRY(( \i1|B_o[26]~reg0_q  ) + ( h1[26] ) + ( \Add3~102  ))

	.dataa(!\i1|B_o[26]~reg0_q ),
	.datab(gnd),
	.datac(!h1[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~105_sumout ),
	.cout(\Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \Add3~105 .extended_lut = "off";
defparam \Add3~105 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y28_N56
dffeas \h1[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add3~105_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[26]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[26] .is_wysiwyg = "true";
defparam \h1[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y28_N40
dffeas \i1|reg_b[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[26]~feeder_combout ),
	.asdata(h1[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[26] .is_wysiwyg = "true";
defparam \i1|reg_b[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y28_N34
dffeas \i1|B_o[26]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[26]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y28_N21
cyclonev_lcell_comb \Add3~109 (
// Equation(s):
// \Add3~109_sumout  = SUM(( \i1|B_o[27]~reg0_q  ) + ( !h1[27] ) + ( \Add3~106  ))
// \Add3~110  = CARRY(( \i1|B_o[27]~reg0_q  ) + ( !h1[27] ) + ( \Add3~106  ))

	.dataa(gnd),
	.datab(!\i1|B_o[27]~reg0_q ),
	.datac(!h1[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~109_sumout ),
	.cout(\Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \Add3~109 .extended_lut = "off";
defparam \Add3~109 .lut_mask = 64'h00000F0F00003333;
defparam \Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N9
cyclonev_lcell_comb \h1[27]~15 (
// Equation(s):
// \h1[27]~15_combout  = ( !\Add3~109_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[27]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[27]~15 .extended_lut = "off";
defparam \h1[27]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h1[27]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y28_N11
dffeas \h1[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[27]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[27]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[27] .is_wysiwyg = "true";
defparam \h1[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N21
cyclonev_lcell_comb \h1[27]~_wirecell (
// Equation(s):
// \h1[27]~_wirecell_combout  = ( !h1[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h1[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[27]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[27]~_wirecell .extended_lut = "off";
defparam \h1[27]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h1[27]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y28_N19
dffeas \i1|reg_b[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[27]~feeder_combout ),
	.asdata(\h1[27]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[27] .is_wysiwyg = "true";
defparam \i1|reg_b[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N18
cyclonev_lcell_comb \i1|B_o[27]~reg0feeder (
// Equation(s):
// \i1|B_o[27]~reg0feeder_combout  = \i1|reg_b [27]

	.dataa(!\i1|reg_b [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_o[27]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_o[27]~reg0feeder .extended_lut = "off";
defparam \i1|B_o[27]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \i1|B_o[27]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y28_N19
dffeas \i1|B_o[27]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|B_o[27]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[27]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y28_N24
cyclonev_lcell_comb \Add3~113 (
// Equation(s):
// \Add3~113_sumout  = SUM(( \i1|B_o[28]~reg0_q  ) + ( !h1[28] ) + ( \Add3~110  ))
// \Add3~114  = CARRY(( \i1|B_o[28]~reg0_q  ) + ( !h1[28] ) + ( \Add3~110  ))

	.dataa(!h1[28]),
	.datab(gnd),
	.datac(!\i1|B_o[28]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~113_sumout ),
	.cout(\Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \Add3~113 .extended_lut = "off";
defparam \Add3~113 .lut_mask = 64'h0000555500000F0F;
defparam \Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y28_N6
cyclonev_lcell_comb \h1[28]~16 (
// Equation(s):
// \h1[28]~16_combout  = ( !\Add3~113_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[28]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[28]~16 .extended_lut = "off";
defparam \h1[28]~16 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h1[28]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y28_N8
dffeas \h1[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[28]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[28]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[28] .is_wysiwyg = "true";
defparam \h1[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y28_N45
cyclonev_lcell_comb \h1[28]~_wirecell (
// Equation(s):
// \h1[28]~_wirecell_combout  = ( !h1[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h1[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[28]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[28]~_wirecell .extended_lut = "off";
defparam \h1[28]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h1[28]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y28_N43
dffeas \i1|reg_b[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[28]~feeder_combout ),
	.asdata(\h1[28]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[28] .is_wysiwyg = "true";
defparam \i1|reg_b[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N26
dffeas \i1|B_o[28]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[28]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y28_N30
cyclonev_lcell_comb \i1|reg_c[28]~feeder (
// Equation(s):
// \i1|reg_c[28]~feeder_combout  = \i1|B_o[28]~reg0_q 

	.dataa(!\i1|B_o[28]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[28]~feeder .extended_lut = "off";
defparam \i1|reg_c[28]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_c[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y28_N20
dffeas \i1|B_o[27]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|B_o[27]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[27]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[27]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|B_o[27]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N54
cyclonev_lcell_comb \i1|reg_c[27]~feeder (
// Equation(s):
// \i1|reg_c[27]~feeder_combout  = \i1|B_o[27]~reg0DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[27]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[27]~feeder .extended_lut = "off";
defparam \i1|reg_c[27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_c[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N21
cyclonev_lcell_comb \Add4~109 (
// Equation(s):
// \Add4~109_sumout  = SUM(( \i1|C_o[27]~reg0_q  ) + ( !h2[27] ) + ( \Add4~106  ))
// \Add4~110  = CARRY(( \i1|C_o[27]~reg0_q  ) + ( !h2[27] ) + ( \Add4~106  ))

	.dataa(gnd),
	.datab(!\i1|C_o[27]~reg0_q ),
	.datac(!h2[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~109_sumout ),
	.cout(\Add4~110 ),
	.shareout());
// synopsys translate_off
defparam \Add4~109 .extended_lut = "off";
defparam \Add4~109 .lut_mask = 64'h00000F0F00003333;
defparam \Add4~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N24
cyclonev_lcell_comb \h2[27]~16 (
// Equation(s):
// \h2[27]~16_combout  = ( !\Add4~109_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add4~109_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[27]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[27]~16 .extended_lut = "off";
defparam \h2[27]~16 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h2[27]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y28_N26
dffeas \h2[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h2[27]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[27]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[27] .is_wysiwyg = "true";
defparam \h2[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N45
cyclonev_lcell_comb \h2[27]~_wirecell (
// Equation(s):
// \h2[27]~_wirecell_combout  = ( !h2[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h2[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[27]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[27]~_wirecell .extended_lut = "off";
defparam \h2[27]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h2[27]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y28_N56
dffeas \i1|reg_c[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[27]~feeder_combout ),
	.asdata(\h2[27]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[27] .is_wysiwyg = "true";
defparam \i1|reg_c[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N59
dffeas \i1|C_o[27]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[27]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N24
cyclonev_lcell_comb \Add4~113 (
// Equation(s):
// \Add4~113_sumout  = SUM(( \i1|C_o[28]~reg0_q  ) + ( !h2[28] ) + ( \Add4~110  ))
// \Add4~114  = CARRY(( \i1|C_o[28]~reg0_q  ) + ( !h2[28] ) + ( \Add4~110  ))

	.dataa(!\i1|C_o[28]~reg0_q ),
	.datab(gnd),
	.datac(!h2[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~113_sumout ),
	.cout(\Add4~114 ),
	.shareout());
// synopsys translate_off
defparam \Add4~113 .extended_lut = "off";
defparam \Add4~113 .lut_mask = 64'h00000F0F00005555;
defparam \Add4~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y28_N39
cyclonev_lcell_comb \h2[28]~17 (
// Equation(s):
// \h2[28]~17_combout  = ( !\Add4~113_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[28]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[28]~17 .extended_lut = "off";
defparam \h2[28]~17 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h2[28]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y28_N41
dffeas \h2[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h2[28]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[28]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[28] .is_wysiwyg = "true";
defparam \h2[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y28_N57
cyclonev_lcell_comb \h2[28]~_wirecell (
// Equation(s):
// \h2[28]~_wirecell_combout  = ( !h2[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h2[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[28]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[28]~_wirecell .extended_lut = "off";
defparam \h2[28]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h2[28]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y28_N32
dffeas \i1|reg_c[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[28]~feeder_combout ),
	.asdata(\h2[28]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[28] .is_wysiwyg = "true";
defparam \i1|reg_c[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y28_N35
dffeas \i1|C_o[28]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[28]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y28_N33
cyclonev_lcell_comb \i1|Gate1|MAJ[28]~28 (
// Equation(s):
// \i1|Gate1|MAJ[28]~28_combout  = ( \i1|A_o[28]~reg0_q  & ( (\i1|C_o[28]~reg0_q ) # (\i1|B_o[28]~reg0_q ) ) ) # ( !\i1|A_o[28]~reg0_q  & ( (\i1|B_o[28]~reg0_q  & \i1|C_o[28]~reg0_q ) ) )

	.dataa(!\i1|B_o[28]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|C_o[28]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|A_o[28]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[28]~28 .extended_lut = "off";
defparam \i1|Gate1|MAJ[28]~28 .lut_mask = 64'h0055005555FF55FF;
defparam \i1|Gate1|MAJ[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N6
cyclonev_lcell_comb \i1|Gate1|MAJ[27]~27 (
// Equation(s):
// \i1|Gate1|MAJ[27]~27_combout  = ( \i1|A_o[27]~reg0_q  & ( (\i1|C_o[27]~reg0_q ) # (\i1|B_o[27]~reg0DUPLICATE_q ) ) ) # ( !\i1|A_o[27]~reg0_q  & ( (\i1|B_o[27]~reg0DUPLICATE_q  & \i1|C_o[27]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[27]~reg0DUPLICATE_q ),
	.datad(!\i1|C_o[27]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|A_o[27]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[27]~27 .extended_lut = "off";
defparam \i1|Gate1|MAJ[27]~27 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \i1|Gate1|MAJ[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y30_N21
cyclonev_lcell_comb \i1|Add0~237 (
// Equation(s):
// \i1|Add0~237_sumout  = SUM(( \i1|Gate1|MAJ[27]~27_combout  ) + ( \i1|Add6~109_sumout  ) + ( \i1|Add0~234  ))
// \i1|Add0~238  = CARRY(( \i1|Gate1|MAJ[27]~27_combout  ) + ( \i1|Add6~109_sumout  ) + ( \i1|Add0~234  ))

	.dataa(!\i1|Add6~109_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|Gate1|MAJ[27]~27_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~234 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~237_sumout ),
	.cout(\i1|Add0~238 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~237 .extended_lut = "off";
defparam \i1|Add0~237 .lut_mask = 64'h0000AAAA000000FF;
defparam \i1|Add0~237 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y30_N24
cyclonev_lcell_comb \i1|Add0~241 (
// Equation(s):
// \i1|Add0~241_sumout  = SUM(( \i1|Add6~113_sumout  ) + ( \i1|Gate1|MAJ[28]~28_combout  ) + ( \i1|Add0~238  ))
// \i1|Add0~242  = CARRY(( \i1|Add6~113_sumout  ) + ( \i1|Gate1|MAJ[28]~28_combout  ) + ( \i1|Add0~238  ))

	.dataa(!\i1|Gate1|MAJ[28]~28_combout ),
	.datab(gnd),
	.datac(!\i1|Add6~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~238 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~241_sumout ),
	.cout(\i1|Add0~242 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~241 .extended_lut = "off";
defparam \i1|Add0~241 .lut_mask = 64'h0000AAAA00000F0F;
defparam \i1|Add0~241 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N42
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( round_count[2] & ( round_count[1] & ( (!round_count[0] & ((!round_count[3] & ((!round_count[5]) # (round_count[4]))) # (round_count[3] & ((!round_count[4]) # (round_count[5]))))) # (round_count[0] & ((!round_count[4] $ 
// (!round_count[5])))) ) ) ) # ( !round_count[2] & ( round_count[1] & ( (!round_count[5] & (!round_count[3] $ (((round_count[0]) # (round_count[4]))))) # (round_count[5] & (!round_count[3] & ((round_count[0])))) ) ) ) # ( round_count[2] & ( !round_count[1] 
// & ( (!round_count[5] & (!round_count[4] $ (((round_count[3] & round_count[0]))))) # (round_count[5] & ((!round_count[4] & ((round_count[0]) # (round_count[3]))) # (round_count[4] & ((!round_count[0]))))) ) ) ) # ( !round_count[2] & ( !round_count[1] & ( 
// (!round_count[5] & ((!round_count[0] & (round_count[3])) # (round_count[0] & ((!round_count[4]))))) # (round_count[5] & (((round_count[4])))) ) ) )

	.dataa(!round_count[3]),
	.datab(!round_count[4]),
	.datac(!round_count[5]),
	.datad(!round_count[0]),
	.datae(!round_count[2]),
	.dataf(!round_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h53C3C79C905AE73C;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N44
dffeas \Kt_sig[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[28]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[28] .is_wysiwyg = "true";
defparam \Kt_sig[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y30_N51
cyclonev_lcell_comb \i1|Gate1|SIG0[28] (
// Equation(s):
// \i1|Gate1|SIG0 [28] = ( \i1|A_o[18]~reg0_q  & ( \i1|A_o[9]~reg0DUPLICATE_q  & ( \i1|A_o[30]~reg0_q  ) ) ) # ( !\i1|A_o[18]~reg0_q  & ( \i1|A_o[9]~reg0DUPLICATE_q  & ( !\i1|A_o[30]~reg0_q  ) ) ) # ( \i1|A_o[18]~reg0_q  & ( !\i1|A_o[9]~reg0DUPLICATE_q  & ( 
// !\i1|A_o[30]~reg0_q  ) ) ) # ( !\i1|A_o[18]~reg0_q  & ( !\i1|A_o[9]~reg0DUPLICATE_q  & ( \i1|A_o[30]~reg0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[30]~reg0_q ),
	.datad(gnd),
	.datae(!\i1|A_o[18]~reg0_q ),
	.dataf(!\i1|A_o[9]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[28] .extended_lut = "off";
defparam \i1|Gate1|SIG0[28] .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \i1|Gate1|SIG0[28] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y32_N0
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( round_count[0] & ( round_count[5] & ( (!round_count[2] & ((!round_count[1]) # ((round_count[3] & round_count[4])))) # (round_count[2] & (!round_count[3] & (round_count[4]))) ) ) ) # ( !round_count[0] & ( round_count[5] & ( 
// (!round_count[3] & (!round_count[4] $ (((!round_count[1]) # (round_count[2]))))) # (round_count[3] & (round_count[4] & (round_count[1] & round_count[2]))) ) ) ) # ( round_count[0] & ( !round_count[5] & ( (!round_count[3] & ((!round_count[4] & 
// ((round_count[2]) # (round_count[1]))) # (round_count[4] & (!round_count[1])))) # (round_count[3] & (round_count[4] & ((!round_count[2])))) ) ) ) # ( !round_count[0] & ( !round_count[5] & ( (!round_count[1] & (!round_count[3] $ (((!round_count[2]))))) # 
// (round_count[1] & ((!round_count[3] & (round_count[4])) # (round_count[3] & (!round_count[4] & round_count[2])))) ) ) )

	.dataa(!round_count[3]),
	.datab(!round_count[4]),
	.datac(!round_count[1]),
	.datad(!round_count[2]),
	.datae(!round_count[0]),
	.dataf(!round_count[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h52A639A82823F122;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y32_N2
dffeas \Kt_sig[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[27]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[27] .is_wysiwyg = "true";
defparam \Kt_sig[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y30_N21
cyclonev_lcell_comb \i1|Add3~109 (
// Equation(s):
// \i1|Add3~109_sumout  = SUM(( !\i1|Gate1|SIG0 [27] $ (!Kt_sig[27] $ (\i1|H_o[27]~reg0_q )) ) + ( \i1|Add3~107  ) + ( \i1|Add3~106  ))
// \i1|Add3~110  = CARRY(( !\i1|Gate1|SIG0 [27] $ (!Kt_sig[27] $ (\i1|H_o[27]~reg0_q )) ) + ( \i1|Add3~107  ) + ( \i1|Add3~106  ))
// \i1|Add3~111  = SHARE((!\i1|Gate1|SIG0 [27] & (Kt_sig[27] & \i1|H_o[27]~reg0_q )) # (\i1|Gate1|SIG0 [27] & ((\i1|H_o[27]~reg0_q ) # (Kt_sig[27]))))

	.dataa(gnd),
	.datab(!\i1|Gate1|SIG0 [27]),
	.datac(!Kt_sig[27]),
	.datad(!\i1|H_o[27]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~106 ),
	.sharein(\i1|Add3~107 ),
	.combout(),
	.sumout(\i1|Add3~109_sumout ),
	.cout(\i1|Add3~110 ),
	.shareout(\i1|Add3~111 ));
// synopsys translate_off
defparam \i1|Add3~109 .extended_lut = "off";
defparam \i1|Add3~109 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y30_N24
cyclonev_lcell_comb \i1|Add3~113 (
// Equation(s):
// \i1|Add3~113_sumout  = SUM(( !Kt_sig[28] $ (!\i1|Gate1|SIG0 [28] $ (\i1|H_o[28]~reg0_q )) ) + ( \i1|Add3~111  ) + ( \i1|Add3~110  ))
// \i1|Add3~114  = CARRY(( !Kt_sig[28] $ (!\i1|Gate1|SIG0 [28] $ (\i1|H_o[28]~reg0_q )) ) + ( \i1|Add3~111  ) + ( \i1|Add3~110  ))
// \i1|Add3~115  = SHARE((!Kt_sig[28] & (\i1|Gate1|SIG0 [28] & \i1|H_o[28]~reg0_q )) # (Kt_sig[28] & ((\i1|H_o[28]~reg0_q ) # (\i1|Gate1|SIG0 [28]))))

	.dataa(!Kt_sig[28]),
	.datab(gnd),
	.datac(!\i1|Gate1|SIG0 [28]),
	.datad(!\i1|H_o[28]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~110 ),
	.sharein(\i1|Add3~111 ),
	.combout(),
	.sumout(\i1|Add3~113_sumout ),
	.cout(\i1|Add3~114 ),
	.shareout(\i1|Add3~115 ));
// synopsys translate_off
defparam \i1|Add3~113 .extended_lut = "off";
defparam \i1|Add3~113 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y30_N21
cyclonev_lcell_comb \i1|Add0~109 (
// Equation(s):
// \i1|Add0~109_sumout  = SUM(( !\i0|Wt_o[27]~52_combout  $ (!\i1|Add3~109_sumout  $ (\i1|Add0~237_sumout )) ) + ( \i1|Add0~107  ) + ( \i1|Add0~106  ))
// \i1|Add0~110  = CARRY(( !\i0|Wt_o[27]~52_combout  $ (!\i1|Add3~109_sumout  $ (\i1|Add0~237_sumout )) ) + ( \i1|Add0~107  ) + ( \i1|Add0~106  ))
// \i1|Add0~111  = SHARE((!\i0|Wt_o[27]~52_combout  & (\i1|Add3~109_sumout  & \i1|Add0~237_sumout )) # (\i0|Wt_o[27]~52_combout  & ((\i1|Add0~237_sumout ) # (\i1|Add3~109_sumout ))))

	.dataa(!\i0|Wt_o[27]~52_combout ),
	.datab(gnd),
	.datac(!\i1|Add3~109_sumout ),
	.datad(!\i1|Add0~237_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~106 ),
	.sharein(\i1|Add0~107 ),
	.combout(),
	.sumout(\i1|Add0~109_sumout ),
	.cout(\i1|Add0~110 ),
	.shareout(\i1|Add0~111 ));
// synopsys translate_off
defparam \i1|Add0~109 .extended_lut = "off";
defparam \i1|Add0~109 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add0~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y30_N24
cyclonev_lcell_comb \i1|Add0~113 (
// Equation(s):
// \i1|Add0~113_sumout  = SUM(( !\i1|Add0~241_sumout  $ (!\i1|Add3~113_sumout  $ (\i0|Wt_o[28]~54_combout )) ) + ( \i1|Add0~111  ) + ( \i1|Add0~110  ))
// \i1|Add0~114  = CARRY(( !\i1|Add0~241_sumout  $ (!\i1|Add3~113_sumout  $ (\i0|Wt_o[28]~54_combout )) ) + ( \i1|Add0~111  ) + ( \i1|Add0~110  ))
// \i1|Add0~115  = SHARE((!\i1|Add0~241_sumout  & (\i1|Add3~113_sumout  & \i0|Wt_o[28]~54_combout )) # (\i1|Add0~241_sumout  & ((\i0|Wt_o[28]~54_combout ) # (\i1|Add3~113_sumout ))))

	.dataa(gnd),
	.datab(!\i1|Add0~241_sumout ),
	.datac(!\i1|Add3~113_sumout ),
	.datad(!\i0|Wt_o[28]~54_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~110 ),
	.sharein(\i1|Add0~111 ),
	.combout(),
	.sumout(\i1|Add0~113_sumout ),
	.cout(\i1|Add0~114 ),
	.shareout(\i1|Add0~115 ));
// synopsys translate_off
defparam \i1|Add0~113 .extended_lut = "off";
defparam \i1|Add0~113 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add0~113 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y29_N33
cyclonev_lcell_comb \i1|reg_a[28]~feeder (
// Equation(s):
// \i1|reg_a[28]~feeder_combout  = ( \i1|Add0~113_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_a[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_a[28]~feeder .extended_lut = "off";
defparam \i1|reg_a[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_a[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N21
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( \i1|A_o[27]~reg0_q  ) + ( !h0[27] ) + ( \Add2~106  ))
// \Add2~110  = CARRY(( \i1|A_o[27]~reg0_q  ) + ( !h0[27] ) + ( \Add2~106  ))

	.dataa(!h0[27]),
	.datab(gnd),
	.datac(!\i1|A_o[27]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h0000555500000F0F;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N54
cyclonev_lcell_comb \h0[27]~14 (
// Equation(s):
// \h0[27]~14_combout  = !\Add2~109_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[27]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[27]~14 .extended_lut = "off";
defparam \h0[27]~14 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h0[27]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y28_N56
dffeas \h0[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h0[27]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[27]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[27] .is_wysiwyg = "true";
defparam \h0[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N24
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( h0[28] ) + ( \i1|A_o[28]~reg0_q  ) + ( \Add2~110  ))
// \Add2~114  = CARRY(( h0[28] ) + ( \i1|A_o[28]~reg0_q  ) + ( \Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[28]~reg0_q ),
	.datad(!h0[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y28_N26
dffeas \h0[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add2~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[28]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[28] .is_wysiwyg = "true";
defparam \h0[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y29_N35
dffeas \i1|reg_a[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_a[28]~feeder_combout ),
	.asdata(h0[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[28] .is_wysiwyg = "true";
defparam \i1|reg_a[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N39
cyclonev_lcell_comb \i1|A_o[28]~reg0feeder (
// Equation(s):
// \i1|A_o[28]~reg0feeder_combout  = ( \i1|reg_a [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_o[28]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_o[28]~reg0feeder .extended_lut = "off";
defparam \i1|A_o[28]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|A_o[28]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y33_N41
dffeas \i1|A_o[28]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|A_o[28]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[28]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y31_N30
cyclonev_lcell_comb \i1|Gate1|SIG0[15] (
// Equation(s):
// \i1|Gate1|SIG0 [15] = ( \i1|A_o[17]~reg0DUPLICATE_q  & ( !\i1|A_o[5]~reg0DUPLICATE_q  $ (\i1|A_o[28]~reg0_q ) ) ) # ( !\i1|A_o[17]~reg0DUPLICATE_q  & ( !\i1|A_o[5]~reg0DUPLICATE_q  $ (!\i1|A_o[28]~reg0_q ) ) )

	.dataa(!\i1|A_o[5]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(!\i1|A_o[28]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[17]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[15] .extended_lut = "off";
defparam \i1|Gate1|SIG0[15] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|Gate1|SIG0[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y29_N45
cyclonev_lcell_comb \h0[15]~_wirecell (
// Equation(s):
// \h0[15]~_wirecell_combout  = !h0[15]

	.dataa(!h0[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[15]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[15]~_wirecell .extended_lut = "off";
defparam \h0[15]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \h0[15]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y31_N47
dffeas \i1|reg_a[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~61_sumout ),
	.asdata(\h0[15]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[15] .is_wysiwyg = "true";
defparam \i1|reg_a[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N47
dffeas \i1|A_o[15]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[15]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y30_N39
cyclonev_lcell_comb \i1|Gate1|SIG0[2] (
// Equation(s):
// \i1|Gate1|SIG0 [2] = ( \i1|A_o[4]~reg0_q  & ( !\i1|A_o[24]~reg0DUPLICATE_q  $ (\i1|A_o[15]~reg0_q ) ) ) # ( !\i1|A_o[4]~reg0_q  & ( !\i1|A_o[24]~reg0DUPLICATE_q  $ (!\i1|A_o[15]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[24]~reg0DUPLICATE_q ),
	.datad(!\i1|A_o[15]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|A_o[4]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[2] .extended_lut = "off";
defparam \i1|Gate1|SIG0[2] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \i1|Gate1|SIG0[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y32_N0
cyclonev_lcell_comb \h0[2]~_wirecell (
// Equation(s):
// \h0[2]~_wirecell_combout  = ( !h0[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!h0[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[2]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[2]~_wirecell .extended_lut = "off";
defparam \h0[2]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h0[2]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y32_N37
dffeas \i1|reg_a[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~9_sumout ),
	.asdata(\h0[2]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[2] .is_wysiwyg = "true";
defparam \i1|reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N25
dffeas \i1|A_o[2]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[2]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[2]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_o[2]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y32_N39
cyclonev_lcell_comb \i1|reg_b[2]~feeder (
// Equation(s):
// \i1|reg_b[2]~feeder_combout  = ( \i1|A_o[2]~reg0DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[2]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[2]~feeder .extended_lut = "off";
defparam \i1|reg_b[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y29_N3
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( \i1|B_o[1]~reg0DUPLICATE_q  ) + ( h1[1] ) + ( \Add3~2  ))
// \Add3~6  = CARRY(( \i1|B_o[1]~reg0DUPLICATE_q  ) + ( h1[1] ) + ( \Add3~2  ))

	.dataa(!h1[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|B_o[1]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y29_N5
dffeas \h1[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[1] .is_wysiwyg = "true";
defparam \h1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y29_N6
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( !h1[2] ) + ( \i1|B_o[2]~reg0_q  ) + ( \Add3~6  ))
// \Add3~10  = CARRY(( !h1[2] ) + ( \i1|B_o[2]~reg0_q  ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[2]~reg0_q ),
	.datad(!h1[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y29_N42
cyclonev_lcell_comb \h1[2]~1 (
// Equation(s):
// \h1[2]~1_combout  = ( !\Add3~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[2]~1 .extended_lut = "off";
defparam \h1[2]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h1[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y29_N44
dffeas \h1[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[2] .is_wysiwyg = "true";
defparam \h1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y32_N36
cyclonev_lcell_comb \h1[2]~_wirecell (
// Equation(s):
// \h1[2]~_wirecell_combout  = !h1[2]

	.dataa(gnd),
	.datab(!h1[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[2]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[2]~_wirecell .extended_lut = "off";
defparam \h1[2]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \h1[2]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y32_N40
dffeas \i1|reg_b[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[2]~feeder_combout ),
	.asdata(\h1[2]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[2] .is_wysiwyg = "true";
defparam \i1|reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N35
dffeas \i1|B_o[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[2]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y29_N54
cyclonev_lcell_comb \h1[3]~feeder (
// Equation(s):
// \h1[3]~feeder_combout  = ( \Add3~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[3]~feeder .extended_lut = "off";
defparam \h1[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \h1[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y29_N56
dffeas \h1[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[3] .is_wysiwyg = "true";
defparam \h1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N25
dffeas \i1|reg_b[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[3]~feeder_combout ),
	.asdata(h1[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[3] .is_wysiwyg = "true";
defparam \i1|reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N59
dffeas \i1|B_o[3]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[3]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[3]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|B_o[3]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y29_N0
cyclonev_lcell_comb \i1|reg_c[3]~feeder (
// Equation(s):
// \i1|reg_c[3]~feeder_combout  = \i1|B_o[3]~reg0DUPLICATE_q 

	.dataa(gnd),
	.datab(!\i1|B_o[3]~reg0DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[3]~feeder .extended_lut = "off";
defparam \i1|reg_c[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_c[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y29_N2
dffeas \i1|reg_c[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[3]~feeder_combout ),
	.asdata(h2[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[3] .is_wysiwyg = "true";
defparam \i1|reg_c[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N38
dffeas \i1|C_o[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[3]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y31_N39
cyclonev_lcell_comb \i1|reg_d[3]~feeder (
// Equation(s):
// \i1|reg_d[3]~feeder_combout  = \i1|C_o[3]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_o[3]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[3]~feeder .extended_lut = "off";
defparam \i1|reg_d[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_d[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y31_N27
cyclonev_lcell_comb \h3[3]~_wirecell (
// Equation(s):
// \h3[3]~_wirecell_combout  = ( !h3[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h3[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[3]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[3]~_wirecell .extended_lut = "off";
defparam \h3[3]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h3[3]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y31_N40
dffeas \i1|reg_d[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[3]~feeder_combout ),
	.asdata(\h3[3]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[3] .is_wysiwyg = "true";
defparam \i1|reg_d[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y32_N41
dffeas \i1|D_o[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[3]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y32_N27
cyclonev_lcell_comb \h4[3]~_wirecell (
// Equation(s):
// \h4[3]~_wirecell_combout  = ( !h4[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h4[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[3]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[3]~_wirecell .extended_lut = "off";
defparam \h4[3]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h4[3]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y32_N40
dffeas \i1|reg_e[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~13_sumout ),
	.asdata(\h4[3]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[3] .is_wysiwyg = "true";
defparam \i1|reg_e[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y29_N41
dffeas \i1|E_o[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[3]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y30_N18
cyclonev_lcell_comb \i1|Gate1|SIG1[29] (
// Equation(s):
// \i1|Gate1|SIG1 [29] = ( \i1|E_o[3]~reg0_q  & ( \i1|E_o[22]~reg0_q  & ( \i1|E_o[8]~reg0_q  ) ) ) # ( !\i1|E_o[3]~reg0_q  & ( \i1|E_o[22]~reg0_q  & ( !\i1|E_o[8]~reg0_q  ) ) ) # ( \i1|E_o[3]~reg0_q  & ( !\i1|E_o[22]~reg0_q  & ( !\i1|E_o[8]~reg0_q  ) ) ) # ( 
// !\i1|E_o[3]~reg0_q  & ( !\i1|E_o[22]~reg0_q  & ( \i1|E_o[8]~reg0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[8]~reg0_q ),
	.datad(gnd),
	.datae(!\i1|E_o[3]~reg0_q ),
	.dataf(!\i1|E_o[22]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[29] .extended_lut = "off";
defparam \i1|Gate1|SIG1[29] .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \i1|Gate1|SIG1[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y30_N51
cyclonev_lcell_comb \i1|Add6~109 (
// Equation(s):
// \i1|Add6~109_sumout  = SUM(( (!\i1|E_o[27]~reg0DUPLICATE_q  & ((\i1|G_o[27]~reg0_q ))) # (\i1|E_o[27]~reg0DUPLICATE_q  & (\i1|F_o[27]~reg0_q )) ) + ( \i1|Gate1|SIG1 [27] ) + ( \i1|Add6~106  ))
// \i1|Add6~110  = CARRY(( (!\i1|E_o[27]~reg0DUPLICATE_q  & ((\i1|G_o[27]~reg0_q ))) # (\i1|E_o[27]~reg0DUPLICATE_q  & (\i1|F_o[27]~reg0_q )) ) + ( \i1|Gate1|SIG1 [27] ) + ( \i1|Add6~106  ))

	.dataa(!\i1|E_o[27]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(!\i1|F_o[27]~reg0_q ),
	.datad(!\i1|G_o[27]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|Gate1|SIG1 [27]),
	.datag(gnd),
	.cin(\i1|Add6~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~109_sumout ),
	.cout(\i1|Add6~110 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~109 .extended_lut = "off";
defparam \i1|Add6~109 .lut_mask = 64'h0000FF00000005AF;
defparam \i1|Add6~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y30_N54
cyclonev_lcell_comb \i1|Add6~113 (
// Equation(s):
// \i1|Add6~113_sumout  = SUM(( \i1|Gate1|SIG1 [28] ) + ( (!\i1|E_o[28]~reg0_q  & ((\i1|G_o[28]~reg0_q ))) # (\i1|E_o[28]~reg0_q  & (\i1|F_o[28]~reg0_q )) ) + ( \i1|Add6~110  ))
// \i1|Add6~114  = CARRY(( \i1|Gate1|SIG1 [28] ) + ( (!\i1|E_o[28]~reg0_q  & ((\i1|G_o[28]~reg0_q ))) # (\i1|E_o[28]~reg0_q  & (\i1|F_o[28]~reg0_q )) ) + ( \i1|Add6~110  ))

	.dataa(gnd),
	.datab(!\i1|F_o[28]~reg0_q ),
	.datac(!\i1|E_o[28]~reg0_q ),
	.datad(!\i1|Gate1|SIG1 [28]),
	.datae(gnd),
	.dataf(!\i1|G_o[28]~reg0_q ),
	.datag(gnd),
	.cin(\i1|Add6~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~113_sumout ),
	.cout(\i1|Add6~114 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~113 .extended_lut = "off";
defparam \i1|Add6~113 .lut_mask = 64'h0000FC0C000000FF;
defparam \i1|Add6~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y30_N57
cyclonev_lcell_comb \i1|Add6~117 (
// Equation(s):
// \i1|Add6~117_sumout  = SUM(( (!\i1|E_o[29]~reg0_q  & ((\i1|G_o[29]~reg0_q ))) # (\i1|E_o[29]~reg0_q  & (\i1|F_o[29]~reg0_q )) ) + ( \i1|Gate1|SIG1 [29] ) + ( \i1|Add6~114  ))
// \i1|Add6~118  = CARRY(( (!\i1|E_o[29]~reg0_q  & ((\i1|G_o[29]~reg0_q ))) # (\i1|E_o[29]~reg0_q  & (\i1|F_o[29]~reg0_q )) ) + ( \i1|Gate1|SIG1 [29] ) + ( \i1|Add6~114  ))

	.dataa(!\i1|F_o[29]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|E_o[29]~reg0_q ),
	.datad(!\i1|G_o[29]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|Gate1|SIG1 [29]),
	.datag(gnd),
	.cin(\i1|Add6~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~117_sumout ),
	.cout(\i1|Add6~118 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~117 .extended_lut = "off";
defparam \i1|Add6~117 .lut_mask = 64'h0000FF00000005F5;
defparam \i1|Add6~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y29_N30
cyclonev_lcell_comb \i1|Add6~121 (
// Equation(s):
// \i1|Add6~121_sumout  = SUM(( (!\i1|E_o[30]~reg0_q  & ((\i1|G_o[30]~reg0DUPLICATE_q ))) # (\i1|E_o[30]~reg0_q  & (\i1|F_o[30]~reg0_q )) ) + ( \i1|Gate1|SIG1 [30] ) + ( \i1|Add6~118  ))
// \i1|Add6~122  = CARRY(( (!\i1|E_o[30]~reg0_q  & ((\i1|G_o[30]~reg0DUPLICATE_q ))) # (\i1|E_o[30]~reg0_q  & (\i1|F_o[30]~reg0_q )) ) + ( \i1|Gate1|SIG1 [30] ) + ( \i1|Add6~118  ))

	.dataa(gnd),
	.datab(!\i1|E_o[30]~reg0_q ),
	.datac(!\i1|F_o[30]~reg0_q ),
	.datad(!\i1|G_o[30]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i1|Gate1|SIG1 [30]),
	.datag(gnd),
	.cin(\i1|Add6~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~121_sumout ),
	.cout(\i1|Add6~122 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~121 .extended_lut = "off";
defparam \i1|Add6~121 .lut_mask = 64'h0000FF00000003CF;
defparam \i1|Add6~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y29_N33
cyclonev_lcell_comb \i1|Add6~125 (
// Equation(s):
// \i1|Add6~125_sumout  = SUM(( (!\i1|E_o[31]~reg0_q  & ((\i1|G_o[31]~reg0_q ))) # (\i1|E_o[31]~reg0_q  & (\i1|F_o[31]~reg0_q )) ) + ( \i1|Gate1|SIG1 [31] ) + ( \i1|Add6~122  ))

	.dataa(!\i1|F_o[31]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|E_o[31]~reg0_q ),
	.datad(!\i1|G_o[31]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|Gate1|SIG1 [31]),
	.datag(gnd),
	.cin(\i1|Add6~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~125 .extended_lut = "off";
defparam \i1|Add6~125 .lut_mask = 64'h0000FF00000005F5;
defparam \i1|Add6~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y28_N57
cyclonev_lcell_comb \i1|reg_h[31]~feeder (
// Equation(s):
// \i1|reg_h[31]~feeder_combout  = \i1|G_o[31]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|G_o[31]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[31]~feeder .extended_lut = "off";
defparam \i1|reg_h[31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_h[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N30
cyclonev_lcell_comb \Add9~121 (
// Equation(s):
// \Add9~121_sumout  = SUM(( \i1|H_o[30]~reg0_q  ) + ( !h7[30] ) + ( \Add9~118  ))
// \Add9~122  = CARRY(( \i1|H_o[30]~reg0_q  ) + ( !h7[30] ) + ( \Add9~118  ))

	.dataa(gnd),
	.datab(!\i1|H_o[30]~reg0_q ),
	.datac(!h7[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~121_sumout ),
	.cout(\Add9~122 ),
	.shareout());
// synopsys translate_off
defparam \Add9~121 .extended_lut = "off";
defparam \Add9~121 .lut_mask = 64'h00000F0F00003333;
defparam \Add9~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N33
cyclonev_lcell_comb \Add9~125 (
// Equation(s):
// \Add9~125_sumout  = SUM(( \i1|H_o[31]~reg0_q  ) + ( h7[31] ) + ( \Add9~122  ))

	.dataa(!h7[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|H_o[31]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add9~125 .extended_lut = "off";
defparam \Add9~125 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add9~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y30_N35
dffeas \h7[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add9~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[31]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[31] .is_wysiwyg = "true";
defparam \h7[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y28_N58
dffeas \i1|reg_h[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[31]~feeder_combout ),
	.asdata(h7[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[31] .is_wysiwyg = "true";
defparam \i1|reg_h[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y30_N10
dffeas \i1|H_o[31]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_h [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[31]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N12
cyclonev_lcell_comb \i1|reg_b[31]~feeder (
// Equation(s):
// \i1|reg_b[31]~feeder_combout  = \i1|A_o[31]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|A_o[31]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[31]~feeder .extended_lut = "off";
defparam \i1|reg_b[31]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_b[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y30_N0
cyclonev_lcell_comb \i1|reg_b[30]~feeder (
// Equation(s):
// \i1|reg_b[30]~feeder_combout  = ( \i1|A_o[30]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[30]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[30]~feeder .extended_lut = "off";
defparam \i1|reg_b[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_b[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y30_N1
dffeas \i1|reg_b[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[30]~feeder_combout ),
	.asdata(h1[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[30] .is_wysiwyg = "true";
defparam \i1|reg_b[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y30_N36
cyclonev_lcell_comb \i1|B_o[30]~reg0feeder (
// Equation(s):
// \i1|B_o[30]~reg0feeder_combout  = \i1|reg_b [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|reg_b [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_o[30]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_o[30]~reg0feeder .extended_lut = "off";
defparam \i1|B_o[30]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|B_o[30]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y30_N37
dffeas \i1|B_o[30]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|B_o[30]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[30]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y28_N27
cyclonev_lcell_comb \Add3~117 (
// Equation(s):
// \Add3~117_sumout  = SUM(( \i1|B_o[29]~reg0_q  ) + ( !h1[29] ) + ( \Add3~114  ))
// \Add3~118  = CARRY(( \i1|B_o[29]~reg0_q  ) + ( !h1[29] ) + ( \Add3~114  ))

	.dataa(gnd),
	.datab(!h1[29]),
	.datac(!\i1|B_o[29]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~117_sumout ),
	.cout(\Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \Add3~117 .extended_lut = "off";
defparam \Add3~117 .lut_mask = 64'h0000333300000F0F;
defparam \Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y28_N36
cyclonev_lcell_comb \h1[29]~17 (
// Equation(s):
// \h1[29]~17_combout  = ( !\Add3~117_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[29]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[29]~17 .extended_lut = "off";
defparam \h1[29]~17 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h1[29]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y28_N38
dffeas \h1[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[29]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[29]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[29] .is_wysiwyg = "true";
defparam \h1[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y28_N30
cyclonev_lcell_comb \Add3~121 (
// Equation(s):
// \Add3~121_sumout  = SUM(( \i1|B_o[30]~reg0_q  ) + ( h1[30] ) + ( \Add3~118  ))
// \Add3~122  = CARRY(( \i1|B_o[30]~reg0_q  ) + ( h1[30] ) + ( \Add3~118  ))

	.dataa(gnd),
	.datab(!h1[30]),
	.datac(!\i1|B_o[30]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~121_sumout ),
	.cout(\Add3~122 ),
	.shareout());
// synopsys translate_off
defparam \Add3~121 .extended_lut = "off";
defparam \Add3~121 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y28_N47
dffeas \h1[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add3~121_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[30]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[30] .is_wysiwyg = "true";
defparam \h1[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y28_N33
cyclonev_lcell_comb \Add3~125 (
// Equation(s):
// \Add3~125_sumout  = SUM(( \i1|B_o[31]~reg0_q  ) + ( !h1[31] ) + ( \Add3~122  ))

	.dataa(!\i1|B_o[31]~reg0_q ),
	.datab(gnd),
	.datac(!h1[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~125 .extended_lut = "off";
defparam \Add3~125 .lut_mask = 64'h00000F0F00005555;
defparam \Add3~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y28_N57
cyclonev_lcell_comb \h1[31]~18 (
// Equation(s):
// \h1[31]~18_combout  = ( !\Add3~125_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[31]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[31]~18 .extended_lut = "off";
defparam \h1[31]~18 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h1[31]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y28_N59
dffeas \h1[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[31]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[31]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[31] .is_wysiwyg = "true";
defparam \h1[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N15
cyclonev_lcell_comb \h1[31]~_wirecell (
// Equation(s):
// \h1[31]~_wirecell_combout  = !h1[31]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h1[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[31]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[31]~_wirecell .extended_lut = "off";
defparam \h1[31]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h1[31]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y28_N13
dffeas \i1|reg_b[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[31]~feeder_combout ),
	.asdata(\h1[31]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[31] .is_wysiwyg = "true";
defparam \i1|reg_b[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N35
dffeas \i1|B_o[31]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[31]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N36
cyclonev_lcell_comb \i1|reg_c[31]~feeder (
// Equation(s):
// \i1|reg_c[31]~feeder_combout  = \i1|B_o[31]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[31]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[31]~feeder .extended_lut = "off";
defparam \i1|reg_c[31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_c[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y29_N27
cyclonev_lcell_comb \i1|reg_c[30]~feeder (
// Equation(s):
// \i1|reg_c[30]~feeder_combout  = \i1|B_o[30]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[30]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[30]~feeder .extended_lut = "off";
defparam \i1|reg_c[30]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_c[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N27
cyclonev_lcell_comb \Add4~117 (
// Equation(s):
// \Add4~117_sumout  = SUM(( !h2[29] ) + ( \i1|C_o[29]~reg0_q  ) + ( \Add4~114  ))
// \Add4~118  = CARRY(( !h2[29] ) + ( \i1|C_o[29]~reg0_q  ) + ( \Add4~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_o[29]~reg0_q ),
	.datad(!h2[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~117_sumout ),
	.cout(\Add4~118 ),
	.shareout());
// synopsys translate_off
defparam \Add4~117 .extended_lut = "off";
defparam \Add4~117 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add4~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N24
cyclonev_lcell_comb \h2[29]~18 (
// Equation(s):
// \h2[29]~18_combout  = ( !\Add4~117_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[29]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[29]~18 .extended_lut = "off";
defparam \h2[29]~18 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h2[29]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y27_N26
dffeas \h2[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h2[29]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[29]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[29] .is_wysiwyg = "true";
defparam \h2[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N30
cyclonev_lcell_comb \Add4~121 (
// Equation(s):
// \Add4~121_sumout  = SUM(( \i1|C_o[30]~reg0_q  ) + ( h2[30] ) + ( \Add4~118  ))
// \Add4~122  = CARRY(( \i1|C_o[30]~reg0_q  ) + ( h2[30] ) + ( \Add4~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_o[30]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h2[30]),
	.datag(gnd),
	.cin(\Add4~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~121_sumout ),
	.cout(\Add4~122 ),
	.shareout());
// synopsys translate_off
defparam \Add4~121 .extended_lut = "off";
defparam \Add4~121 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add4~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y28_N32
dffeas \h2[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add4~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[30]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[30] .is_wysiwyg = "true";
defparam \h2[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N28
dffeas \i1|reg_c[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[30]~feeder_combout ),
	.asdata(h2[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[30] .is_wysiwyg = "true";
defparam \i1|reg_c[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N56
dffeas \i1|C_o[30]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[30]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N33
cyclonev_lcell_comb \Add4~125 (
// Equation(s):
// \Add4~125_sumout  = SUM(( \i1|C_o[31]~reg0_q  ) + ( h2[31] ) + ( \Add4~122  ))

	.dataa(gnd),
	.datab(!\i1|C_o[31]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h2[31]),
	.datag(gnd),
	.cin(\Add4~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~125 .extended_lut = "off";
defparam \Add4~125 .lut_mask = 64'h0000FF0000003333;
defparam \Add4~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y28_N35
dffeas \h2[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add4~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h2[31]),
	.prn(vcc));
// synopsys translate_off
defparam \h2[31] .is_wysiwyg = "true";
defparam \h2[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N38
dffeas \i1|reg_c[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[31]~feeder_combout ),
	.asdata(h2[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[31] .is_wysiwyg = "true";
defparam \i1|reg_c[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N41
dffeas \i1|C_o[31]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[31]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N30
cyclonev_lcell_comb \i1|reg_d[31]~feeder (
// Equation(s):
// \i1|reg_d[31]~feeder_combout  = \i1|C_o[31]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|C_o[31]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[31]~feeder .extended_lut = "off";
defparam \i1|reg_d[31]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_d[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y30_N42
cyclonev_lcell_comb \i1|reg_d[30]~feeder (
// Equation(s):
// \i1|reg_d[30]~feeder_combout  = \i1|C_o[30]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|C_o[30]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[30]~feeder .extended_lut = "off";
defparam \i1|reg_d[30]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_d[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y30_N44
dffeas \i1|reg_d[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[30]~feeder_combout ),
	.asdata(h3[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[30] .is_wysiwyg = "true";
defparam \i1|reg_d[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N58
dffeas \i1|D_o[30]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[30]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y28_N51
cyclonev_lcell_comb \i1|reg_d[28]~feeder (
// Equation(s):
// \i1|reg_d[28]~feeder_combout  = \i1|C_o[28]~reg0_q 

	.dataa(!\i1|C_o[28]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[28]~feeder .extended_lut = "off";
defparam \i1|reg_d[28]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_d[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y28_N52
dffeas \i1|reg_d[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[28]~feeder_combout ),
	.asdata(h3[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[28] .is_wysiwyg = "true";
defparam \i1|reg_d[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N47
dffeas \i1|D_o[28]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[28]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N36
cyclonev_lcell_comb \i1|reg_d[27]~feeder (
// Equation(s):
// \i1|reg_d[27]~feeder_combout  = \i1|C_o[27]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_o[27]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[27]~feeder .extended_lut = "off";
defparam \i1|reg_d[27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_d[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y28_N45
cyclonev_lcell_comb \i1|reg_d[26]~feeder (
// Equation(s):
// \i1|reg_d[26]~feeder_combout  = \i1|C_o[26]~reg0_q 

	.dataa(!\i1|C_o[26]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[26]~feeder .extended_lut = "off";
defparam \i1|reg_d[26]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_d[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y28_N42
cyclonev_lcell_comb \h3[26]~_wirecell (
// Equation(s):
// \h3[26]~_wirecell_combout  = !h3[26]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h3[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[26]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[26]~_wirecell .extended_lut = "off";
defparam \h3[26]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h3[26]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y28_N46
dffeas \i1|reg_d[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[26]~feeder_combout ),
	.asdata(\h3[26]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[26] .is_wysiwyg = "true";
defparam \i1|reg_d[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y30_N20
dffeas \i1|D_o[26]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[26]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y27_N30
cyclonev_lcell_comb \i1|reg_d[25]~feeder (
// Equation(s):
// \i1|reg_d[25]~feeder_combout  = \i1|C_o[25]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_o[25]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[25]~feeder .extended_lut = "off";
defparam \i1|reg_d[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_d[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N54
cyclonev_lcell_comb \i1|reg_d[24]~feeder (
// Equation(s):
// \i1|reg_d[24]~feeder_combout  = \i1|C_o[24]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_o[24]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[24]~feeder .extended_lut = "off";
defparam \i1|reg_d[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_d[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N57
cyclonev_lcell_comb \h3[24]~_wirecell (
// Equation(s):
// \h3[24]~_wirecell_combout  = !h3[24]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h3[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[24]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[24]~_wirecell .extended_lut = "off";
defparam \h3[24]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h3[24]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y28_N55
dffeas \i1|reg_d[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[24]~feeder_combout ),
	.asdata(\h3[24]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[24] .is_wysiwyg = "true";
defparam \i1|reg_d[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y30_N15
cyclonev_lcell_comb \i1|D_o[24]~reg0feeder (
// Equation(s):
// \i1|D_o[24]~reg0feeder_combout  = ( \i1|reg_d [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_d [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_o[24]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_o[24]~reg0feeder .extended_lut = "off";
defparam \i1|D_o[24]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|D_o[24]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y30_N16
dffeas \i1|D_o[24]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|D_o[24]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[24]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y30_N39
cyclonev_lcell_comb \i1|reg_d[23]~feeder (
// Equation(s):
// \i1|reg_d[23]~feeder_combout  = \i1|C_o[23]~reg0_q 

	.dataa(!\i1|C_o[23]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[23]~feeder .extended_lut = "off";
defparam \i1|reg_d[23]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_d[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y28_N0
cyclonev_lcell_comb \i1|reg_d[22]~feeder (
// Equation(s):
// \i1|reg_d[22]~feeder_combout  = \i1|C_o[22]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|C_o[22]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[22]~feeder .extended_lut = "off";
defparam \i1|reg_d[22]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_d[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N39
cyclonev_lcell_comb \i1|reg_d[21]~feeder (
// Equation(s):
// \i1|reg_d[21]~feeder_combout  = ( \i1|C_o[21]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_o[21]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[21]~feeder .extended_lut = "off";
defparam \i1|reg_d[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_d[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N9
cyclonev_lcell_comb \i1|reg_d[20]~feeder (
// Equation(s):
// \i1|reg_d[20]~feeder_combout  = \i1|C_o[20]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_o[20]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[20]~feeder .extended_lut = "off";
defparam \i1|reg_d[20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_d[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y28_N10
dffeas \i1|reg_d[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[20]~feeder_combout ),
	.asdata(h3[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[20] .is_wysiwyg = "true";
defparam \i1|reg_d[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y30_N57
cyclonev_lcell_comb \i1|D_o[20]~reg0feeder (
// Equation(s):
// \i1|D_o[20]~reg0feeder_combout  = ( \i1|reg_d [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_d [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_o[20]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_o[20]~reg0feeder .extended_lut = "off";
defparam \i1|D_o[20]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|D_o[20]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y30_N59
dffeas \i1|D_o[20]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|D_o[20]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[20]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y30_N27
cyclonev_lcell_comb \i1|reg_d[19]~feeder (
// Equation(s):
// \i1|reg_d[19]~feeder_combout  = \i1|C_o[19]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|C_o[19]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[19]~feeder .extended_lut = "off";
defparam \i1|reg_d[19]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_d[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N45
cyclonev_lcell_comb \i1|reg_d[18]~feeder (
// Equation(s):
// \i1|reg_d[18]~feeder_combout  = \i1|C_o[18]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|C_o[18]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[18]~feeder .extended_lut = "off";
defparam \i1|reg_d[18]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_d[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N12
cyclonev_lcell_comb \h3[18]~_wirecell (
// Equation(s):
// \h3[18]~_wirecell_combout  = ( !h3[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h3[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[18]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[18]~_wirecell .extended_lut = "off";
defparam \h3[18]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h3[18]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y33_N46
dffeas \i1|reg_d[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[18]~feeder_combout ),
	.asdata(\h3[18]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[18] .is_wysiwyg = "true";
defparam \i1|reg_d[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y31_N56
dffeas \i1|D_o[18]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[18]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y31_N27
cyclonev_lcell_comb \i1|reg_d[17]~feeder (
// Equation(s):
// \i1|reg_d[17]~feeder_combout  = ( \i1|C_o[17]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_o[17]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[17]~feeder .extended_lut = "off";
defparam \i1|reg_d[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_d[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y31_N51
cyclonev_lcell_comb \Add5~69 (
// Equation(s):
// \Add5~69_sumout  = SUM(( \i1|D_o[17]~reg0_q  ) + ( !h3[17] ) + ( \Add5~66  ))
// \Add5~70  = CARRY(( \i1|D_o[17]~reg0_q  ) + ( !h3[17] ) + ( \Add5~66  ))

	.dataa(!\i1|D_o[17]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h3[17]),
	.datag(gnd),
	.cin(\Add5~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~69_sumout ),
	.cout(\Add5~70 ),
	.shareout());
// synopsys translate_off
defparam \Add5~69 .extended_lut = "off";
defparam \Add5~69 .lut_mask = 64'h000000FF00005555;
defparam \Add5~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y31_N42
cyclonev_lcell_comb \h3[17]~11 (
// Equation(s):
// \h3[17]~11_combout  = ( !\Add5~69_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[17]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[17]~11 .extended_lut = "off";
defparam \h3[17]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h3[17]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y31_N44
dffeas \h3[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h3[17]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[17]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[17] .is_wysiwyg = "true";
defparam \h3[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y31_N24
cyclonev_lcell_comb \h3[17]~_wirecell (
// Equation(s):
// \h3[17]~_wirecell_combout  = !h3[17]

	.dataa(gnd),
	.datab(!h3[17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[17]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[17]~_wirecell .extended_lut = "off";
defparam \h3[17]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \h3[17]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y31_N28
dffeas \i1|reg_d[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[17]~feeder_combout ),
	.asdata(\h3[17]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[17] .is_wysiwyg = "true";
defparam \i1|reg_d[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y31_N53
dffeas \i1|D_o[17]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[17]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y31_N54
cyclonev_lcell_comb \Add5~73 (
// Equation(s):
// \Add5~73_sumout  = SUM(( \i1|D_o[18]~reg0_q  ) + ( !h3[18] ) + ( \Add5~70  ))
// \Add5~74  = CARRY(( \i1|D_o[18]~reg0_q  ) + ( !h3[18] ) + ( \Add5~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h3[18]),
	.datad(!\i1|D_o[18]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~73_sumout ),
	.cout(\Add5~74 ),
	.shareout());
// synopsys translate_off
defparam \Add5~73 .extended_lut = "off";
defparam \Add5~73 .lut_mask = 64'h00000F0F000000FF;
defparam \Add5~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y31_N27
cyclonev_lcell_comb \h3[18]~12 (
// Equation(s):
// \h3[18]~12_combout  = ( !\Add5~73_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[18]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[18]~12 .extended_lut = "off";
defparam \h3[18]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h3[18]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y31_N29
dffeas \h3[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h3[18]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[18]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[18] .is_wysiwyg = "true";
defparam \h3[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y31_N57
cyclonev_lcell_comb \Add5~77 (
// Equation(s):
// \Add5~77_sumout  = SUM(( \i1|D_o[19]~reg0_q  ) + ( !h3[19] ) + ( \Add5~74  ))
// \Add5~78  = CARRY(( \i1|D_o[19]~reg0_q  ) + ( !h3[19] ) + ( \Add5~74  ))

	.dataa(gnd),
	.datab(!\i1|D_o[19]~reg0_q ),
	.datac(!h3[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~77_sumout ),
	.cout(\Add5~78 ),
	.shareout());
// synopsys translate_off
defparam \Add5~77 .extended_lut = "off";
defparam \Add5~77 .lut_mask = 64'h00000F0F00003333;
defparam \Add5~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y31_N6
cyclonev_lcell_comb \h3[19]~13 (
// Equation(s):
// \h3[19]~13_combout  = ( !\Add5~77_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[19]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[19]~13 .extended_lut = "off";
defparam \h3[19]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h3[19]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y31_N8
dffeas \h3[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h3[19]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[19]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[19] .is_wysiwyg = "true";
defparam \h3[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y30_N24
cyclonev_lcell_comb \h3[19]~_wirecell (
// Equation(s):
// \h3[19]~_wirecell_combout  = !h3[19]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h3[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[19]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[19]~_wirecell .extended_lut = "off";
defparam \h3[19]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h3[19]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y30_N28
dffeas \i1|reg_d[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[19]~feeder_combout ),
	.asdata(\h3[19]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[19] .is_wysiwyg = "true";
defparam \i1|reg_d[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y31_N59
dffeas \i1|D_o[19]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[19]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y30_N0
cyclonev_lcell_comb \Add5~81 (
// Equation(s):
// \Add5~81_sumout  = SUM(( \i1|D_o[20]~reg0_q  ) + ( h3[20] ) + ( \Add5~78  ))
// \Add5~82  = CARRY(( \i1|D_o[20]~reg0_q  ) + ( h3[20] ) + ( \Add5~78  ))

	.dataa(!h3[20]),
	.datab(gnd),
	.datac(!\i1|D_o[20]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~81_sumout ),
	.cout(\Add5~82 ),
	.shareout());
// synopsys translate_off
defparam \Add5~81 .extended_lut = "off";
defparam \Add5~81 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add5~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y30_N2
dffeas \h3[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add5~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[20]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[20] .is_wysiwyg = "true";
defparam \h3[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y30_N3
cyclonev_lcell_comb \Add5~85 (
// Equation(s):
// \Add5~85_sumout  = SUM(( h3[21] ) + ( \i1|D_o[21]~reg0_q  ) + ( \Add5~82  ))
// \Add5~86  = CARRY(( h3[21] ) + ( \i1|D_o[21]~reg0_q  ) + ( \Add5~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|D_o[21]~reg0_q ),
	.datad(!h3[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~85_sumout ),
	.cout(\Add5~86 ),
	.shareout());
// synopsys translate_off
defparam \Add5~85 .extended_lut = "off";
defparam \Add5~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add5~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y30_N5
dffeas \h3[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add5~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[21]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[21] .is_wysiwyg = "true";
defparam \h3[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N40
dffeas \i1|reg_d[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[21]~feeder_combout ),
	.asdata(h3[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[21] .is_wysiwyg = "true";
defparam \i1|reg_d[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y30_N56
dffeas \i1|D_o[21]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[21]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y30_N6
cyclonev_lcell_comb \Add5~89 (
// Equation(s):
// \Add5~89_sumout  = SUM(( \i1|D_o[22]~reg0_q  ) + ( !h3[22] ) + ( \Add5~86  ))
// \Add5~90  = CARRY(( \i1|D_o[22]~reg0_q  ) + ( !h3[22] ) + ( \Add5~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|D_o[22]~reg0_q ),
	.datae(gnd),
	.dataf(!h3[22]),
	.datag(gnd),
	.cin(\Add5~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~89_sumout ),
	.cout(\Add5~90 ),
	.shareout());
// synopsys translate_off
defparam \Add5~89 .extended_lut = "off";
defparam \Add5~89 .lut_mask = 64'h000000FF000000FF;
defparam \Add5~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y30_N48
cyclonev_lcell_comb \h3[22]~14 (
// Equation(s):
// \h3[22]~14_combout  = ( !\Add5~89_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[22]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[22]~14 .extended_lut = "off";
defparam \h3[22]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h3[22]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y30_N50
dffeas \h3[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h3[22]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[22]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[22] .is_wysiwyg = "true";
defparam \h3[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y28_N33
cyclonev_lcell_comb \h3[22]~_wirecell (
// Equation(s):
// \h3[22]~_wirecell_combout  = !h3[22]

	.dataa(!h3[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[22]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[22]~_wirecell .extended_lut = "off";
defparam \h3[22]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \h3[22]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y28_N2
dffeas \i1|reg_d[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[22]~feeder_combout ),
	.asdata(\h3[22]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[22] .is_wysiwyg = "true";
defparam \i1|reg_d[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y30_N51
cyclonev_lcell_comb \i1|D_o[22]~reg0feeder (
// Equation(s):
// \i1|D_o[22]~reg0feeder_combout  = ( \i1|reg_d [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_d [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_o[22]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_o[22]~reg0feeder .extended_lut = "off";
defparam \i1|D_o[22]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|D_o[22]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y30_N53
dffeas \i1|D_o[22]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|D_o[22]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[22]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y30_N9
cyclonev_lcell_comb \Add5~93 (
// Equation(s):
// \Add5~93_sumout  = SUM(( \i1|D_o[23]~reg0_q  ) + ( h3[23] ) + ( \Add5~90  ))
// \Add5~94  = CARRY(( \i1|D_o[23]~reg0_q  ) + ( h3[23] ) + ( \Add5~90  ))

	.dataa(!\i1|D_o[23]~reg0_q ),
	.datab(gnd),
	.datac(!h3[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~93_sumout ),
	.cout(\Add5~94 ),
	.shareout());
// synopsys translate_off
defparam \Add5~93 .extended_lut = "off";
defparam \Add5~93 .lut_mask = 64'h0000F0F000005555;
defparam \Add5~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y30_N11
dffeas \h3[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add5~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[23]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[23] .is_wysiwyg = "true";
defparam \h3[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N41
dffeas \i1|reg_d[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[23]~feeder_combout ),
	.asdata(h3[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[23] .is_wysiwyg = "true";
defparam \i1|reg_d[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N38
dffeas \i1|D_o[23]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[23]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y30_N12
cyclonev_lcell_comb \Add5~97 (
// Equation(s):
// \Add5~97_sumout  = SUM(( \i1|D_o[24]~reg0_q  ) + ( !h3[24] ) + ( \Add5~94  ))
// \Add5~98  = CARRY(( \i1|D_o[24]~reg0_q  ) + ( !h3[24] ) + ( \Add5~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h3[24]),
	.datad(!\i1|D_o[24]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~97_sumout ),
	.cout(\Add5~98 ),
	.shareout());
// synopsys translate_off
defparam \Add5~97 .extended_lut = "off";
defparam \Add5~97 .lut_mask = 64'h00000F0F000000FF;
defparam \Add5~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y30_N33
cyclonev_lcell_comb \h3[24]~15 (
// Equation(s):
// \h3[24]~15_combout  = ( !\Add5~97_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[24]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[24]~15 .extended_lut = "off";
defparam \h3[24]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h3[24]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y30_N35
dffeas \h3[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h3[24]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[24]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[24] .is_wysiwyg = "true";
defparam \h3[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y30_N15
cyclonev_lcell_comb \Add5~101 (
// Equation(s):
// \Add5~101_sumout  = SUM(( h3[25] ) + ( \i1|D_o[25]~reg0_q  ) + ( \Add5~98  ))
// \Add5~102  = CARRY(( h3[25] ) + ( \i1|D_o[25]~reg0_q  ) + ( \Add5~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|D_o[25]~reg0_q ),
	.datad(!h3[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~101_sumout ),
	.cout(\Add5~102 ),
	.shareout());
// synopsys translate_off
defparam \Add5~101 .extended_lut = "off";
defparam \Add5~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add5~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y30_N17
dffeas \h3[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add5~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[25]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[25] .is_wysiwyg = "true";
defparam \h3[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N31
dffeas \i1|reg_d[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[25]~feeder_combout ),
	.asdata(h3[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[25] .is_wysiwyg = "true";
defparam \i1|reg_d[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y30_N0
cyclonev_lcell_comb \i1|D_o[25]~reg0feeder (
// Equation(s):
// \i1|D_o[25]~reg0feeder_combout  = ( \i1|reg_d [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_d [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_o[25]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_o[25]~reg0feeder .extended_lut = "off";
defparam \i1|D_o[25]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|D_o[25]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y30_N2
dffeas \i1|D_o[25]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|D_o[25]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[25]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y30_N18
cyclonev_lcell_comb \Add5~105 (
// Equation(s):
// \Add5~105_sumout  = SUM(( \i1|D_o[26]~reg0_q  ) + ( !h3[26] ) + ( \Add5~102  ))
// \Add5~106  = CARRY(( \i1|D_o[26]~reg0_q  ) + ( !h3[26] ) + ( \Add5~102  ))

	.dataa(gnd),
	.datab(!h3[26]),
	.datac(!\i1|D_o[26]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~105_sumout ),
	.cout(\Add5~106 ),
	.shareout());
// synopsys translate_off
defparam \Add5~105 .extended_lut = "off";
defparam \Add5~105 .lut_mask = 64'h0000333300000F0F;
defparam \Add5~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y28_N18
cyclonev_lcell_comb \h3[26]~16 (
// Equation(s):
// \h3[26]~16_combout  = !\Add5~105_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[26]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[26]~16 .extended_lut = "off";
defparam \h3[26]~16 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h3[26]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y28_N20
dffeas \h3[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h3[26]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[26]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[26] .is_wysiwyg = "true";
defparam \h3[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y30_N21
cyclonev_lcell_comb \Add5~109 (
// Equation(s):
// \Add5~109_sumout  = SUM(( h3[27] ) + ( \i1|D_o[27]~reg0_q  ) + ( \Add5~106  ))
// \Add5~110  = CARRY(( h3[27] ) + ( \i1|D_o[27]~reg0_q  ) + ( \Add5~106  ))

	.dataa(!\i1|D_o[27]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!h3[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~109_sumout ),
	.cout(\Add5~110 ),
	.shareout());
// synopsys translate_off
defparam \Add5~109 .extended_lut = "off";
defparam \Add5~109 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add5~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y30_N23
dffeas \h3[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add5~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[27]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[27] .is_wysiwyg = "true";
defparam \h3[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N37
dffeas \i1|reg_d[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[27]~feeder_combout ),
	.asdata(h3[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[27] .is_wysiwyg = "true";
defparam \i1|reg_d[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N43
dffeas \i1|D_o[27]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[27]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y30_N24
cyclonev_lcell_comb \Add5~113 (
// Equation(s):
// \Add5~113_sumout  = SUM(( \i1|D_o[28]~reg0_q  ) + ( h3[28] ) + ( \Add5~110  ))
// \Add5~114  = CARRY(( \i1|D_o[28]~reg0_q  ) + ( h3[28] ) + ( \Add5~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h3[28]),
	.datad(!\i1|D_o[28]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~113_sumout ),
	.cout(\Add5~114 ),
	.shareout());
// synopsys translate_off
defparam \Add5~113 .extended_lut = "off";
defparam \Add5~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add5~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y30_N26
dffeas \h3[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add5~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[28]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[28] .is_wysiwyg = "true";
defparam \h3[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y30_N27
cyclonev_lcell_comb \Add5~117 (
// Equation(s):
// \Add5~117_sumout  = SUM(( \i1|D_o[29]~reg0_q  ) + ( !h3[29] ) + ( \Add5~114  ))
// \Add5~118  = CARRY(( \i1|D_o[29]~reg0_q  ) + ( !h3[29] ) + ( \Add5~114  ))

	.dataa(!\i1|D_o[29]~reg0_q ),
	.datab(!h3[29]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~117_sumout ),
	.cout(\Add5~118 ),
	.shareout());
// synopsys translate_off
defparam \Add5~117 .extended_lut = "off";
defparam \Add5~117 .lut_mask = 64'h0000333300005555;
defparam \Add5~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y30_N3
cyclonev_lcell_comb \h3[29]~17 (
// Equation(s):
// \h3[29]~17_combout  = ( !\Add5~117_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add5~117_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[29]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[29]~17 .extended_lut = "off";
defparam \h3[29]~17 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h3[29]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y30_N5
dffeas \h3[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h3[29]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[29]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[29] .is_wysiwyg = "true";
defparam \h3[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y30_N30
cyclonev_lcell_comb \Add5~121 (
// Equation(s):
// \Add5~121_sumout  = SUM(( \i1|D_o[30]~reg0_q  ) + ( h3[30] ) + ( \Add5~118  ))
// \Add5~122  = CARRY(( \i1|D_o[30]~reg0_q  ) + ( h3[30] ) + ( \Add5~118  ))

	.dataa(gnd),
	.datab(!h3[30]),
	.datac(!\i1|D_o[30]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~121_sumout ),
	.cout(\Add5~122 ),
	.shareout());
// synopsys translate_off
defparam \Add5~121 .extended_lut = "off";
defparam \Add5~121 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add5~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y30_N32
dffeas \h3[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add5~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[30]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[30] .is_wysiwyg = "true";
defparam \h3[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y30_N33
cyclonev_lcell_comb \Add5~125 (
// Equation(s):
// \Add5~125_sumout  = SUM(( \i1|D_o[31]~reg0_q  ) + ( !h3[31] ) + ( \Add5~122  ))

	.dataa(!h3[31]),
	.datab(gnd),
	.datac(!\i1|D_o[31]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add5~125 .extended_lut = "off";
defparam \Add5~125 .lut_mask = 64'h0000555500000F0F;
defparam \Add5~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y30_N48
cyclonev_lcell_comb \h3[31]~18 (
// Equation(s):
// \h3[31]~18_combout  = ( !\Add5~125_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[31]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[31]~18 .extended_lut = "off";
defparam \h3[31]~18 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h3[31]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y30_N50
dffeas \h3[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h3[31]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h3[31]),
	.prn(vcc));
// synopsys translate_off
defparam \h3[31] .is_wysiwyg = "true";
defparam \h3[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N33
cyclonev_lcell_comb \h3[31]~_wirecell (
// Equation(s):
// \h3[31]~_wirecell_combout  = !h3[31]

	.dataa(!h3[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[31]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[31]~_wirecell .extended_lut = "off";
defparam \h3[31]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \h3[31]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y28_N31
dffeas \i1|reg_d[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[31]~feeder_combout ),
	.asdata(\h3[31]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[31] .is_wysiwyg = "true";
defparam \i1|reg_d[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N13
dffeas \i1|D_o[31]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[31]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N39
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( round_count[0] & ( round_count[1] & ( !round_count[4] $ (((round_count[2] & ((!round_count[3]) # (round_count[5]))))) ) ) ) # ( !round_count[0] & ( round_count[1] & ( (!round_count[4] & (round_count[5] & ((!round_count[2]) # 
// (round_count[3])))) # (round_count[4] & (((round_count[2] & !round_count[3])))) ) ) ) # ( round_count[0] & ( !round_count[1] & ( (!round_count[5] & ((!round_count[3]) # ((round_count[2] & round_count[4])))) # (round_count[5] & (!round_count[2] $ 
// (((!round_count[4]) # (!round_count[3]))))) ) ) ) # ( !round_count[0] & ( !round_count[1] & ( (!round_count[2] & (!round_count[5] $ (((round_count[4] & round_count[3]))))) # (round_count[2] & ((!round_count[5] & ((round_count[3]))) # (round_count[5] & 
// (!round_count[4])))) ) ) )

	.dataa(!round_count[5]),
	.datab(!round_count[2]),
	.datac(!round_count[4]),
	.datad(!round_count[3]),
	.datae(!round_count[0]),
	.dataf(!round_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h98B6BB164350C3E1;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N41
dffeas \Kt_sig[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Kt_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Kt_sig[30]),
	.prn(vcc));
// synopsys translate_off
defparam \Kt_sig[30] .is_wysiwyg = "true";
defparam \Kt_sig[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N46
dffeas \i1|D_o[28]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[28]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[28]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|D_o[28]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y30_N41
dffeas \i1|H_o[26]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[26]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[26]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y30_N1
dffeas \i1|D_o[25]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|D_o[25]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[25]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[25]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|D_o[25]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N37
dffeas \i1|D_o[23]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[23]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[23]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|D_o[23]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y30_N50
dffeas \i1|H_o[20]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[20]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[20]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N51
cyclonev_lcell_comb \i1|Add7~197 (
// Equation(s):
// \i1|Add7~197_sumout  = SUM(( !\i1|D_o[17]~reg0_q  $ (!\i1|H_o[17]~reg0_q  $ (Kt_sig[17])) ) + ( \i1|Add7~195  ) + ( \i1|Add7~194  ))
// \i1|Add7~198  = CARRY(( !\i1|D_o[17]~reg0_q  $ (!\i1|H_o[17]~reg0_q  $ (Kt_sig[17])) ) + ( \i1|Add7~195  ) + ( \i1|Add7~194  ))
// \i1|Add7~199  = SHARE((!\i1|D_o[17]~reg0_q  & (\i1|H_o[17]~reg0_q  & Kt_sig[17])) # (\i1|D_o[17]~reg0_q  & ((Kt_sig[17]) # (\i1|H_o[17]~reg0_q ))))

	.dataa(!\i1|D_o[17]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|H_o[17]~reg0_q ),
	.datad(!Kt_sig[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~194 ),
	.sharein(\i1|Add7~195 ),
	.combout(),
	.sumout(\i1|Add7~197_sumout ),
	.cout(\i1|Add7~198 ),
	.shareout(\i1|Add7~199 ));
// synopsys translate_off
defparam \i1|Add7~197 .extended_lut = "off";
defparam \i1|Add7~197 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~197 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N54
cyclonev_lcell_comb \i1|Add7~201 (
// Equation(s):
// \i1|Add7~201_sumout  = SUM(( !\i1|H_o[18]~reg0_q  $ (!Kt_sig[18] $ (\i1|D_o[18]~reg0_q )) ) + ( \i1|Add7~199  ) + ( \i1|Add7~198  ))
// \i1|Add7~202  = CARRY(( !\i1|H_o[18]~reg0_q  $ (!Kt_sig[18] $ (\i1|D_o[18]~reg0_q )) ) + ( \i1|Add7~199  ) + ( \i1|Add7~198  ))
// \i1|Add7~203  = SHARE((!\i1|H_o[18]~reg0_q  & (Kt_sig[18] & \i1|D_o[18]~reg0_q )) # (\i1|H_o[18]~reg0_q  & ((\i1|D_o[18]~reg0_q ) # (Kt_sig[18]))))

	.dataa(!\i1|H_o[18]~reg0_q ),
	.datab(gnd),
	.datac(!Kt_sig[18]),
	.datad(!\i1|D_o[18]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~198 ),
	.sharein(\i1|Add7~199 ),
	.combout(),
	.sumout(\i1|Add7~201_sumout ),
	.cout(\i1|Add7~202 ),
	.shareout(\i1|Add7~203 ));
// synopsys translate_off
defparam \i1|Add7~201 .extended_lut = "off";
defparam \i1|Add7~201 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~201 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N57
cyclonev_lcell_comb \i1|Add7~205 (
// Equation(s):
// \i1|Add7~205_sumout  = SUM(( !\i1|D_o[19]~reg0_q  $ (!\i1|H_o[19]~reg0_q  $ (Kt_sig[19])) ) + ( \i1|Add7~203  ) + ( \i1|Add7~202  ))
// \i1|Add7~206  = CARRY(( !\i1|D_o[19]~reg0_q  $ (!\i1|H_o[19]~reg0_q  $ (Kt_sig[19])) ) + ( \i1|Add7~203  ) + ( \i1|Add7~202  ))
// \i1|Add7~207  = SHARE((!\i1|D_o[19]~reg0_q  & (\i1|H_o[19]~reg0_q  & Kt_sig[19])) # (\i1|D_o[19]~reg0_q  & ((Kt_sig[19]) # (\i1|H_o[19]~reg0_q ))))

	.dataa(gnd),
	.datab(!\i1|D_o[19]~reg0_q ),
	.datac(!\i1|H_o[19]~reg0_q ),
	.datad(!Kt_sig[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~202 ),
	.sharein(\i1|Add7~203 ),
	.combout(),
	.sumout(\i1|Add7~205_sumout ),
	.cout(\i1|Add7~206 ),
	.shareout(\i1|Add7~207 ));
// synopsys translate_off
defparam \i1|Add7~205 .extended_lut = "off";
defparam \i1|Add7~205 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~205 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y30_N0
cyclonev_lcell_comb \i1|Add7~209 (
// Equation(s):
// \i1|Add7~209_sumout  = SUM(( !\i1|H_o[20]~reg0_q  $ (!Kt_sig[20] $ (\i1|D_o[20]~reg0_q )) ) + ( \i1|Add7~207  ) + ( \i1|Add7~206  ))
// \i1|Add7~210  = CARRY(( !\i1|H_o[20]~reg0_q  $ (!Kt_sig[20] $ (\i1|D_o[20]~reg0_q )) ) + ( \i1|Add7~207  ) + ( \i1|Add7~206  ))
// \i1|Add7~211  = SHARE((!\i1|H_o[20]~reg0_q  & (Kt_sig[20] & \i1|D_o[20]~reg0_q )) # (\i1|H_o[20]~reg0_q  & ((\i1|D_o[20]~reg0_q ) # (Kt_sig[20]))))

	.dataa(!\i1|H_o[20]~reg0_q ),
	.datab(gnd),
	.datac(!Kt_sig[20]),
	.datad(!\i1|D_o[20]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~206 ),
	.sharein(\i1|Add7~207 ),
	.combout(),
	.sumout(\i1|Add7~209_sumout ),
	.cout(\i1|Add7~210 ),
	.shareout(\i1|Add7~211 ));
// synopsys translate_off
defparam \i1|Add7~209 .extended_lut = "off";
defparam \i1|Add7~209 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~209 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y30_N3
cyclonev_lcell_comb \i1|Add7~213 (
// Equation(s):
// \i1|Add7~213_sumout  = SUM(( !Kt_sig[21] $ (!\i1|H_o[21]~reg0_q  $ (\i1|D_o[21]~reg0_q )) ) + ( \i1|Add7~211  ) + ( \i1|Add7~210  ))
// \i1|Add7~214  = CARRY(( !Kt_sig[21] $ (!\i1|H_o[21]~reg0_q  $ (\i1|D_o[21]~reg0_q )) ) + ( \i1|Add7~211  ) + ( \i1|Add7~210  ))
// \i1|Add7~215  = SHARE((!Kt_sig[21] & (\i1|H_o[21]~reg0_q  & \i1|D_o[21]~reg0_q )) # (Kt_sig[21] & ((\i1|D_o[21]~reg0_q ) # (\i1|H_o[21]~reg0_q ))))

	.dataa(gnd),
	.datab(!Kt_sig[21]),
	.datac(!\i1|H_o[21]~reg0_q ),
	.datad(!\i1|D_o[21]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~210 ),
	.sharein(\i1|Add7~211 ),
	.combout(),
	.sumout(\i1|Add7~213_sumout ),
	.cout(\i1|Add7~214 ),
	.shareout(\i1|Add7~215 ));
// synopsys translate_off
defparam \i1|Add7~213 .extended_lut = "off";
defparam \i1|Add7~213 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~213 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y30_N6
cyclonev_lcell_comb \i1|Add7~217 (
// Equation(s):
// \i1|Add7~217_sumout  = SUM(( !Kt_sig[22] $ (!\i1|D_o[22]~reg0_q  $ (\i1|H_o[22]~reg0DUPLICATE_q )) ) + ( \i1|Add7~215  ) + ( \i1|Add7~214  ))
// \i1|Add7~218  = CARRY(( !Kt_sig[22] $ (!\i1|D_o[22]~reg0_q  $ (\i1|H_o[22]~reg0DUPLICATE_q )) ) + ( \i1|Add7~215  ) + ( \i1|Add7~214  ))
// \i1|Add7~219  = SHARE((!Kt_sig[22] & (\i1|D_o[22]~reg0_q  & \i1|H_o[22]~reg0DUPLICATE_q )) # (Kt_sig[22] & ((\i1|H_o[22]~reg0DUPLICATE_q ) # (\i1|D_o[22]~reg0_q ))))

	.dataa(gnd),
	.datab(!Kt_sig[22]),
	.datac(!\i1|D_o[22]~reg0_q ),
	.datad(!\i1|H_o[22]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~214 ),
	.sharein(\i1|Add7~215 ),
	.combout(),
	.sumout(\i1|Add7~217_sumout ),
	.cout(\i1|Add7~218 ),
	.shareout(\i1|Add7~219 ));
// synopsys translate_off
defparam \i1|Add7~217 .extended_lut = "off";
defparam \i1|Add7~217 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~217 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y30_N9
cyclonev_lcell_comb \i1|Add7~221 (
// Equation(s):
// \i1|Add7~221_sumout  = SUM(( !Kt_sig[23] $ (!\i1|H_o[23]~reg0_q  $ (\i1|D_o[23]~reg0DUPLICATE_q )) ) + ( \i1|Add7~219  ) + ( \i1|Add7~218  ))
// \i1|Add7~222  = CARRY(( !Kt_sig[23] $ (!\i1|H_o[23]~reg0_q  $ (\i1|D_o[23]~reg0DUPLICATE_q )) ) + ( \i1|Add7~219  ) + ( \i1|Add7~218  ))
// \i1|Add7~223  = SHARE((!Kt_sig[23] & (\i1|H_o[23]~reg0_q  & \i1|D_o[23]~reg0DUPLICATE_q )) # (Kt_sig[23] & ((\i1|D_o[23]~reg0DUPLICATE_q ) # (\i1|H_o[23]~reg0_q ))))

	.dataa(!Kt_sig[23]),
	.datab(gnd),
	.datac(!\i1|H_o[23]~reg0_q ),
	.datad(!\i1|D_o[23]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~218 ),
	.sharein(\i1|Add7~219 ),
	.combout(),
	.sumout(\i1|Add7~221_sumout ),
	.cout(\i1|Add7~222 ),
	.shareout(\i1|Add7~223 ));
// synopsys translate_off
defparam \i1|Add7~221 .extended_lut = "off";
defparam \i1|Add7~221 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~221 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y30_N12
cyclonev_lcell_comb \i1|Add7~225 (
// Equation(s):
// \i1|Add7~225_sumout  = SUM(( !Kt_sig[24] $ (!\i1|H_o[24]~reg0_q  $ (\i1|D_o[24]~reg0_q )) ) + ( \i1|Add7~223  ) + ( \i1|Add7~222  ))
// \i1|Add7~226  = CARRY(( !Kt_sig[24] $ (!\i1|H_o[24]~reg0_q  $ (\i1|D_o[24]~reg0_q )) ) + ( \i1|Add7~223  ) + ( \i1|Add7~222  ))
// \i1|Add7~227  = SHARE((!Kt_sig[24] & (\i1|H_o[24]~reg0_q  & \i1|D_o[24]~reg0_q )) # (Kt_sig[24] & ((\i1|D_o[24]~reg0_q ) # (\i1|H_o[24]~reg0_q ))))

	.dataa(!Kt_sig[24]),
	.datab(gnd),
	.datac(!\i1|H_o[24]~reg0_q ),
	.datad(!\i1|D_o[24]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~222 ),
	.sharein(\i1|Add7~223 ),
	.combout(),
	.sumout(\i1|Add7~225_sumout ),
	.cout(\i1|Add7~226 ),
	.shareout(\i1|Add7~227 ));
// synopsys translate_off
defparam \i1|Add7~225 .extended_lut = "off";
defparam \i1|Add7~225 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~225 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y30_N15
cyclonev_lcell_comb \i1|Add7~229 (
// Equation(s):
// \i1|Add7~229_sumout  = SUM(( !Kt_sig[25] $ (!\i1|H_o[25]~reg0DUPLICATE_q  $ (\i1|D_o[25]~reg0DUPLICATE_q )) ) + ( \i1|Add7~227  ) + ( \i1|Add7~226  ))
// \i1|Add7~230  = CARRY(( !Kt_sig[25] $ (!\i1|H_o[25]~reg0DUPLICATE_q  $ (\i1|D_o[25]~reg0DUPLICATE_q )) ) + ( \i1|Add7~227  ) + ( \i1|Add7~226  ))
// \i1|Add7~231  = SHARE((!Kt_sig[25] & (\i1|H_o[25]~reg0DUPLICATE_q  & \i1|D_o[25]~reg0DUPLICATE_q )) # (Kt_sig[25] & ((\i1|D_o[25]~reg0DUPLICATE_q ) # (\i1|H_o[25]~reg0DUPLICATE_q ))))

	.dataa(gnd),
	.datab(!Kt_sig[25]),
	.datac(!\i1|H_o[25]~reg0DUPLICATE_q ),
	.datad(!\i1|D_o[25]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~226 ),
	.sharein(\i1|Add7~227 ),
	.combout(),
	.sumout(\i1|Add7~229_sumout ),
	.cout(\i1|Add7~230 ),
	.shareout(\i1|Add7~231 ));
// synopsys translate_off
defparam \i1|Add7~229 .extended_lut = "off";
defparam \i1|Add7~229 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~229 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y30_N18
cyclonev_lcell_comb \i1|Add7~233 (
// Equation(s):
// \i1|Add7~233_sumout  = SUM(( !\i1|H_o[26]~reg0_q  $ (!\i1|D_o[26]~reg0_q  $ (Kt_sig[26])) ) + ( \i1|Add7~231  ) + ( \i1|Add7~230  ))
// \i1|Add7~234  = CARRY(( !\i1|H_o[26]~reg0_q  $ (!\i1|D_o[26]~reg0_q  $ (Kt_sig[26])) ) + ( \i1|Add7~231  ) + ( \i1|Add7~230  ))
// \i1|Add7~235  = SHARE((!\i1|H_o[26]~reg0_q  & (\i1|D_o[26]~reg0_q  & Kt_sig[26])) # (\i1|H_o[26]~reg0_q  & ((Kt_sig[26]) # (\i1|D_o[26]~reg0_q ))))

	.dataa(gnd),
	.datab(!\i1|H_o[26]~reg0_q ),
	.datac(!\i1|D_o[26]~reg0_q ),
	.datad(!Kt_sig[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~230 ),
	.sharein(\i1|Add7~231 ),
	.combout(),
	.sumout(\i1|Add7~233_sumout ),
	.cout(\i1|Add7~234 ),
	.shareout(\i1|Add7~235 ));
// synopsys translate_off
defparam \i1|Add7~233 .extended_lut = "off";
defparam \i1|Add7~233 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~233 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y30_N21
cyclonev_lcell_comb \i1|Add7~237 (
// Equation(s):
// \i1|Add7~237_sumout  = SUM(( !\i1|H_o[27]~reg0_q  $ (!Kt_sig[27] $ (\i1|D_o[27]~reg0_q )) ) + ( \i1|Add7~235  ) + ( \i1|Add7~234  ))
// \i1|Add7~238  = CARRY(( !\i1|H_o[27]~reg0_q  $ (!Kt_sig[27] $ (\i1|D_o[27]~reg0_q )) ) + ( \i1|Add7~235  ) + ( \i1|Add7~234  ))
// \i1|Add7~239  = SHARE((!\i1|H_o[27]~reg0_q  & (Kt_sig[27] & \i1|D_o[27]~reg0_q )) # (\i1|H_o[27]~reg0_q  & ((\i1|D_o[27]~reg0_q ) # (Kt_sig[27]))))

	.dataa(!\i1|H_o[27]~reg0_q ),
	.datab(gnd),
	.datac(!Kt_sig[27]),
	.datad(!\i1|D_o[27]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~234 ),
	.sharein(\i1|Add7~235 ),
	.combout(),
	.sumout(\i1|Add7~237_sumout ),
	.cout(\i1|Add7~238 ),
	.shareout(\i1|Add7~239 ));
// synopsys translate_off
defparam \i1|Add7~237 .extended_lut = "off";
defparam \i1|Add7~237 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~237 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y30_N24
cyclonev_lcell_comb \i1|Add7~241 (
// Equation(s):
// \i1|Add7~241_sumout  = SUM(( !\i1|D_o[28]~reg0DUPLICATE_q  $ (!\i1|H_o[28]~reg0_q  $ (Kt_sig[28])) ) + ( \i1|Add7~239  ) + ( \i1|Add7~238  ))
// \i1|Add7~242  = CARRY(( !\i1|D_o[28]~reg0DUPLICATE_q  $ (!\i1|H_o[28]~reg0_q  $ (Kt_sig[28])) ) + ( \i1|Add7~239  ) + ( \i1|Add7~238  ))
// \i1|Add7~243  = SHARE((!\i1|D_o[28]~reg0DUPLICATE_q  & (\i1|H_o[28]~reg0_q  & Kt_sig[28])) # (\i1|D_o[28]~reg0DUPLICATE_q  & ((Kt_sig[28]) # (\i1|H_o[28]~reg0_q ))))

	.dataa(gnd),
	.datab(!\i1|D_o[28]~reg0DUPLICATE_q ),
	.datac(!\i1|H_o[28]~reg0_q ),
	.datad(!Kt_sig[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~238 ),
	.sharein(\i1|Add7~239 ),
	.combout(),
	.sumout(\i1|Add7~241_sumout ),
	.cout(\i1|Add7~242 ),
	.shareout(\i1|Add7~243 ));
// synopsys translate_off
defparam \i1|Add7~241 .extended_lut = "off";
defparam \i1|Add7~241 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~241 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y30_N27
cyclonev_lcell_comb \i1|Add7~245 (
// Equation(s):
// \i1|Add7~245_sumout  = SUM(( !\i1|D_o[29]~reg0_q  $ (!Kt_sig[29] $ (\i1|H_o[29]~reg0_q )) ) + ( \i1|Add7~243  ) + ( \i1|Add7~242  ))
// \i1|Add7~246  = CARRY(( !\i1|D_o[29]~reg0_q  $ (!Kt_sig[29] $ (\i1|H_o[29]~reg0_q )) ) + ( \i1|Add7~243  ) + ( \i1|Add7~242  ))
// \i1|Add7~247  = SHARE((!\i1|D_o[29]~reg0_q  & (Kt_sig[29] & \i1|H_o[29]~reg0_q )) # (\i1|D_o[29]~reg0_q  & ((\i1|H_o[29]~reg0_q ) # (Kt_sig[29]))))

	.dataa(!\i1|D_o[29]~reg0_q ),
	.datab(gnd),
	.datac(!Kt_sig[29]),
	.datad(!\i1|H_o[29]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~242 ),
	.sharein(\i1|Add7~243 ),
	.combout(),
	.sumout(\i1|Add7~245_sumout ),
	.cout(\i1|Add7~246 ),
	.shareout(\i1|Add7~247 ));
// synopsys translate_off
defparam \i1|Add7~245 .extended_lut = "off";
defparam \i1|Add7~245 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~245 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y30_N30
cyclonev_lcell_comb \i1|Add7~249 (
// Equation(s):
// \i1|Add7~249_sumout  = SUM(( !\i1|H_o[30]~reg0_q  $ (!Kt_sig[30] $ (\i1|D_o[30]~reg0_q )) ) + ( \i1|Add7~247  ) + ( \i1|Add7~246  ))
// \i1|Add7~250  = CARRY(( !\i1|H_o[30]~reg0_q  $ (!Kt_sig[30] $ (\i1|D_o[30]~reg0_q )) ) + ( \i1|Add7~247  ) + ( \i1|Add7~246  ))
// \i1|Add7~251  = SHARE((!\i1|H_o[30]~reg0_q  & (Kt_sig[30] & \i1|D_o[30]~reg0_q )) # (\i1|H_o[30]~reg0_q  & ((\i1|D_o[30]~reg0_q ) # (Kt_sig[30]))))

	.dataa(gnd),
	.datab(!\i1|H_o[30]~reg0_q ),
	.datac(!Kt_sig[30]),
	.datad(!\i1|D_o[30]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~246 ),
	.sharein(\i1|Add7~247 ),
	.combout(),
	.sumout(\i1|Add7~249_sumout ),
	.cout(\i1|Add7~250 ),
	.shareout(\i1|Add7~251 ));
// synopsys translate_off
defparam \i1|Add7~249 .extended_lut = "off";
defparam \i1|Add7~249 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~249 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y30_N33
cyclonev_lcell_comb \i1|Add7~253 (
// Equation(s):
// \i1|Add7~253_sumout  = SUM(( !\i1|H_o[31]~reg0_q  $ (!\i1|D_o[31]~reg0_q  $ (Kt_sig[31])) ) + ( \i1|Add7~251  ) + ( \i1|Add7~250  ))

	.dataa(!\i1|H_o[31]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|D_o[31]~reg0_q ),
	.datad(!Kt_sig[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~250 ),
	.sharein(\i1|Add7~251 ),
	.combout(),
	.sumout(\i1|Add7~253_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Add7~253 .extended_lut = "off";
defparam \i1|Add7~253 .lut_mask = 64'h0000000000005AA5;
defparam \i1|Add7~253 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N51
cyclonev_lcell_comb \i1|Add7~69 (
// Equation(s):
// \i1|Add7~69_sumout  = SUM(( !\i0|Wt_o[17]~32_combout  $ (!\i1|Add6~69_sumout  $ (\i1|Add7~197_sumout )) ) + ( \i1|Add7~67  ) + ( \i1|Add7~66  ))
// \i1|Add7~70  = CARRY(( !\i0|Wt_o[17]~32_combout  $ (!\i1|Add6~69_sumout  $ (\i1|Add7~197_sumout )) ) + ( \i1|Add7~67  ) + ( \i1|Add7~66  ))
// \i1|Add7~71  = SHARE((!\i0|Wt_o[17]~32_combout  & (\i1|Add6~69_sumout  & \i1|Add7~197_sumout )) # (\i0|Wt_o[17]~32_combout  & ((\i1|Add7~197_sumout ) # (\i1|Add6~69_sumout ))))

	.dataa(!\i0|Wt_o[17]~32_combout ),
	.datab(gnd),
	.datac(!\i1|Add6~69_sumout ),
	.datad(!\i1|Add7~197_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~66 ),
	.sharein(\i1|Add7~67 ),
	.combout(),
	.sumout(\i1|Add7~69_sumout ),
	.cout(\i1|Add7~70 ),
	.shareout(\i1|Add7~71 ));
// synopsys translate_off
defparam \i1|Add7~69 .extended_lut = "off";
defparam \i1|Add7~69 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N54
cyclonev_lcell_comb \i1|Add7~73 (
// Equation(s):
// \i1|Add7~73_sumout  = SUM(( !\i1|Add7~201_sumout  $ (!\i0|Wt_o[18]~34_combout  $ (\i1|Add6~73_sumout )) ) + ( \i1|Add7~71  ) + ( \i1|Add7~70  ))
// \i1|Add7~74  = CARRY(( !\i1|Add7~201_sumout  $ (!\i0|Wt_o[18]~34_combout  $ (\i1|Add6~73_sumout )) ) + ( \i1|Add7~71  ) + ( \i1|Add7~70  ))
// \i1|Add7~75  = SHARE((!\i1|Add7~201_sumout  & (\i0|Wt_o[18]~34_combout  & \i1|Add6~73_sumout )) # (\i1|Add7~201_sumout  & ((\i1|Add6~73_sumout ) # (\i0|Wt_o[18]~34_combout ))))

	.dataa(!\i1|Add7~201_sumout ),
	.datab(gnd),
	.datac(!\i0|Wt_o[18]~34_combout ),
	.datad(!\i1|Add6~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~70 ),
	.sharein(\i1|Add7~71 ),
	.combout(),
	.sumout(\i1|Add7~73_sumout ),
	.cout(\i1|Add7~74 ),
	.shareout(\i1|Add7~75 ));
// synopsys translate_off
defparam \i1|Add7~73 .extended_lut = "off";
defparam \i1|Add7~73 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N57
cyclonev_lcell_comb \i1|Add7~77 (
// Equation(s):
// \i1|Add7~77_sumout  = SUM(( !\i0|Wt_o[19]~36_combout  $ (!\i1|Add6~77_sumout  $ (\i1|Add7~205_sumout )) ) + ( \i1|Add7~75  ) + ( \i1|Add7~74  ))
// \i1|Add7~78  = CARRY(( !\i0|Wt_o[19]~36_combout  $ (!\i1|Add6~77_sumout  $ (\i1|Add7~205_sumout )) ) + ( \i1|Add7~75  ) + ( \i1|Add7~74  ))
// \i1|Add7~79  = SHARE((!\i0|Wt_o[19]~36_combout  & (\i1|Add6~77_sumout  & \i1|Add7~205_sumout )) # (\i0|Wt_o[19]~36_combout  & ((\i1|Add7~205_sumout ) # (\i1|Add6~77_sumout ))))

	.dataa(gnd),
	.datab(!\i0|Wt_o[19]~36_combout ),
	.datac(!\i1|Add6~77_sumout ),
	.datad(!\i1|Add7~205_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~74 ),
	.sharein(\i1|Add7~75 ),
	.combout(),
	.sumout(\i1|Add7~77_sumout ),
	.cout(\i1|Add7~78 ),
	.shareout(\i1|Add7~79 ));
// synopsys translate_off
defparam \i1|Add7~77 .extended_lut = "off";
defparam \i1|Add7~77 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y30_N0
cyclonev_lcell_comb \i1|Add7~81 (
// Equation(s):
// \i1|Add7~81_sumout  = SUM(( !\i1|Add6~81_sumout  $ (!\i1|Add7~209_sumout  $ (\i0|Wt_o[20]~38_combout )) ) + ( \i1|Add7~79  ) + ( \i1|Add7~78  ))
// \i1|Add7~82  = CARRY(( !\i1|Add6~81_sumout  $ (!\i1|Add7~209_sumout  $ (\i0|Wt_o[20]~38_combout )) ) + ( \i1|Add7~79  ) + ( \i1|Add7~78  ))
// \i1|Add7~83  = SHARE((!\i1|Add6~81_sumout  & (\i1|Add7~209_sumout  & \i0|Wt_o[20]~38_combout )) # (\i1|Add6~81_sumout  & ((\i0|Wt_o[20]~38_combout ) # (\i1|Add7~209_sumout ))))

	.dataa(!\i1|Add6~81_sumout ),
	.datab(gnd),
	.datac(!\i1|Add7~209_sumout ),
	.datad(!\i0|Wt_o[20]~38_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~78 ),
	.sharein(\i1|Add7~79 ),
	.combout(),
	.sumout(\i1|Add7~81_sumout ),
	.cout(\i1|Add7~82 ),
	.shareout(\i1|Add7~83 ));
// synopsys translate_off
defparam \i1|Add7~81 .extended_lut = "off";
defparam \i1|Add7~81 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y30_N3
cyclonev_lcell_comb \i1|Add7~85 (
// Equation(s):
// \i1|Add7~85_sumout  = SUM(( !\i0|Wt_o[21]~40_combout  $ (!\i1|Add7~213_sumout  $ (\i1|Add6~85_sumout )) ) + ( \i1|Add7~83  ) + ( \i1|Add7~82  ))
// \i1|Add7~86  = CARRY(( !\i0|Wt_o[21]~40_combout  $ (!\i1|Add7~213_sumout  $ (\i1|Add6~85_sumout )) ) + ( \i1|Add7~83  ) + ( \i1|Add7~82  ))
// \i1|Add7~87  = SHARE((!\i0|Wt_o[21]~40_combout  & (\i1|Add7~213_sumout  & \i1|Add6~85_sumout )) # (\i0|Wt_o[21]~40_combout  & ((\i1|Add6~85_sumout ) # (\i1|Add7~213_sumout ))))

	.dataa(gnd),
	.datab(!\i0|Wt_o[21]~40_combout ),
	.datac(!\i1|Add7~213_sumout ),
	.datad(!\i1|Add6~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~82 ),
	.sharein(\i1|Add7~83 ),
	.combout(),
	.sumout(\i1|Add7~85_sumout ),
	.cout(\i1|Add7~86 ),
	.shareout(\i1|Add7~87 ));
// synopsys translate_off
defparam \i1|Add7~85 .extended_lut = "off";
defparam \i1|Add7~85 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y30_N6
cyclonev_lcell_comb \i1|Add7~89 (
// Equation(s):
// \i1|Add7~89_sumout  = SUM(( !\i1|Add6~89_sumout  $ (!\i0|Wt_o[22]~42_combout  $ (\i1|Add7~217_sumout )) ) + ( \i1|Add7~87  ) + ( \i1|Add7~86  ))
// \i1|Add7~90  = CARRY(( !\i1|Add6~89_sumout  $ (!\i0|Wt_o[22]~42_combout  $ (\i1|Add7~217_sumout )) ) + ( \i1|Add7~87  ) + ( \i1|Add7~86  ))
// \i1|Add7~91  = SHARE((!\i1|Add6~89_sumout  & (\i0|Wt_o[22]~42_combout  & \i1|Add7~217_sumout )) # (\i1|Add6~89_sumout  & ((\i1|Add7~217_sumout ) # (\i0|Wt_o[22]~42_combout ))))

	.dataa(!\i1|Add6~89_sumout ),
	.datab(gnd),
	.datac(!\i0|Wt_o[22]~42_combout ),
	.datad(!\i1|Add7~217_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~86 ),
	.sharein(\i1|Add7~87 ),
	.combout(),
	.sumout(\i1|Add7~89_sumout ),
	.cout(\i1|Add7~90 ),
	.shareout(\i1|Add7~91 ));
// synopsys translate_off
defparam \i1|Add7~89 .extended_lut = "off";
defparam \i1|Add7~89 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y30_N9
cyclonev_lcell_comb \i1|Add7~93 (
// Equation(s):
// \i1|Add7~93_sumout  = SUM(( !\i1|Add6~93_sumout  $ (!\i1|Add7~221_sumout  $ (\i0|Wt_o[23]~44_combout )) ) + ( \i1|Add7~91  ) + ( \i1|Add7~90  ))
// \i1|Add7~94  = CARRY(( !\i1|Add6~93_sumout  $ (!\i1|Add7~221_sumout  $ (\i0|Wt_o[23]~44_combout )) ) + ( \i1|Add7~91  ) + ( \i1|Add7~90  ))
// \i1|Add7~95  = SHARE((!\i1|Add6~93_sumout  & (\i1|Add7~221_sumout  & \i0|Wt_o[23]~44_combout )) # (\i1|Add6~93_sumout  & ((\i0|Wt_o[23]~44_combout ) # (\i1|Add7~221_sumout ))))

	.dataa(gnd),
	.datab(!\i1|Add6~93_sumout ),
	.datac(!\i1|Add7~221_sumout ),
	.datad(!\i0|Wt_o[23]~44_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~90 ),
	.sharein(\i1|Add7~91 ),
	.combout(),
	.sumout(\i1|Add7~93_sumout ),
	.cout(\i1|Add7~94 ),
	.shareout(\i1|Add7~95 ));
// synopsys translate_off
defparam \i1|Add7~93 .extended_lut = "off";
defparam \i1|Add7~93 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y30_N12
cyclonev_lcell_comb \i1|Add7~97 (
// Equation(s):
// \i1|Add7~97_sumout  = SUM(( !\i1|Add6~97_sumout  $ (!\i1|Add7~225_sumout  $ (\i0|Wt_o[24]~46_combout )) ) + ( \i1|Add7~95  ) + ( \i1|Add7~94  ))
// \i1|Add7~98  = CARRY(( !\i1|Add6~97_sumout  $ (!\i1|Add7~225_sumout  $ (\i0|Wt_o[24]~46_combout )) ) + ( \i1|Add7~95  ) + ( \i1|Add7~94  ))
// \i1|Add7~99  = SHARE((!\i1|Add6~97_sumout  & (\i1|Add7~225_sumout  & \i0|Wt_o[24]~46_combout )) # (\i1|Add6~97_sumout  & ((\i0|Wt_o[24]~46_combout ) # (\i1|Add7~225_sumout ))))

	.dataa(gnd),
	.datab(!\i1|Add6~97_sumout ),
	.datac(!\i1|Add7~225_sumout ),
	.datad(!\i0|Wt_o[24]~46_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~94 ),
	.sharein(\i1|Add7~95 ),
	.combout(),
	.sumout(\i1|Add7~97_sumout ),
	.cout(\i1|Add7~98 ),
	.shareout(\i1|Add7~99 ));
// synopsys translate_off
defparam \i1|Add7~97 .extended_lut = "off";
defparam \i1|Add7~97 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y30_N15
cyclonev_lcell_comb \i1|Add7~101 (
// Equation(s):
// \i1|Add7~101_sumout  = SUM(( !\i1|Add6~101_sumout  $ (!\i1|Add7~229_sumout  $ (\i0|Wt_o[25]~48_combout )) ) + ( \i1|Add7~99  ) + ( \i1|Add7~98  ))
// \i1|Add7~102  = CARRY(( !\i1|Add6~101_sumout  $ (!\i1|Add7~229_sumout  $ (\i0|Wt_o[25]~48_combout )) ) + ( \i1|Add7~99  ) + ( \i1|Add7~98  ))
// \i1|Add7~103  = SHARE((!\i1|Add6~101_sumout  & (\i1|Add7~229_sumout  & \i0|Wt_o[25]~48_combout )) # (\i1|Add6~101_sumout  & ((\i0|Wt_o[25]~48_combout ) # (\i1|Add7~229_sumout ))))

	.dataa(!\i1|Add6~101_sumout ),
	.datab(gnd),
	.datac(!\i1|Add7~229_sumout ),
	.datad(!\i0|Wt_o[25]~48_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~98 ),
	.sharein(\i1|Add7~99 ),
	.combout(),
	.sumout(\i1|Add7~101_sumout ),
	.cout(\i1|Add7~102 ),
	.shareout(\i1|Add7~103 ));
// synopsys translate_off
defparam \i1|Add7~101 .extended_lut = "off";
defparam \i1|Add7~101 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y30_N18
cyclonev_lcell_comb \i1|Add7~105 (
// Equation(s):
// \i1|Add7~105_sumout  = SUM(( !\i1|Add6~105_sumout  $ (!\i0|Wt_o[26]~50_combout  $ (\i1|Add7~233_sumout )) ) + ( \i1|Add7~103  ) + ( \i1|Add7~102  ))
// \i1|Add7~106  = CARRY(( !\i1|Add6~105_sumout  $ (!\i0|Wt_o[26]~50_combout  $ (\i1|Add7~233_sumout )) ) + ( \i1|Add7~103  ) + ( \i1|Add7~102  ))
// \i1|Add7~107  = SHARE((!\i1|Add6~105_sumout  & (\i0|Wt_o[26]~50_combout  & \i1|Add7~233_sumout )) # (\i1|Add6~105_sumout  & ((\i1|Add7~233_sumout ) # (\i0|Wt_o[26]~50_combout ))))

	.dataa(!\i1|Add6~105_sumout ),
	.datab(gnd),
	.datac(!\i0|Wt_o[26]~50_combout ),
	.datad(!\i1|Add7~233_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~102 ),
	.sharein(\i1|Add7~103 ),
	.combout(),
	.sumout(\i1|Add7~105_sumout ),
	.cout(\i1|Add7~106 ),
	.shareout(\i1|Add7~107 ));
// synopsys translate_off
defparam \i1|Add7~105 .extended_lut = "off";
defparam \i1|Add7~105 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y30_N21
cyclonev_lcell_comb \i1|Add7~109 (
// Equation(s):
// \i1|Add7~109_sumout  = SUM(( !\i0|Wt_o[27]~52_combout  $ (!\i1|Add6~109_sumout  $ (\i1|Add7~237_sumout )) ) + ( \i1|Add7~107  ) + ( \i1|Add7~106  ))
// \i1|Add7~110  = CARRY(( !\i0|Wt_o[27]~52_combout  $ (!\i1|Add6~109_sumout  $ (\i1|Add7~237_sumout )) ) + ( \i1|Add7~107  ) + ( \i1|Add7~106  ))
// \i1|Add7~111  = SHARE((!\i0|Wt_o[27]~52_combout  & (\i1|Add6~109_sumout  & \i1|Add7~237_sumout )) # (\i0|Wt_o[27]~52_combout  & ((\i1|Add7~237_sumout ) # (\i1|Add6~109_sumout ))))

	.dataa(gnd),
	.datab(!\i0|Wt_o[27]~52_combout ),
	.datac(!\i1|Add6~109_sumout ),
	.datad(!\i1|Add7~237_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~106 ),
	.sharein(\i1|Add7~107 ),
	.combout(),
	.sumout(\i1|Add7~109_sumout ),
	.cout(\i1|Add7~110 ),
	.shareout(\i1|Add7~111 ));
// synopsys translate_off
defparam \i1|Add7~109 .extended_lut = "off";
defparam \i1|Add7~109 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y30_N24
cyclonev_lcell_comb \i1|Add7~113 (
// Equation(s):
// \i1|Add7~113_sumout  = SUM(( !\i0|Wt_o[28]~54_combout  $ (!\i1|Add6~113_sumout  $ (\i1|Add7~241_sumout )) ) + ( \i1|Add7~111  ) + ( \i1|Add7~110  ))
// \i1|Add7~114  = CARRY(( !\i0|Wt_o[28]~54_combout  $ (!\i1|Add6~113_sumout  $ (\i1|Add7~241_sumout )) ) + ( \i1|Add7~111  ) + ( \i1|Add7~110  ))
// \i1|Add7~115  = SHARE((!\i0|Wt_o[28]~54_combout  & (\i1|Add6~113_sumout  & \i1|Add7~241_sumout )) # (\i0|Wt_o[28]~54_combout  & ((\i1|Add7~241_sumout ) # (\i1|Add6~113_sumout ))))

	.dataa(!\i0|Wt_o[28]~54_combout ),
	.datab(gnd),
	.datac(!\i1|Add6~113_sumout ),
	.datad(!\i1|Add7~241_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~110 ),
	.sharein(\i1|Add7~111 ),
	.combout(),
	.sumout(\i1|Add7~113_sumout ),
	.cout(\i1|Add7~114 ),
	.shareout(\i1|Add7~115 ));
// synopsys translate_off
defparam \i1|Add7~113 .extended_lut = "off";
defparam \i1|Add7~113 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y30_N27
cyclonev_lcell_comb \i1|Add7~117 (
// Equation(s):
// \i1|Add7~117_sumout  = SUM(( !\i1|Add7~245_sumout  $ (!\i1|Add6~117_sumout  $ (\i0|Wt_o[29]~56_combout )) ) + ( \i1|Add7~115  ) + ( \i1|Add7~114  ))
// \i1|Add7~118  = CARRY(( !\i1|Add7~245_sumout  $ (!\i1|Add6~117_sumout  $ (\i0|Wt_o[29]~56_combout )) ) + ( \i1|Add7~115  ) + ( \i1|Add7~114  ))
// \i1|Add7~119  = SHARE((!\i1|Add7~245_sumout  & (\i1|Add6~117_sumout  & \i0|Wt_o[29]~56_combout )) # (\i1|Add7~245_sumout  & ((\i0|Wt_o[29]~56_combout ) # (\i1|Add6~117_sumout ))))

	.dataa(gnd),
	.datab(!\i1|Add7~245_sumout ),
	.datac(!\i1|Add6~117_sumout ),
	.datad(!\i0|Wt_o[29]~56_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~114 ),
	.sharein(\i1|Add7~115 ),
	.combout(),
	.sumout(\i1|Add7~117_sumout ),
	.cout(\i1|Add7~118 ),
	.shareout(\i1|Add7~119 ));
// synopsys translate_off
defparam \i1|Add7~117 .extended_lut = "off";
defparam \i1|Add7~117 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add7~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y30_N30
cyclonev_lcell_comb \i1|Add7~121 (
// Equation(s):
// \i1|Add7~121_sumout  = SUM(( !\i0|Wt_o[30]~58_combout  $ (!\i1|Add6~121_sumout  $ (\i1|Add7~249_sumout )) ) + ( \i1|Add7~119  ) + ( \i1|Add7~118  ))
// \i1|Add7~122  = CARRY(( !\i0|Wt_o[30]~58_combout  $ (!\i1|Add6~121_sumout  $ (\i1|Add7~249_sumout )) ) + ( \i1|Add7~119  ) + ( \i1|Add7~118  ))
// \i1|Add7~123  = SHARE((!\i0|Wt_o[30]~58_combout  & (\i1|Add6~121_sumout  & \i1|Add7~249_sumout )) # (\i0|Wt_o[30]~58_combout  & ((\i1|Add7~249_sumout ) # (\i1|Add6~121_sumout ))))

	.dataa(!\i0|Wt_o[30]~58_combout ),
	.datab(gnd),
	.datac(!\i1|Add6~121_sumout ),
	.datad(!\i1|Add7~249_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~118 ),
	.sharein(\i1|Add7~119 ),
	.combout(),
	.sumout(\i1|Add7~121_sumout ),
	.cout(\i1|Add7~122 ),
	.shareout(\i1|Add7~123 ));
// synopsys translate_off
defparam \i1|Add7~121 .extended_lut = "off";
defparam \i1|Add7~121 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add7~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y30_N33
cyclonev_lcell_comb \i1|Add7~125 (
// Equation(s):
// \i1|Add7~125_sumout  = SUM(( !\i1|Add6~125_sumout  $ (!\i1|Add7~253_sumout  $ (\i0|Wt_o[31]~60_combout )) ) + ( \i1|Add7~123  ) + ( \i1|Add7~122  ))

	.dataa(gnd),
	.datab(!\i1|Add6~125_sumout ),
	.datac(!\i1|Add7~253_sumout ),
	.datad(!\i0|Wt_o[31]~60_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add7~122 ),
	.sharein(\i1|Add7~123 ),
	.combout(),
	.sumout(\i1|Add7~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Add7~125 .extended_lut = "off";
defparam \i1|Add7~125 .lut_mask = 64'h0000000000003CC3;
defparam \i1|Add7~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y30_N27
cyclonev_lcell_comb \i1|reg_e[31]~feeder (
// Equation(s):
// \i1|reg_e[31]~feeder_combout  = ( \i1|Add7~125_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add7~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_e[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_e[31]~feeder .extended_lut = "off";
defparam \i1|reg_e[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_e[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y31_N51
cyclonev_lcell_comb \Add6~69 (
// Equation(s):
// \Add6~69_sumout  = SUM(( !h4[17] ) + ( \i1|E_o[17]~reg0_q  ) + ( \Add6~66  ))
// \Add6~70  = CARRY(( !h4[17] ) + ( \i1|E_o[17]~reg0_q  ) + ( \Add6~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[17]~reg0_q ),
	.datad(!h4[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~69_sumout ),
	.cout(\Add6~70 ),
	.shareout());
// synopsys translate_off
defparam \Add6~69 .extended_lut = "off";
defparam \Add6~69 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add6~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N45
cyclonev_lcell_comb \h4[17]~10 (
// Equation(s):
// \h4[17]~10_combout  = ( !\Add6~69_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[17]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[17]~10 .extended_lut = "off";
defparam \h4[17]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h4[17]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y31_N47
dffeas \h4[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h4[17]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[17]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[17] .is_wysiwyg = "true";
defparam \h4[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y31_N54
cyclonev_lcell_comb \Add6~73 (
// Equation(s):
// \Add6~73_sumout  = SUM(( !h4[18] ) + ( \i1|E_o[18]~reg0_q  ) + ( \Add6~70  ))
// \Add6~74  = CARRY(( !h4[18] ) + ( \i1|E_o[18]~reg0_q  ) + ( \Add6~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[18]~reg0_q ),
	.datad(!h4[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~73_sumout ),
	.cout(\Add6~74 ),
	.shareout());
// synopsys translate_off
defparam \Add6~73 .extended_lut = "off";
defparam \Add6~73 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add6~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y32_N12
cyclonev_lcell_comb \h4[18]~11 (
// Equation(s):
// \h4[18]~11_combout  = ( !\Add6~73_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[18]~11 .extended_lut = "off";
defparam \h4[18]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h4[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y32_N14
dffeas \h4[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h4[18]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[18]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[18] .is_wysiwyg = "true";
defparam \h4[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y31_N57
cyclonev_lcell_comb \Add6~77 (
// Equation(s):
// \Add6~77_sumout  = SUM(( \i1|E_o[19]~reg0_q  ) + ( !h4[19] ) + ( \Add6~74  ))
// \Add6~78  = CARRY(( \i1|E_o[19]~reg0_q  ) + ( !h4[19] ) + ( \Add6~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[19]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h4[19]),
	.datag(gnd),
	.cin(\Add6~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~77_sumout ),
	.cout(\Add6~78 ),
	.shareout());
// synopsys translate_off
defparam \Add6~77 .extended_lut = "off";
defparam \Add6~77 .lut_mask = 64'h000000FF00000F0F;
defparam \Add6~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N57
cyclonev_lcell_comb \h4[19]~12 (
// Equation(s):
// \h4[19]~12_combout  = ( !\Add6~77_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[19]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[19]~12 .extended_lut = "off";
defparam \h4[19]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h4[19]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N59
dffeas \h4[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h4[19]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[19]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[19] .is_wysiwyg = "true";
defparam \h4[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y30_N0
cyclonev_lcell_comb \Add6~81 (
// Equation(s):
// \Add6~81_sumout  = SUM(( h4[20] ) + ( \i1|E_o[20]~reg0_q  ) + ( \Add6~78  ))
// \Add6~82  = CARRY(( h4[20] ) + ( \i1|E_o[20]~reg0_q  ) + ( \Add6~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[20]~reg0_q ),
	.datad(!h4[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~81_sumout ),
	.cout(\Add6~82 ),
	.shareout());
// synopsys translate_off
defparam \Add6~81 .extended_lut = "off";
defparam \Add6~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add6~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y30_N2
dffeas \h4[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add6~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[20]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[20] .is_wysiwyg = "true";
defparam \h4[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y30_N3
cyclonev_lcell_comb \Add6~85 (
// Equation(s):
// \Add6~85_sumout  = SUM(( h4[21] ) + ( \i1|E_o[21]~reg0_q  ) + ( \Add6~82  ))
// \Add6~86  = CARRY(( h4[21] ) + ( \i1|E_o[21]~reg0_q  ) + ( \Add6~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[21]~reg0_q ),
	.datad(!h4[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~85_sumout ),
	.cout(\Add6~86 ),
	.shareout());
// synopsys translate_off
defparam \Add6~85 .extended_lut = "off";
defparam \Add6~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add6~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y30_N5
dffeas \h4[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add6~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[21]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[21] .is_wysiwyg = "true";
defparam \h4[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y30_N6
cyclonev_lcell_comb \Add6~89 (
// Equation(s):
// \Add6~89_sumout  = SUM(( \i1|E_o[22]~reg0_q  ) + ( h4[22] ) + ( \Add6~86  ))
// \Add6~90  = CARRY(( \i1|E_o[22]~reg0_q  ) + ( h4[22] ) + ( \Add6~86  ))

	.dataa(gnd),
	.datab(!h4[22]),
	.datac(!\i1|E_o[22]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~89_sumout ),
	.cout(\Add6~90 ),
	.shareout());
// synopsys translate_off
defparam \Add6~89 .extended_lut = "off";
defparam \Add6~89 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add6~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y30_N8
dffeas \h4[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add6~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[22]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[22] .is_wysiwyg = "true";
defparam \h4[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y30_N9
cyclonev_lcell_comb \Add6~93 (
// Equation(s):
// \Add6~93_sumout  = SUM(( \i1|E_o[23]~reg0_q  ) + ( h4[23] ) + ( \Add6~90  ))
// \Add6~94  = CARRY(( \i1|E_o[23]~reg0_q  ) + ( h4[23] ) + ( \Add6~90  ))

	.dataa(!\i1|E_o[23]~reg0_q ),
	.datab(gnd),
	.datac(!h4[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~93_sumout ),
	.cout(\Add6~94 ),
	.shareout());
// synopsys translate_off
defparam \Add6~93 .extended_lut = "off";
defparam \Add6~93 .lut_mask = 64'h0000F0F000005555;
defparam \Add6~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y30_N11
dffeas \h4[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add6~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[23]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[23] .is_wysiwyg = "true";
defparam \h4[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y30_N12
cyclonev_lcell_comb \Add6~97 (
// Equation(s):
// \Add6~97_sumout  = SUM(( \i1|E_o[24]~reg0_q  ) + ( !h4[24] ) + ( \Add6~94  ))
// \Add6~98  = CARRY(( \i1|E_o[24]~reg0_q  ) + ( !h4[24] ) + ( \Add6~94  ))

	.dataa(!\i1|E_o[24]~reg0_q ),
	.datab(gnd),
	.datac(!h4[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~97_sumout ),
	.cout(\Add6~98 ),
	.shareout());
// synopsys translate_off
defparam \Add6~97 .extended_lut = "off";
defparam \Add6~97 .lut_mask = 64'h00000F0F00005555;
defparam \Add6~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y30_N30
cyclonev_lcell_comb \h4[24]~13 (
// Equation(s):
// \h4[24]~13_combout  = ( !\Add6~97_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[24]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[24]~13 .extended_lut = "off";
defparam \h4[24]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h4[24]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y30_N32
dffeas \h4[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h4[24]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[24]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[24] .is_wysiwyg = "true";
defparam \h4[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y30_N15
cyclonev_lcell_comb \Add6~101 (
// Equation(s):
// \Add6~101_sumout  = SUM(( \i1|E_o[25]~reg0_q  ) + ( h4[25] ) + ( \Add6~98  ))
// \Add6~102  = CARRY(( \i1|E_o[25]~reg0_q  ) + ( h4[25] ) + ( \Add6~98  ))

	.dataa(gnd),
	.datab(!\i1|E_o[25]~reg0_q ),
	.datac(!h4[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~101_sumout ),
	.cout(\Add6~102 ),
	.shareout());
// synopsys translate_off
defparam \Add6~101 .extended_lut = "off";
defparam \Add6~101 .lut_mask = 64'h0000F0F000003333;
defparam \Add6~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y30_N17
dffeas \h4[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add6~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[25]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[25] .is_wysiwyg = "true";
defparam \h4[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y30_N18
cyclonev_lcell_comb \Add6~105 (
// Equation(s):
// \Add6~105_sumout  = SUM(( \i1|E_o[26]~reg0_q  ) + ( h4[26] ) + ( \Add6~102  ))
// \Add6~106  = CARRY(( \i1|E_o[26]~reg0_q  ) + ( h4[26] ) + ( \Add6~102  ))

	.dataa(!\i1|E_o[26]~reg0_q ),
	.datab(gnd),
	.datac(!h4[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~105_sumout ),
	.cout(\Add6~106 ),
	.shareout());
// synopsys translate_off
defparam \Add6~105 .extended_lut = "off";
defparam \Add6~105 .lut_mask = 64'h0000F0F000005555;
defparam \Add6~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y30_N20
dffeas \h4[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add6~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[26]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[26] .is_wysiwyg = "true";
defparam \h4[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y30_N21
cyclonev_lcell_comb \Add6~109 (
// Equation(s):
// \Add6~109_sumout  = SUM(( h4[27] ) + ( \i1|E_o[27]~reg0DUPLICATE_q  ) + ( \Add6~106  ))
// \Add6~110  = CARRY(( h4[27] ) + ( \i1|E_o[27]~reg0DUPLICATE_q  ) + ( \Add6~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[27]~reg0DUPLICATE_q ),
	.datad(!h4[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~109_sumout ),
	.cout(\Add6~110 ),
	.shareout());
// synopsys translate_off
defparam \Add6~109 .extended_lut = "off";
defparam \Add6~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add6~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y30_N23
dffeas \h4[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add6~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[27]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[27] .is_wysiwyg = "true";
defparam \h4[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y30_N24
cyclonev_lcell_comb \Add6~113 (
// Equation(s):
// \Add6~113_sumout  = SUM(( \i1|E_o[28]~reg0_q  ) + ( !h4[28] ) + ( \Add6~110  ))
// \Add6~114  = CARRY(( \i1|E_o[28]~reg0_q  ) + ( !h4[28] ) + ( \Add6~110  ))

	.dataa(gnd),
	.datab(!h4[28]),
	.datac(!\i1|E_o[28]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~113_sumout ),
	.cout(\Add6~114 ),
	.shareout());
// synopsys translate_off
defparam \Add6~113 .extended_lut = "off";
defparam \Add6~113 .lut_mask = 64'h0000333300000F0F;
defparam \Add6~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y30_N48
cyclonev_lcell_comb \h4[28]~14 (
// Equation(s):
// \h4[28]~14_combout  = ( !\Add6~113_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[28]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[28]~14 .extended_lut = "off";
defparam \h4[28]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h4[28]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y30_N50
dffeas \h4[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h4[28]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[28]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[28] .is_wysiwyg = "true";
defparam \h4[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y30_N27
cyclonev_lcell_comb \Add6~117 (
// Equation(s):
// \Add6~117_sumout  = SUM(( h4[29] ) + ( \i1|E_o[29]~reg0_q  ) + ( \Add6~114  ))
// \Add6~118  = CARRY(( h4[29] ) + ( \i1|E_o[29]~reg0_q  ) + ( \Add6~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[29]~reg0_q ),
	.datad(!h4[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~117_sumout ),
	.cout(\Add6~118 ),
	.shareout());
// synopsys translate_off
defparam \Add6~117 .extended_lut = "off";
defparam \Add6~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add6~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y30_N29
dffeas \h4[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add6~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[29]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[29] .is_wysiwyg = "true";
defparam \h4[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y30_N30
cyclonev_lcell_comb \Add6~121 (
// Equation(s):
// \Add6~121_sumout  = SUM(( \i1|E_o[30]~reg0_q  ) + ( !h4[30] ) + ( \Add6~118  ))
// \Add6~122  = CARRY(( \i1|E_o[30]~reg0_q  ) + ( !h4[30] ) + ( \Add6~118  ))

	.dataa(gnd),
	.datab(!\i1|E_o[30]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h4[30]),
	.datag(gnd),
	.cin(\Add6~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~121_sumout ),
	.cout(\Add6~122 ),
	.shareout());
// synopsys translate_off
defparam \Add6~121 .extended_lut = "off";
defparam \Add6~121 .lut_mask = 64'h000000FF00003333;
defparam \Add6~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y30_N42
cyclonev_lcell_comb \h4[30]~15 (
// Equation(s):
// \h4[30]~15_combout  = ( !\Add6~121_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[30]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[30]~15 .extended_lut = "off";
defparam \h4[30]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h4[30]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y30_N44
dffeas \h4[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h4[30]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[30]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[30] .is_wysiwyg = "true";
defparam \h4[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y30_N33
cyclonev_lcell_comb \Add6~125 (
// Equation(s):
// \Add6~125_sumout  = SUM(( \i1|E_o[31]~reg0_q  ) + ( h4[31] ) + ( \Add6~122  ))

	.dataa(!h4[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|E_o[31]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~125 .extended_lut = "off";
defparam \Add6~125 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add6~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y30_N35
dffeas \h4[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add6~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h4[31]),
	.prn(vcc));
// synopsys translate_off
defparam \h4[31] .is_wysiwyg = "true";
defparam \h4[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y30_N28
dffeas \i1|reg_e[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_e[31]~feeder_combout ),
	.asdata(h4[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[31] .is_wysiwyg = "true";
defparam \i1|reg_e[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N14
dffeas \i1|E_o[31]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[31]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N42
cyclonev_lcell_comb \i1|Gate1|SIG1[25] (
// Equation(s):
// \i1|Gate1|SIG1 [25] = ( \i1|E_o[4]~reg0_q  & ( \i1|E_o[18]~reg0_q  & ( \i1|E_o[31]~reg0_q  ) ) ) # ( !\i1|E_o[4]~reg0_q  & ( \i1|E_o[18]~reg0_q  & ( !\i1|E_o[31]~reg0_q  ) ) ) # ( \i1|E_o[4]~reg0_q  & ( !\i1|E_o[18]~reg0_q  & ( !\i1|E_o[31]~reg0_q  ) ) ) 
// # ( !\i1|E_o[4]~reg0_q  & ( !\i1|E_o[18]~reg0_q  & ( \i1|E_o[31]~reg0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|E_o[31]~reg0_q ),
	.datae(!\i1|E_o[4]~reg0_q ),
	.dataf(!\i1|E_o[18]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[25] .extended_lut = "off";
defparam \i1|Gate1|SIG1[25] .lut_mask = 64'h00FFFF00FF0000FF;
defparam \i1|Gate1|SIG1[25] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y32_N18
cyclonev_lcell_comb \i1|Gate1|SIG1[23] (
// Equation(s):
// \i1|Gate1|SIG1 [23] = ( \i1|E_o[2]~reg0DUPLICATE_q  & ( \i1|E_o[16]~reg0_q  & ( \i1|E_o[29]~reg0_q  ) ) ) # ( !\i1|E_o[2]~reg0DUPLICATE_q  & ( \i1|E_o[16]~reg0_q  & ( !\i1|E_o[29]~reg0_q  ) ) ) # ( \i1|E_o[2]~reg0DUPLICATE_q  & ( !\i1|E_o[16]~reg0_q  & ( 
// !\i1|E_o[29]~reg0_q  ) ) ) # ( !\i1|E_o[2]~reg0DUPLICATE_q  & ( !\i1|E_o[16]~reg0_q  & ( \i1|E_o[29]~reg0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[29]~reg0_q ),
	.datad(gnd),
	.datae(!\i1|E_o[2]~reg0DUPLICATE_q ),
	.dataf(!\i1|E_o[16]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[23] .extended_lut = "off";
defparam \i1|Gate1|SIG1[23] .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \i1|Gate1|SIG1[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y30_N36
cyclonev_lcell_comb \i1|Add6~89 (
// Equation(s):
// \i1|Add6~89_sumout  = SUM(( (!\i1|E_o[22]~reg0_q  & ((\i1|G_o[22]~reg0_q ))) # (\i1|E_o[22]~reg0_q  & (\i1|F_o[22]~reg0_q )) ) + ( \i1|Gate1|SIG1 [22] ) + ( \i1|Add6~86  ))
// \i1|Add6~90  = CARRY(( (!\i1|E_o[22]~reg0_q  & ((\i1|G_o[22]~reg0_q ))) # (\i1|E_o[22]~reg0_q  & (\i1|F_o[22]~reg0_q )) ) + ( \i1|Gate1|SIG1 [22] ) + ( \i1|Add6~86  ))

	.dataa(gnd),
	.datab(!\i1|E_o[22]~reg0_q ),
	.datac(!\i1|F_o[22]~reg0_q ),
	.datad(!\i1|G_o[22]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|Gate1|SIG1 [22]),
	.datag(gnd),
	.cin(\i1|Add6~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~89_sumout ),
	.cout(\i1|Add6~90 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~89 .extended_lut = "off";
defparam \i1|Add6~89 .lut_mask = 64'h0000FF00000003CF;
defparam \i1|Add6~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y30_N39
cyclonev_lcell_comb \i1|Add6~93 (
// Equation(s):
// \i1|Add6~93_sumout  = SUM(( \i1|Gate1|SIG1 [23] ) + ( (!\i1|E_o[23]~reg0_q  & ((\i1|G_o[23]~reg0_q ))) # (\i1|E_o[23]~reg0_q  & (\i1|F_o[23]~reg0_q )) ) + ( \i1|Add6~90  ))
// \i1|Add6~94  = CARRY(( \i1|Gate1|SIG1 [23] ) + ( (!\i1|E_o[23]~reg0_q  & ((\i1|G_o[23]~reg0_q ))) # (\i1|E_o[23]~reg0_q  & (\i1|F_o[23]~reg0_q )) ) + ( \i1|Add6~90  ))

	.dataa(!\i1|F_o[23]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|E_o[23]~reg0_q ),
	.datad(!\i1|Gate1|SIG1 [23]),
	.datae(gnd),
	.dataf(!\i1|G_o[23]~reg0_q ),
	.datag(gnd),
	.cin(\i1|Add6~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~93_sumout ),
	.cout(\i1|Add6~94 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~93 .extended_lut = "off";
defparam \i1|Add6~93 .lut_mask = 64'h0000FA0A000000FF;
defparam \i1|Add6~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y30_N42
cyclonev_lcell_comb \i1|Add6~97 (
// Equation(s):
// \i1|Add6~97_sumout  = SUM(( \i1|Gate1|SIG1 [24] ) + ( (!\i1|E_o[24]~reg0_q  & ((\i1|G_o[24]~reg0_q ))) # (\i1|E_o[24]~reg0_q  & (\i1|F_o[24]~reg0_q )) ) + ( \i1|Add6~94  ))
// \i1|Add6~98  = CARRY(( \i1|Gate1|SIG1 [24] ) + ( (!\i1|E_o[24]~reg0_q  & ((\i1|G_o[24]~reg0_q ))) # (\i1|E_o[24]~reg0_q  & (\i1|F_o[24]~reg0_q )) ) + ( \i1|Add6~94  ))

	.dataa(gnd),
	.datab(!\i1|E_o[24]~reg0_q ),
	.datac(!\i1|F_o[24]~reg0_q ),
	.datad(!\i1|Gate1|SIG1 [24]),
	.datae(gnd),
	.dataf(!\i1|G_o[24]~reg0_q ),
	.datag(gnd),
	.cin(\i1|Add6~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~97_sumout ),
	.cout(\i1|Add6~98 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~97 .extended_lut = "off";
defparam \i1|Add6~97 .lut_mask = 64'h0000FC30000000FF;
defparam \i1|Add6~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y30_N45
cyclonev_lcell_comb \i1|Add6~101 (
// Equation(s):
// \i1|Add6~101_sumout  = SUM(( (!\i1|E_o[25]~reg0_q  & ((\i1|G_o[25]~reg0DUPLICATE_q ))) # (\i1|E_o[25]~reg0_q  & (\i1|F_o[25]~reg0_q )) ) + ( \i1|Gate1|SIG1 [25] ) + ( \i1|Add6~98  ))
// \i1|Add6~102  = CARRY(( (!\i1|E_o[25]~reg0_q  & ((\i1|G_o[25]~reg0DUPLICATE_q ))) # (\i1|E_o[25]~reg0_q  & (\i1|F_o[25]~reg0_q )) ) + ( \i1|Gate1|SIG1 [25] ) + ( \i1|Add6~98  ))

	.dataa(!\i1|E_o[25]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|F_o[25]~reg0_q ),
	.datad(!\i1|G_o[25]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i1|Gate1|SIG1 [25]),
	.datag(gnd),
	.cin(\i1|Add6~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~101_sumout ),
	.cout(\i1|Add6~102 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~101 .extended_lut = "off";
defparam \i1|Add6~101 .lut_mask = 64'h0000FF00000005AF;
defparam \i1|Add6~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y30_N48
cyclonev_lcell_comb \i1|Add6~105 (
// Equation(s):
// \i1|Add6~105_sumout  = SUM(( (!\i1|E_o[26]~reg0_q  & ((\i1|G_o[26]~reg0_q ))) # (\i1|E_o[26]~reg0_q  & (\i1|F_o[26]~reg0_q )) ) + ( \i1|Gate1|SIG1 [26] ) + ( \i1|Add6~102  ))
// \i1|Add6~106  = CARRY(( (!\i1|E_o[26]~reg0_q  & ((\i1|G_o[26]~reg0_q ))) # (\i1|E_o[26]~reg0_q  & (\i1|F_o[26]~reg0_q )) ) + ( \i1|Gate1|SIG1 [26] ) + ( \i1|Add6~102  ))

	.dataa(gnd),
	.datab(!\i1|E_o[26]~reg0_q ),
	.datac(!\i1|F_o[26]~reg0_q ),
	.datad(!\i1|G_o[26]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|Gate1|SIG1 [26]),
	.datag(gnd),
	.cin(\i1|Add6~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~105_sumout ),
	.cout(\i1|Add6~106 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~105 .extended_lut = "off";
defparam \i1|Add6~105 .lut_mask = 64'h0000FF00000003CF;
defparam \i1|Add6~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y30_N57
cyclonev_lcell_comb \i1|reg_e[26]~feeder (
// Equation(s):
// \i1|reg_e[26]~feeder_combout  = ( \i1|Add7~105_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add7~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_e[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_e[26]~feeder .extended_lut = "off";
defparam \i1|reg_e[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_e[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y30_N58
dffeas \i1|reg_e[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_e[26]~feeder_combout ),
	.asdata(h4[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[26] .is_wysiwyg = "true";
defparam \i1|reg_e[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N2
dffeas \i1|E_o[26]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[26]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y30_N3
cyclonev_lcell_comb \i1|reg_e[27]~feeder (
// Equation(s):
// \i1|reg_e[27]~feeder_combout  = ( \i1|Add7~109_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add7~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_e[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_e[27]~feeder .extended_lut = "off";
defparam \i1|reg_e[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_e[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y30_N4
dffeas \i1|reg_e[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_e[27]~feeder_combout ),
	.asdata(h4[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[27] .is_wysiwyg = "true";
defparam \i1|reg_e[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y29_N43
dffeas \i1|E_o[27]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[27]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[27]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_o[27]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y29_N54
cyclonev_lcell_comb \i1|reg_f[27]~feeder (
// Equation(s):
// \i1|reg_f[27]~feeder_combout  = \i1|E_o[27]~reg0DUPLICATE_q 

	.dataa(gnd),
	.datab(!\i1|E_o[27]~reg0DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[27]~feeder .extended_lut = "off";
defparam \i1|reg_f[27]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_f[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y28_N21
cyclonev_lcell_comb \Add7~109 (
// Equation(s):
// \Add7~109_sumout  = SUM(( \i1|F_o[27]~reg0_q  ) + ( !h5[27] ) + ( \Add7~106  ))
// \Add7~110  = CARRY(( \i1|F_o[27]~reg0_q  ) + ( !h5[27] ) + ( \Add7~106  ))

	.dataa(!\i1|F_o[27]~reg0_q ),
	.datab(gnd),
	.datac(!h5[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~109_sumout ),
	.cout(\Add7~110 ),
	.shareout());
// synopsys translate_off
defparam \Add7~109 .extended_lut = "off";
defparam \Add7~109 .lut_mask = 64'h00000F0F00005555;
defparam \Add7~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y29_N18
cyclonev_lcell_comb \h5[27]~10 (
// Equation(s):
// \h5[27]~10_combout  = ( !\Add7~109_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[27]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[27]~10 .extended_lut = "off";
defparam \h5[27]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h5[27]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y29_N20
dffeas \h5[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h5[27]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[27]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[27] .is_wysiwyg = "true";
defparam \h5[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y29_N21
cyclonev_lcell_comb \h5[27]~_wirecell (
// Equation(s):
// \h5[27]~_wirecell_combout  = ( !h5[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h5[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[27]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[27]~_wirecell .extended_lut = "off";
defparam \h5[27]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h5[27]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y29_N56
dffeas \i1|reg_f[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[27]~feeder_combout ),
	.asdata(\h5[27]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[27] .is_wysiwyg = "true";
defparam \i1|reg_f[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y29_N59
dffeas \i1|F_o[27]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[27]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y30_N12
cyclonev_lcell_comb \i1|reg_g[27]~feeder (
// Equation(s):
// \i1|reg_g[27]~feeder_combout  = ( \i1|F_o[27]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_o[27]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[27]~feeder .extended_lut = "off";
defparam \i1|reg_g[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_g[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y28_N21
cyclonev_lcell_comb \Add8~109 (
// Equation(s):
// \Add8~109_sumout  = SUM(( \i1|G_o[27]~reg0_q  ) + ( !h6[27] ) + ( \Add8~106  ))
// \Add8~110  = CARRY(( \i1|G_o[27]~reg0_q  ) + ( !h6[27] ) + ( \Add8~106  ))

	.dataa(!\i1|G_o[27]~reg0_q ),
	.datab(gnd),
	.datac(!h6[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~109_sumout ),
	.cout(\Add8~110 ),
	.shareout());
// synopsys translate_off
defparam \Add8~109 .extended_lut = "off";
defparam \Add8~109 .lut_mask = 64'h00000F0F00005555;
defparam \Add8~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y28_N54
cyclonev_lcell_comb \h6[27]~16 (
// Equation(s):
// \h6[27]~16_combout  = ( !\Add8~109_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add8~109_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[27]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[27]~16 .extended_lut = "off";
defparam \h6[27]~16 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h6[27]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y28_N56
dffeas \h6[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[27]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[27]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[27] .is_wysiwyg = "true";
defparam \h6[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y28_N30
cyclonev_lcell_comb \h6[27]~_wirecell (
// Equation(s):
// \h6[27]~_wirecell_combout  = ( !h6[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!h6[27]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[27]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[27]~_wirecell .extended_lut = "off";
defparam \h6[27]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h6[27]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y30_N13
dffeas \i1|reg_g[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[27]~feeder_combout ),
	.asdata(\h6[27]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[27] .is_wysiwyg = "true";
defparam \i1|reg_g[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N12
cyclonev_lcell_comb \i1|G_o[27]~reg0feeder (
// Equation(s):
// \i1|G_o[27]~reg0feeder_combout  = ( \i1|reg_g [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_g [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_o[27]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_o[27]~reg0feeder .extended_lut = "off";
defparam \i1|G_o[27]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|G_o[27]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y30_N13
dffeas \i1|G_o[27]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|G_o[27]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[27]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y30_N45
cyclonev_lcell_comb \i1|reg_h[27]~feeder (
// Equation(s):
// \i1|reg_h[27]~feeder_combout  = \i1|G_o[27]~reg0_q 

	.dataa(!\i1|G_o[27]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[27]~feeder .extended_lut = "off";
defparam \i1|reg_h[27]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_h[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y28_N39
cyclonev_lcell_comb \h7[27]~_wirecell (
// Equation(s):
// \h7[27]~_wirecell_combout  = ( !h7[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h7[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[27]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[27]~_wirecell .extended_lut = "off";
defparam \h7[27]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h7[27]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y30_N46
dffeas \i1|reg_h[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[27]~feeder_combout ),
	.asdata(\h7[27]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[27] .is_wysiwyg = "true";
defparam \i1|reg_h[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y30_N2
dffeas \i1|H_o[27]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_h [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[27]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N21
cyclonev_lcell_comb \Add9~109 (
// Equation(s):
// \Add9~109_sumout  = SUM(( !h7[27] ) + ( \i1|H_o[27]~reg0_q  ) + ( \Add9~106  ))
// \Add9~110  = CARRY(( !h7[27] ) + ( \i1|H_o[27]~reg0_q  ) + ( \Add9~106  ))

	.dataa(!h7[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|H_o[27]~reg0_q ),
	.datag(gnd),
	.cin(\Add9~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~109_sumout ),
	.cout(\Add9~110 ),
	.shareout());
// synopsys translate_off
defparam \Add9~109 .extended_lut = "off";
defparam \Add9~109 .lut_mask = 64'h0000FF000000AAAA;
defparam \Add9~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N51
cyclonev_lcell_comb \h7[27]~13 (
// Equation(s):
// \h7[27]~13_combout  = !\Add9~109_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add9~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[27]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[27]~13 .extended_lut = "off";
defparam \h7[27]~13 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \h7[27]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y30_N53
dffeas \h7[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h7[27]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[27]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[27] .is_wysiwyg = "true";
defparam \h7[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N24
cyclonev_lcell_comb \Add9~113 (
// Equation(s):
// \Add9~113_sumout  = SUM(( \i1|H_o[28]~reg0_q  ) + ( !h7[28] ) + ( \Add9~110  ))
// \Add9~114  = CARRY(( \i1|H_o[28]~reg0_q  ) + ( !h7[28] ) + ( \Add9~110  ))

	.dataa(gnd),
	.datab(!h7[28]),
	.datac(!\i1|H_o[28]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~113_sumout ),
	.cout(\Add9~114 ),
	.shareout());
// synopsys translate_off
defparam \Add9~113 .extended_lut = "off";
defparam \Add9~113 .lut_mask = 64'h0000333300000F0F;
defparam \Add9~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y30_N48
cyclonev_lcell_comb \h7[28]~14 (
// Equation(s):
// \h7[28]~14_combout  = ( !\Add9~113_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add9~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[28]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[28]~14 .extended_lut = "off";
defparam \h7[28]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h7[28]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y30_N50
dffeas \h7[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h7[28]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[28]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[28] .is_wysiwyg = "true";
defparam \h7[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N27
cyclonev_lcell_comb \Add9~117 (
// Equation(s):
// \Add9~117_sumout  = SUM(( h7[29] ) + ( \i1|H_o[29]~reg0_q  ) + ( \Add9~114  ))
// \Add9~118  = CARRY(( h7[29] ) + ( \i1|H_o[29]~reg0_q  ) + ( \Add9~114  ))

	.dataa(!\i1|H_o[29]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!h7[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~117_sumout ),
	.cout(\Add9~118 ),
	.shareout());
// synopsys translate_off
defparam \Add9~117 .extended_lut = "off";
defparam \Add9~117 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add9~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y30_N29
dffeas \h7[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add9~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[29]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[29] .is_wysiwyg = "true";
defparam \h7[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N48
cyclonev_lcell_comb \h7[30]~15 (
// Equation(s):
// \h7[30]~15_combout  = ( !\Add9~121_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add9~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[30]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[30]~15 .extended_lut = "off";
defparam \h7[30]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h7[30]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y30_N50
dffeas \h7[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h7[30]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[30]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[30] .is_wysiwyg = "true";
defparam \h7[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N42
cyclonev_lcell_comb \h7[30]~_wirecell (
// Equation(s):
// \h7[30]~_wirecell_combout  = ( !h7[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h7[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[30]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[30]~_wirecell .extended_lut = "off";
defparam \h7[30]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h7[30]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y30_N38
dffeas \i1|reg_h[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[30]~feeder_combout ),
	.asdata(\h7[30]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[30] .is_wysiwyg = "true";
defparam \i1|reg_h[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y30_N46
dffeas \i1|H_o[30]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_h [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[30]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y30_N45
cyclonev_lcell_comb \i1|Gate1|SIG0[30] (
// Equation(s):
// \i1|Gate1|SIG0 [30] = ( \i1|A_o[0]~reg0_q  & ( !\i1|A_o[20]~reg0DUPLICATE_q  $ (\i1|A_o[11]~reg0DUPLICATE_q ) ) ) # ( !\i1|A_o[0]~reg0_q  & ( !\i1|A_o[20]~reg0DUPLICATE_q  $ (!\i1|A_o[11]~reg0DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\i1|A_o[20]~reg0DUPLICATE_q ),
	.datac(!\i1|A_o[11]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[0]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[30] .extended_lut = "off";
defparam \i1|Gate1|SIG0[30] .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \i1|Gate1|SIG0[30] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y30_N45
cyclonev_lcell_comb \i1|Gate1|SIG0[29] (
// Equation(s):
// \i1|Gate1|SIG0 [29] = ( \i1|A_o[10]~reg0_q  & ( \i1|A_o[19]~reg0DUPLICATE_q  & ( \i1|A_o[31]~reg0_q  ) ) ) # ( !\i1|A_o[10]~reg0_q  & ( \i1|A_o[19]~reg0DUPLICATE_q  & ( !\i1|A_o[31]~reg0_q  ) ) ) # ( \i1|A_o[10]~reg0_q  & ( !\i1|A_o[19]~reg0DUPLICATE_q  & 
// ( !\i1|A_o[31]~reg0_q  ) ) ) # ( !\i1|A_o[10]~reg0_q  & ( !\i1|A_o[19]~reg0DUPLICATE_q  & ( \i1|A_o[31]~reg0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[31]~reg0_q ),
	.datad(gnd),
	.datae(!\i1|A_o[10]~reg0_q ),
	.dataf(!\i1|A_o[19]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[29] .extended_lut = "off";
defparam \i1|Gate1|SIG0[29] .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \i1|Gate1|SIG0[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y30_N27
cyclonev_lcell_comb \i1|Add3~117 (
// Equation(s):
// \i1|Add3~117_sumout  = SUM(( !Kt_sig[29] $ (!\i1|H_o[29]~reg0_q  $ (\i1|Gate1|SIG0 [29])) ) + ( \i1|Add3~115  ) + ( \i1|Add3~114  ))
// \i1|Add3~118  = CARRY(( !Kt_sig[29] $ (!\i1|H_o[29]~reg0_q  $ (\i1|Gate1|SIG0 [29])) ) + ( \i1|Add3~115  ) + ( \i1|Add3~114  ))
// \i1|Add3~119  = SHARE((!Kt_sig[29] & (\i1|H_o[29]~reg0_q  & \i1|Gate1|SIG0 [29])) # (Kt_sig[29] & ((\i1|Gate1|SIG0 [29]) # (\i1|H_o[29]~reg0_q ))))

	.dataa(gnd),
	.datab(!Kt_sig[29]),
	.datac(!\i1|H_o[29]~reg0_q ),
	.datad(!\i1|Gate1|SIG0 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~114 ),
	.sharein(\i1|Add3~115 ),
	.combout(),
	.sumout(\i1|Add3~117_sumout ),
	.cout(\i1|Add3~118 ),
	.shareout(\i1|Add3~119 ));
// synopsys translate_off
defparam \i1|Add3~117 .extended_lut = "off";
defparam \i1|Add3~117 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y30_N30
cyclonev_lcell_comb \i1|Add3~121 (
// Equation(s):
// \i1|Add3~121_sumout  = SUM(( !\i1|H_o[30]~reg0_q  $ (!Kt_sig[30] $ (\i1|Gate1|SIG0 [30])) ) + ( \i1|Add3~119  ) + ( \i1|Add3~118  ))
// \i1|Add3~122  = CARRY(( !\i1|H_o[30]~reg0_q  $ (!Kt_sig[30] $ (\i1|Gate1|SIG0 [30])) ) + ( \i1|Add3~119  ) + ( \i1|Add3~118  ))
// \i1|Add3~123  = SHARE((!\i1|H_o[30]~reg0_q  & (Kt_sig[30] & \i1|Gate1|SIG0 [30])) # (\i1|H_o[30]~reg0_q  & ((\i1|Gate1|SIG0 [30]) # (Kt_sig[30]))))

	.dataa(gnd),
	.datab(!\i1|H_o[30]~reg0_q ),
	.datac(!Kt_sig[30]),
	.datad(!\i1|Gate1|SIG0 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~118 ),
	.sharein(\i1|Add3~119 ),
	.combout(),
	.sumout(\i1|Add3~121_sumout ),
	.cout(\i1|Add3~122 ),
	.shareout(\i1|Add3~123 ));
// synopsys translate_off
defparam \i1|Add3~121 .extended_lut = "off";
defparam \i1|Add3~121 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~121 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y30_N54
cyclonev_lcell_comb \i1|Gate1|MAJ[30]~30 (
// Equation(s):
// \i1|Gate1|MAJ[30]~30_combout  = (!\i1|B_o[30]~reg0_q  & (\i1|A_o[30]~reg0_q  & \i1|C_o[30]~reg0_q )) # (\i1|B_o[30]~reg0_q  & ((\i1|C_o[30]~reg0_q ) # (\i1|A_o[30]~reg0_q )))

	.dataa(!\i1|B_o[30]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|A_o[30]~reg0_q ),
	.datad(!\i1|C_o[30]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[30]~30 .extended_lut = "off";
defparam \i1|Gate1|MAJ[30]~30 .lut_mask = 64'h055F055F055F055F;
defparam \i1|Gate1|MAJ[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N42
cyclonev_lcell_comb \i1|Gate1|MAJ[29]~29 (
// Equation(s):
// \i1|Gate1|MAJ[29]~29_combout  = ( \i1|A_o[29]~reg0_q  & ( (\i1|B_o[29]~reg0_q ) # (\i1|C_o[29]~reg0_q ) ) ) # ( !\i1|A_o[29]~reg0_q  & ( (\i1|C_o[29]~reg0_q  & \i1|B_o[29]~reg0_q ) ) )

	.dataa(!\i1|C_o[29]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|B_o[29]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[29]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[29]~29 .extended_lut = "off";
defparam \i1|Gate1|MAJ[29]~29 .lut_mask = 64'h050505055F5F5F5F;
defparam \i1|Gate1|MAJ[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y30_N27
cyclonev_lcell_comb \i1|Add0~245 (
// Equation(s):
// \i1|Add0~245_sumout  = SUM(( \i1|Add6~117_sumout  ) + ( \i1|Gate1|MAJ[29]~29_combout  ) + ( \i1|Add0~242  ))
// \i1|Add0~246  = CARRY(( \i1|Add6~117_sumout  ) + ( \i1|Gate1|MAJ[29]~29_combout  ) + ( \i1|Add0~242  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Gate1|MAJ[29]~29_combout ),
	.datad(!\i1|Add6~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~242 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~245_sumout ),
	.cout(\i1|Add0~246 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~245 .extended_lut = "off";
defparam \i1|Add0~245 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add0~245 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y30_N30
cyclonev_lcell_comb \i1|Add0~249 (
// Equation(s):
// \i1|Add0~249_sumout  = SUM(( \i1|Gate1|MAJ[30]~30_combout  ) + ( \i1|Add6~121_sumout  ) + ( \i1|Add0~246  ))
// \i1|Add0~250  = CARRY(( \i1|Gate1|MAJ[30]~30_combout  ) + ( \i1|Add6~121_sumout  ) + ( \i1|Add0~246  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Add6~121_sumout ),
	.datad(!\i1|Gate1|MAJ[30]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~246 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~249_sumout ),
	.cout(\i1|Add0~250 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~249 .extended_lut = "off";
defparam \i1|Add0~249 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add0~249 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y30_N27
cyclonev_lcell_comb \i1|Add0~117 (
// Equation(s):
// \i1|Add0~117_sumout  = SUM(( !\i0|Wt_o[29]~56_combout  $ (!\i1|Add3~117_sumout  $ (\i1|Add0~245_sumout )) ) + ( \i1|Add0~115  ) + ( \i1|Add0~114  ))
// \i1|Add0~118  = CARRY(( !\i0|Wt_o[29]~56_combout  $ (!\i1|Add3~117_sumout  $ (\i1|Add0~245_sumout )) ) + ( \i1|Add0~115  ) + ( \i1|Add0~114  ))
// \i1|Add0~119  = SHARE((!\i0|Wt_o[29]~56_combout  & (\i1|Add3~117_sumout  & \i1|Add0~245_sumout )) # (\i0|Wt_o[29]~56_combout  & ((\i1|Add0~245_sumout ) # (\i1|Add3~117_sumout ))))

	.dataa(!\i0|Wt_o[29]~56_combout ),
	.datab(gnd),
	.datac(!\i1|Add3~117_sumout ),
	.datad(!\i1|Add0~245_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~114 ),
	.sharein(\i1|Add0~115 ),
	.combout(),
	.sumout(\i1|Add0~117_sumout ),
	.cout(\i1|Add0~118 ),
	.shareout(\i1|Add0~119 ));
// synopsys translate_off
defparam \i1|Add0~117 .extended_lut = "off";
defparam \i1|Add0~117 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add0~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y30_N30
cyclonev_lcell_comb \i1|Add0~121 (
// Equation(s):
// \i1|Add0~121_sumout  = SUM(( !\i1|Add3~121_sumout  $ (!\i1|Add0~249_sumout  $ (\i0|Wt_o[30]~58_combout )) ) + ( \i1|Add0~119  ) + ( \i1|Add0~118  ))
// \i1|Add0~122  = CARRY(( !\i1|Add3~121_sumout  $ (!\i1|Add0~249_sumout  $ (\i0|Wt_o[30]~58_combout )) ) + ( \i1|Add0~119  ) + ( \i1|Add0~118  ))
// \i1|Add0~123  = SHARE((!\i1|Add3~121_sumout  & (\i1|Add0~249_sumout  & \i0|Wt_o[30]~58_combout )) # (\i1|Add3~121_sumout  & ((\i0|Wt_o[30]~58_combout ) # (\i1|Add0~249_sumout ))))

	.dataa(!\i1|Add3~121_sumout ),
	.datab(gnd),
	.datac(!\i1|Add0~249_sumout ),
	.datad(!\i0|Wt_o[30]~58_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~118 ),
	.sharein(\i1|Add0~119 ),
	.combout(),
	.sumout(\i1|Add0~121_sumout ),
	.cout(\i1|Add0~122 ),
	.shareout(\i1|Add0~123 ));
// synopsys translate_off
defparam \i1|Add0~121 .extended_lut = "off";
defparam \i1|Add0~121 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add0~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y30_N42
cyclonev_lcell_comb \i1|reg_a[30]~feeder (
// Equation(s):
// \i1|reg_a[30]~feeder_combout  = ( \i1|Add0~121_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_a[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_a[30]~feeder .extended_lut = "off";
defparam \i1|reg_a[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_a[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N27
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( \i1|A_o[29]~reg0_q  ) + ( !h0[29] ) + ( \Add2~114  ))
// \Add2~118  = CARRY(( \i1|A_o[29]~reg0_q  ) + ( !h0[29] ) + ( \Add2~114  ))

	.dataa(gnd),
	.datab(!h0[29]),
	.datac(!\i1|A_o[29]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h0000333300000F0F;
defparam \Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N33
cyclonev_lcell_comb \h0[29]~15 (
// Equation(s):
// \h0[29]~15_combout  = ( !\Add2~117_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[29]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[29]~15 .extended_lut = "off";
defparam \h0[29]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h0[29]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y27_N35
dffeas \h0[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h0[29]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[29]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[29] .is_wysiwyg = "true";
defparam \h0[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N30
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( \i1|A_o[30]~reg0DUPLICATE_q  ) + ( !h0[30] ) + ( \Add2~118  ))
// \Add2~122  = CARRY(( \i1|A_o[30]~reg0DUPLICATE_q  ) + ( !h0[30] ) + ( \Add2~118  ))

	.dataa(gnd),
	.datab(!\i1|A_o[30]~reg0DUPLICATE_q ),
	.datac(!h0[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h00000F0F00003333;
defparam \Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N51
cyclonev_lcell_comb \h0[30]~16 (
// Equation(s):
// \h0[30]~16_combout  = ( !\Add2~121_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[30]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[30]~16 .extended_lut = "off";
defparam \h0[30]~16 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h0[30]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y28_N53
dffeas \h0[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h0[30]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[30]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[30] .is_wysiwyg = "true";
defparam \h0[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y29_N21
cyclonev_lcell_comb \h0[30]~_wirecell (
// Equation(s):
// \h0[30]~_wirecell_combout  = ( !h0[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!h0[30]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[30]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[30]~_wirecell .extended_lut = "off";
defparam \h0[30]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h0[30]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y30_N43
dffeas \i1|reg_a[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_a[30]~feeder_combout ),
	.asdata(\h0[30]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[30] .is_wysiwyg = "true";
defparam \i1|reg_a[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N14
dffeas \i1|A_o[30]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[30]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y31_N21
cyclonev_lcell_comb \i1|Gate1|SIG0[17] (
// Equation(s):
// \i1|Gate1|SIG0 [17] = ( \i1|A_o[19]~reg0_q  & ( !\i1|A_o[7]~reg0_q  $ (\i1|A_o[30]~reg0_q ) ) ) # ( !\i1|A_o[19]~reg0_q  & ( !\i1|A_o[7]~reg0_q  $ (!\i1|A_o[30]~reg0_q ) ) )

	.dataa(gnd),
	.datab(!\i1|A_o[7]~reg0_q ),
	.datac(!\i1|A_o[30]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[19]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[17] .extended_lut = "off";
defparam \i1|Gate1|SIG0[17] .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \i1|Gate1|SIG0[17] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y31_N52
dffeas \i1|reg_a[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~69_sumout ),
	.asdata(h0[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[17] .is_wysiwyg = "true";
defparam \i1|reg_a[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N43
dffeas \i1|A_o[17]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[17]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y29_N12
cyclonev_lcell_comb \i1|Gate1|SIG0[27] (
// Equation(s):
// \i1|Gate1|SIG0 [27] = ( \i1|A_o[8]~reg0_q  & ( !\i1|A_o[17]~reg0_q  $ (\i1|A_o[29]~reg0_q ) ) ) # ( !\i1|A_o[8]~reg0_q  & ( !\i1|A_o[17]~reg0_q  $ (!\i1|A_o[29]~reg0_q ) ) )

	.dataa(gnd),
	.datab(!\i1|A_o[17]~reg0_q ),
	.datac(!\i1|A_o[29]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[8]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[27] .extended_lut = "off";
defparam \i1|Gate1|SIG0[27] .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \i1|Gate1|SIG0[27] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N36
cyclonev_lcell_comb \i1|reg_a[27]~feeder (
// Equation(s):
// \i1|reg_a[27]~feeder_combout  = ( \i1|Add0~109_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_a[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_a[27]~feeder .extended_lut = "off";
defparam \i1|reg_a[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_a[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N45
cyclonev_lcell_comb \h0[27]~_wirecell (
// Equation(s):
// \h0[27]~_wirecell_combout  = !h0[27]

	.dataa(!h0[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[27]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[27]~_wirecell .extended_lut = "off";
defparam \h0[27]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \h0[27]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y28_N37
dffeas \i1|reg_a[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_a[27]~feeder_combout ),
	.asdata(\h0[27]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[27] .is_wysiwyg = "true";
defparam \i1|reg_a[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y31_N6
cyclonev_lcell_comb \i1|A_o[27]~reg0feeder (
// Equation(s):
// \i1|A_o[27]~reg0feeder_combout  = ( \i1|reg_a [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_o[27]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_o[27]~reg0feeder .extended_lut = "off";
defparam \i1|A_o[27]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|A_o[27]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y31_N8
dffeas \i1|A_o[27]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|A_o[27]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[27]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y30_N51
cyclonev_lcell_comb \i1|Gate1|SIG0[25] (
// Equation(s):
// \i1|Gate1|SIG0 [25] = ( \i1|A_o[15]~reg0_q  & ( \i1|A_o[6]~reg0_q  & ( \i1|A_o[27]~reg0_q  ) ) ) # ( !\i1|A_o[15]~reg0_q  & ( \i1|A_o[6]~reg0_q  & ( !\i1|A_o[27]~reg0_q  ) ) ) # ( \i1|A_o[15]~reg0_q  & ( !\i1|A_o[6]~reg0_q  & ( !\i1|A_o[27]~reg0_q  ) ) ) 
// # ( !\i1|A_o[15]~reg0_q  & ( !\i1|A_o[6]~reg0_q  & ( \i1|A_o[27]~reg0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|A_o[27]~reg0_q ),
	.datae(!\i1|A_o[15]~reg0_q ),
	.dataf(!\i1|A_o[6]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[25] .extended_lut = "off";
defparam \i1|Gate1|SIG0[25] .lut_mask = 64'h00FFFF00FF0000FF;
defparam \i1|Gate1|SIG0[25] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y30_N39
cyclonev_lcell_comb \i1|reg_a[25]~feeder (
// Equation(s):
// \i1|reg_a[25]~feeder_combout  = ( \i1|Add0~101_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_a[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_a[25]~feeder .extended_lut = "off";
defparam \i1|reg_a[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_a[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N42
cyclonev_lcell_comb \h0[25]~_wirecell (
// Equation(s):
// \h0[25]~_wirecell_combout  = !h0[25]

	.dataa(gnd),
	.datab(!h0[25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[25]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[25]~_wirecell .extended_lut = "off";
defparam \h0[25]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \h0[25]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y30_N41
dffeas \i1|reg_a[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_a[25]~feeder_combout ),
	.asdata(\h0[25]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[25] .is_wysiwyg = "true";
defparam \i1|reg_a[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N50
dffeas \i1|A_o[25]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[25]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y31_N3
cyclonev_lcell_comb \i1|Gate1|SIG0[12] (
// Equation(s):
// \i1|Gate1|SIG0 [12] = ( \i1|A_o[14]~reg0DUPLICATE_q  & ( !\i1|A_o[25]~reg0_q  $ (\i1|A_o[2]~reg0_q ) ) ) # ( !\i1|A_o[14]~reg0DUPLICATE_q  & ( !\i1|A_o[25]~reg0_q  $ (!\i1|A_o[2]~reg0_q ) ) )

	.dataa(!\i1|A_o[25]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|A_o[2]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|A_o[14]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[12] .extended_lut = "off";
defparam \i1|Gate1|SIG0[12] .lut_mask = 64'h55AA55AAAA55AA55;
defparam \i1|Gate1|SIG0[12] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y31_N37
dffeas \i1|reg_a[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~49_sumout ),
	.asdata(h0[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[12] .is_wysiwyg = "true";
defparam \i1|reg_a[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N56
dffeas \i1|A_o[12]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[12]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y29_N51
cyclonev_lcell_comb \i1|Gate1|SIG0[31] (
// Equation(s):
// \i1|Gate1|SIG0 [31] = ( \i1|A_o[12]~reg0_q  & ( \i1|A_o[21]~reg0_q  & ( \i1|A_o[1]~reg0_q  ) ) ) # ( !\i1|A_o[12]~reg0_q  & ( \i1|A_o[21]~reg0_q  & ( !\i1|A_o[1]~reg0_q  ) ) ) # ( \i1|A_o[12]~reg0_q  & ( !\i1|A_o[21]~reg0_q  & ( !\i1|A_o[1]~reg0_q  ) ) ) 
// # ( !\i1|A_o[12]~reg0_q  & ( !\i1|A_o[21]~reg0_q  & ( \i1|A_o[1]~reg0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_o[1]~reg0_q ),
	.datad(gnd),
	.datae(!\i1|A_o[12]~reg0_q ),
	.dataf(!\i1|A_o[21]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[31] .extended_lut = "off";
defparam \i1|Gate1|SIG0[31] .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \i1|Gate1|SIG0[31] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y30_N33
cyclonev_lcell_comb \i1|Add3~125 (
// Equation(s):
// \i1|Add3~125_sumout  = SUM(( !Kt_sig[31] $ (!\i1|Gate1|SIG0 [31] $ (\i1|H_o[31]~reg0_q )) ) + ( \i1|Add3~123  ) + ( \i1|Add3~122  ))

	.dataa(!Kt_sig[31]),
	.datab(gnd),
	.datac(!\i1|Gate1|SIG0 [31]),
	.datad(!\i1|H_o[31]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~122 ),
	.sharein(\i1|Add3~123 ),
	.combout(),
	.sumout(\i1|Add3~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Add3~125 .extended_lut = "off";
defparam \i1|Add3~125 .lut_mask = 64'h0000000000005AA5;
defparam \i1|Add3~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N57
cyclonev_lcell_comb \i1|Gate1|MAJ[31]~31 (
// Equation(s):
// \i1|Gate1|MAJ[31]~31_combout  = (!\i1|B_o[31]~reg0_q  & (\i1|A_o[31]~reg0_q  & \i1|C_o[31]~reg0_q )) # (\i1|B_o[31]~reg0_q  & ((\i1|C_o[31]~reg0_q ) # (\i1|A_o[31]~reg0_q )))

	.dataa(!\i1|B_o[31]~reg0_q ),
	.datab(!\i1|A_o[31]~reg0_q ),
	.datac(!\i1|C_o[31]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[31]~31 .extended_lut = "off";
defparam \i1|Gate1|MAJ[31]~31 .lut_mask = 64'h1717171717171717;
defparam \i1|Gate1|MAJ[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y30_N33
cyclonev_lcell_comb \i1|Add0~253 (
// Equation(s):
// \i1|Add0~253_sumout  = SUM(( \i1|Add6~125_sumout  ) + ( \i1|Gate1|MAJ[31]~31_combout  ) + ( \i1|Add0~250  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|Add6~125_sumout ),
	.datae(gnd),
	.dataf(!\i1|Gate1|MAJ[31]~31_combout ),
	.datag(gnd),
	.cin(\i1|Add0~250 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add0~253_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~253 .extended_lut = "off";
defparam \i1|Add0~253 .lut_mask = 64'h0000FF00000000FF;
defparam \i1|Add0~253 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y30_N33
cyclonev_lcell_comb \i1|Add0~125 (
// Equation(s):
// \i1|Add0~125_sumout  = SUM(( !\i0|Wt_o[31]~60_combout  $ (!\i1|Add3~125_sumout  $ (\i1|Add0~253_sumout )) ) + ( \i1|Add0~123  ) + ( \i1|Add0~122  ))

	.dataa(gnd),
	.datab(!\i0|Wt_o[31]~60_combout ),
	.datac(!\i1|Add3~125_sumout ),
	.datad(!\i1|Add0~253_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add0~122 ),
	.sharein(\i1|Add0~123 ),
	.combout(),
	.sumout(\i1|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Add0~125 .extended_lut = "off";
defparam \i1|Add0~125 .lut_mask = 64'h0000000000003CC3;
defparam \i1|Add0~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N33
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( h0[31] ) + ( \i1|A_o[31]~reg0_q  ) + ( \Add2~122  ))

	.dataa(!h0[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[31]~reg0_q ),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h0000FF0000005555;
defparam \Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y28_N35
dffeas \h0[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add2~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[31]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[31] .is_wysiwyg = "true";
defparam \h0[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y30_N34
dffeas \i1|reg_a[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~125_sumout ),
	.asdata(h0[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[31] .is_wysiwyg = "true";
defparam \i1|reg_a[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N50
dffeas \i1|A_o[31]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[31]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y30_N9
cyclonev_lcell_comb \i1|Gate1|SIG0[18] (
// Equation(s):
// \i1|Gate1|SIG0 [18] = ( \i1|A_o[8]~reg0_q  & ( \i1|A_o[20]~reg0DUPLICATE_q  & ( \i1|A_o[31]~reg0_q  ) ) ) # ( !\i1|A_o[8]~reg0_q  & ( \i1|A_o[20]~reg0DUPLICATE_q  & ( !\i1|A_o[31]~reg0_q  ) ) ) # ( \i1|A_o[8]~reg0_q  & ( !\i1|A_o[20]~reg0DUPLICATE_q  & ( 
// !\i1|A_o[31]~reg0_q  ) ) ) # ( !\i1|A_o[8]~reg0_q  & ( !\i1|A_o[20]~reg0DUPLICATE_q  & ( \i1|A_o[31]~reg0_q  ) ) )

	.dataa(!\i1|A_o[31]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|A_o[8]~reg0_q ),
	.dataf(!\i1|A_o[20]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[18] .extended_lut = "off";
defparam \i1|Gate1|SIG0[18] .lut_mask = 64'h5555AAAAAAAA5555;
defparam \i1|Gate1|SIG0[18] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y31_N56
dffeas \i1|reg_a[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~73_sumout ),
	.asdata(h0[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[18] .is_wysiwyg = "true";
defparam \i1|reg_a[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N19
dffeas \i1|A_o[18]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[18]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N57
cyclonev_lcell_comb \i1|Gate1|SIG0[16] (
// Equation(s):
// \i1|Gate1|SIG0 [16] = ( \i1|A_o[29]~reg0_q  & ( !\i1|A_o[6]~reg0_q  $ (\i1|A_o[18]~reg0_q ) ) ) # ( !\i1|A_o[29]~reg0_q  & ( !\i1|A_o[6]~reg0_q  $ (!\i1|A_o[18]~reg0_q ) ) )

	.dataa(!\i1|A_o[6]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|A_o[18]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[29]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[16] .extended_lut = "off";
defparam \i1|Gate1|SIG0[16] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|Gate1|SIG0[16] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y27_N9
cyclonev_lcell_comb \h0[16]~_wirecell (
// Equation(s):
// \h0[16]~_wirecell_combout  = !h0[16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h0[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[16]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[16]~_wirecell .extended_lut = "off";
defparam \h0[16]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h0[16]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y31_N49
dffeas \i1|reg_a[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~65_sumout ),
	.asdata(\h0[16]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[16] .is_wysiwyg = "true";
defparam \i1|reg_a[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N17
dffeas \i1|A_o[16]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[16]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y31_N33
cyclonev_lcell_comb \i1|Gate1|SIG0[3] (
// Equation(s):
// \i1|Gate1|SIG0 [3] = ( \i1|A_o[25]~reg0_q  & ( !\i1|A_o[5]~reg0DUPLICATE_q  $ (\i1|A_o[16]~reg0_q ) ) ) # ( !\i1|A_o[25]~reg0_q  & ( !\i1|A_o[5]~reg0DUPLICATE_q  $ (!\i1|A_o[16]~reg0_q ) ) )

	.dataa(!\i1|A_o[5]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(!\i1|A_o[16]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[25]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[3] .extended_lut = "off";
defparam \i1|Gate1|SIG0[3] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|Gate1|SIG0[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y32_N40
dffeas \i1|reg_a[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~13_sumout ),
	.asdata(h0[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[3] .is_wysiwyg = "true";
defparam \i1|reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y29_N3
cyclonev_lcell_comb \i1|A_o[3]~reg0feeder (
// Equation(s):
// \i1|A_o[3]~reg0feeder_combout  = ( \i1|reg_a [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_o[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_o[3]~reg0feeder .extended_lut = "off";
defparam \i1|A_o[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|A_o[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y29_N5
dffeas \i1|A_o[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|A_o[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[3]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y29_N39
cyclonev_lcell_comb \i1|Gate1|SIG0[1] (
// Equation(s):
// \i1|Gate1|SIG0 [1] = ( \i1|A_o[23]~reg0DUPLICATE_q  & ( !\i1|A_o[3]~reg0_q  $ (\i1|A_o[14]~reg0_q ) ) ) # ( !\i1|A_o[23]~reg0DUPLICATE_q  & ( !\i1|A_o[3]~reg0_q  $ (!\i1|A_o[14]~reg0_q ) ) )

	.dataa(!\i1|A_o[3]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|A_o[14]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[23]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[1] .extended_lut = "off";
defparam \i1|Gate1|SIG0[1] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|Gate1|SIG0[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y32_N42
cyclonev_lcell_comb \h0[1]~_wirecell (
// Equation(s):
// \h0[1]~_wirecell_combout  = ( !h0[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h0[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[1]~_wirecell .extended_lut = "off";
defparam \h0[1]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h0[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y32_N34
dffeas \i1|reg_a[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~5_sumout ),
	.asdata(\h0[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[1] .is_wysiwyg = "true";
defparam \i1|reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N44
dffeas \i1|A_o[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[1]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N9
cyclonev_lcell_comb \i1|reg_b[1]~feeder (
// Equation(s):
// \i1|reg_b[1]~feeder_combout  = ( \i1|A_o[1]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[1]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[1]~feeder .extended_lut = "off";
defparam \i1|reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y33_N10
dffeas \i1|reg_b[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[1]~feeder_combout ),
	.asdata(h1[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[1] .is_wysiwyg = "true";
defparam \i1|reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N1
dffeas \i1|B_o[1]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[1]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[1]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|B_o[1]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N36
cyclonev_lcell_comb \i1|reg_c[1]~feeder (
// Equation(s):
// \i1|reg_c[1]~feeder_combout  = \i1|B_o[1]~reg0DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[1]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[1]~feeder .extended_lut = "off";
defparam \i1|reg_c[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_c[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y33_N42
cyclonev_lcell_comb \h2[1]~_wirecell (
// Equation(s):
// \h2[1]~_wirecell_combout  = ( !h2[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!h2[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[1]~_wirecell .extended_lut = "off";
defparam \h2[1]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h2[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y33_N37
dffeas \i1|reg_c[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[1]~feeder_combout ),
	.asdata(\h2[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[1] .is_wysiwyg = "true";
defparam \i1|reg_c[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N14
dffeas \i1|C_o[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[1]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N30
cyclonev_lcell_comb \i1|reg_d[1]~feeder (
// Equation(s):
// \i1|reg_d[1]~feeder_combout  = ( \i1|C_o[1]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_o[1]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[1]~feeder .extended_lut = "off";
defparam \i1|reg_d[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_d[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N33
cyclonev_lcell_comb \h3[1]~_wirecell (
// Equation(s):
// \h3[1]~_wirecell_combout  = !h3[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h3[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[1]~_wirecell .extended_lut = "off";
defparam \h3[1]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h3[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y33_N32
dffeas \i1|reg_d[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[1]~feeder_combout ),
	.asdata(\h3[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[1] .is_wysiwyg = "true";
defparam \i1|reg_d[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y32_N35
dffeas \i1|D_o[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[1]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N6
cyclonev_lcell_comb \h4[1]~_wirecell (
// Equation(s):
// \h4[1]~_wirecell_combout  = !h4[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h4[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[1]~_wirecell .extended_lut = "off";
defparam \h4[1]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h4[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y32_N34
dffeas \i1|reg_e[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~5_sumout ),
	.asdata(\h4[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[1] .is_wysiwyg = "true";
defparam \i1|reg_e[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y32_N27
cyclonev_lcell_comb \i1|E_o[1]~reg0feeder (
// Equation(s):
// \i1|E_o[1]~reg0feeder_combout  = ( \i1|reg_e [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_e [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|E_o[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|E_o[1]~reg0feeder .extended_lut = "off";
defparam \i1|E_o[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|E_o[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y32_N29
dffeas \i1|E_o[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|E_o[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[1]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y32_N9
cyclonev_lcell_comb \i1|Gate1|SIG1[8] (
// Equation(s):
// \i1|Gate1|SIG1 [8] = ( \i1|E_o[19]~reg0DUPLICATE_q  & ( \i1|E_o[14]~reg0_q  & ( \i1|E_o[1]~reg0_q  ) ) ) # ( !\i1|E_o[19]~reg0DUPLICATE_q  & ( \i1|E_o[14]~reg0_q  & ( !\i1|E_o[1]~reg0_q  ) ) ) # ( \i1|E_o[19]~reg0DUPLICATE_q  & ( !\i1|E_o[14]~reg0_q  & ( 
// !\i1|E_o[1]~reg0_q  ) ) ) # ( !\i1|E_o[19]~reg0DUPLICATE_q  & ( !\i1|E_o[14]~reg0_q  & ( \i1|E_o[1]~reg0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|E_o[1]~reg0_q ),
	.datae(!\i1|E_o[19]~reg0DUPLICATE_q ),
	.dataf(!\i1|E_o[14]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[8] .extended_lut = "off";
defparam \i1|Gate1|SIG1[8] .lut_mask = 64'h00FFFF00FF0000FF;
defparam \i1|Gate1|SIG1[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y32_N55
dffeas \i1|reg_e[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~33_sumout ),
	.asdata(h4[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[8] .is_wysiwyg = "true";
defparam \i1|reg_e[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y29_N2
dffeas \i1|E_o[8]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[8]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y29_N51
cyclonev_lcell_comb \i1|reg_f[8]~feeder (
// Equation(s):
// \i1|reg_f[8]~feeder_combout  = ( \i1|E_o[8]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[8]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[8]~feeder .extended_lut = "off";
defparam \i1|reg_f[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_f[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y29_N18
cyclonev_lcell_comb \Add7~25 (
// Equation(s):
// \Add7~25_sumout  = SUM(( h5[6] ) + ( \i1|F_o[6]~reg0DUPLICATE_q  ) + ( \Add7~22  ))
// \Add7~26  = CARRY(( h5[6] ) + ( \i1|F_o[6]~reg0DUPLICATE_q  ) + ( \Add7~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|F_o[6]~reg0DUPLICATE_q ),
	.datad(!h5[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~25_sumout ),
	.cout(\Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \Add7~25 .extended_lut = "off";
defparam \Add7~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y29_N21
cyclonev_lcell_comb \Add7~29 (
// Equation(s):
// \Add7~29_sumout  = SUM(( \i1|F_o[7]~reg0_q  ) + ( !h5[7] ) + ( \Add7~26  ))
// \Add7~30  = CARRY(( \i1|F_o[7]~reg0_q  ) + ( !h5[7] ) + ( \Add7~26  ))

	.dataa(!\i1|F_o[7]~reg0_q ),
	.datab(gnd),
	.datac(!h5[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~29_sumout ),
	.cout(\Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \Add7~29 .extended_lut = "off";
defparam \Add7~29 .lut_mask = 64'h00000F0F00005555;
defparam \Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y29_N0
cyclonev_lcell_comb \h5[7]~2 (
// Equation(s):
// \h5[7]~2_combout  = ( !\Add7~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[7]~2 .extended_lut = "off";
defparam \h5[7]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h5[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y29_N2
dffeas \h5[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h5[7]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[7]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[7] .is_wysiwyg = "true";
defparam \h5[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y29_N24
cyclonev_lcell_comb \Add7~33 (
// Equation(s):
// \Add7~33_sumout  = SUM(( h5[8] ) + ( \i1|F_o[8]~reg0DUPLICATE_q  ) + ( \Add7~30  ))
// \Add7~34  = CARRY(( h5[8] ) + ( \i1|F_o[8]~reg0DUPLICATE_q  ) + ( \Add7~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|F_o[8]~reg0DUPLICATE_q ),
	.datad(!h5[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~33_sumout ),
	.cout(\Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \Add7~33 .extended_lut = "off";
defparam \Add7~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y29_N26
dffeas \h5[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add7~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[8]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[8] .is_wysiwyg = "true";
defparam \h5[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y29_N52
dffeas \i1|reg_f[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[8]~feeder_combout ),
	.asdata(h5[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[8] .is_wysiwyg = "true";
defparam \i1|reg_f[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N34
dffeas \i1|F_o[8]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[8]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[8]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|F_o[8]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y29_N45
cyclonev_lcell_comb \i1|reg_g[8]~feeder (
// Equation(s):
// \i1|reg_g[8]~feeder_combout  = \i1|F_o[8]~reg0DUPLICATE_q 

	.dataa(!\i1|F_o[8]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[8]~feeder .extended_lut = "off";
defparam \i1|reg_g[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_g[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y29_N42
cyclonev_lcell_comb \h6[8]~_wirecell (
// Equation(s):
// \h6[8]~_wirecell_combout  = !h6[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h6[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[8]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[8]~_wirecell .extended_lut = "off";
defparam \h6[8]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h6[8]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y29_N46
dffeas \i1|reg_g[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[8]~feeder_combout ),
	.asdata(\h6[8]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[8] .is_wysiwyg = "true";
defparam \i1|reg_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N20
dffeas \i1|G_o[8]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[8]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N53
dffeas \i1|G_o[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[6]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y29_N18
cyclonev_lcell_comb \Add8~25 (
// Equation(s):
// \Add8~25_sumout  = SUM(( h6[6] ) + ( \i1|G_o[6]~reg0_q  ) + ( \Add8~22  ))
// \Add8~26  = CARRY(( h6[6] ) + ( \i1|G_o[6]~reg0_q  ) + ( \Add8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|G_o[6]~reg0_q ),
	.datad(!h6[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~25_sumout ),
	.cout(\Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \Add8~25 .extended_lut = "off";
defparam \Add8~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add8~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y29_N51
cyclonev_lcell_comb \h6[6]~feeder (
// Equation(s):
// \h6[6]~feeder_combout  = ( \Add8~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add8~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[6]~feeder .extended_lut = "off";
defparam \h6[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \h6[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y29_N53
dffeas \h6[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[6]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[6] .is_wysiwyg = "true";
defparam \h6[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y29_N21
cyclonev_lcell_comb \Add8~29 (
// Equation(s):
// \Add8~29_sumout  = SUM(( \i1|G_o[7]~reg0DUPLICATE_q  ) + ( !h6[7] ) + ( \Add8~26  ))
// \Add8~30  = CARRY(( \i1|G_o[7]~reg0DUPLICATE_q  ) + ( !h6[7] ) + ( \Add8~26  ))

	.dataa(gnd),
	.datab(!\i1|G_o[7]~reg0DUPLICATE_q ),
	.datac(!h6[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~29_sumout ),
	.cout(\Add8~30 ),
	.shareout());
// synopsys translate_off
defparam \Add8~29 .extended_lut = "off";
defparam \Add8~29 .lut_mask = 64'h00000F0F00003333;
defparam \Add8~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y29_N6
cyclonev_lcell_comb \h6[7]~4 (
// Equation(s):
// \h6[7]~4_combout  = ( !\Add8~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add8~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[7]~4 .extended_lut = "off";
defparam \h6[7]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h6[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y29_N8
dffeas \h6[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[7]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[7]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[7] .is_wysiwyg = "true";
defparam \h6[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y29_N24
cyclonev_lcell_comb \Add8~33 (
// Equation(s):
// \Add8~33_sumout  = SUM(( !h6[8] ) + ( \i1|G_o[8]~reg0_q  ) + ( \Add8~30  ))
// \Add8~34  = CARRY(( !h6[8] ) + ( \i1|G_o[8]~reg0_q  ) + ( \Add8~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h6[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_o[8]~reg0_q ),
	.datag(gnd),
	.cin(\Add8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~33_sumout ),
	.cout(\Add8~34 ),
	.shareout());
// synopsys translate_off
defparam \Add8~33 .extended_lut = "off";
defparam \Add8~33 .lut_mask = 64'h0000FF000000F0F0;
defparam \Add8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y29_N54
cyclonev_lcell_comb \h6[8]~5 (
// Equation(s):
// \h6[8]~5_combout  = ( !\Add8~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add8~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[8]~5 .extended_lut = "off";
defparam \h6[8]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h6[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y29_N56
dffeas \h6[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[8]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[8]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[8] .is_wysiwyg = "true";
defparam \h6[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y29_N0
cyclonev_lcell_comb \h6[9]~feeder (
// Equation(s):
// \h6[9]~feeder_combout  = ( \Add8~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add8~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[9]~feeder .extended_lut = "off";
defparam \h6[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \h6[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y29_N2
dffeas \h6[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[9]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[9] .is_wysiwyg = "true";
defparam \h6[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N4
dffeas \i1|reg_g[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[9]~feeder_combout ),
	.asdata(h6[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[9] .is_wysiwyg = "true";
defparam \i1|reg_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N29
dffeas \i1|G_o[9]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[9]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y32_N6
cyclonev_lcell_comb \h4[9]~_wirecell (
// Equation(s):
// \h4[9]~_wirecell_combout  = ( !h4[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!h4[9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[9]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[9]~_wirecell .extended_lut = "off";
defparam \h4[9]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h4[9]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y32_N58
dffeas \i1|reg_e[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~37_sumout ),
	.asdata(\h4[9]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[9] .is_wysiwyg = "true";
defparam \i1|reg_e[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y29_N47
dffeas \i1|E_o[9]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[9]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y32_N3
cyclonev_lcell_comb \i1|reg_f[9]~feeder (
// Equation(s):
// \i1|reg_f[9]~feeder_combout  = ( \i1|E_o[9]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[9]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[9]~feeder .extended_lut = "off";
defparam \i1|reg_f[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_f[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y32_N4
dffeas \i1|reg_f[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[9]~feeder_combout ),
	.asdata(h5[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[9] .is_wysiwyg = "true";
defparam \i1|reg_f[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N22
dffeas \i1|F_o[9]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[9]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[9]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|F_o[9]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y29_N27
cyclonev_lcell_comb \Add7~37 (
// Equation(s):
// \Add7~37_sumout  = SUM(( \i1|F_o[9]~reg0DUPLICATE_q  ) + ( h5[9] ) + ( \Add7~34  ))
// \Add7~38  = CARRY(( \i1|F_o[9]~reg0DUPLICATE_q  ) + ( h5[9] ) + ( \Add7~34  ))

	.dataa(!h5[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|F_o[9]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~37_sumout ),
	.cout(\Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \Add7~37 .extended_lut = "off";
defparam \Add7~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y29_N29
dffeas \h5[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add7~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[9]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[9] .is_wysiwyg = "true";
defparam \h5[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y29_N30
cyclonev_lcell_comb \Add7~41 (
// Equation(s):
// \Add7~41_sumout  = SUM(( h5[10] ) + ( \i1|F_o[10]~reg0_q  ) + ( \Add7~38  ))
// \Add7~42  = CARRY(( h5[10] ) + ( \i1|F_o[10]~reg0_q  ) + ( \Add7~38  ))

	.dataa(gnd),
	.datab(!h5[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_o[10]~reg0_q ),
	.datag(gnd),
	.cin(\Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~41_sumout ),
	.cout(\Add7~42 ),
	.shareout());
// synopsys translate_off
defparam \Add7~41 .extended_lut = "off";
defparam \Add7~41 .lut_mask = 64'h0000FF0000003333;
defparam \Add7~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y29_N32
dffeas \h5[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add7~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[10]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[10] .is_wysiwyg = "true";
defparam \h5[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N52
dffeas \i1|reg_f[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[10]~feeder_combout ),
	.asdata(h5[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[10] .is_wysiwyg = "true";
defparam \i1|reg_f[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y31_N9
cyclonev_lcell_comb \i1|F_o[10]~reg0feeder (
// Equation(s):
// \i1|F_o[10]~reg0feeder_combout  = ( \i1|reg_f [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_f [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|F_o[10]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|F_o[10]~reg0feeder .extended_lut = "off";
defparam \i1|F_o[10]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|F_o[10]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y31_N10
dffeas \i1|F_o[10]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|F_o[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[10]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y31_N31
dffeas \i1|reg_e[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~41_sumout ),
	.asdata(h4[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[10] .is_wysiwyg = "true";
defparam \i1|reg_e[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y29_N11
dffeas \i1|E_o[10]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[10]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y32_N36
cyclonev_lcell_comb \i1|Gate1|SIG1[4] (
// Equation(s):
// \i1|Gate1|SIG1 [4] = ( \i1|E_o[10]~reg0_q  & ( !\i1|E_o[29]~reg0_q  $ (\i1|E_o[15]~reg0_q ) ) ) # ( !\i1|E_o[10]~reg0_q  & ( !\i1|E_o[29]~reg0_q  $ (!\i1|E_o[15]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[29]~reg0_q ),
	.datad(!\i1|E_o[15]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|E_o[10]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[4] .extended_lut = "off";
defparam \i1|Gate1|SIG1[4] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \i1|Gate1|SIG1[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N30
cyclonev_lcell_comb \h4[4]~_wirecell (
// Equation(s):
// \h4[4]~_wirecell_combout  = ( !h4[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h4[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[4]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[4]~_wirecell .extended_lut = "off";
defparam \h4[4]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h4[4]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y32_N44
dffeas \i1|reg_e[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~17_sumout ),
	.asdata(\h4[4]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[4] .is_wysiwyg = "true";
defparam \i1|reg_e[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y29_N5
dffeas \i1|E_o[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[4]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y32_N48
cyclonev_lcell_comb \i1|reg_f[4]~feeder (
// Equation(s):
// \i1|reg_f[4]~feeder_combout  = ( \i1|E_o[4]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[4]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[4]~feeder .extended_lut = "off";
defparam \i1|reg_f[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_f[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y29_N12
cyclonev_lcell_comb \Add7~17 (
// Equation(s):
// \Add7~17_sumout  = SUM(( \i1|F_o[4]~reg0_q  ) + ( h5[4] ) + ( \Add7~14  ))
// \Add7~18  = CARRY(( \i1|F_o[4]~reg0_q  ) + ( h5[4] ) + ( \Add7~14  ))

	.dataa(gnd),
	.datab(!h5[4]),
	.datac(gnd),
	.datad(!\i1|F_o[4]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~17_sumout ),
	.cout(\Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \Add7~17 .extended_lut = "off";
defparam \Add7~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y29_N14
dffeas \h5[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add7~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[4]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[4] .is_wysiwyg = "true";
defparam \h5[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y32_N49
dffeas \i1|reg_f[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[4]~feeder_combout ),
	.asdata(h5[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[4] .is_wysiwyg = "true";
defparam \i1|reg_f[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N2
dffeas \i1|F_o[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[4]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y32_N30
cyclonev_lcell_comb \i1|reg_g[4]~feeder (
// Equation(s):
// \i1|reg_g[4]~feeder_combout  = ( \i1|F_o[4]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_o[4]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[4]~feeder .extended_lut = "off";
defparam \i1|reg_g[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_g[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y32_N31
dffeas \i1|reg_g[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[4]~feeder_combout ),
	.asdata(h6[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[4] .is_wysiwyg = "true";
defparam \i1|reg_g[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y32_N3
cyclonev_lcell_comb \i1|G_o[4]~reg0feeder (
// Equation(s):
// \i1|G_o[4]~reg0feeder_combout  = ( \i1|reg_g [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_g [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_o[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_o[4]~reg0feeder .extended_lut = "off";
defparam \i1|G_o[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|G_o[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y32_N5
dffeas \i1|G_o[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|G_o[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[4]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y32_N45
cyclonev_lcell_comb \i1|reg_h[4]~feeder (
// Equation(s):
// \i1|reg_h[4]~feeder_combout  = \i1|G_o[4]~reg0_q 

	.dataa(!\i1|G_o[4]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[4]~feeder .extended_lut = "off";
defparam \i1|reg_h[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_h[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y32_N42
cyclonev_lcell_comb \h7[4]~_wirecell (
// Equation(s):
// \h7[4]~_wirecell_combout  = !h7[4]

	.dataa(gnd),
	.datab(!h7[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[4]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[4]~_wirecell .extended_lut = "off";
defparam \h7[4]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \h7[4]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y32_N46
dffeas \i1|reg_h[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[4]~feeder_combout ),
	.asdata(\h7[4]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[4] .is_wysiwyg = "true";
defparam \i1|reg_h[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N14
dffeas \i1|H_o[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_h [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[4]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N44
dffeas \i1|reg_a[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~17_sumout ),
	.asdata(h0[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[4] .is_wysiwyg = "true";
defparam \i1|reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N23
dffeas \i1|A_o[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[4]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y31_N36
cyclonev_lcell_comb \i1|Gate1|SIG0[23] (
// Equation(s):
// \i1|Gate1|SIG0 [23] = !\i1|A_o[4]~reg0_q  $ (!\i1|A_o[13]~reg0_q  $ (\i1|A_o[25]~reg0_q ))

	.dataa(!\i1|A_o[4]~reg0_q ),
	.datab(!\i1|A_o[13]~reg0_q ),
	.datac(!\i1|A_o[25]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[23] .extended_lut = "off";
defparam \i1|Gate1|SIG0[23] .lut_mask = 64'h6969696969696969;
defparam \i1|Gate1|SIG0[23] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y29_N15
cyclonev_lcell_comb \i1|reg_a[23]~feeder (
// Equation(s):
// \i1|reg_a[23]~feeder_combout  = ( \i1|Add0~93_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_a[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_a[23]~feeder .extended_lut = "off";
defparam \i1|reg_a[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_a[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y29_N17
dffeas \i1|reg_a[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_a[23]~feeder_combout ),
	.asdata(h0[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[23] .is_wysiwyg = "true";
defparam \i1|reg_a[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N52
dffeas \i1|A_o[23]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[23]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N27
cyclonev_lcell_comb \i1|reg_b[23]~feeder (
// Equation(s):
// \i1|reg_b[23]~feeder_combout  = ( \i1|A_o[23]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[23]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[23]~feeder .extended_lut = "off";
defparam \i1|reg_b[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_b[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y28_N9
cyclonev_lcell_comb \Add3~93 (
// Equation(s):
// \Add3~93_sumout  = SUM(( h1[23] ) + ( \i1|B_o[23]~reg0_q  ) + ( \Add3~90  ))
// \Add3~94  = CARRY(( h1[23] ) + ( \i1|B_o[23]~reg0_q  ) + ( \Add3~90  ))

	.dataa(!\i1|B_o[23]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!h1[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~93_sumout ),
	.cout(\Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \Add3~93 .extended_lut = "off";
defparam \Add3~93 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y28_N5
dffeas \h1[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add3~93_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[23]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[23] .is_wysiwyg = "true";
defparam \h1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N29
dffeas \i1|reg_b[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[23]~feeder_combout ),
	.asdata(h1[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[23] .is_wysiwyg = "true";
defparam \i1|reg_b[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N46
dffeas \i1|B_o[23]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[23]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y28_N42
cyclonev_lcell_comb \h1[24]~13 (
// Equation(s):
// \h1[24]~13_combout  = ( !\Add3~97_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[24]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[24]~13 .extended_lut = "off";
defparam \h1[24]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h1[24]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y28_N44
dffeas \h1[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[24]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[24]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[24] .is_wysiwyg = "true";
defparam \h1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y28_N51
cyclonev_lcell_comb \h1[24]~_wirecell (
// Equation(s):
// \h1[24]~_wirecell_combout  = !h1[24]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h1[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[24]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[24]~_wirecell .extended_lut = "off";
defparam \h1[24]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h1[24]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y28_N50
dffeas \i1|reg_b[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[24]~feeder_combout ),
	.asdata(\h1[24]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[24] .is_wysiwyg = "true";
defparam \i1|reg_b[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N8
dffeas \i1|B_o[24]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[24]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y30_N57
cyclonev_lcell_comb \i1|Gate1|MAJ[24]~24 (
// Equation(s):
// \i1|Gate1|MAJ[24]~24_combout  = ( \i1|A_o[24]~reg0_q  & ( (\i1|C_o[24]~reg0_q ) # (\i1|B_o[24]~reg0_q ) ) ) # ( !\i1|A_o[24]~reg0_q  & ( (\i1|B_o[24]~reg0_q  & \i1|C_o[24]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[24]~reg0_q ),
	.datad(!\i1|C_o[24]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|A_o[24]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|MAJ[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|MAJ[24]~24 .extended_lut = "off";
defparam \i1|Gate1|MAJ[24]~24 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \i1|Gate1|MAJ[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y30_N27
cyclonev_lcell_comb \i1|reg_a[24]~feeder (
// Equation(s):
// \i1|reg_a[24]~feeder_combout  = ( \i1|Add0~97_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_a[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_a[24]~feeder .extended_lut = "off";
defparam \i1|reg_a[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_a[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y30_N29
dffeas \i1|reg_a[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_a[24]~feeder_combout ),
	.asdata(h0[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[24] .is_wysiwyg = "true";
defparam \i1|reg_a[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N8
dffeas \i1|A_o[24]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[24]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[24]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_o[24]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y30_N24
cyclonev_lcell_comb \i1|Gate1|SIG0[11] (
// Equation(s):
// \i1|Gate1|SIG0 [11] = ( \i1|A_o[13]~reg0DUPLICATE_q  & ( !\i1|A_o[24]~reg0DUPLICATE_q  $ (\i1|A_o[1]~reg0_q ) ) ) # ( !\i1|A_o[13]~reg0DUPLICATE_q  & ( !\i1|A_o[24]~reg0DUPLICATE_q  $ (!\i1|A_o[1]~reg0_q ) ) )

	.dataa(gnd),
	.datab(!\i1|A_o[24]~reg0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\i1|A_o[1]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|A_o[13]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[11] .extended_lut = "off";
defparam \i1|Gate1|SIG0[11] .lut_mask = 64'h33CC33CCCC33CC33;
defparam \i1|Gate1|SIG0[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y31_N34
dffeas \i1|reg_a[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~45_sumout ),
	.asdata(h0[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[11] .is_wysiwyg = "true";
defparam \i1|reg_a[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N17
dffeas \i1|A_o[11]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[11]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[11]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_o[11]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y29_N21
cyclonev_lcell_comb \i1|reg_b[11]~feeder (
// Equation(s):
// \i1|reg_b[11]~feeder_combout  = ( \i1|A_o[11]~reg0DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[11]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[11]~feeder .extended_lut = "off";
defparam \i1|reg_b[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_b[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y29_N42
cyclonev_lcell_comb \h1[11]~_wirecell (
// Equation(s):
// \h1[11]~_wirecell_combout  = ( !h1[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h1[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[11]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[11]~_wirecell .extended_lut = "off";
defparam \h1[11]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h1[11]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y29_N22
dffeas \i1|reg_b[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[11]~feeder_combout ),
	.asdata(\h1[11]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[11] .is_wysiwyg = "true";
defparam \i1|reg_b[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N23
dffeas \i1|B_o[11]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[11]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[11]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|B_o[11]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y30_N30
cyclonev_lcell_comb \i1|reg_c[11]~feeder (
// Equation(s):
// \i1|reg_c[11]~feeder_combout  = \i1|B_o[11]~reg0DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[11]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[11]~feeder .extended_lut = "off";
defparam \i1|reg_c[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_c[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y30_N31
dffeas \i1|reg_c[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[11]~feeder_combout ),
	.asdata(h2[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[11] .is_wysiwyg = "true";
defparam \i1|reg_c[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N11
dffeas \i1|C_o[11]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[11]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y29_N36
cyclonev_lcell_comb \i1|reg_d[11]~feeder (
// Equation(s):
// \i1|reg_d[11]~feeder_combout  = \i1|C_o[11]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|C_o[11]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[11]~feeder .extended_lut = "off";
defparam \i1|reg_d[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_d[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y29_N37
dffeas \i1|reg_d[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[11]~feeder_combout ),
	.asdata(h3[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[11] .is_wysiwyg = "true";
defparam \i1|reg_d[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y31_N35
dffeas \i1|D_o[11]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[11]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y31_N34
dffeas \i1|reg_e[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~45_sumout ),
	.asdata(h4[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[11] .is_wysiwyg = "true";
defparam \i1|reg_e[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N29
dffeas \i1|E_o[11]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[11]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y27_N33
cyclonev_lcell_comb \i1|reg_f[11]~feeder (
// Equation(s):
// \i1|reg_f[11]~feeder_combout  = \i1|E_o[11]~reg0_q 

	.dataa(!\i1|E_o[11]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[11]~feeder .extended_lut = "off";
defparam \i1|reg_f[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_f[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y27_N45
cyclonev_lcell_comb \h5[11]~_wirecell (
// Equation(s):
// \h5[11]~_wirecell_combout  = ( !h5[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h5[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[11]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[11]~_wirecell .extended_lut = "off";
defparam \h5[11]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h5[11]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y27_N34
dffeas \i1|reg_f[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[11]~feeder_combout ),
	.asdata(\h5[11]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[11] .is_wysiwyg = "true";
defparam \i1|reg_f[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y29_N21
cyclonev_lcell_comb \i1|F_o[11]~reg0feeder (
// Equation(s):
// \i1|F_o[11]~reg0feeder_combout  = ( \i1|reg_f [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_f [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|F_o[11]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|F_o[11]~reg0feeder .extended_lut = "off";
defparam \i1|F_o[11]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|F_o[11]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y29_N22
dffeas \i1|F_o[11]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|F_o[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[11]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y29_N33
cyclonev_lcell_comb \Add7~45 (
// Equation(s):
// \Add7~45_sumout  = SUM(( !h5[11] ) + ( \i1|F_o[11]~reg0_q  ) + ( \Add7~42  ))
// \Add7~46  = CARRY(( !h5[11] ) + ( \i1|F_o[11]~reg0_q  ) + ( \Add7~42  ))

	.dataa(!h5[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_o[11]~reg0_q ),
	.datag(gnd),
	.cin(\Add7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~45_sumout ),
	.cout(\Add7~46 ),
	.shareout());
// synopsys translate_off
defparam \Add7~45 .extended_lut = "off";
defparam \Add7~45 .lut_mask = 64'h0000FF000000AAAA;
defparam \Add7~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y27_N48
cyclonev_lcell_comb \h5[11]~3 (
// Equation(s):
// \h5[11]~3_combout  = ( !\Add7~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add7~45_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[11]~3 .extended_lut = "off";
defparam \h5[11]~3 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h5[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y27_N50
dffeas \h5[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h5[11]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[11]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[11] .is_wysiwyg = "true";
defparam \h5[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y29_N36
cyclonev_lcell_comb \Add7~49 (
// Equation(s):
// \Add7~49_sumout  = SUM(( \i1|F_o[12]~reg0_q  ) + ( h5[12] ) + ( \Add7~46  ))
// \Add7~50  = CARRY(( \i1|F_o[12]~reg0_q  ) + ( h5[12] ) + ( \Add7~46  ))

	.dataa(!h5[12]),
	.datab(!\i1|F_o[12]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~49_sumout ),
	.cout(\Add7~50 ),
	.shareout());
// synopsys translate_off
defparam \Add7~49 .extended_lut = "off";
defparam \Add7~49 .lut_mask = 64'h0000AAAA00003333;
defparam \Add7~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y29_N38
dffeas \h5[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add7~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[12]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[12] .is_wysiwyg = "true";
defparam \h5[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y29_N1
dffeas \i1|reg_f[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[12]~feeder_combout ),
	.asdata(h5[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[12] .is_wysiwyg = "true";
defparam \i1|reg_f[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y31_N23
dffeas \i1|F_o[12]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[12]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y29_N9
cyclonev_lcell_comb \i1|Gate1|SIG1[12] (
// Equation(s):
// \i1|Gate1|SIG1 [12] = ( \i1|E_o[5]~reg0_q  & ( !\i1|E_o[23]~reg0_q  $ (\i1|E_o[18]~reg0_q ) ) ) # ( !\i1|E_o[5]~reg0_q  & ( !\i1|E_o[23]~reg0_q  $ (!\i1|E_o[18]~reg0_q ) ) )

	.dataa(!\i1|E_o[23]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|E_o[18]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[5]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[12] .extended_lut = "off";
defparam \i1|Gate1|SIG1[12] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|Gate1|SIG1[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y31_N36
cyclonev_lcell_comb \i1|Add6~49 (
// Equation(s):
// \i1|Add6~49_sumout  = SUM(( (!\i1|E_o[12]~reg0_q  & ((\i1|G_o[12]~reg0_q ))) # (\i1|E_o[12]~reg0_q  & (\i1|F_o[12]~reg0_q )) ) + ( \i1|Gate1|SIG1 [12] ) + ( \i1|Add6~46  ))
// \i1|Add6~50  = CARRY(( (!\i1|E_o[12]~reg0_q  & ((\i1|G_o[12]~reg0_q ))) # (\i1|E_o[12]~reg0_q  & (\i1|F_o[12]~reg0_q )) ) + ( \i1|Gate1|SIG1 [12] ) + ( \i1|Add6~46  ))

	.dataa(!\i1|E_o[12]~reg0_q ),
	.datab(gnd),
	.datac(!\i1|F_o[12]~reg0_q ),
	.datad(!\i1|G_o[12]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|Gate1|SIG1 [12]),
	.datag(gnd),
	.cin(\i1|Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~49_sumout ),
	.cout(\i1|Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~49 .extended_lut = "off";
defparam \i1|Add6~49 .lut_mask = 64'h0000FF00000005AF;
defparam \i1|Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N48
cyclonev_lcell_comb \h4[12]~_wirecell (
// Equation(s):
// \h4[12]~_wirecell_combout  = ( !h4[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h4[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[12]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[12]~_wirecell .extended_lut = "off";
defparam \h4[12]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h4[12]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y31_N38
dffeas \i1|reg_e[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~49_sumout ),
	.asdata(\h4[12]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[12] .is_wysiwyg = "true";
defparam \i1|reg_e[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N47
dffeas \i1|E_o[12]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[12]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y31_N40
dffeas \i1|reg_e[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~53_sumout ),
	.asdata(h4[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[13] .is_wysiwyg = "true";
defparam \i1|reg_e[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y29_N29
dffeas \i1|E_o[13]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[13]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y27_N12
cyclonev_lcell_comb \i1|reg_f[13]~feeder (
// Equation(s):
// \i1|reg_f[13]~feeder_combout  = ( \i1|E_o[13]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[13]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[13]~feeder .extended_lut = "off";
defparam \i1|reg_f[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_f[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y29_N39
cyclonev_lcell_comb \Add7~53 (
// Equation(s):
// \Add7~53_sumout  = SUM(( !h5[13] ) + ( \i1|F_o[13]~reg0_q  ) + ( \Add7~50  ))
// \Add7~54  = CARRY(( !h5[13] ) + ( \i1|F_o[13]~reg0_q  ) + ( \Add7~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|F_o[13]~reg0_q ),
	.datad(!h5[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~53_sumout ),
	.cout(\Add7~54 ),
	.shareout());
// synopsys translate_off
defparam \Add7~53 .extended_lut = "off";
defparam \Add7~53 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add7~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y27_N24
cyclonev_lcell_comb \h5[13]~4 (
// Equation(s):
// \h5[13]~4_combout  = ( !\Add7~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[13]~4 .extended_lut = "off";
defparam \h5[13]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h5[13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y27_N26
dffeas \h5[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h5[13]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[13]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[13] .is_wysiwyg = "true";
defparam \h5[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y27_N15
cyclonev_lcell_comb \h5[13]~_wirecell (
// Equation(s):
// \h5[13]~_wirecell_combout  = !h5[13]

	.dataa(!h5[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[13]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[13]~_wirecell .extended_lut = "off";
defparam \h5[13]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \h5[13]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y27_N13
dffeas \i1|reg_f[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[13]~feeder_combout ),
	.asdata(\h5[13]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[13] .is_wysiwyg = "true";
defparam \i1|reg_f[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N38
dffeas \i1|F_o[13]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[13]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y29_N39
cyclonev_lcell_comb \i1|reg_g[13]~feeder (
// Equation(s):
// \i1|reg_g[13]~feeder_combout  = ( \i1|F_o[13]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_o[13]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[13]~feeder .extended_lut = "off";
defparam \i1|reg_g[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_g[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y29_N39
cyclonev_lcell_comb \Add8~53 (
// Equation(s):
// \Add8~53_sumout  = SUM(( h6[13] ) + ( \i1|G_o[13]~reg0_q  ) + ( \Add8~50  ))
// \Add8~54  = CARRY(( h6[13] ) + ( \i1|G_o[13]~reg0_q  ) + ( \Add8~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|G_o[13]~reg0_q ),
	.datad(!h6[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~53_sumout ),
	.cout(\Add8~54 ),
	.shareout());
// synopsys translate_off
defparam \Add8~53 .extended_lut = "off";
defparam \Add8~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add8~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y29_N27
cyclonev_lcell_comb \h6[13]~feeder (
// Equation(s):
// \h6[13]~feeder_combout  = ( \Add8~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add8~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[13]~feeder .extended_lut = "off";
defparam \h6[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \h6[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y29_N29
dffeas \h6[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[13]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[13] .is_wysiwyg = "true";
defparam \h6[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y29_N40
dffeas \i1|reg_g[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[13]~feeder_combout ),
	.asdata(h6[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[13] .is_wysiwyg = "true";
defparam \i1|reg_g[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y31_N47
dffeas \i1|G_o[13]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[13]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y31_N12
cyclonev_lcell_comb \h6[14]~8 (
// Equation(s):
// \h6[14]~8_combout  = ( !\Add8~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add8~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[14]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[14]~8 .extended_lut = "off";
defparam \h6[14]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h6[14]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y31_N14
dffeas \h6[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[14]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[14]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[14] .is_wysiwyg = "true";
defparam \h6[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y31_N45
cyclonev_lcell_comb \h6[14]~_wirecell (
// Equation(s):
// \h6[14]~_wirecell_combout  = ( !h6[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h6[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[14]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[14]~_wirecell .extended_lut = "off";
defparam \h6[14]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h6[14]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y31_N43
dffeas \i1|reg_g[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[14]~feeder_combout ),
	.asdata(\h6[14]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[14] .is_wysiwyg = "true";
defparam \i1|reg_g[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N23
dffeas \i1|G_o[14]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[14]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y29_N45
cyclonev_lcell_comb \h4[14]~_wirecell (
// Equation(s):
// \h4[14]~_wirecell_combout  = !h4[14]

	.dataa(!h4[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[14]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[14]~_wirecell .extended_lut = "off";
defparam \h4[14]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \h4[14]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y31_N43
dffeas \i1|reg_e[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~57_sumout ),
	.asdata(\h4[14]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[14] .is_wysiwyg = "true";
defparam \i1|reg_e[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y29_N38
dffeas \i1|E_o[14]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[14]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[14]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_o[14]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y31_N39
cyclonev_lcell_comb \i1|reg_f[14]~feeder (
// Equation(s):
// \i1|reg_f[14]~feeder_combout  = ( \i1|E_o[14]~reg0DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[14]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[14]~feeder .extended_lut = "off";
defparam \i1|reg_f[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_f[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y31_N36
cyclonev_lcell_comb \h5[14]~_wirecell (
// Equation(s):
// \h5[14]~_wirecell_combout  = ( !h5[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h5[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[14]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[14]~_wirecell .extended_lut = "off";
defparam \h5[14]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h5[14]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y31_N40
dffeas \i1|reg_f[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[14]~feeder_combout ),
	.asdata(\h5[14]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[14] .is_wysiwyg = "true";
defparam \i1|reg_f[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N25
dffeas \i1|F_o[14]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[14]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y29_N42
cyclonev_lcell_comb \Add7~57 (
// Equation(s):
// \Add7~57_sumout  = SUM(( !h5[14] ) + ( \i1|F_o[14]~reg0_q  ) + ( \Add7~54  ))
// \Add7~58  = CARRY(( !h5[14] ) + ( \i1|F_o[14]~reg0_q  ) + ( \Add7~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h5[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_o[14]~reg0_q ),
	.datag(gnd),
	.cin(\Add7~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~57_sumout ),
	.cout(\Add7~58 ),
	.shareout());
// synopsys translate_off
defparam \Add7~57 .extended_lut = "off";
defparam \Add7~57 .lut_mask = 64'h0000FF000000F0F0;
defparam \Add7~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y31_N9
cyclonev_lcell_comb \h5[14]~5 (
// Equation(s):
// \h5[14]~5_combout  = ( !\Add7~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[14]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[14]~5 .extended_lut = "off";
defparam \h5[14]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h5[14]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y31_N11
dffeas \h5[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h5[14]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[14]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[14] .is_wysiwyg = "true";
defparam \h5[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y29_N47
dffeas \h5[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add7~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[15]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[15] .is_wysiwyg = "true";
defparam \h5[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y29_N37
dffeas \i1|reg_f[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[15]~feeder_combout ),
	.asdata(h5[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[15] .is_wysiwyg = "true";
defparam \i1|reg_f[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y29_N58
dffeas \i1|F_o[15]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[15]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y31_N3
cyclonev_lcell_comb \i1|reg_g[15]~feeder (
// Equation(s):
// \i1|reg_g[15]~feeder_combout  = ( \i1|F_o[15]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_o[15]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[15]~feeder .extended_lut = "off";
defparam \i1|reg_g[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_g[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y29_N21
cyclonev_lcell_comb \h6[15]~_wirecell (
// Equation(s):
// \h6[15]~_wirecell_combout  = ( !h6[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h6[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[15]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[15]~_wirecell .extended_lut = "off";
defparam \h6[15]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h6[15]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y31_N5
dffeas \i1|reg_g[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[15]~feeder_combout ),
	.asdata(\h6[15]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[15] .is_wysiwyg = "true";
defparam \i1|reg_g[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N1
dffeas \i1|G_o[15]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[15]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y31_N33
cyclonev_lcell_comb \i1|reg_h[15]~feeder (
// Equation(s):
// \i1|reg_h[15]~feeder_combout  = \i1|G_o[15]~reg0_q 

	.dataa(!\i1|G_o[15]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[15]~feeder .extended_lut = "off";
defparam \i1|reg_h[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_h[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y29_N9
cyclonev_lcell_comb \h7[15]~_wirecell (
// Equation(s):
// \h7[15]~_wirecell_combout  = !h7[15]

	.dataa(!h7[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[15]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[15]~_wirecell .extended_lut = "off";
defparam \h7[15]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \h7[15]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y31_N34
dffeas \i1|reg_h[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[15]~feeder_combout ),
	.asdata(\h7[15]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[15] .is_wysiwyg = "true";
defparam \i1|reg_h[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y31_N27
cyclonev_lcell_comb \i1|H_o[15]~reg0feeder (
// Equation(s):
// \i1|H_o[15]~reg0feeder_combout  = ( \i1|reg_h [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_h [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_o[15]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_o[15]~reg0feeder .extended_lut = "off";
defparam \i1|H_o[15]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|H_o[15]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y31_N28
dffeas \i1|H_o[15]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[15]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y31_N46
dffeas \i1|reg_e[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~61_sumout ),
	.asdata(h4[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[15] .is_wysiwyg = "true";
defparam \i1|reg_e[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N58
dffeas \i1|E_o[15]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[15]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[15]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_o[15]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y29_N0
cyclonev_lcell_comb \i1|Gate1|SIG1[22] (
// Equation(s):
// \i1|Gate1|SIG1 [22] = ( \i1|E_o[1]~reg0DUPLICATE_q  & ( !\i1|E_o[28]~reg0DUPLICATE_q  $ (\i1|E_o[15]~reg0DUPLICATE_q ) ) ) # ( !\i1|E_o[1]~reg0DUPLICATE_q  & ( !\i1|E_o[28]~reg0DUPLICATE_q  $ (!\i1|E_o[15]~reg0DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\i1|E_o[28]~reg0DUPLICATE_q ),
	.datac(!\i1|E_o[15]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[1]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[22] .extended_lut = "off";
defparam \i1|Gate1|SIG1[22] .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \i1|Gate1|SIG1[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y30_N42
cyclonev_lcell_comb \i1|reg_e[22]~feeder (
// Equation(s):
// \i1|reg_e[22]~feeder_combout  = \i1|Add7~89_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|Add7~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_e[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_e[22]~feeder .extended_lut = "off";
defparam \i1|reg_e[22]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \i1|reg_e[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y30_N43
dffeas \i1|reg_e[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_e[22]~feeder_combout ),
	.asdata(h4[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[22] .is_wysiwyg = "true";
defparam \i1|reg_e[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y29_N26
dffeas \i1|E_o[22]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[22]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y28_N54
cyclonev_lcell_comb \i1|reg_f[22]~feeder (
// Equation(s):
// \i1|reg_f[22]~feeder_combout  = \i1|E_o[22]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|E_o[22]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[22]~feeder .extended_lut = "off";
defparam \i1|reg_f[22]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_f[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y28_N55
dffeas \i1|reg_f[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[22]~feeder_combout ),
	.asdata(h5[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[22] .is_wysiwyg = "true";
defparam \i1|reg_f[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y30_N47
dffeas \i1|F_o[22]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[22]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y28_N3
cyclonev_lcell_comb \Add7~85 (
// Equation(s):
// \Add7~85_sumout  = SUM(( \i1|F_o[21]~reg0DUPLICATE_q  ) + ( h5[21] ) + ( \Add7~82  ))
// \Add7~86  = CARRY(( \i1|F_o[21]~reg0DUPLICATE_q  ) + ( h5[21] ) + ( \Add7~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h5[21]),
	.datad(!\i1|F_o[21]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~85_sumout ),
	.cout(\Add7~86 ),
	.shareout());
// synopsys translate_off
defparam \Add7~85 .extended_lut = "off";
defparam \Add7~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add7~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y28_N6
cyclonev_lcell_comb \Add7~89 (
// Equation(s):
// \Add7~89_sumout  = SUM(( \i1|F_o[22]~reg0_q  ) + ( h5[22] ) + ( \Add7~86  ))
// \Add7~90  = CARRY(( \i1|F_o[22]~reg0_q  ) + ( h5[22] ) + ( \Add7~86  ))

	.dataa(gnd),
	.datab(!h5[22]),
	.datac(!\i1|F_o[22]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~89_sumout ),
	.cout(\Add7~90 ),
	.shareout());
// synopsys translate_off
defparam \Add7~89 .extended_lut = "off";
defparam \Add7~89 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add7~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y28_N8
dffeas \h5[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add7~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[22]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[22] .is_wysiwyg = "true";
defparam \h5[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y28_N9
cyclonev_lcell_comb \Add7~93 (
// Equation(s):
// \Add7~93_sumout  = SUM(( \i1|F_o[23]~reg0DUPLICATE_q  ) + ( h5[23] ) + ( \Add7~90  ))
// \Add7~94  = CARRY(( \i1|F_o[23]~reg0DUPLICATE_q  ) + ( h5[23] ) + ( \Add7~90  ))

	.dataa(!\i1|F_o[23]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(!h5[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~93_sumout ),
	.cout(\Add7~94 ),
	.shareout());
// synopsys translate_off
defparam \Add7~93 .extended_lut = "off";
defparam \Add7~93 .lut_mask = 64'h0000F0F000005555;
defparam \Add7~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y28_N11
dffeas \h5[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add7~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[23]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[23] .is_wysiwyg = "true";
defparam \h5[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y28_N20
dffeas \i1|reg_f[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[23]~feeder_combout ),
	.asdata(h5[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[23] .is_wysiwyg = "true";
defparam \i1|reg_f[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y28_N23
dffeas \i1|F_o[23]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[23]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y30_N10
dffeas \i1|reg_e[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~93_sumout ),
	.asdata(h4[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[23] .is_wysiwyg = "true";
defparam \i1|reg_e[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y29_N56
dffeas \i1|E_o[23]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[23]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y29_N54
cyclonev_lcell_comb \i1|Gate1|SIG1[17] (
// Equation(s):
// \i1|Gate1|SIG1 [17] = ( \i1|E_o[10]~reg0_q  & ( !\i1|E_o[28]~reg0DUPLICATE_q  $ (\i1|E_o[23]~reg0_q ) ) ) # ( !\i1|E_o[10]~reg0_q  & ( !\i1|E_o[28]~reg0DUPLICATE_q  $ (!\i1|E_o[23]~reg0_q ) ) )

	.dataa(gnd),
	.datab(!\i1|E_o[28]~reg0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\i1|E_o[23]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|E_o[10]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[17] .extended_lut = "off";
defparam \i1|Gate1|SIG1[17] .lut_mask = 64'h33CC33CCCC33CC33;
defparam \i1|Gate1|SIG1[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N12
cyclonev_lcell_comb \h4[17]~_wirecell (
// Equation(s):
// \h4[17]~_wirecell_combout  = ( !h4[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h4[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[17]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[17]~_wirecell .extended_lut = "off";
defparam \h4[17]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h4[17]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y31_N53
dffeas \i1|reg_e[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~69_sumout ),
	.asdata(\h4[17]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[17] .is_wysiwyg = "true";
defparam \i1|reg_e[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N55
dffeas \i1|E_o[17]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[17]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y31_N36
cyclonev_lcell_comb \i1|reg_f[17]~feeder (
// Equation(s):
// \i1|reg_f[17]~feeder_combout  = \i1|E_o[17]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[17]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[17]~feeder .extended_lut = "off";
defparam \i1|reg_f[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_f[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y29_N51
cyclonev_lcell_comb \Add7~69 (
// Equation(s):
// \Add7~69_sumout  = SUM(( \i1|F_o[17]~reg0_q  ) + ( h5[17] ) + ( \Add7~66  ))
// \Add7~70  = CARRY(( \i1|F_o[17]~reg0_q  ) + ( h5[17] ) + ( \Add7~66  ))

	.dataa(!h5[17]),
	.datab(gnd),
	.datac(!\i1|F_o[17]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~69_sumout ),
	.cout(\Add7~70 ),
	.shareout());
// synopsys translate_off
defparam \Add7~69 .extended_lut = "off";
defparam \Add7~69 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add7~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y29_N53
dffeas \h5[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add7~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[17]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[17] .is_wysiwyg = "true";
defparam \h5[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y31_N37
dffeas \i1|reg_f[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[17]~feeder_combout ),
	.asdata(h5[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[17] .is_wysiwyg = "true";
defparam \i1|reg_f[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N32
dffeas \i1|F_o[17]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[17]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y30_N24
cyclonev_lcell_comb \i1|reg_g[17]~feeder (
// Equation(s):
// \i1|reg_g[17]~feeder_combout  = ( \i1|F_o[17]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_o[17]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[17]~feeder .extended_lut = "off";
defparam \i1|reg_g[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_g[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y29_N51
cyclonev_lcell_comb \Add8~69 (
// Equation(s):
// \Add8~69_sumout  = SUM(( !h6[17] ) + ( \i1|G_o[17]~reg0_q  ) + ( \Add8~66  ))
// \Add8~70  = CARRY(( !h6[17] ) + ( \i1|G_o[17]~reg0_q  ) + ( \Add8~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|G_o[17]~reg0_q ),
	.datad(!h6[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~69_sumout ),
	.cout(\Add8~70 ),
	.shareout());
// synopsys translate_off
defparam \Add8~69 .extended_lut = "off";
defparam \Add8~69 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add8~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y31_N45
cyclonev_lcell_comb \h6[17]~11 (
// Equation(s):
// \h6[17]~11_combout  = ( !\Add8~69_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add8~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[17]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[17]~11 .extended_lut = "off";
defparam \h6[17]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h6[17]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y31_N47
dffeas \h6[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[17]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[17]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[17] .is_wysiwyg = "true";
defparam \h6[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y30_N57
cyclonev_lcell_comb \h6[17]~_wirecell (
// Equation(s):
// \h6[17]~_wirecell_combout  = ( !h6[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!h6[17]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[17]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[17]~_wirecell .extended_lut = "off";
defparam \h6[17]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h6[17]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y30_N25
dffeas \i1|reg_g[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[17]~feeder_combout ),
	.asdata(\h6[17]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[17] .is_wysiwyg = "true";
defparam \i1|reg_g[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N38
dffeas \i1|G_o[17]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[17]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y31_N36
cyclonev_lcell_comb \i1|reg_h[17]~feeder (
// Equation(s):
// \i1|reg_h[17]~feeder_combout  = \i1|G_o[17]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|G_o[17]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[17]~feeder .extended_lut = "off";
defparam \i1|reg_h[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_h[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y31_N37
dffeas \i1|reg_h[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[17]~feeder_combout ),
	.asdata(h7[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[17] .is_wysiwyg = "true";
defparam \i1|reg_h[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N23
dffeas \i1|H_o[17]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_h [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[17]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N51
cyclonev_lcell_comb \Add9~69 (
// Equation(s):
// \Add9~69_sumout  = SUM(( \i1|H_o[17]~reg0_q  ) + ( h7[17] ) + ( \Add9~66  ))
// \Add9~70  = CARRY(( \i1|H_o[17]~reg0_q  ) + ( h7[17] ) + ( \Add9~66  ))

	.dataa(!h7[17]),
	.datab(gnd),
	.datac(!\i1|H_o[17]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~69_sumout ),
	.cout(\Add9~70 ),
	.shareout());
// synopsys translate_off
defparam \Add9~69 .extended_lut = "off";
defparam \Add9~69 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add9~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N53
dffeas \h7[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add9~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[17]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[17] .is_wysiwyg = "true";
defparam \h7[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y31_N56
dffeas \h7[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add9~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h7[18]),
	.prn(vcc));
// synopsys translate_off
defparam \h7[18] .is_wysiwyg = "true";
defparam \h7[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N49
dffeas \i1|reg_h[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[18]~feeder_combout ),
	.asdata(h7[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[18] .is_wysiwyg = "true";
defparam \i1|reg_h[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N35
dffeas \i1|H_o[18]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_h [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[18]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N27
cyclonev_lcell_comb \h4[18]~_wirecell (
// Equation(s):
// \h4[18]~_wirecell_combout  = ( !h4[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!h4[18]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[18]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[18]~_wirecell .extended_lut = "off";
defparam \h4[18]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h4[18]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y31_N55
dffeas \i1|reg_e[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~73_sumout ),
	.asdata(\h4[18]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[18] .is_wysiwyg = "true";
defparam \i1|reg_e[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y29_N8
dffeas \i1|E_o[18]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[18]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y32_N18
cyclonev_lcell_comb \i1|reg_f[18]~feeder (
// Equation(s):
// \i1|reg_f[18]~feeder_combout  = ( \i1|E_o[18]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[18]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[18]~feeder .extended_lut = "off";
defparam \i1|reg_f[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_f[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y29_N54
cyclonev_lcell_comb \Add7~73 (
// Equation(s):
// \Add7~73_sumout  = SUM(( \i1|F_o[18]~reg0_q  ) + ( !h5[18] ) + ( \Add7~70  ))
// \Add7~74  = CARRY(( \i1|F_o[18]~reg0_q  ) + ( !h5[18] ) + ( \Add7~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h5[18]),
	.datad(!\i1|F_o[18]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~73_sumout ),
	.cout(\Add7~74 ),
	.shareout());
// synopsys translate_off
defparam \Add7~73 .extended_lut = "off";
defparam \Add7~73 .lut_mask = 64'h00000F0F000000FF;
defparam \Add7~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y29_N30
cyclonev_lcell_comb \h5[18]~7 (
// Equation(s):
// \h5[18]~7_combout  = ( !\Add7~73_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[18]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[18]~7 .extended_lut = "off";
defparam \h5[18]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h5[18]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y29_N32
dffeas \h5[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h5[18]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[18]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[18] .is_wysiwyg = "true";
defparam \h5[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y32_N21
cyclonev_lcell_comb \h5[18]~_wirecell (
// Equation(s):
// \h5[18]~_wirecell_combout  = ( !h5[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h5[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[18]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[18]~_wirecell .extended_lut = "off";
defparam \h5[18]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h5[18]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y32_N19
dffeas \i1|reg_f[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[18]~feeder_combout ),
	.asdata(\h5[18]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[18] .is_wysiwyg = "true";
defparam \i1|reg_f[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N41
dffeas \i1|F_o[18]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[18]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N6
cyclonev_lcell_comb \i1|reg_g[18]~feeder (
// Equation(s):
// \i1|reg_g[18]~feeder_combout  = \i1|F_o[18]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|F_o[18]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[18]~feeder .extended_lut = "off";
defparam \i1|reg_g[18]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_g[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y33_N8
dffeas \i1|reg_g[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[18]~feeder_combout ),
	.asdata(h6[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[18] .is_wysiwyg = "true";
defparam \i1|reg_g[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N9
cyclonev_lcell_comb \i1|G_o[18]~reg0feeder (
// Equation(s):
// \i1|G_o[18]~reg0feeder_combout  = \i1|reg_g [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|reg_g [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_o[18]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_o[18]~reg0feeder .extended_lut = "off";
defparam \i1|G_o[18]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|G_o[18]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y33_N11
dffeas \i1|G_o[18]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|G_o[18]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[18]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y29_N54
cyclonev_lcell_comb \Add8~73 (
// Equation(s):
// \Add8~73_sumout  = SUM(( \i1|G_o[18]~reg0_q  ) + ( h6[18] ) + ( \Add8~70  ))
// \Add8~74  = CARRY(( \i1|G_o[18]~reg0_q  ) + ( h6[18] ) + ( \Add8~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h6[18]),
	.datad(!\i1|G_o[18]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~73_sumout ),
	.cout(\Add8~74 ),
	.shareout());
// synopsys translate_off
defparam \Add8~73 .extended_lut = "off";
defparam \Add8~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add8~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y29_N47
dffeas \h6[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add8~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[18]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[18] .is_wysiwyg = "true";
defparam \h6[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y29_N57
cyclonev_lcell_comb \Add8~77 (
// Equation(s):
// \Add8~77_sumout  = SUM(( \i1|G_o[19]~reg0_q  ) + ( h6[19] ) + ( \Add8~74  ))
// \Add8~78  = CARRY(( \i1|G_o[19]~reg0_q  ) + ( h6[19] ) + ( \Add8~74  ))

	.dataa(!\i1|G_o[19]~reg0_q ),
	.datab(gnd),
	.datac(!h6[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~77_sumout ),
	.cout(\Add8~78 ),
	.shareout());
// synopsys translate_off
defparam \Add8~77 .extended_lut = "off";
defparam \Add8~77 .lut_mask = 64'h0000F0F000005555;
defparam \Add8~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y33_N56
dffeas \h6[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add8~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[19]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[19] .is_wysiwyg = "true";
defparam \h6[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y28_N2
dffeas \h6[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add8~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[20]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[20] .is_wysiwyg = "true";
defparam \h6[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y30_N40
dffeas \i1|reg_g[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[20]~feeder_combout ),
	.asdata(h6[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[20] .is_wysiwyg = "true";
defparam \i1|reg_g[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y30_N36
cyclonev_lcell_comb \i1|G_o[20]~reg0feeder (
// Equation(s):
// \i1|G_o[20]~reg0feeder_combout  = ( \i1|reg_g [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_g [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_o[20]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_o[20]~reg0feeder .extended_lut = "off";
defparam \i1|G_o[20]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|G_o[20]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y30_N38
dffeas \i1|G_o[20]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|G_o[20]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[20]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[20]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|G_o[20]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y30_N15
cyclonev_lcell_comb \i1|reg_e[20]~feeder (
// Equation(s):
// \i1|reg_e[20]~feeder_combout  = \i1|Add7~81_sumout 

	.dataa(!\i1|Add7~81_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_e[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_e[20]~feeder .extended_lut = "off";
defparam \i1|reg_e[20]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_e[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y30_N16
dffeas \i1|reg_e[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_e[20]~feeder_combout ),
	.asdata(h4[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[20] .is_wysiwyg = "true";
defparam \i1|reg_e[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y32_N51
cyclonev_lcell_comb \i1|E_o[20]~reg0feeder (
// Equation(s):
// \i1|E_o[20]~reg0feeder_combout  = ( \i1|reg_e [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_e [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|E_o[20]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|E_o[20]~reg0feeder .extended_lut = "off";
defparam \i1|E_o[20]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|E_o[20]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y32_N52
dffeas \i1|E_o[20]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|E_o[20]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[20]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y28_N36
cyclonev_lcell_comb \i1|reg_f[20]~feeder (
// Equation(s):
// \i1|reg_f[20]~feeder_combout  = ( \i1|E_o[20]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[20]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[20]~feeder .extended_lut = "off";
defparam \i1|reg_f[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_f[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y28_N37
dffeas \i1|reg_f[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[20]~feeder_combout ),
	.asdata(h5[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[20] .is_wysiwyg = "true";
defparam \i1|reg_f[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y30_N54
cyclonev_lcell_comb \i1|F_o[20]~reg0feeder (
// Equation(s):
// \i1|F_o[20]~reg0feeder_combout  = ( \i1|reg_f [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_f [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|F_o[20]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|F_o[20]~reg0feeder .extended_lut = "off";
defparam \i1|F_o[20]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|F_o[20]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y30_N56
dffeas \i1|F_o[20]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|F_o[20]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[20]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y29_N57
cyclonev_lcell_comb \Add7~77 (
// Equation(s):
// \Add7~77_sumout  = SUM(( \i1|F_o[19]~reg0_q  ) + ( h5[19] ) + ( \Add7~74  ))
// \Add7~78  = CARRY(( \i1|F_o[19]~reg0_q  ) + ( h5[19] ) + ( \Add7~74  ))

	.dataa(gnd),
	.datab(!h5[19]),
	.datac(!\i1|F_o[19]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~77_sumout ),
	.cout(\Add7~78 ),
	.shareout());
// synopsys translate_off
defparam \Add7~77 .extended_lut = "off";
defparam \Add7~77 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add7~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y29_N59
dffeas \h5[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add7~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[19]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[19] .is_wysiwyg = "true";
defparam \h5[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y28_N0
cyclonev_lcell_comb \Add7~81 (
// Equation(s):
// \Add7~81_sumout  = SUM(( \i1|F_o[20]~reg0_q  ) + ( h5[20] ) + ( \Add7~78  ))
// \Add7~82  = CARRY(( \i1|F_o[20]~reg0_q  ) + ( h5[20] ) + ( \Add7~78  ))

	.dataa(!h5[20]),
	.datab(gnd),
	.datac(!\i1|F_o[20]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~81_sumout ),
	.cout(\Add7~82 ),
	.shareout());
// synopsys translate_off
defparam \Add7~81 .extended_lut = "off";
defparam \Add7~81 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add7~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y28_N2
dffeas \h5[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add7~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[20]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[20] .is_wysiwyg = "true";
defparam \h5[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y28_N5
dffeas \h5[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add7~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[21]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[21] .is_wysiwyg = "true";
defparam \h5[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y28_N50
dffeas \i1|reg_f[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[21]~feeder_combout ),
	.asdata(h5[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[21] .is_wysiwyg = "true";
defparam \i1|reg_f[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y28_N51
cyclonev_lcell_comb \i1|F_o[21]~reg0feeder (
// Equation(s):
// \i1|F_o[21]~reg0feeder_combout  = \i1|reg_f [21]

	.dataa(!\i1|reg_f [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|F_o[21]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|F_o[21]~reg0feeder .extended_lut = "off";
defparam \i1|F_o[21]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \i1|F_o[21]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y28_N53
dffeas \i1|F_o[21]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|F_o[21]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[21]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y28_N30
cyclonev_lcell_comb \i1|reg_g[21]~feeder (
// Equation(s):
// \i1|reg_g[21]~feeder_combout  = \i1|F_o[21]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|F_o[21]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[21]~feeder .extended_lut = "off";
defparam \i1|reg_g[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_g[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y28_N32
dffeas \i1|reg_g[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[21]~feeder_combout ),
	.asdata(h6[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[21] .is_wysiwyg = "true";
defparam \i1|reg_g[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y28_N35
dffeas \i1|G_o[21]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[21]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y28_N12
cyclonev_lcell_comb \i1|reg_h[21]~feeder (
// Equation(s):
// \i1|reg_h[21]~feeder_combout  = ( \i1|G_o[21]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_o[21]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[21]~feeder .extended_lut = "off";
defparam \i1|reg_h[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_h[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y28_N15
cyclonev_lcell_comb \h7[21]~_wirecell (
// Equation(s):
// \h7[21]~_wirecell_combout  = !h7[21]

	.dataa(!h7[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h7[21]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h7[21]~_wirecell .extended_lut = "off";
defparam \h7[21]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \h7[21]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y28_N13
dffeas \i1|reg_h[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[21]~feeder_combout ),
	.asdata(\h7[21]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[21] .is_wysiwyg = "true";
defparam \i1|reg_h[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N49
dffeas \i1|H_o[21]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_h [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[21]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y30_N12
cyclonev_lcell_comb \i1|reg_e[21]~feeder (
// Equation(s):
// \i1|reg_e[21]~feeder_combout  = ( \i1|Add7~85_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add7~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_e[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_e[21]~feeder .extended_lut = "off";
defparam \i1|reg_e[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_e[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y30_N13
dffeas \i1|reg_e[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_e[21]~feeder_combout ),
	.asdata(h4[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[21] .is_wysiwyg = "true";
defparam \i1|reg_e[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y29_N59
dffeas \i1|E_o[21]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[21]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y30_N48
cyclonev_lcell_comb \i1|Gate1|SIG1[28] (
// Equation(s):
// \i1|Gate1|SIG1 [28] = ( \i1|E_o[21]~reg0_q  & ( \i1|E_o[2]~reg0_q  & ( \i1|E_o[7]~reg0_q  ) ) ) # ( !\i1|E_o[21]~reg0_q  & ( \i1|E_o[2]~reg0_q  & ( !\i1|E_o[7]~reg0_q  ) ) ) # ( \i1|E_o[21]~reg0_q  & ( !\i1|E_o[2]~reg0_q  & ( !\i1|E_o[7]~reg0_q  ) ) ) # ( 
// !\i1|E_o[21]~reg0_q  & ( !\i1|E_o[2]~reg0_q  & ( \i1|E_o[7]~reg0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[7]~reg0_q ),
	.datad(gnd),
	.datae(!\i1|E_o[21]~reg0_q ),
	.dataf(!\i1|E_o[2]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[28] .extended_lut = "off";
defparam \i1|Gate1|SIG1[28] .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \i1|Gate1|SIG1[28] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y30_N54
cyclonev_lcell_comb \i1|reg_e[28]~feeder (
// Equation(s):
// \i1|reg_e[28]~feeder_combout  = ( \i1|Add7~113_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add7~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_e[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_e[28]~feeder .extended_lut = "off";
defparam \i1|reg_e[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_e[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y28_N0
cyclonev_lcell_comb \h4[28]~_wirecell (
// Equation(s):
// \h4[28]~_wirecell_combout  = ( !h4[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h4[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[28]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[28]~_wirecell .extended_lut = "off";
defparam \h4[28]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h4[28]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y30_N56
dffeas \i1|reg_e[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_e[28]~feeder_combout ),
	.asdata(\h4[28]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[28] .is_wysiwyg = "true";
defparam \i1|reg_e[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y29_N16
dffeas \i1|E_o[28]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[28]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y28_N24
cyclonev_lcell_comb \i1|reg_f[28]~feeder (
// Equation(s):
// \i1|reg_f[28]~feeder_combout  = ( \i1|E_o[28]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[28]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[28]~feeder .extended_lut = "off";
defparam \i1|reg_f[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_f[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y28_N24
cyclonev_lcell_comb \Add7~113 (
// Equation(s):
// \Add7~113_sumout  = SUM(( !h5[28] ) + ( \i1|F_o[28]~reg0_q  ) + ( \Add7~110  ))
// \Add7~114  = CARRY(( !h5[28] ) + ( \i1|F_o[28]~reg0_q  ) + ( \Add7~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|F_o[28]~reg0_q ),
	.datad(!h5[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~113_sumout ),
	.cout(\Add7~114 ),
	.shareout());
// synopsys translate_off
defparam \Add7~113 .extended_lut = "off";
defparam \Add7~113 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add7~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y28_N18
cyclonev_lcell_comb \h5[28]~11 (
// Equation(s):
// \h5[28]~11_combout  = ( !\Add7~113_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[28]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[28]~11 .extended_lut = "off";
defparam \h5[28]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h5[28]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y28_N20
dffeas \h5[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h5[28]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[28]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[28] .is_wysiwyg = "true";
defparam \h5[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y28_N9
cyclonev_lcell_comb \h5[28]~_wirecell (
// Equation(s):
// \h5[28]~_wirecell_combout  = ( !h5[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h5[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[28]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[28]~_wirecell .extended_lut = "off";
defparam \h5[28]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h5[28]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y28_N26
dffeas \i1|reg_f[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[28]~feeder_combout ),
	.asdata(\h5[28]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[28] .is_wysiwyg = "true";
defparam \i1|reg_f[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y28_N27
cyclonev_lcell_comb \i1|F_o[28]~reg0feeder (
// Equation(s):
// \i1|F_o[28]~reg0feeder_combout  = \i1|reg_f [28]

	.dataa(!\i1|reg_f [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|F_o[28]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|F_o[28]~reg0feeder .extended_lut = "off";
defparam \i1|F_o[28]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \i1|F_o[28]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y28_N29
dffeas \i1|F_o[28]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|F_o[28]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[28]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y28_N57
cyclonev_lcell_comb \i1|reg_g[28]~feeder (
// Equation(s):
// \i1|reg_g[28]~feeder_combout  = \i1|F_o[28]~reg0_q 

	.dataa(!\i1|F_o[28]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[28]~feeder .extended_lut = "off";
defparam \i1|reg_g[28]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_g[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y28_N24
cyclonev_lcell_comb \Add8~113 (
// Equation(s):
// \Add8~113_sumout  = SUM(( \i1|G_o[28]~reg0_q  ) + ( !h6[28] ) + ( \Add8~110  ))
// \Add8~114  = CARRY(( \i1|G_o[28]~reg0_q  ) + ( !h6[28] ) + ( \Add8~110  ))

	.dataa(!\i1|G_o[28]~reg0_q ),
	.datab(!h6[28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~113_sumout ),
	.cout(\Add8~114 ),
	.shareout());
// synopsys translate_off
defparam \Add8~113 .extended_lut = "off";
defparam \Add8~113 .lut_mask = 64'h0000333300005555;
defparam \Add8~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y28_N36
cyclonev_lcell_comb \h6[28]~17 (
// Equation(s):
// \h6[28]~17_combout  = ( !\Add8~113_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add8~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[28]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[28]~17 .extended_lut = "off";
defparam \h6[28]~17 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h6[28]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y28_N38
dffeas \h6[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h6[28]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[28]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[28] .is_wysiwyg = "true";
defparam \h6[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y28_N39
cyclonev_lcell_comb \h6[28]~_wirecell (
// Equation(s):
// \h6[28]~_wirecell_combout  = !h6[28]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h6[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[28]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[28]~_wirecell .extended_lut = "off";
defparam \h6[28]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h6[28]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y28_N59
dffeas \i1|reg_g[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[28]~feeder_combout ),
	.asdata(\h6[28]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[28] .is_wysiwyg = "true";
defparam \i1|reg_g[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y28_N56
dffeas \i1|G_o[28]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[28]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y28_N29
dffeas \h6[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add8~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h6[29]),
	.prn(vcc));
// synopsys translate_off
defparam \h6[29] .is_wysiwyg = "true";
defparam \h6[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y28_N38
dffeas \i1|reg_g[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[29]~feeder_combout ),
	.asdata(h6[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[29] .is_wysiwyg = "true";
defparam \i1|reg_g[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y28_N52
dffeas \i1|G_o[29]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[29]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y28_N39
cyclonev_lcell_comb \i1|reg_h[29]~feeder (
// Equation(s):
// \i1|reg_h[29]~feeder_combout  = \i1|G_o[29]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|G_o[29]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[29]~feeder .extended_lut = "off";
defparam \i1|reg_h[29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_h[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y28_N40
dffeas \i1|reg_h[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[29]~feeder_combout ),
	.asdata(h7[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[29] .is_wysiwyg = "true";
defparam \i1|reg_h[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y30_N42
cyclonev_lcell_comb \i1|H_o[29]~reg0feeder (
// Equation(s):
// \i1|H_o[29]~reg0feeder_combout  = ( \i1|reg_h [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_h [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_o[29]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_o[29]~reg0feeder .extended_lut = "off";
defparam \i1|H_o[29]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|H_o[29]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y30_N43
dffeas \i1|H_o[29]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[29]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[29]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y29_N36
cyclonev_lcell_comb \i1|reg_a[29]~feeder (
// Equation(s):
// \i1|reg_a[29]~feeder_combout  = ( \i1|Add0~117_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_a[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_a[29]~feeder .extended_lut = "off";
defparam \i1|reg_a[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_a[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N21
cyclonev_lcell_comb \h0[29]~_wirecell (
// Equation(s):
// \h0[29]~_wirecell_combout  = ( !h0[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h0[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[29]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[29]~_wirecell .extended_lut = "off";
defparam \h0[29]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h0[29]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y29_N38
dffeas \i1|reg_a[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_a[29]~feeder_combout ),
	.asdata(\h0[29]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[29] .is_wysiwyg = "true";
defparam \i1|reg_a[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N48
cyclonev_lcell_comb \i1|A_o[29]~reg0feeder (
// Equation(s):
// \i1|A_o[29]~reg0feeder_combout  = \i1|reg_a [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|reg_a [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_o[29]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_o[29]~reg0feeder .extended_lut = "off";
defparam \i1|A_o[29]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|A_o[29]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y33_N50
dffeas \i1|A_o[29]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|A_o[29]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[29]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N36
cyclonev_lcell_comb \i1|reg_b[29]~feeder (
// Equation(s):
// \i1|reg_b[29]~feeder_combout  = ( \i1|A_o[29]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[29]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[29]~feeder .extended_lut = "off";
defparam \i1|reg_b[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_b[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N39
cyclonev_lcell_comb \h1[29]~_wirecell (
// Equation(s):
// \h1[29]~_wirecell_combout  = !h1[29]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h1[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[29]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[29]~_wirecell .extended_lut = "off";
defparam \h1[29]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h1[29]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y27_N38
dffeas \i1|reg_b[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[29]~feeder_combout ),
	.asdata(\h1[29]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[29] .is_wysiwyg = "true";
defparam \i1|reg_b[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N53
dffeas \i1|B_o[29]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[29]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N0
cyclonev_lcell_comb \i1|reg_c[29]~feeder (
// Equation(s):
// \i1|reg_c[29]~feeder_combout  = \i1|B_o[29]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[29]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[29]~feeder .extended_lut = "off";
defparam \i1|reg_c[29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_c[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N51
cyclonev_lcell_comb \h2[29]~_wirecell (
// Equation(s):
// \h2[29]~_wirecell_combout  = ( !h2[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h2[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[29]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[29]~_wirecell .extended_lut = "off";
defparam \h2[29]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h2[29]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y27_N2
dffeas \i1|reg_c[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[29]~feeder_combout ),
	.asdata(\h2[29]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[29] .is_wysiwyg = "true";
defparam \i1|reg_c[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N5
dffeas \i1|C_o[29]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[29]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N45
cyclonev_lcell_comb \i1|reg_d[29]~feeder (
// Equation(s):
// \i1|reg_d[29]~feeder_combout  = \i1|C_o[29]~reg0_q 

	.dataa(!\i1|C_o[29]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[29]~feeder .extended_lut = "off";
defparam \i1|reg_d[29]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_d[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N3
cyclonev_lcell_comb \h3[29]~_wirecell (
// Equation(s):
// \h3[29]~_wirecell_combout  = !h3[29]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h3[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[29]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[29]~_wirecell .extended_lut = "off";
defparam \h3[29]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h3[29]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y27_N47
dffeas \i1|reg_d[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[29]~feeder_combout ),
	.asdata(\h3[29]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[29] .is_wysiwyg = "true";
defparam \i1|reg_d[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N10
dffeas \i1|D_o[29]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[29]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y30_N30
cyclonev_lcell_comb \i1|reg_e[29]~feeder (
// Equation(s):
// \i1|reg_e[29]~feeder_combout  = ( \i1|Add7~117_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add7~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_e[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_e[29]~feeder .extended_lut = "off";
defparam \i1|reg_e[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_e[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y30_N31
dffeas \i1|reg_e[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_e[29]~feeder_combout ),
	.asdata(h4[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[29] .is_wysiwyg = "true";
defparam \i1|reg_e[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N26
dffeas \i1|E_o[29]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[29]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y28_N3
cyclonev_lcell_comb \i1|reg_f[29]~feeder (
// Equation(s):
// \i1|reg_f[29]~feeder_combout  = ( \i1|E_o[29]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[29]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[29]~feeder .extended_lut = "off";
defparam \i1|reg_f[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_f[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y28_N27
cyclonev_lcell_comb \Add7~117 (
// Equation(s):
// \Add7~117_sumout  = SUM(( h5[29] ) + ( \i1|F_o[29]~reg0_q  ) + ( \Add7~114  ))
// \Add7~118  = CARRY(( h5[29] ) + ( \i1|F_o[29]~reg0_q  ) + ( \Add7~114  ))

	.dataa(!\i1|F_o[29]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!h5[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~117_sumout ),
	.cout(\Add7~118 ),
	.shareout());
// synopsys translate_off
defparam \Add7~117 .extended_lut = "off";
defparam \Add7~117 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add7~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y28_N29
dffeas \h5[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add7~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[29]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[29] .is_wysiwyg = "true";
defparam \h5[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y28_N5
dffeas \i1|reg_f[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[29]~feeder_combout ),
	.asdata(h5[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[29] .is_wysiwyg = "true";
defparam \i1|reg_f[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y28_N2
dffeas \i1|F_o[29]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[29]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y28_N32
dffeas \h5[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add7~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[30]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[30] .is_wysiwyg = "true";
defparam \h5[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y28_N47
dffeas \i1|reg_f[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[30]~feeder_combout ),
	.asdata(h5[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[30] .is_wysiwyg = "true";
defparam \i1|reg_f[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y28_N43
dffeas \i1|F_o[30]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[30]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y30_N39
cyclonev_lcell_comb \h4[30]~_wirecell (
// Equation(s):
// \h4[30]~_wirecell_combout  = ( !h4[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h4[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[30]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[30]~_wirecell .extended_lut = "off";
defparam \h4[30]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h4[30]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y30_N31
dffeas \i1|reg_e[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~121_sumout ),
	.asdata(\h4[30]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[30] .is_wysiwyg = "true";
defparam \i1|reg_e[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y29_N20
dffeas \i1|E_o[30]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[30]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y29_N21
cyclonev_lcell_comb \i1|Gate1|SIG1[24] (
// Equation(s):
// \i1|Gate1|SIG1 [24] = !\i1|E_o[30]~reg0_q  $ (!\i1|E_o[3]~reg0_q  $ (\i1|E_o[17]~reg0DUPLICATE_q ))

	.dataa(!\i1|E_o[30]~reg0_q ),
	.datab(!\i1|E_o[3]~reg0_q ),
	.datac(!\i1|E_o[17]~reg0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[24] .extended_lut = "off";
defparam \i1|Gate1|SIG1[24] .lut_mask = 64'h6969696969696969;
defparam \i1|Gate1|SIG1[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y29_N51
cyclonev_lcell_comb \h4[24]~_wirecell (
// Equation(s):
// \h4[24]~_wirecell_combout  = ( !h4[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h4[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[24]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[24]~_wirecell .extended_lut = "off";
defparam \h4[24]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h4[24]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y30_N13
dffeas \i1|reg_e[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~97_sumout ),
	.asdata(\h4[24]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[24] .is_wysiwyg = "true";
defparam \i1|reg_e[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N10
dffeas \i1|E_o[24]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[24]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y29_N39
cyclonev_lcell_comb \i1|reg_f[24]~feeder (
// Equation(s):
// \i1|reg_f[24]~feeder_combout  = \i1|E_o[24]~reg0_q 

	.dataa(!\i1|E_o[24]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[24]~feeder .extended_lut = "off";
defparam \i1|reg_f[24]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_f[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y28_N12
cyclonev_lcell_comb \Add7~97 (
// Equation(s):
// \Add7~97_sumout  = SUM(( \i1|F_o[24]~reg0_q  ) + ( !h5[24] ) + ( \Add7~94  ))
// \Add7~98  = CARRY(( \i1|F_o[24]~reg0_q  ) + ( !h5[24] ) + ( \Add7~94  ))

	.dataa(!\i1|F_o[24]~reg0_q ),
	.datab(gnd),
	.datac(!h5[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~97_sumout ),
	.cout(\Add7~98 ),
	.shareout());
// synopsys translate_off
defparam \Add7~97 .extended_lut = "off";
defparam \Add7~97 .lut_mask = 64'h00000F0F00005555;
defparam \Add7~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y28_N21
cyclonev_lcell_comb \h5[24]~8 (
// Equation(s):
// \h5[24]~8_combout  = ( !\Add7~97_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[24]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[24]~8 .extended_lut = "off";
defparam \h5[24]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h5[24]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y28_N23
dffeas \h5[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h5[24]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[24]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[24] .is_wysiwyg = "true";
defparam \h5[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y29_N36
cyclonev_lcell_comb \h5[24]~_wirecell (
// Equation(s):
// \h5[24]~_wirecell_combout  = !h5[24]

	.dataa(gnd),
	.datab(!h5[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[24]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[24]~_wirecell .extended_lut = "off";
defparam \h5[24]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \h5[24]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y29_N41
dffeas \i1|reg_f[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[24]~feeder_combout ),
	.asdata(\h5[24]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[24] .is_wysiwyg = "true";
defparam \i1|reg_f[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y29_N38
dffeas \i1|F_o[24]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[24]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y28_N21
cyclonev_lcell_comb \h5[25]~9 (
// Equation(s):
// \h5[25]~9_combout  = ( !\Add7~101_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add7~101_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[25]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[25]~9 .extended_lut = "off";
defparam \h5[25]~9 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h5[25]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y28_N23
dffeas \h5[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h5[25]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[25]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[25] .is_wysiwyg = "true";
defparam \h5[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y28_N3
cyclonev_lcell_comb \h5[25]~_wirecell (
// Equation(s):
// \h5[25]~_wirecell_combout  = !h5[25]

	.dataa(!h5[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[25]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[25]~_wirecell .extended_lut = "off";
defparam \h5[25]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \h5[25]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y28_N2
dffeas \i1|reg_f[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[25]~feeder_combout ),
	.asdata(\h5[25]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[25] .is_wysiwyg = "true";
defparam \i1|reg_f[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y28_N49
dffeas \i1|F_o[25]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[25]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y30_N16
dffeas \i1|reg_e[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~101_sumout ),
	.asdata(h4[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[25] .is_wysiwyg = "true";
defparam \i1|reg_e[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N6
cyclonev_lcell_comb \i1|E_o[25]~reg0feeder (
// Equation(s):
// \i1|E_o[25]~reg0feeder_combout  = ( \i1|reg_e [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_e [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|E_o[25]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|E_o[25]~reg0feeder .extended_lut = "off";
defparam \i1|E_o[25]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|E_o[25]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y31_N8
dffeas \i1|E_o[25]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|E_o[25]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[25]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N15
cyclonev_lcell_comb \i1|Gate1|SIG1[19] (
// Equation(s):
// \i1|Gate1|SIG1 [19] = ( \i1|E_o[30]~reg0_q  & ( !\i1|E_o[25]~reg0_q  $ (\i1|E_o[12]~reg0_q ) ) ) # ( !\i1|E_o[30]~reg0_q  & ( !\i1|E_o[25]~reg0_q  $ (!\i1|E_o[12]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_o[25]~reg0_q ),
	.datad(!\i1|E_o[12]~reg0_q ),
	.datae(gnd),
	.dataf(!\i1|E_o[30]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[19] .extended_lut = "off";
defparam \i1|Gate1|SIG1[19] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \i1|Gate1|SIG1[19] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N48
cyclonev_lcell_comb \h4[19]~_wirecell (
// Equation(s):
// \h4[19]~_wirecell_combout  = ( !h4[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!h4[19]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[19]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[19]~_wirecell .extended_lut = "off";
defparam \h4[19]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h4[19]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y31_N59
dffeas \i1|reg_e[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~77_sumout ),
	.asdata(\h4[19]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[19] .is_wysiwyg = "true";
defparam \i1|reg_e[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N19
dffeas \i1|E_o[19]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[19]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[19]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_o[19]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N12
cyclonev_lcell_comb \i1|reg_f[19]~feeder (
// Equation(s):
// \i1|reg_f[19]~feeder_combout  = \i1|E_o[19]~reg0DUPLICATE_q 

	.dataa(gnd),
	.datab(!\i1|E_o[19]~reg0DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[19]~feeder .extended_lut = "off";
defparam \i1|reg_f[19]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_f[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y33_N14
dffeas \i1|reg_f[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[19]~feeder_combout ),
	.asdata(h5[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[19] .is_wysiwyg = "true";
defparam \i1|reg_f[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y33_N46
dffeas \i1|F_o[19]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[19]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N48
cyclonev_lcell_comb \i1|reg_g[19]~feeder (
// Equation(s):
// \i1|reg_g[19]~feeder_combout  = \i1|F_o[19]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|F_o[19]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[19]~feeder .extended_lut = "off";
defparam \i1|reg_g[19]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_g[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y33_N50
dffeas \i1|reg_g[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[19]~feeder_combout ),
	.asdata(h6[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[19] .is_wysiwyg = "true";
defparam \i1|reg_g[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y33_N52
dffeas \i1|G_o[19]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[19]~reg0 .is_wysiwyg = "true";
defparam \i1|G_o[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N42
cyclonev_lcell_comb \i1|reg_h[19]~feeder (
// Equation(s):
// \i1|reg_h[19]~feeder_combout  = \i1|G_o[19]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|G_o[19]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[19]~feeder .extended_lut = "off";
defparam \i1|reg_h[19]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_h[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y33_N44
dffeas \i1|reg_h[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[19]~feeder_combout ),
	.asdata(h7[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[19] .is_wysiwyg = "true";
defparam \i1|reg_h[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N47
dffeas \i1|H_o[19]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_h [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[19]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y31_N6
cyclonev_lcell_comb \h0[19]~_wirecell (
// Equation(s):
// \h0[19]~_wirecell_combout  = !h0[19]

	.dataa(gnd),
	.datab(!h0[19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[19]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[19]~_wirecell .extended_lut = "off";
defparam \h0[19]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \h0[19]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y31_N58
dffeas \i1|reg_a[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~77_sumout ),
	.asdata(\h0[19]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[19] .is_wysiwyg = "true";
defparam \i1|reg_a[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N25
dffeas \i1|A_o[19]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[19]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[19]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_o[19]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N3
cyclonev_lcell_comb \i1|Gate1|SIG0[6] (
// Equation(s):
// \i1|Gate1|SIG0 [6] = ( \i1|A_o[8]~reg0_q  & ( !\i1|A_o[19]~reg0DUPLICATE_q  $ (\i1|A_o[28]~reg0_q ) ) ) # ( !\i1|A_o[8]~reg0_q  & ( !\i1|A_o[19]~reg0DUPLICATE_q  $ (!\i1|A_o[28]~reg0_q ) ) )

	.dataa(gnd),
	.datab(!\i1|A_o[19]~reg0DUPLICATE_q ),
	.datac(!\i1|A_o[28]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_o[8]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[6] .extended_lut = "off";
defparam \i1|Gate1|SIG0[6] .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \i1|Gate1|SIG0[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y32_N12
cyclonev_lcell_comb \h0[6]~_wirecell (
// Equation(s):
// \h0[6]~_wirecell_combout  = ( !h0[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h0[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[6]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[6]~_wirecell .extended_lut = "off";
defparam \h0[6]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h0[6]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y32_N49
dffeas \i1|reg_a[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~25_sumout ),
	.asdata(\h0[6]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[6] .is_wysiwyg = "true";
defparam \i1|reg_a[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N21
cyclonev_lcell_comb \i1|A_o[6]~reg0feeder (
// Equation(s):
// \i1|A_o[6]~reg0feeder_combout  = ( \i1|reg_a [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_o[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_o[6]~reg0feeder .extended_lut = "off";
defparam \i1|A_o[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|A_o[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y33_N23
dffeas \i1|A_o[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|A_o[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[6]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N54
cyclonev_lcell_comb \i1|reg_b[6]~feeder (
// Equation(s):
// \i1|reg_b[6]~feeder_combout  = \i1|A_o[6]~reg0_q 

	.dataa(!\i1|A_o[6]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[6]~feeder .extended_lut = "off";
defparam \i1|reg_b[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_b[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y33_N55
dffeas \i1|reg_b[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[6]~feeder_combout ),
	.asdata(h1[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[6] .is_wysiwyg = "true";
defparam \i1|reg_b[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y33_N17
dffeas \i1|B_o[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[6]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y29_N15
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( \i1|B_o[5]~reg0_q  ) + ( h1[5] ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( \i1|B_o[5]~reg0_q  ) + ( h1[5] ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(!h1[5]),
	.datac(!\i1|B_o[5]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y29_N17
dffeas \h1[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[5] .is_wysiwyg = "true";
defparam \h1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y29_N18
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( \i1|B_o[6]~reg0_q  ) + ( h1[6] ) + ( \Add3~22  ))
// \Add3~26  = CARRY(( \i1|B_o[6]~reg0_q  ) + ( h1[6] ) + ( \Add3~22  ))

	.dataa(!h1[6]),
	.datab(gnd),
	.datac(!\i1|B_o[6]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y29_N20
dffeas \h1[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[6] .is_wysiwyg = "true";
defparam \h1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y27_N18
cyclonev_lcell_comb \h1[7]~2 (
// Equation(s):
// \h1[7]~2_combout  = ( !\Add3~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[7]~2 .extended_lut = "off";
defparam \h1[7]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \h1[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y27_N20
dffeas \h1[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h1[7]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h1[7]),
	.prn(vcc));
// synopsys translate_off
defparam \h1[7] .is_wysiwyg = "true";
defparam \h1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y27_N39
cyclonev_lcell_comb \h1[7]~_wirecell (
// Equation(s):
// \h1[7]~_wirecell_combout  = !h1[7]

	.dataa(!h1[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1[7]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1[7]~_wirecell .extended_lut = "off";
defparam \h1[7]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \h1[7]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y27_N37
dffeas \i1|reg_b[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[7]~feeder_combout ),
	.asdata(\h1[7]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[7] .is_wysiwyg = "true";
defparam \i1|reg_b[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N10
dffeas \i1|B_o[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[7]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y29_N15
cyclonev_lcell_comb \i1|reg_c[7]~feeder (
// Equation(s):
// \i1|reg_c[7]~feeder_combout  = ( \i1|B_o[7]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_o[7]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[7]~feeder .extended_lut = "off";
defparam \i1|reg_c[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_c[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y29_N16
dffeas \i1|reg_c[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[7]~feeder_combout ),
	.asdata(h2[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[7] .is_wysiwyg = "true";
defparam \i1|reg_c[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N5
dffeas \i1|C_o[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[7]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y28_N33
cyclonev_lcell_comb \i1|reg_d[7]~feeder (
// Equation(s):
// \i1|reg_d[7]~feeder_combout  = ( \i1|C_o[7]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_o[7]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[7]~feeder .extended_lut = "off";
defparam \i1|reg_d[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_d[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y28_N34
dffeas \i1|reg_d[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[7]~feeder_combout ),
	.asdata(h3[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[7] .is_wysiwyg = "true";
defparam \i1|reg_d[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y32_N53
dffeas \i1|D_o[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[7]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y32_N52
dffeas \i1|reg_e[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~29_sumout ),
	.asdata(h4[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[7] .is_wysiwyg = "true";
defparam \i1|reg_e[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y32_N12
cyclonev_lcell_comb \i1|E_o[7]~reg0feeder (
// Equation(s):
// \i1|E_o[7]~reg0feeder_combout  = ( \i1|reg_e [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_e [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|E_o[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|E_o[7]~reg0feeder .extended_lut = "off";
defparam \i1|E_o[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|E_o[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y32_N14
dffeas \i1|E_o[7]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|E_o[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[7]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[7]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_o[7]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y28_N36
cyclonev_lcell_comb \i1|reg_f[7]~feeder (
// Equation(s):
// \i1|reg_f[7]~feeder_combout  = ( \i1|E_o[7]~reg0DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_o[7]~reg0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[7]~feeder .extended_lut = "off";
defparam \i1|reg_f[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_f[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y28_N39
cyclonev_lcell_comb \h5[7]~_wirecell (
// Equation(s):
// \h5[7]~_wirecell_combout  = !h5[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h5[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5[7]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5[7]~_wirecell .extended_lut = "off";
defparam \h5[7]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h5[7]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y28_N37
dffeas \i1|reg_f[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[7]~feeder_combout ),
	.asdata(\h5[7]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[7] .is_wysiwyg = "true";
defparam \i1|reg_f[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N1
dffeas \i1|F_o[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[7]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y28_N54
cyclonev_lcell_comb \i1|reg_g[7]~feeder (
// Equation(s):
// \i1|reg_g[7]~feeder_combout  = ( \i1|F_o[7]~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_o[7]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[7]~feeder .extended_lut = "off";
defparam \i1|reg_g[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|reg_g[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y28_N57
cyclonev_lcell_comb \h6[7]~_wirecell (
// Equation(s):
// \h6[7]~_wirecell_combout  = !h6[7]

	.dataa(!h6[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6[7]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6[7]~_wirecell .extended_lut = "off";
defparam \h6[7]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \h6[7]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y28_N55
dffeas \i1|reg_g[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[7]~feeder_combout ),
	.asdata(\h6[7]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[7] .is_wysiwyg = "true";
defparam \i1|reg_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N8
dffeas \i1|G_o[7]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[7]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[7]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|G_o[7]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y28_N12
cyclonev_lcell_comb \i1|reg_h[7]~feeder (
// Equation(s):
// \i1|reg_h[7]~feeder_combout  = \i1|G_o[7]~reg0DUPLICATE_q 

	.dataa(gnd),
	.datab(!\i1|G_o[7]~reg0DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[7]~feeder .extended_lut = "off";
defparam \i1|reg_h[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_h[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y28_N13
dffeas \i1|reg_h[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[7]~feeder_combout ),
	.asdata(h7[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[7] .is_wysiwyg = "true";
defparam \i1|reg_h[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y32_N9
cyclonev_lcell_comb \i1|H_o[7]~reg0feeder (
// Equation(s):
// \i1|H_o[7]~reg0feeder_combout  = ( \i1|reg_h [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_h [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_o[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_o[7]~reg0feeder .extended_lut = "off";
defparam \i1|H_o[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|H_o[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y32_N10
dffeas \i1|H_o[7]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|H_o[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[7]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[7]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|H_o[7]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N52
dffeas \i1|reg_a[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~29_sumout ),
	.asdata(h0[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[7] .is_wysiwyg = "true";
defparam \i1|reg_a[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N29
dffeas \i1|A_o[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[7]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N20
dffeas \i1|A_o[18]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[18]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[18]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_o[18]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y31_N57
cyclonev_lcell_comb \i1|Gate1|SIG0[5] (
// Equation(s):
// \i1|Gate1|SIG0 [5] = ( \i1|A_o[27]~reg0_q  & ( !\i1|A_o[7]~reg0_q  $ (\i1|A_o[18]~reg0DUPLICATE_q ) ) ) # ( !\i1|A_o[27]~reg0_q  & ( !\i1|A_o[7]~reg0_q  $ (!\i1|A_o[18]~reg0DUPLICATE_q ) ) )

	.dataa(!\i1|A_o[7]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|A_o[18]~reg0DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i1|A_o[27]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG0 [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG0[5] .extended_lut = "off";
defparam \i1|Gate1|SIG0[5] .lut_mask = 64'h55AA55AAAA55AA55;
defparam \i1|Gate1|SIG0[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y31_N36
cyclonev_lcell_comb \h0[5]~_wirecell (
// Equation(s):
// \h0[5]~_wirecell_combout  = !h0[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h0[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[5]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[5]~_wirecell .extended_lut = "off";
defparam \h0[5]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h0[5]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y32_N47
dffeas \i1|reg_a[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~21_sumout ),
	.asdata(\h0[5]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[5] .is_wysiwyg = "true";
defparam \i1|reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y31_N30
cyclonev_lcell_comb \i1|A_o[5]~reg0feeder (
// Equation(s):
// \i1|A_o[5]~reg0feeder_combout  = ( \i1|reg_a [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|reg_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_o[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_o[5]~reg0feeder .extended_lut = "off";
defparam \i1|A_o[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|A_o[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y31_N31
dffeas \i1|A_o[5]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|A_o[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[5]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[5]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_o[5]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y31_N27
cyclonev_lcell_comb \i1|reg_b[5]~feeder (
// Equation(s):
// \i1|reg_b[5]~feeder_combout  = \i1|A_o[5]~reg0DUPLICATE_q 

	.dataa(!\i1|A_o[5]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_b[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_b[5]~feeder .extended_lut = "off";
defparam \i1|reg_b[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_b[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y31_N29
dffeas \i1|reg_b[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_b[5]~feeder_combout ),
	.asdata(h1[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_b[5] .is_wysiwyg = "true";
defparam \i1|reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N56
dffeas \i1|B_o[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_o[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_o[5]~reg0 .is_wysiwyg = "true";
defparam \i1|B_o[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y31_N12
cyclonev_lcell_comb \i1|reg_c[5]~feeder (
// Equation(s):
// \i1|reg_c[5]~feeder_combout  = \i1|B_o[5]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_o[5]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_c[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_c[5]~feeder .extended_lut = "off";
defparam \i1|reg_c[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i1|reg_c[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y31_N15
cyclonev_lcell_comb \h2[5]~_wirecell (
// Equation(s):
// \h2[5]~_wirecell_combout  = !h2[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!h2[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2[5]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2[5]~_wirecell .extended_lut = "off";
defparam \h2[5]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h2[5]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y31_N14
dffeas \i1|reg_c[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_c[5]~feeder_combout ),
	.asdata(\h2[5]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_c [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_c[5] .is_wysiwyg = "true";
defparam \i1|reg_c[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N26
dffeas \i1|C_o[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_c [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_o[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_o[5]~reg0 .is_wysiwyg = "true";
defparam \i1|C_o[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y31_N21
cyclonev_lcell_comb \i1|reg_d[5]~feeder (
// Equation(s):
// \i1|reg_d[5]~feeder_combout  = \i1|C_o[5]~reg0_q 

	.dataa(!\i1|C_o[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_d[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_d[5]~feeder .extended_lut = "off";
defparam \i1|reg_d[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_d[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y31_N18
cyclonev_lcell_comb \h3[5]~_wirecell (
// Equation(s):
// \h3[5]~_wirecell_combout  = !h3[5]

	.dataa(gnd),
	.datab(!h3[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3[5]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3[5]~_wirecell .extended_lut = "off";
defparam \h3[5]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \h3[5]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y31_N22
dffeas \i1|reg_d[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_d[5]~feeder_combout ),
	.asdata(\h3[5]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_d[5] .is_wysiwyg = "true";
defparam \i1|reg_d[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y32_N47
dffeas \i1|D_o[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_d [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_o[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_o[5]~reg0 .is_wysiwyg = "true";
defparam \i1|D_o[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y32_N6
cyclonev_lcell_comb \h4[5]~_wirecell (
// Equation(s):
// \h4[5]~_wirecell_combout  = ( !h4[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!h4[5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[5]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[5]~_wirecell .extended_lut = "off";
defparam \h4[5]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \h4[5]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y32_N46
dffeas \i1|reg_e[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~21_sumout ),
	.asdata(\h4[5]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[5] .is_wysiwyg = "true";
defparam \i1|reg_e[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y29_N53
dffeas \i1|E_o[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[5]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y32_N36
cyclonev_lcell_comb \i1|reg_f[5]~feeder (
// Equation(s):
// \i1|reg_f[5]~feeder_combout  = \i1|E_o[5]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|E_o[5]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_f[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_f[5]~feeder .extended_lut = "off";
defparam \i1|reg_f[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_f[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y29_N15
cyclonev_lcell_comb \Add7~21 (
// Equation(s):
// \Add7~21_sumout  = SUM(( h5[5] ) + ( \i1|F_o[5]~reg0DUPLICATE_q  ) + ( \Add7~18  ))
// \Add7~22  = CARRY(( h5[5] ) + ( \i1|F_o[5]~reg0DUPLICATE_q  ) + ( \Add7~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|F_o[5]~reg0DUPLICATE_q ),
	.datad(!h5[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~21_sumout ),
	.cout(\Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \Add7~21 .extended_lut = "off";
defparam \Add7~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y29_N17
dffeas \h5[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add7~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[5]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[5] .is_wysiwyg = "true";
defparam \h5[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N38
dffeas \i1|reg_f[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[5]~feeder_combout ),
	.asdata(h5[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[5] .is_wysiwyg = "true";
defparam \i1|reg_f[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N34
dffeas \i1|F_o[5]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[5]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[5]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|F_o[5]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y29_N20
dffeas \h5[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add7~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h5[6]),
	.prn(vcc));
// synopsys translate_off
defparam \h5[6] .is_wysiwyg = "true";
defparam \h5[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N47
dffeas \i1|reg_f[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_f[6]~feeder_combout ),
	.asdata(h5[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_f [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_f[6] .is_wysiwyg = "true";
defparam \i1|reg_f[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N44
dffeas \i1|F_o[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_f [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_o[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_o[6]~reg0 .is_wysiwyg = "true";
defparam \i1|F_o[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y32_N18
cyclonev_lcell_comb \i1|reg_g[6]~feeder (
// Equation(s):
// \i1|reg_g[6]~feeder_combout  = \i1|F_o[6]~reg0_q 

	.dataa(gnd),
	.datab(!\i1|F_o[6]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_g[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_g[6]~feeder .extended_lut = "off";
defparam \i1|reg_g[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \i1|reg_g[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y32_N19
dffeas \i1|reg_g[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_g[6]~feeder_combout ),
	.asdata(h6[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_g[6] .is_wysiwyg = "true";
defparam \i1|reg_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N52
dffeas \i1|G_o[6]~reg0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_g [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_o[6]~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_o[6]~reg0DUPLICATE .is_wysiwyg = "true";
defparam \i1|G_o[6]~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N51
cyclonev_lcell_comb \i1|reg_h[6]~feeder (
// Equation(s):
// \i1|reg_h[6]~feeder_combout  = \i1|G_o[6]~reg0DUPLICATE_q 

	.dataa(!\i1|G_o[6]~reg0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|reg_h[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|reg_h[6]~feeder .extended_lut = "off";
defparam \i1|reg_h[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \i1|reg_h[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y33_N52
dffeas \i1|reg_h[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|reg_h[6]~feeder_combout ),
	.asdata(h7[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_h [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_h[6] .is_wysiwyg = "true";
defparam \i1|reg_h[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N35
dffeas \i1|H_o[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_h [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_o[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_o[6]~reg0 .is_wysiwyg = "true";
defparam \i1|H_o[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y32_N24
cyclonev_lcell_comb \h4[6]~_wirecell (
// Equation(s):
// \h4[6]~_wirecell_combout  = ( !h4[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h4[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4[6]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4[6]~_wirecell .extended_lut = "off";
defparam \h4[6]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h4[6]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y32_N49
dffeas \i1|reg_e[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add7~25_sumout ),
	.asdata(\h4[6]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_e [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_e[6] .is_wysiwyg = "true";
defparam \i1|reg_e[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N35
dffeas \i1|E_o[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_e [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_o[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_o[6]~reg0 .is_wysiwyg = "true";
defparam \i1|E_o[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N39
cyclonev_lcell_comb \i1|Gate1|SIG1[0] (
// Equation(s):
// \i1|Gate1|SIG1 [0] = ( \i1|E_o[11]~reg0_q  & ( \i1|E_o[25]~reg0_q  & ( \i1|E_o[6]~reg0_q  ) ) ) # ( !\i1|E_o[11]~reg0_q  & ( \i1|E_o[25]~reg0_q  & ( !\i1|E_o[6]~reg0_q  ) ) ) # ( \i1|E_o[11]~reg0_q  & ( !\i1|E_o[25]~reg0_q  & ( !\i1|E_o[6]~reg0_q  ) ) ) # 
// ( !\i1|E_o[11]~reg0_q  & ( !\i1|E_o[25]~reg0_q  & ( \i1|E_o[6]~reg0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|E_o[6]~reg0_q ),
	.datae(!\i1|E_o[11]~reg0_q ),
	.dataf(!\i1|E_o[25]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Gate1|SIG1 [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Gate1|SIG1[0] .extended_lut = "off";
defparam \i1|Gate1|SIG1[0] .lut_mask = 64'h00FFFF00FF0000FF;
defparam \i1|Gate1|SIG1[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y29_N45
cyclonev_lcell_comb \h0[0]~_wirecell (
// Equation(s):
// \h0[0]~_wirecell_combout  = ( !h0[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!h0[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[0]~_wirecell .extended_lut = "off";
defparam \h0[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \h0[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y32_N32
dffeas \i1|reg_a[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\i1|Add0~1_sumout ),
	.asdata(\h0[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|reg_a[0] .is_wysiwyg = "true";
defparam \i1|reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N14
dffeas \i1|A_o[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_o[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_o[0]~reg0 .is_wysiwyg = "true";
defparam \i1|A_o[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y29_N42
cyclonev_lcell_comb \h0[0]~1 (
// Equation(s):
// \h0[0]~1_combout  = !\Add2~1_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0[0]~1 .extended_lut = "off";
defparam \h0[0]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \h0[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y29_N44
dffeas \h0[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\h0[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h0[0]),
	.prn(vcc));
// synopsys translate_off
defparam \h0[0] .is_wysiwyg = "true";
defparam \h0[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y29_N30
cyclonev_lcell_comb \out_data~1 (
// Equation(s):
// \out_data~1_combout  = ( h1[0] & ( h2[0] & ( (!out_count[0] & ((!h0[0]) # ((out_count[1])))) # (out_count[0] & (((out_count[1] & h3[0])))) ) ) ) # ( !h1[0] & ( h2[0] & ( (!out_count[0] & ((!h0[0]) # ((out_count[1])))) # (out_count[0] & (((!out_count[1]) # 
// (h3[0])))) ) ) ) # ( h1[0] & ( !h2[0] & ( (!out_count[0] & (!h0[0] & (!out_count[1]))) # (out_count[0] & (((out_count[1] & h3[0])))) ) ) ) # ( !h1[0] & ( !h2[0] & ( (!out_count[0] & (!h0[0] & (!out_count[1]))) # (out_count[0] & (((!out_count[1]) # 
// (h3[0])))) ) ) )

	.dataa(!h0[0]),
	.datab(!out_count[0]),
	.datac(!out_count[1]),
	.datad(!h3[0]),
	.datae(!h1[0]),
	.dataf(!h2[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~1 .extended_lut = "off";
defparam \out_data~1 .lut_mask = 64'hB0B38083BCBF8C8F;
defparam \out_data~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y31_N33
cyclonev_lcell_comb \out_data~0 (
// Equation(s):
// \out_data~0_combout  = ( out_count[0] & ( h7[0] & ( (h5[0] & !out_count[1]) ) ) ) # ( !out_count[0] & ( h7[0] & ( (!out_count[1] & ((!h4[0]))) # (out_count[1] & (!h6[0])) ) ) ) # ( out_count[0] & ( !h7[0] & ( (out_count[1]) # (h5[0]) ) ) ) # ( 
// !out_count[0] & ( !h7[0] & ( (!out_count[1] & ((!h4[0]))) # (out_count[1] & (!h6[0])) ) ) )

	.dataa(!h6[0]),
	.datab(!h4[0]),
	.datac(!h5[0]),
	.datad(!out_count[1]),
	.datae(!out_count[0]),
	.dataf(!h7[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~0 .extended_lut = "off";
defparam \out_data~0 .lut_mask = 64'hCCAA0FFFCCAA0F00;
defparam \out_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y29_N54
cyclonev_lcell_comb \out_data~2 (
// Equation(s):
// \out_data~2_combout  = ( out_count[2] & ( \out_data~0_combout  ) ) # ( !out_count[2] & ( \out_data~0_combout  & ( \out_data~1_combout  ) ) ) # ( !out_count[2] & ( !\out_data~0_combout  & ( \out_data~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\out_data~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!out_count[2]),
	.dataf(!\out_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~2 .extended_lut = "off";
defparam \out_data~2 .lut_mask = 64'h333300003333FFFF;
defparam \out_data~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y27_N42
cyclonev_lcell_comb \out_data[0]~3 (
// Equation(s):
// \out_data[0]~3_combout  = (\read~input_o  & (\state.OUTPUT~q  & !\resetn~input_o ))

	.dataa(gnd),
	.datab(!\read~input_o ),
	.datac(!\state.OUTPUT~q ),
	.datad(!\resetn~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data[0]~3 .extended_lut = "off";
defparam \out_data[0]~3 .lut_mask = 64'h0300030003000300;
defparam \out_data[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y29_N56
dffeas \out_data[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[0]~reg0 .is_wysiwyg = "true";
defparam \out_data[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y33_N12
cyclonev_lcell_comb \out_data~5 (
// Equation(s):
// \out_data~5_combout  = ( h3[1] & ( h2[1] & ( (!out_count[1] & ((!out_count[0] & (!h0[1])) # (out_count[0] & ((h1[1]))))) ) ) ) # ( !h3[1] & ( h2[1] & ( (!out_count[0] & (!h0[1] & (!out_count[1]))) # (out_count[0] & (((h1[1]) # (out_count[1])))) ) ) ) # ( 
// h3[1] & ( !h2[1] & ( (!out_count[0] & ((!h0[1]) # ((out_count[1])))) # (out_count[0] & (((!out_count[1] & h1[1])))) ) ) ) # ( !h3[1] & ( !h2[1] & ( ((!out_count[0] & (!h0[1])) # (out_count[0] & ((h1[1])))) # (out_count[1]) ) ) )

	.dataa(!h0[1]),
	.datab(!out_count[0]),
	.datac(!out_count[1]),
	.datad(!h1[1]),
	.datae(!h3[1]),
	.dataf(!h2[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~5 .extended_lut = "off";
defparam \out_data~5 .lut_mask = 64'h8FBF8CBC83B380B0;
defparam \out_data~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N0
cyclonev_lcell_comb \out_data~4 (
// Equation(s):
// \out_data~4_combout  = ( h5[1] & ( h6[1] & ( (!out_count[0] & (((!out_count[1] & !h4[1])))) # (out_count[0] & (((!out_count[1])) # (h7[1]))) ) ) ) # ( !h5[1] & ( h6[1] & ( (!out_count[0] & (((!out_count[1] & !h4[1])))) # (out_count[0] & (h7[1] & 
// (out_count[1]))) ) ) ) # ( h5[1] & ( !h6[1] & ( (!out_count[0] & (((!h4[1]) # (out_count[1])))) # (out_count[0] & (((!out_count[1])) # (h7[1]))) ) ) ) # ( !h5[1] & ( !h6[1] & ( (!out_count[0] & (((!h4[1]) # (out_count[1])))) # (out_count[0] & (h7[1] & 
// (out_count[1]))) ) ) )

	.dataa(!out_count[0]),
	.datab(!h7[1]),
	.datac(!out_count[1]),
	.datad(!h4[1]),
	.datae(!h5[1]),
	.dataf(!h6[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~4 .extended_lut = "off";
defparam \out_data~4 .lut_mask = 64'hAB0BFB5BA101F151;
defparam \out_data~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N27
cyclonev_lcell_comb \out_data~6 (
// Equation(s):
// \out_data~6_combout  = ( \out_data~4_combout  & ( out_count[2] ) ) # ( \out_data~4_combout  & ( !out_count[2] & ( \out_data~5_combout  ) ) ) # ( !\out_data~4_combout  & ( !out_count[2] & ( \out_data~5_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out_data~5_combout ),
	.datad(gnd),
	.datae(!\out_data~4_combout ),
	.dataf(!out_count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~6 .extended_lut = "off";
defparam \out_data~6 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \out_data~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y33_N28
dffeas \out_data[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[1]~reg0 .is_wysiwyg = "true";
defparam \out_data[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y32_N54
cyclonev_lcell_comb \out_data~8 (
// Equation(s):
// \out_data~8_combout  = ( h3[2] & ( out_count[1] & ( (h2[2]) # (out_count[0]) ) ) ) # ( !h3[2] & ( out_count[1] & ( (!out_count[0] & h2[2]) ) ) ) # ( h3[2] & ( !out_count[1] & ( (!out_count[0] & ((!h0[2]))) # (out_count[0] & (!h1[2])) ) ) ) # ( !h3[2] & ( 
// !out_count[1] & ( (!out_count[0] & ((!h0[2]))) # (out_count[0] & (!h1[2])) ) ) )

	.dataa(!out_count[0]),
	.datab(!h1[2]),
	.datac(!h2[2]),
	.datad(!h0[2]),
	.datae(!h3[2]),
	.dataf(!out_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~8 .extended_lut = "off";
defparam \out_data~8 .lut_mask = 64'hEE44EE440A0A5F5F;
defparam \out_data~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y32_N24
cyclonev_lcell_comb \out_data~7 (
// Equation(s):
// \out_data~7_combout  = ( h7[2] & ( h5[2] & ( (!out_count[0] & ((!out_count[1] & ((!h4[2]))) # (out_count[1] & (h6[2])))) # (out_count[0] & (((out_count[1])))) ) ) ) # ( !h7[2] & ( h5[2] & ( (!out_count[0] & ((!out_count[1] & ((!h4[2]))) # (out_count[1] & 
// (h6[2])))) ) ) ) # ( h7[2] & ( !h5[2] & ( ((!out_count[1] & ((!h4[2]))) # (out_count[1] & (h6[2]))) # (out_count[0]) ) ) ) # ( !h7[2] & ( !h5[2] & ( (!out_count[0] & ((!out_count[1] & ((!h4[2]))) # (out_count[1] & (h6[2])))) # (out_count[0] & 
// (((!out_count[1])))) ) ) )

	.dataa(!out_count[0]),
	.datab(!h6[2]),
	.datac(!h4[2]),
	.datad(!out_count[1]),
	.datae(!h7[2]),
	.dataf(!h5[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~7 .extended_lut = "off";
defparam \out_data~7 .lut_mask = 64'hF522F577A022A077;
defparam \out_data~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y32_N45
cyclonev_lcell_comb \out_data~9 (
// Equation(s):
// \out_data~9_combout  = ( \out_data~7_combout  & ( (out_count[2]) # (\out_data~8_combout ) ) ) # ( !\out_data~7_combout  & ( (\out_data~8_combout  & !out_count[2]) ) )

	.dataa(!\out_data~8_combout ),
	.datab(gnd),
	.datac(!out_count[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out_data~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~9 .extended_lut = "off";
defparam \out_data~9 .lut_mask = 64'h505050505F5F5F5F;
defparam \out_data~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y32_N46
dffeas \out_data[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[2]~reg0 .is_wysiwyg = "true";
defparam \out_data[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y29_N54
cyclonev_lcell_comb \out_data~11 (
// Equation(s):
// \out_data~11_combout  = ( out_count[1] & ( h2[3] & ( (!h3[3]) # (!out_count[0]) ) ) ) # ( !out_count[1] & ( h2[3] & ( (!out_count[0] & (h0[3])) # (out_count[0] & ((h1[3]))) ) ) ) # ( out_count[1] & ( !h2[3] & ( (!h3[3] & out_count[0]) ) ) ) # ( 
// !out_count[1] & ( !h2[3] & ( (!out_count[0] & (h0[3])) # (out_count[0] & ((h1[3]))) ) ) )

	.dataa(!h0[3]),
	.datab(!h3[3]),
	.datac(!out_count[0]),
	.datad(!h1[3]),
	.datae(!out_count[1]),
	.dataf(!h2[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~11 .extended_lut = "off";
defparam \out_data~11 .lut_mask = 64'h505F0C0C505FFCFC;
defparam \out_data~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N45
cyclonev_lcell_comb \out_data~10 (
// Equation(s):
// \out_data~10_combout  = ( h7[3] & ( h6[3] & ( (!out_count[1] & ((!out_count[0] & (!h4[3])) # (out_count[0] & ((!h5[3]))))) ) ) ) # ( !h7[3] & ( h6[3] & ( (!out_count[0] & (!out_count[1] & (!h4[3]))) # (out_count[0] & (((!h5[3])) # (out_count[1]))) ) ) ) # 
// ( h7[3] & ( !h6[3] & ( (!out_count[0] & (((!h4[3])) # (out_count[1]))) # (out_count[0] & (!out_count[1] & ((!h5[3])))) ) ) ) # ( !h7[3] & ( !h6[3] & ( ((!out_count[0] & (!h4[3])) # (out_count[0] & ((!h5[3])))) # (out_count[1]) ) ) )

	.dataa(!out_count[0]),
	.datab(!out_count[1]),
	.datac(!h4[3]),
	.datad(!h5[3]),
	.datae(!h7[3]),
	.dataf(!h6[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~10 .extended_lut = "off";
defparam \out_data~10 .lut_mask = 64'hF7B3E6A2D591C480;
defparam \out_data~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y29_N9
cyclonev_lcell_comb \out_data~12 (
// Equation(s):
// \out_data~12_combout  = ( \out_data~10_combout  & ( (\out_data~11_combout ) # (out_count[2]) ) ) # ( !\out_data~10_combout  & ( (!out_count[2] & \out_data~11_combout ) ) )

	.dataa(!out_count[2]),
	.datab(gnd),
	.datac(!\out_data~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out_data~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~12 .extended_lut = "off";
defparam \out_data~12 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \out_data~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y29_N10
dffeas \out_data[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[3]~reg0 .is_wysiwyg = "true";
defparam \out_data[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y29_N0
cyclonev_lcell_comb \out_data~14 (
// Equation(s):
// \out_data~14_combout  = ( h1[4] & ( h0[4] & ( (!out_count[1]) # ((!out_count[0] & ((!h2[4]))) # (out_count[0] & (!h3[4]))) ) ) ) # ( !h1[4] & ( h0[4] & ( (!out_count[1] & (((!out_count[0])))) # (out_count[1] & ((!out_count[0] & ((!h2[4]))) # (out_count[0] 
// & (!h3[4])))) ) ) ) # ( h1[4] & ( !h0[4] & ( (!out_count[1] & (((out_count[0])))) # (out_count[1] & ((!out_count[0] & ((!h2[4]))) # (out_count[0] & (!h3[4])))) ) ) ) # ( !h1[4] & ( !h0[4] & ( (out_count[1] & ((!out_count[0] & ((!h2[4]))) # (out_count[0] & 
// (!h3[4])))) ) ) )

	.dataa(!out_count[1]),
	.datab(!h3[4]),
	.datac(!out_count[0]),
	.datad(!h2[4]),
	.datae(!h1[4]),
	.dataf(!h0[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~14 .extended_lut = "off";
defparam \out_data~14 .lut_mask = 64'h54045E0EF4A4FEAE;
defparam \out_data~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y32_N54
cyclonev_lcell_comb \out_data~13 (
// Equation(s):
// \out_data~13_combout  = ( h6[4] & ( h7[4] & ( (!out_count[1] & ((!out_count[0] & ((!h4[4]))) # (out_count[0] & (h5[4])))) # (out_count[1] & (((!out_count[0])))) ) ) ) # ( !h6[4] & ( h7[4] & ( (!out_count[1] & ((!out_count[0] & ((!h4[4]))) # (out_count[0] 
// & (h5[4])))) ) ) ) # ( h6[4] & ( !h7[4] & ( ((!out_count[0] & ((!h4[4]))) # (out_count[0] & (h5[4]))) # (out_count[1]) ) ) ) # ( !h6[4] & ( !h7[4] & ( (!out_count[1] & ((!out_count[0] & ((!h4[4]))) # (out_count[0] & (h5[4])))) # (out_count[1] & 
// (((out_count[0])))) ) ) )

	.dataa(!h5[4]),
	.datab(!out_count[1]),
	.datac(!h4[4]),
	.datad(!out_count[0]),
	.datae(!h6[4]),
	.dataf(!h7[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~13 .extended_lut = "off";
defparam \out_data~13 .lut_mask = 64'hC077F377C044F344;
defparam \out_data~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y28_N24
cyclonev_lcell_comb \out_data~15 (
// Equation(s):
// \out_data~15_combout  = ( out_count[2] & ( \out_data~13_combout  ) ) # ( !out_count[2] & ( \out_data~13_combout  & ( \out_data~14_combout  ) ) ) # ( !out_count[2] & ( !\out_data~13_combout  & ( \out_data~14_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out_data~14_combout ),
	.datad(gnd),
	.datae(!out_count[2]),
	.dataf(!\out_data~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~15 .extended_lut = "off";
defparam \out_data~15 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \out_data~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y28_N25
dffeas \out_data[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[4]~reg0 .is_wysiwyg = "true";
defparam \out_data[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y32_N30
cyclonev_lcell_comb \out_data~16 (
// Equation(s):
// \out_data~16_combout  = ( h6[5] & ( h7[5] & ( (!out_count[0] & (!out_count[1] & (!h4[5]))) # (out_count[0] & (((h5[5])) # (out_count[1]))) ) ) ) # ( !h6[5] & ( h7[5] & ( ((!out_count[0] & (!h4[5])) # (out_count[0] & ((h5[5])))) # (out_count[1]) ) ) ) # ( 
// h6[5] & ( !h7[5] & ( (!out_count[1] & ((!out_count[0] & (!h4[5])) # (out_count[0] & ((h5[5]))))) ) ) ) # ( !h6[5] & ( !h7[5] & ( (!out_count[0] & (((!h4[5])) # (out_count[1]))) # (out_count[0] & (!out_count[1] & ((h5[5])))) ) ) )

	.dataa(!out_count[0]),
	.datab(!out_count[1]),
	.datac(!h4[5]),
	.datad(!h5[5]),
	.datae(!h6[5]),
	.dataf(!h7[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~16 .extended_lut = "off";
defparam \out_data~16 .lut_mask = 64'hA2E680C4B3F791D5;
defparam \out_data~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y31_N48
cyclonev_lcell_comb \out_data~17 (
// Equation(s):
// \out_data~17_combout  = ( h0[5] & ( out_count[0] & ( (!out_count[1] & ((h1[5]))) # (out_count[1] & (!h3[5])) ) ) ) # ( !h0[5] & ( out_count[0] & ( (!out_count[1] & ((h1[5]))) # (out_count[1] & (!h3[5])) ) ) ) # ( h0[5] & ( !out_count[0] & ( (out_count[1] 
// & !h2[5]) ) ) ) # ( !h0[5] & ( !out_count[0] & ( (!out_count[1]) # (!h2[5]) ) ) )

	.dataa(!out_count[1]),
	.datab(!h3[5]),
	.datac(!h1[5]),
	.datad(!h2[5]),
	.datae(!h0[5]),
	.dataf(!out_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~17 .extended_lut = "off";
defparam \out_data~17 .lut_mask = 64'hFFAA55004E4E4E4E;
defparam \out_data~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y31_N6
cyclonev_lcell_comb \out_data~18 (
// Equation(s):
// \out_data~18_combout  = ( \out_data~17_combout  & ( (!out_count[2]) # (\out_data~16_combout ) ) ) # ( !\out_data~17_combout  & ( (out_count[2] & \out_data~16_combout ) ) )

	.dataa(gnd),
	.datab(!out_count[2]),
	.datac(!\out_data~16_combout ),
	.datad(gnd),
	.datae(!\out_data~17_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~18 .extended_lut = "off";
defparam \out_data~18 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \out_data~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y31_N8
dffeas \out_data[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[5]~reg0 .is_wysiwyg = "true";
defparam \out_data[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y31_N54
cyclonev_lcell_comb \out_data~20 (
// Equation(s):
// \out_data~20_combout  = ( h1[6] & ( h0[6] & ( (!out_count[0] & (((!h2[6] & out_count[1])))) # (out_count[0] & (((!out_count[1])) # (h3[6]))) ) ) ) # ( !h1[6] & ( h0[6] & ( (out_count[1] & ((!out_count[0] & ((!h2[6]))) # (out_count[0] & (h3[6])))) ) ) ) # 
// ( h1[6] & ( !h0[6] & ( (!out_count[1]) # ((!out_count[0] & ((!h2[6]))) # (out_count[0] & (h3[6]))) ) ) ) # ( !h1[6] & ( !h0[6] & ( (!out_count[0] & (((!h2[6]) # (!out_count[1])))) # (out_count[0] & (h3[6] & ((out_count[1])))) ) ) )

	.dataa(!h3[6]),
	.datab(!h2[6]),
	.datac(!out_count[0]),
	.datad(!out_count[1]),
	.datae(!h1[6]),
	.dataf(!h0[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~20 .extended_lut = "off";
defparam \out_data~20 .lut_mask = 64'hF0C5FFC500C50FC5;
defparam \out_data~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y32_N48
cyclonev_lcell_comb \out_data~19 (
// Equation(s):
// \out_data~19_combout  = ( h5[6] & ( h6[6] & ( (!out_count[1] & (((!h4[6]) # (out_count[0])))) # (out_count[1] & (((!out_count[0])) # (h7[6]))) ) ) ) # ( !h5[6] & ( h6[6] & ( (!out_count[1] & (((!out_count[0] & !h4[6])))) # (out_count[1] & 
// (((!out_count[0])) # (h7[6]))) ) ) ) # ( h5[6] & ( !h6[6] & ( (!out_count[1] & (((!h4[6]) # (out_count[0])))) # (out_count[1] & (h7[6] & (out_count[0]))) ) ) ) # ( !h5[6] & ( !h6[6] & ( (!out_count[1] & (((!out_count[0] & !h4[6])))) # (out_count[1] & 
// (h7[6] & (out_count[0]))) ) ) )

	.dataa(!h7[6]),
	.datab(!out_count[1]),
	.datac(!out_count[0]),
	.datad(!h4[6]),
	.datae(!h5[6]),
	.dataf(!h6[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~19 .extended_lut = "off";
defparam \out_data~19 .lut_mask = 64'hC101CD0DF131FD3D;
defparam \out_data~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y31_N24
cyclonev_lcell_comb \out_data~21 (
// Equation(s):
// \out_data~21_combout  = ( out_count[2] & ( \out_data~19_combout  ) ) # ( !out_count[2] & ( \out_data~19_combout  & ( \out_data~20_combout  ) ) ) # ( !out_count[2] & ( !\out_data~19_combout  & ( \out_data~20_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out_data~20_combout ),
	.datad(gnd),
	.datae(!out_count[2]),
	.dataf(!\out_data~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~21 .extended_lut = "off";
defparam \out_data~21 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \out_data~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y31_N25
dffeas \out_data[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[6]~reg0 .is_wysiwyg = "true";
defparam \out_data[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y28_N0
cyclonev_lcell_comb \out_data~22 (
// Equation(s):
// \out_data~22_combout  = ( h7[7] & ( h5[7] & ( (!out_count[1] & (((h4[7] & !out_count[0])))) # (out_count[1] & ((!h6[7]) # ((out_count[0])))) ) ) ) # ( !h7[7] & ( h5[7] & ( (!out_count[0] & ((!out_count[1] & ((h4[7]))) # (out_count[1] & (!h6[7])))) ) ) ) # 
// ( h7[7] & ( !h5[7] & ( ((!out_count[1] & ((h4[7]))) # (out_count[1] & (!h6[7]))) # (out_count[0]) ) ) ) # ( !h7[7] & ( !h5[7] & ( (!out_count[1] & (((out_count[0]) # (h4[7])))) # (out_count[1] & (!h6[7] & ((!out_count[0])))) ) ) )

	.dataa(!h6[7]),
	.datab(!out_count[1]),
	.datac(!h4[7]),
	.datad(!out_count[0]),
	.datae(!h7[7]),
	.dataf(!h5[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~22 .extended_lut = "off";
defparam \out_data~22 .lut_mask = 64'h2ECC2EFF2E002E33;
defparam \out_data~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y29_N24
cyclonev_lcell_comb \out_data~23 (
// Equation(s):
// \out_data~23_combout  = ( h2[7] & ( h1[7] & ( (!out_count[0] & (((out_count[1]) # (h0[7])))) # (out_count[0] & (h3[7] & ((out_count[1])))) ) ) ) # ( !h2[7] & ( h1[7] & ( (!out_count[0] & (((h0[7] & !out_count[1])))) # (out_count[0] & (h3[7] & 
// ((out_count[1])))) ) ) ) # ( h2[7] & ( !h1[7] & ( (!out_count[0] & (((out_count[1]) # (h0[7])))) # (out_count[0] & (((!out_count[1])) # (h3[7]))) ) ) ) # ( !h2[7] & ( !h1[7] & ( (!out_count[0] & (((h0[7] & !out_count[1])))) # (out_count[0] & 
// (((!out_count[1])) # (h3[7]))) ) ) )

	.dataa(!h3[7]),
	.datab(!out_count[0]),
	.datac(!h0[7]),
	.datad(!out_count[1]),
	.datae(!h2[7]),
	.dataf(!h1[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~23 .extended_lut = "off";
defparam \out_data~23 .lut_mask = 64'h3F113FDD0C110CDD;
defparam \out_data~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y28_N45
cyclonev_lcell_comb \out_data~24 (
// Equation(s):
// \out_data~24_combout  = ( \out_data~23_combout  & ( (!out_count[2]) # (\out_data~22_combout ) ) ) # ( !\out_data~23_combout  & ( (out_count[2] & \out_data~22_combout ) ) )

	.dataa(!out_count[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out_data~22_combout ),
	.datae(!\out_data~23_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~24 .extended_lut = "off";
defparam \out_data~24 .lut_mask = 64'h0055AAFF0055AAFF;
defparam \out_data~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y28_N46
dffeas \out_data[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[7]~reg0 .is_wysiwyg = "true";
defparam \out_data[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y30_N42
cyclonev_lcell_comb \out_data~26 (
// Equation(s):
// \out_data~26_combout  = ( h2[8] & ( out_count[1] & ( (out_count[0] & !h3[8]) ) ) ) # ( !h2[8] & ( out_count[1] & ( (!out_count[0]) # (!h3[8]) ) ) ) # ( h2[8] & ( !out_count[1] & ( (!out_count[0] & ((h0[8]))) # (out_count[0] & (h1[8])) ) ) ) # ( !h2[8] & ( 
// !out_count[1] & ( (!out_count[0] & ((h0[8]))) # (out_count[0] & (h1[8])) ) ) )

	.dataa(!h1[8]),
	.datab(!h0[8]),
	.datac(!out_count[0]),
	.datad(!h3[8]),
	.datae(!h2[8]),
	.dataf(!out_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~26 .extended_lut = "off";
defparam \out_data~26 .lut_mask = 64'h35353535FFF00F00;
defparam \out_data~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y29_N0
cyclonev_lcell_comb \out_data~25 (
// Equation(s):
// \out_data~25_combout  = ( h6[8] & ( out_count[0] & ( (!out_count[1] & ((h5[8]))) # (out_count[1] & (!h7[8])) ) ) ) # ( !h6[8] & ( out_count[0] & ( (!out_count[1] & ((h5[8]))) # (out_count[1] & (!h7[8])) ) ) ) # ( h6[8] & ( !out_count[0] & ( (!out_count[1] 
// & h4[8]) ) ) ) # ( !h6[8] & ( !out_count[0] & ( (h4[8]) # (out_count[1]) ) ) )

	.dataa(!out_count[1]),
	.datab(!h7[8]),
	.datac(!h5[8]),
	.datad(!h4[8]),
	.datae(!h6[8]),
	.dataf(!out_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~25 .extended_lut = "off";
defparam \out_data~25 .lut_mask = 64'h55FF00AA4E4E4E4E;
defparam \out_data~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y28_N51
cyclonev_lcell_comb \out_data~27 (
// Equation(s):
// \out_data~27_combout  = ( \out_data~26_combout  & ( \out_data~25_combout  ) ) # ( !\out_data~26_combout  & ( \out_data~25_combout  & ( out_count[2] ) ) ) # ( \out_data~26_combout  & ( !\out_data~25_combout  & ( !out_count[2] ) ) )

	.dataa(!out_count[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\out_data~26_combout ),
	.dataf(!\out_data~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~27 .extended_lut = "off";
defparam \out_data~27 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \out_data~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y28_N52
dffeas \out_data[8]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[8]~reg0 .is_wysiwyg = "true";
defparam \out_data[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y33_N51
cyclonev_lcell_comb \out_data~29 (
// Equation(s):
// \out_data~29_combout  = ( h1[9] & ( h0[9] & ( (out_count[1] & ((!out_count[0] & (!h2[9])) # (out_count[0] & ((h3[9]))))) ) ) ) # ( !h1[9] & ( h0[9] & ( (!out_count[1] & (((out_count[0])))) # (out_count[1] & ((!out_count[0] & (!h2[9])) # (out_count[0] & 
// ((h3[9]))))) ) ) ) # ( h1[9] & ( !h0[9] & ( (!out_count[1] & (((!out_count[0])))) # (out_count[1] & ((!out_count[0] & (!h2[9])) # (out_count[0] & ((h3[9]))))) ) ) ) # ( !h1[9] & ( !h0[9] & ( (!out_count[1]) # ((!out_count[0] & (!h2[9])) # (out_count[0] & 
// ((h3[9])))) ) ) )

	.dataa(!out_count[1]),
	.datab(!h2[9]),
	.datac(!h3[9]),
	.datad(!out_count[0]),
	.datae(!h1[9]),
	.dataf(!h0[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~29 .extended_lut = "off";
defparam \out_data~29 .lut_mask = 64'hEEAFEE0544AF4405;
defparam \out_data~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y33_N6
cyclonev_lcell_comb \out_data~28 (
// Equation(s):
// \out_data~28_combout  = ( h6[9] & ( h4[9] & ( (!out_count[1] & (((out_count[0] & h5[9])))) # (out_count[1] & (((!out_count[0])) # (h7[9]))) ) ) ) # ( !h6[9] & ( h4[9] & ( (out_count[0] & ((!out_count[1] & ((h5[9]))) # (out_count[1] & (h7[9])))) ) ) ) # ( 
// h6[9] & ( !h4[9] & ( (!out_count[0]) # ((!out_count[1] & ((h5[9]))) # (out_count[1] & (h7[9]))) ) ) ) # ( !h6[9] & ( !h4[9] & ( (!out_count[1] & (((!out_count[0]) # (h5[9])))) # (out_count[1] & (h7[9] & (out_count[0]))) ) ) )

	.dataa(!out_count[1]),
	.datab(!h7[9]),
	.datac(!out_count[0]),
	.datad(!h5[9]),
	.datae(!h6[9]),
	.dataf(!h4[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~28 .extended_lut = "off";
defparam \out_data~28 .lut_mask = 64'hA1ABF1FB010B515B;
defparam \out_data~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y33_N54
cyclonev_lcell_comb \out_data~30 (
// Equation(s):
// \out_data~30_combout  = ( \out_data~28_combout  & ( (\out_data~29_combout ) # (out_count[2]) ) ) # ( !\out_data~28_combout  & ( (!out_count[2] & \out_data~29_combout ) ) )

	.dataa(!out_count[2]),
	.datab(gnd),
	.datac(!\out_data~29_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out_data~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~30 .extended_lut = "off";
defparam \out_data~30 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \out_data~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y33_N55
dffeas \out_data[9]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[9]~reg0 .is_wysiwyg = "true";
defparam \out_data[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y31_N36
cyclonev_lcell_comb \out_data~31 (
// Equation(s):
// \out_data~31_combout  = ( out_count[1] & ( h4[10] & ( (!out_count[0] & (h6[10])) # (out_count[0] & ((!h7[10]))) ) ) ) # ( !out_count[1] & ( h4[10] & ( (!out_count[0]) # (h5[10]) ) ) ) # ( out_count[1] & ( !h4[10] & ( (!out_count[0] & (h6[10])) # 
// (out_count[0] & ((!h7[10]))) ) ) ) # ( !out_count[1] & ( !h4[10] & ( (out_count[0] & h5[10]) ) ) )

	.dataa(!h6[10]),
	.datab(!h7[10]),
	.datac(!out_count[0]),
	.datad(!h5[10]),
	.datae(!out_count[1]),
	.dataf(!h4[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~31 .extended_lut = "off";
defparam \out_data~31 .lut_mask = 64'h000F5C5CF0FF5C5C;
defparam \out_data~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y31_N24
cyclonev_lcell_comb \out_data~32 (
// Equation(s):
// \out_data~32_combout  = ( h0[10] & ( h2[10] & ( (!out_count[1] & (!h1[10] & (out_count[0]))) # (out_count[1] & (((!out_count[0]) # (!h3[10])))) ) ) ) # ( !h0[10] & ( h2[10] & ( (!out_count[0]) # ((!out_count[1] & (!h1[10])) # (out_count[1] & ((!h3[10])))) 
// ) ) ) # ( h0[10] & ( !h2[10] & ( (out_count[0] & ((!out_count[1] & (!h1[10])) # (out_count[1] & ((!h3[10]))))) ) ) ) # ( !h0[10] & ( !h2[10] & ( (!out_count[1] & ((!h1[10]) # ((!out_count[0])))) # (out_count[1] & (((out_count[0] & !h3[10])))) ) ) )

	.dataa(!h1[10]),
	.datab(!out_count[1]),
	.datac(!out_count[0]),
	.datad(!h3[10]),
	.datae(!h0[10]),
	.dataf(!h2[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~32 .extended_lut = "off";
defparam \out_data~32 .lut_mask = 64'hCBC80B08FBF83B38;
defparam \out_data~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y33_N27
cyclonev_lcell_comb \out_data~33 (
// Equation(s):
// \out_data~33_combout  = ( \out_data~32_combout  & ( (!out_count[2]) # (\out_data~31_combout ) ) ) # ( !\out_data~32_combout  & ( (out_count[2] & \out_data~31_combout ) ) )

	.dataa(!out_count[2]),
	.datab(gnd),
	.datac(!\out_data~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out_data~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~33 .extended_lut = "off";
defparam \out_data~33 .lut_mask = 64'h05050505AFAFAFAF;
defparam \out_data~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y33_N28
dffeas \out_data[10]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[10]~reg0 .is_wysiwyg = "true";
defparam \out_data[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y27_N54
cyclonev_lcell_comb \out_data~34 (
// Equation(s):
// \out_data~34_combout  = ( h7[11] & ( h6[11] & ( (!out_count[1] & ((!out_count[0] & (h4[11])) # (out_count[0] & ((!h5[11]))))) ) ) ) # ( !h7[11] & ( h6[11] & ( (!out_count[0] & (h4[11] & ((!out_count[1])))) # (out_count[0] & (((!h5[11]) # (out_count[1])))) 
// ) ) ) # ( h7[11] & ( !h6[11] & ( (!out_count[0] & (((out_count[1])) # (h4[11]))) # (out_count[0] & (((!h5[11] & !out_count[1])))) ) ) ) # ( !h7[11] & ( !h6[11] & ( ((!out_count[0] & (h4[11])) # (out_count[0] & ((!h5[11])))) # (out_count[1]) ) ) )

	.dataa(!out_count[0]),
	.datab(!h4[11]),
	.datac(!h5[11]),
	.datad(!out_count[1]),
	.datae(!h7[11]),
	.dataf(!h6[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~34 .extended_lut = "off";
defparam \out_data~34 .lut_mask = 64'h72FF72AA72557200;
defparam \out_data~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y29_N24
cyclonev_lcell_comb \out_data~35 (
// Equation(s):
// \out_data~35_combout  = ( out_count[1] & ( h3[11] & ( (out_count[0]) # (h2[11]) ) ) ) # ( !out_count[1] & ( h3[11] & ( (!out_count[0] & ((h0[11]))) # (out_count[0] & (!h1[11])) ) ) ) # ( out_count[1] & ( !h3[11] & ( (h2[11] & !out_count[0]) ) ) ) # ( 
// !out_count[1] & ( !h3[11] & ( (!out_count[0] & ((h0[11]))) # (out_count[0] & (!h1[11])) ) ) )

	.dataa(!h2[11]),
	.datab(!out_count[0]),
	.datac(!h1[11]),
	.datad(!h0[11]),
	.datae(!out_count[1]),
	.dataf(!h3[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~35 .extended_lut = "off";
defparam \out_data~35 .lut_mask = 64'h30FC444430FC7777;
defparam \out_data~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y29_N3
cyclonev_lcell_comb \out_data~36 (
// Equation(s):
// \out_data~36_combout  = ( out_count[2] & ( \out_data~35_combout  & ( \out_data~34_combout  ) ) ) # ( !out_count[2] & ( \out_data~35_combout  ) ) # ( out_count[2] & ( !\out_data~35_combout  & ( \out_data~34_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out_data~34_combout ),
	.datad(gnd),
	.datae(!out_count[2]),
	.dataf(!\out_data~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~36 .extended_lut = "off";
defparam \out_data~36 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \out_data~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y29_N4
dffeas \out_data[11]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[11]~reg0 .is_wysiwyg = "true";
defparam \out_data[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y29_N30
cyclonev_lcell_comb \out_data~38 (
// Equation(s):
// \out_data~38_combout  = ( h0[12] & ( out_count[1] & ( (!out_count[0] & ((!h2[12]))) # (out_count[0] & (!h3[12])) ) ) ) # ( !h0[12] & ( out_count[1] & ( (!out_count[0] & ((!h2[12]))) # (out_count[0] & (!h3[12])) ) ) ) # ( h0[12] & ( !out_count[1] & ( 
// (!out_count[0]) # (h1[12]) ) ) ) # ( !h0[12] & ( !out_count[1] & ( (out_count[0] & h1[12]) ) ) )

	.dataa(!out_count[0]),
	.datab(!h3[12]),
	.datac(!h1[12]),
	.datad(!h2[12]),
	.datae(!h0[12]),
	.dataf(!out_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~38 .extended_lut = "off";
defparam \out_data~38 .lut_mask = 64'h0505AFAFEE44EE44;
defparam \out_data~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y29_N24
cyclonev_lcell_comb \out_data~37 (
// Equation(s):
// \out_data~37_combout  = ( h7[12] & ( h5[12] & ( ((!out_count[1] & (!h4[12])) # (out_count[1] & ((!h6[12])))) # (out_count[0]) ) ) ) # ( !h7[12] & ( h5[12] & ( (!out_count[0] & ((!out_count[1] & (!h4[12])) # (out_count[1] & ((!h6[12]))))) # (out_count[0] & 
// (((!out_count[1])))) ) ) ) # ( h7[12] & ( !h5[12] & ( (!out_count[0] & ((!out_count[1] & (!h4[12])) # (out_count[1] & ((!h6[12]))))) # (out_count[0] & (((out_count[1])))) ) ) ) # ( !h7[12] & ( !h5[12] & ( (!out_count[0] & ((!out_count[1] & (!h4[12])) # 
// (out_count[1] & ((!h6[12]))))) ) ) )

	.dataa(!out_count[0]),
	.datab(!h4[12]),
	.datac(!h6[12]),
	.datad(!out_count[1]),
	.datae(!h7[12]),
	.dataf(!h5[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~37 .extended_lut = "off";
defparam \out_data~37 .lut_mask = 64'h88A088F5DDA0DDF5;
defparam \out_data~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y29_N48
cyclonev_lcell_comb \out_data~39 (
// Equation(s):
// \out_data~39_combout  = ( \out_data~37_combout  & ( (out_count[2]) # (\out_data~38_combout ) ) ) # ( !\out_data~37_combout  & ( (\out_data~38_combout  & !out_count[2]) ) )

	.dataa(gnd),
	.datab(!\out_data~38_combout ),
	.datac(!out_count[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out_data~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~39 .extended_lut = "off";
defparam \out_data~39 .lut_mask = 64'h303030303F3F3F3F;
defparam \out_data~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y29_N49
dffeas \out_data[12]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[12]~reg0 .is_wysiwyg = "true";
defparam \out_data[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y29_N54
cyclonev_lcell_comb \out_data~41 (
// Equation(s):
// \out_data~41_combout  = ( h3[13] & ( out_count[1] & ( (!out_count[0] & !h2[13]) ) ) ) # ( !h3[13] & ( out_count[1] & ( (!h2[13]) # (out_count[0]) ) ) ) # ( h3[13] & ( !out_count[1] & ( (!out_count[0] & ((!h0[13]))) # (out_count[0] & (!h1[13])) ) ) ) # ( 
// !h3[13] & ( !out_count[1] & ( (!out_count[0] & ((!h0[13]))) # (out_count[0] & (!h1[13])) ) ) )

	.dataa(!out_count[0]),
	.datab(!h1[13]),
	.datac(!h0[13]),
	.datad(!h2[13]),
	.datae(!h3[13]),
	.dataf(!out_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~41 .extended_lut = "off";
defparam \out_data~41 .lut_mask = 64'hE4E4E4E4FF55AA00;
defparam \out_data~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y29_N24
cyclonev_lcell_comb \out_data~40 (
// Equation(s):
// \out_data~40_combout  = ( h5[13] & ( h7[13] & ( (!out_count[0] & ((!out_count[1] & ((h4[13]))) # (out_count[1] & (h6[13])))) # (out_count[0] & (((out_count[1])))) ) ) ) # ( !h5[13] & ( h7[13] & ( ((!out_count[1] & ((h4[13]))) # (out_count[1] & (h6[13]))) 
// # (out_count[0]) ) ) ) # ( h5[13] & ( !h7[13] & ( (!out_count[0] & ((!out_count[1] & ((h4[13]))) # (out_count[1] & (h6[13])))) ) ) ) # ( !h5[13] & ( !h7[13] & ( (!out_count[0] & ((!out_count[1] & ((h4[13]))) # (out_count[1] & (h6[13])))) # (out_count[0] & 
// (((!out_count[1])))) ) ) )

	.dataa(!h6[13]),
	.datab(!out_count[0]),
	.datac(!h4[13]),
	.datad(!out_count[1]),
	.datae(!h5[13]),
	.dataf(!h7[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~40 .extended_lut = "off";
defparam \out_data~40 .lut_mask = 64'h3F440C443F770C77;
defparam \out_data~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y29_N18
cyclonev_lcell_comb \out_data~42 (
// Equation(s):
// \out_data~42_combout  = ( \out_data~41_combout  & ( \out_data~40_combout  ) ) # ( !\out_data~41_combout  & ( \out_data~40_combout  & ( out_count[2] ) ) ) # ( \out_data~41_combout  & ( !\out_data~40_combout  & ( !out_count[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!out_count[2]),
	.datad(gnd),
	.datae(!\out_data~41_combout ),
	.dataf(!\out_data~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~42 .extended_lut = "off";
defparam \out_data~42 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \out_data~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y29_N19
dffeas \out_data[13]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[13]~reg0 .is_wysiwyg = "true";
defparam \out_data[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y29_N0
cyclonev_lcell_comb \out_data~44 (
// Equation(s):
// \out_data~44_combout  = ( h3[14] & ( out_count[1] & ( (!h2[14] & !out_count[0]) ) ) ) # ( !h3[14] & ( out_count[1] & ( (!h2[14]) # (out_count[0]) ) ) ) # ( h3[14] & ( !out_count[1] & ( (!out_count[0] & (!h0[14])) # (out_count[0] & ((h1[14]))) ) ) ) # ( 
// !h3[14] & ( !out_count[1] & ( (!out_count[0] & (!h0[14])) # (out_count[0] & ((h1[14]))) ) ) )

	.dataa(!h0[14]),
	.datab(!h2[14]),
	.datac(!h1[14]),
	.datad(!out_count[0]),
	.datae(!h3[14]),
	.dataf(!out_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~44 .extended_lut = "off";
defparam \out_data~44 .lut_mask = 64'hAA0FAA0FCCFFCC00;
defparam \out_data~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y30_N27
cyclonev_lcell_comb \out_data~43 (
// Equation(s):
// \out_data~43_combout  = ( out_count[0] & ( out_count[1] & ( !h7[14] ) ) ) # ( !out_count[0] & ( out_count[1] & ( !h6[14] ) ) ) # ( out_count[0] & ( !out_count[1] & ( !h5[14] ) ) ) # ( !out_count[0] & ( !out_count[1] & ( !h4[14] ) ) )

	.dataa(!h6[14]),
	.datab(!h7[14]),
	.datac(!h4[14]),
	.datad(!h5[14]),
	.datae(!out_count[0]),
	.dataf(!out_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~43 .extended_lut = "off";
defparam \out_data~43 .lut_mask = 64'hF0F0FF00AAAACCCC;
defparam \out_data~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y27_N27
cyclonev_lcell_comb \out_data~45 (
// Equation(s):
// \out_data~45_combout  = ( \out_data~43_combout  & ( (out_count[2]) # (\out_data~44_combout ) ) ) # ( !\out_data~43_combout  & ( (\out_data~44_combout  & !out_count[2]) ) )

	.dataa(!\out_data~44_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!out_count[2]),
	.datae(gnd),
	.dataf(!\out_data~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~45 .extended_lut = "off";
defparam \out_data~45 .lut_mask = 64'h5500550055FF55FF;
defparam \out_data~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y27_N28
dffeas \out_data[14]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[14]~reg0 .is_wysiwyg = "true";
defparam \out_data[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y29_N0
cyclonev_lcell_comb \out_data~46 (
// Equation(s):
// \out_data~46_combout  = ( out_count[0] & ( h5[15] & ( (!out_count[1]) # (!h7[15]) ) ) ) # ( !out_count[0] & ( h5[15] & ( (!out_count[1] & ((h4[15]))) # (out_count[1] & (!h6[15])) ) ) ) # ( out_count[0] & ( !h5[15] & ( (out_count[1] & !h7[15]) ) ) ) # ( 
// !out_count[0] & ( !h5[15] & ( (!out_count[1] & ((h4[15]))) # (out_count[1] & (!h6[15])) ) ) )

	.dataa(!h6[15]),
	.datab(!out_count[1]),
	.datac(!h4[15]),
	.datad(!h7[15]),
	.datae(!out_count[0]),
	.dataf(!h5[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~46 .extended_lut = "off";
defparam \out_data~46 .lut_mask = 64'h2E2E33002E2EFFCC;
defparam \out_data~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y29_N12
cyclonev_lcell_comb \out_data~47 (
// Equation(s):
// \out_data~47_combout  = ( h1[15] & ( h2[15] & ( (!out_count[0] & (!h0[15] & ((!out_count[1])))) # (out_count[0] & (((!h3[15] & out_count[1])))) ) ) ) # ( !h1[15] & ( h2[15] & ( (!out_count[0] & (!h0[15] & ((!out_count[1])))) # (out_count[0] & (((!h3[15]) 
// # (!out_count[1])))) ) ) ) # ( h1[15] & ( !h2[15] & ( (!out_count[0] & ((!h0[15]) # ((out_count[1])))) # (out_count[0] & (((!h3[15] & out_count[1])))) ) ) ) # ( !h1[15] & ( !h2[15] & ( (!out_count[0] & ((!h0[15]) # ((out_count[1])))) # (out_count[0] & 
// (((!h3[15]) # (!out_count[1])))) ) ) )

	.dataa(!h0[15]),
	.datab(!h3[15]),
	.datac(!out_count[0]),
	.datad(!out_count[1]),
	.datae(!h1[15]),
	.dataf(!h2[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~47 .extended_lut = "off";
defparam \out_data~47 .lut_mask = 64'hAFFCA0FCAF0CA00C;
defparam \out_data~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y29_N18
cyclonev_lcell_comb \out_data~48 (
// Equation(s):
// \out_data~48_combout  = ( \out_data~47_combout  & ( (!out_count[2]) # (\out_data~46_combout ) ) ) # ( !\out_data~47_combout  & ( (out_count[2] & \out_data~46_combout ) ) )

	.dataa(!out_count[2]),
	.datab(gnd),
	.datac(!\out_data~46_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out_data~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~48 .extended_lut = "off";
defparam \out_data~48 .lut_mask = 64'h05050505AFAFAFAF;
defparam \out_data~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y29_N19
dffeas \out_data[15]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[15]~reg0 .is_wysiwyg = "true";
defparam \out_data[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y27_N48
cyclonev_lcell_comb \out_data~49 (
// Equation(s):
// \out_data~49_combout  = ( out_count[1] & ( out_count[0] & ( h7[16] ) ) ) # ( !out_count[1] & ( out_count[0] & ( !h5[16] ) ) ) # ( out_count[1] & ( !out_count[0] & ( !h6[16] ) ) ) # ( !out_count[1] & ( !out_count[0] & ( h4[16] ) ) )

	.dataa(!h7[16]),
	.datab(!h5[16]),
	.datac(!h6[16]),
	.datad(!h4[16]),
	.datae(!out_count[1]),
	.dataf(!out_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~49 .extended_lut = "off";
defparam \out_data~49 .lut_mask = 64'h00FFF0F0CCCC5555;
defparam \out_data~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y27_N12
cyclonev_lcell_comb \out_data~50 (
// Equation(s):
// \out_data~50_combout  = ( h0[16] & ( h3[16] & ( (!out_count[0] & (h2[16] & (out_count[1]))) # (out_count[0] & (((!out_count[1] & !h1[16])))) ) ) ) # ( !h0[16] & ( h3[16] & ( (!out_count[0] & (((!out_count[1])) # (h2[16]))) # (out_count[0] & 
// (((!out_count[1] & !h1[16])))) ) ) ) # ( h0[16] & ( !h3[16] & ( (!out_count[0] & (h2[16] & (out_count[1]))) # (out_count[0] & (((!h1[16]) # (out_count[1])))) ) ) ) # ( !h0[16] & ( !h3[16] & ( (!out_count[0] & (((!out_count[1])) # (h2[16]))) # 
// (out_count[0] & (((!h1[16]) # (out_count[1])))) ) ) )

	.dataa(!h2[16]),
	.datab(!out_count[0]),
	.datac(!out_count[1]),
	.datad(!h1[16]),
	.datae(!h0[16]),
	.dataf(!h3[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~50 .extended_lut = "off";
defparam \out_data~50 .lut_mask = 64'hF7C73707F4C43404;
defparam \out_data~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y27_N6
cyclonev_lcell_comb \out_data~51 (
// Equation(s):
// \out_data~51_combout  = ( \out_data~50_combout  & ( (!out_count[2]) # (\out_data~49_combout ) ) ) # ( !\out_data~50_combout  & ( (out_count[2] & \out_data~49_combout ) ) )

	.dataa(!out_count[2]),
	.datab(gnd),
	.datac(!\out_data~49_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out_data~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~51 .extended_lut = "off";
defparam \out_data~51 .lut_mask = 64'h05050505AFAFAFAF;
defparam \out_data~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y27_N7
dffeas \out_data[16]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[16]~reg0 .is_wysiwyg = "true";
defparam \out_data[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y31_N54
cyclonev_lcell_comb \out_data~53 (
// Equation(s):
// \out_data~53_combout  = ( h1[17] & ( h2[17] & ( (!out_count[1] & (!out_count[0] & (h0[17]))) # (out_count[1] & (out_count[0] & ((!h3[17])))) ) ) ) # ( !h1[17] & ( h2[17] & ( (!out_count[1] & (((h0[17])) # (out_count[0]))) # (out_count[1] & (out_count[0] & 
// ((!h3[17])))) ) ) ) # ( h1[17] & ( !h2[17] & ( (!out_count[1] & (!out_count[0] & (h0[17]))) # (out_count[1] & ((!out_count[0]) # ((!h3[17])))) ) ) ) # ( !h1[17] & ( !h2[17] & ( (!out_count[1] & (((h0[17])) # (out_count[0]))) # (out_count[1] & 
// ((!out_count[0]) # ((!h3[17])))) ) ) )

	.dataa(!out_count[1]),
	.datab(!out_count[0]),
	.datac(!h0[17]),
	.datad(!h3[17]),
	.datae(!h1[17]),
	.dataf(!h2[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~53 .extended_lut = "off";
defparam \out_data~53 .lut_mask = 64'h7F6E5D4C3B2A1908;
defparam \out_data~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y31_N12
cyclonev_lcell_comb \out_data~52 (
// Equation(s):
// \out_data~52_combout  = ( h6[17] & ( h7[17] & ( (!out_count[0] & (((!out_count[1] & !h4[17])))) # (out_count[0] & (((out_count[1])) # (h5[17]))) ) ) ) # ( !h6[17] & ( h7[17] & ( ((!out_count[0] & ((!h4[17]))) # (out_count[0] & (h5[17]))) # (out_count[1]) 
// ) ) ) # ( h6[17] & ( !h7[17] & ( (!out_count[1] & ((!out_count[0] & ((!h4[17]))) # (out_count[0] & (h5[17])))) ) ) ) # ( !h6[17] & ( !h7[17] & ( (!out_count[0] & (((!h4[17]) # (out_count[1])))) # (out_count[0] & (h5[17] & (!out_count[1]))) ) ) )

	.dataa(!h5[17]),
	.datab(!out_count[0]),
	.datac(!out_count[1]),
	.datad(!h4[17]),
	.datae(!h6[17]),
	.dataf(!h7[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~52 .extended_lut = "off";
defparam \out_data~52 .lut_mask = 64'hDC1CD010DF1FD313;
defparam \out_data~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y31_N0
cyclonev_lcell_comb \out_data~54 (
// Equation(s):
// \out_data~54_combout  = ( \out_data~53_combout  & ( \out_data~52_combout  ) ) # ( !\out_data~53_combout  & ( \out_data~52_combout  & ( out_count[2] ) ) ) # ( \out_data~53_combout  & ( !\out_data~52_combout  & ( !out_count[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!out_count[2]),
	.datad(gnd),
	.datae(!\out_data~53_combout ),
	.dataf(!\out_data~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~54 .extended_lut = "off";
defparam \out_data~54 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \out_data~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y31_N1
dffeas \out_data[17]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[17]~reg0 .is_wysiwyg = "true";
defparam \out_data[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N21
cyclonev_lcell_comb \out_data~56 (
// Equation(s):
// \out_data~56_combout  = ( h2[18] & ( out_count[1] & ( (!h3[18] & out_count[0]) ) ) ) # ( !h2[18] & ( out_count[1] & ( (!h3[18]) # (!out_count[0]) ) ) ) # ( h2[18] & ( !out_count[1] & ( (!out_count[0] & (h0[18])) # (out_count[0] & ((!h1[18]))) ) ) ) # ( 
// !h2[18] & ( !out_count[1] & ( (!out_count[0] & (h0[18])) # (out_count[0] & ((!h1[18]))) ) ) )

	.dataa(!h0[18]),
	.datab(!h3[18]),
	.datac(!out_count[0]),
	.datad(!h1[18]),
	.datae(!h2[18]),
	.dataf(!out_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~56 .extended_lut = "off";
defparam \out_data~56 .lut_mask = 64'h5F505F50FCFC0C0C;
defparam \out_data~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N24
cyclonev_lcell_comb \out_data~55 (
// Equation(s):
// \out_data~55_combout  = ( h6[18] & ( h5[18] & ( (!out_count[1] & (((!h4[18] & !out_count[0])))) # (out_count[1] & (((!out_count[0])) # (h7[18]))) ) ) ) # ( !h6[18] & ( h5[18] & ( (!out_count[1] & (((!h4[18] & !out_count[0])))) # (out_count[1] & (h7[18] & 
// ((out_count[0])))) ) ) ) # ( h6[18] & ( !h5[18] & ( (!out_count[1] & (((!h4[18]) # (out_count[0])))) # (out_count[1] & (((!out_count[0])) # (h7[18]))) ) ) ) # ( !h6[18] & ( !h5[18] & ( (!out_count[1] & (((!h4[18]) # (out_count[0])))) # (out_count[1] & 
// (h7[18] & ((out_count[0])))) ) ) )

	.dataa(!h7[18]),
	.datab(!out_count[1]),
	.datac(!h4[18]),
	.datad(!out_count[0]),
	.datae(!h6[18]),
	.dataf(!h5[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~55 .extended_lut = "off";
defparam \out_data~55 .lut_mask = 64'hC0DDF3DDC011F311;
defparam \out_data~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N30
cyclonev_lcell_comb \out_data~57 (
// Equation(s):
// \out_data~57_combout  = ( \out_data~55_combout  & ( (\out_data~56_combout ) # (out_count[2]) ) ) # ( !\out_data~55_combout  & ( (!out_count[2] & \out_data~56_combout ) ) )

	.dataa(!out_count[2]),
	.datab(gnd),
	.datac(!\out_data~56_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out_data~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~57 .extended_lut = "off";
defparam \out_data~57 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \out_data~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y33_N32
dffeas \out_data[18]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[18]~reg0 .is_wysiwyg = "true";
defparam \out_data[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y30_N30
cyclonev_lcell_comb \out_data~59 (
// Equation(s):
// \out_data~59_combout  = ( out_count[1] & ( h3[19] & ( (!out_count[0] & !h2[19]) ) ) ) # ( !out_count[1] & ( h3[19] & ( (!out_count[0] & (!h0[19])) # (out_count[0] & ((h1[19]))) ) ) ) # ( out_count[1] & ( !h3[19] & ( (!h2[19]) # (out_count[0]) ) ) ) # ( 
// !out_count[1] & ( !h3[19] & ( (!out_count[0] & (!h0[19])) # (out_count[0] & ((h1[19]))) ) ) )

	.dataa(!h0[19]),
	.datab(!h1[19]),
	.datac(!out_count[0]),
	.datad(!h2[19]),
	.datae(!out_count[1]),
	.dataf(!h3[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~59 .extended_lut = "off";
defparam \out_data~59 .lut_mask = 64'hA3A3FF0FA3A3F000;
defparam \out_data~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N57
cyclonev_lcell_comb \out_data~58 (
// Equation(s):
// \out_data~58_combout  = ( out_count[1] & ( h4[19] & ( (!out_count[0] & ((h6[19]))) # (out_count[0] & (h7[19])) ) ) ) # ( !out_count[1] & ( h4[19] & ( (out_count[0] & h5[19]) ) ) ) # ( out_count[1] & ( !h4[19] & ( (!out_count[0] & ((h6[19]))) # 
// (out_count[0] & (h7[19])) ) ) ) # ( !out_count[1] & ( !h4[19] & ( (!out_count[0]) # (h5[19]) ) ) )

	.dataa(!out_count[0]),
	.datab(!h5[19]),
	.datac(!h7[19]),
	.datad(!h6[19]),
	.datae(!out_count[1]),
	.dataf(!h4[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~58 .extended_lut = "off";
defparam \out_data~58 .lut_mask = 64'hBBBB05AF111105AF;
defparam \out_data~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y33_N27
cyclonev_lcell_comb \out_data~60 (
// Equation(s):
// \out_data~60_combout  = ( \out_data~59_combout  & ( \out_data~58_combout  ) ) # ( !\out_data~59_combout  & ( \out_data~58_combout  & ( out_count[2] ) ) ) # ( \out_data~59_combout  & ( !\out_data~58_combout  & ( !out_count[2] ) ) )

	.dataa(!out_count[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\out_data~59_combout ),
	.dataf(!\out_data~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~60 .extended_lut = "off";
defparam \out_data~60 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \out_data~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y33_N29
dffeas \out_data[19]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[19]~reg0 .is_wysiwyg = "true";
defparam \out_data[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N42
cyclonev_lcell_comb \out_data~62 (
// Equation(s):
// \out_data~62_combout  = ( out_count[1] & ( h1[20] & ( (!out_count[0] & (h2[20])) # (out_count[0] & ((h3[20]))) ) ) ) # ( !out_count[1] & ( h1[20] & ( (h0[20]) # (out_count[0]) ) ) ) # ( out_count[1] & ( !h1[20] & ( (!out_count[0] & (h2[20])) # 
// (out_count[0] & ((h3[20]))) ) ) ) # ( !out_count[1] & ( !h1[20] & ( (!out_count[0] & h0[20]) ) ) )

	.dataa(!h2[20]),
	.datab(!out_count[0]),
	.datac(!h0[20]),
	.datad(!h3[20]),
	.datae(!out_count[1]),
	.dataf(!h1[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~62 .extended_lut = "off";
defparam \out_data~62 .lut_mask = 64'h0C0C44773F3F4477;
defparam \out_data~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y28_N48
cyclonev_lcell_comb \out_data~61 (
// Equation(s):
// \out_data~61_combout  = ( out_count[0] & ( h6[20] & ( (!out_count[1] & (h5[20])) # (out_count[1] & ((h7[20]))) ) ) ) # ( !out_count[0] & ( h6[20] & ( (h4[20]) # (out_count[1]) ) ) ) # ( out_count[0] & ( !h6[20] & ( (!out_count[1] & (h5[20])) # 
// (out_count[1] & ((h7[20]))) ) ) ) # ( !out_count[0] & ( !h6[20] & ( (!out_count[1] & h4[20]) ) ) )

	.dataa(!h5[20]),
	.datab(!out_count[1]),
	.datac(!h7[20]),
	.datad(!h4[20]),
	.datae(!out_count[0]),
	.dataf(!h6[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~61 .extended_lut = "off";
defparam \out_data~61 .lut_mask = 64'h00CC474733FF4747;
defparam \out_data~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y28_N6
cyclonev_lcell_comb \out_data~63 (
// Equation(s):
// \out_data~63_combout  = ( \out_data~61_combout  & ( (\out_data~62_combout ) # (out_count[2]) ) ) # ( !\out_data~61_combout  & ( (!out_count[2] & \out_data~62_combout ) ) )

	.dataa(gnd),
	.datab(!out_count[2]),
	.datac(!\out_data~62_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out_data~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~63 .extended_lut = "off";
defparam \out_data~63 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \out_data~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y28_N8
dffeas \out_data[20]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[20]~reg0 .is_wysiwyg = "true";
defparam \out_data[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y28_N27
cyclonev_lcell_comb \out_data~64 (
// Equation(s):
// \out_data~64_combout  = ( h7[21] & ( h6[21] & ( (!out_count[1] & ((!out_count[0] & (h4[21])) # (out_count[0] & ((h5[21]))))) # (out_count[1] & (((!out_count[0])))) ) ) ) # ( !h7[21] & ( h6[21] & ( ((!out_count[0] & (h4[21])) # (out_count[0] & ((h5[21])))) 
// # (out_count[1]) ) ) ) # ( h7[21] & ( !h6[21] & ( (!out_count[1] & ((!out_count[0] & (h4[21])) # (out_count[0] & ((h5[21]))))) ) ) ) # ( !h7[21] & ( !h6[21] & ( (!out_count[1] & ((!out_count[0] & (h4[21])) # (out_count[0] & ((h5[21]))))) # (out_count[1] & 
// (((out_count[0])))) ) ) )

	.dataa(!out_count[1]),
	.datab(!h4[21]),
	.datac(!out_count[0]),
	.datad(!h5[21]),
	.datae(!h7[21]),
	.dataf(!h6[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~64 .extended_lut = "off";
defparam \out_data~64 .lut_mask = 64'h252F202A757F707A;
defparam \out_data~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y28_N24
cyclonev_lcell_comb \out_data~65 (
// Equation(s):
// \out_data~65_combout  = ( out_count[1] & ( out_count[0] & ( h3[21] ) ) ) # ( !out_count[1] & ( out_count[0] & ( !h1[21] ) ) ) # ( out_count[1] & ( !out_count[0] & ( !h2[21] ) ) ) # ( !out_count[1] & ( !out_count[0] & ( h0[21] ) ) )

	.dataa(!h2[21]),
	.datab(!h3[21]),
	.datac(!h1[21]),
	.datad(!h0[21]),
	.datae(!out_count[1]),
	.dataf(!out_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~65 .extended_lut = "off";
defparam \out_data~65 .lut_mask = 64'h00FFAAAAF0F03333;
defparam \out_data~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y28_N9
cyclonev_lcell_comb \out_data~66 (
// Equation(s):
// \out_data~66_combout  = ( \out_data~65_combout  & ( (!out_count[2]) # (\out_data~64_combout ) ) ) # ( !\out_data~65_combout  & ( (out_count[2] & \out_data~64_combout ) ) )

	.dataa(gnd),
	.datab(!out_count[2]),
	.datac(!\out_data~64_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out_data~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~66 .extended_lut = "off";
defparam \out_data~66 .lut_mask = 64'h03030303CFCFCFCF;
defparam \out_data~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y28_N10
dffeas \out_data[21]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[21]~reg0 .is_wysiwyg = "true";
defparam \out_data[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y28_N42
cyclonev_lcell_comb \out_data~67 (
// Equation(s):
// \out_data~67_combout  = ( h7[22] & ( out_count[0] & ( (h5[22] & !out_count[1]) ) ) ) # ( !h7[22] & ( out_count[0] & ( (out_count[1]) # (h5[22]) ) ) ) # ( h7[22] & ( !out_count[0] & ( (!out_count[1] & ((h4[22]))) # (out_count[1] & (h6[22])) ) ) ) # ( 
// !h7[22] & ( !out_count[0] & ( (!out_count[1] & ((h4[22]))) # (out_count[1] & (h6[22])) ) ) )

	.dataa(!h5[22]),
	.datab(!h6[22]),
	.datac(!h4[22]),
	.datad(!out_count[1]),
	.datae(!h7[22]),
	.dataf(!out_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~67 .extended_lut = "off";
defparam \out_data~67 .lut_mask = 64'h0F330F3355FF5500;
defparam \out_data~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y28_N15
cyclonev_lcell_comb \out_data~68 (
// Equation(s):
// \out_data~68_combout  = ( out_count[1] & ( h3[22] & ( (!h2[22] & !out_count[0]) ) ) ) # ( !out_count[1] & ( h3[22] & ( (!out_count[0] & ((h0[22]))) # (out_count[0] & (!h1[22])) ) ) ) # ( out_count[1] & ( !h3[22] & ( (!h2[22]) # (out_count[0]) ) ) ) # ( 
// !out_count[1] & ( !h3[22] & ( (!out_count[0] & ((h0[22]))) # (out_count[0] & (!h1[22])) ) ) )

	.dataa(!h1[22]),
	.datab(!h2[22]),
	.datac(!out_count[0]),
	.datad(!h0[22]),
	.datae(!out_count[1]),
	.dataf(!h3[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~68 .extended_lut = "off";
defparam \out_data~68 .lut_mask = 64'h0AFACFCF0AFAC0C0;
defparam \out_data~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y28_N24
cyclonev_lcell_comb \out_data~69 (
// Equation(s):
// \out_data~69_combout  = ( \out_data~68_combout  & ( (!out_count[2]) # (\out_data~67_combout ) ) ) # ( !\out_data~68_combout  & ( (\out_data~67_combout  & out_count[2]) ) )

	.dataa(gnd),
	.datab(!\out_data~67_combout ),
	.datac(!out_count[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out_data~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~69 .extended_lut = "off";
defparam \out_data~69 .lut_mask = 64'h03030303F3F3F3F3;
defparam \out_data~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y28_N25
dffeas \out_data[22]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[22]~reg0 .is_wysiwyg = "true";
defparam \out_data[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y28_N3
cyclonev_lcell_comb \out_data~70 (
// Equation(s):
// \out_data~70_combout  = ( h5[23] & ( h6[23] & ( (!out_count[1] & (((out_count[0])) # (h4[23]))) # (out_count[1] & (((out_count[0] & !h7[23])))) ) ) ) # ( !h5[23] & ( h6[23] & ( (!out_count[1] & (h4[23] & (!out_count[0]))) # (out_count[1] & (((out_count[0] 
// & !h7[23])))) ) ) ) # ( h5[23] & ( !h6[23] & ( (!out_count[1] & (((out_count[0])) # (h4[23]))) # (out_count[1] & (((!out_count[0]) # (!h7[23])))) ) ) ) # ( !h5[23] & ( !h6[23] & ( (!out_count[1] & (h4[23] & (!out_count[0]))) # (out_count[1] & 
// (((!out_count[0]) # (!h7[23])))) ) ) )

	.dataa(!out_count[1]),
	.datab(!h4[23]),
	.datac(!out_count[0]),
	.datad(!h7[23]),
	.datae(!h5[23]),
	.dataf(!h6[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~70 .extended_lut = "off";
defparam \out_data~70 .lut_mask = 64'h75707F7A25202F2A;
defparam \out_data~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N33
cyclonev_lcell_comb \out_data~71 (
// Equation(s):
// \out_data~71_combout  = ( out_count[1] & ( h1[23] & ( (!out_count[0] & ((h2[23]))) # (out_count[0] & (h3[23])) ) ) ) # ( !out_count[1] & ( h1[23] & ( (out_count[0]) # (h0[23]) ) ) ) # ( out_count[1] & ( !h1[23] & ( (!out_count[0] & ((h2[23]))) # 
// (out_count[0] & (h3[23])) ) ) ) # ( !out_count[1] & ( !h1[23] & ( (h0[23] & !out_count[0]) ) ) )

	.dataa(!h3[23]),
	.datab(!h0[23]),
	.datac(!out_count[0]),
	.datad(!h2[23]),
	.datae(!out_count[1]),
	.dataf(!h1[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~71 .extended_lut = "off";
defparam \out_data~71 .lut_mask = 64'h303005F53F3F05F5;
defparam \out_data~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N3
cyclonev_lcell_comb \out_data~72 (
// Equation(s):
// \out_data~72_combout  = ( \out_data~70_combout  & ( \out_data~71_combout  ) ) # ( !\out_data~70_combout  & ( \out_data~71_combout  & ( !out_count[2] ) ) ) # ( \out_data~70_combout  & ( !\out_data~71_combout  & ( out_count[2] ) ) )

	.dataa(!out_count[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\out_data~70_combout ),
	.dataf(!\out_data~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~72 .extended_lut = "off";
defparam \out_data~72 .lut_mask = 64'h00005555AAAAFFFF;
defparam \out_data~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y28_N4
dffeas \out_data[23]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[23]~reg0 .is_wysiwyg = "true";
defparam \out_data[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N42
cyclonev_lcell_comb \out_data~74 (
// Equation(s):
// \out_data~74_combout  = ( out_count[0] & ( out_count[1] & ( !h3[24] ) ) ) # ( !out_count[0] & ( out_count[1] & ( h2[24] ) ) ) # ( out_count[0] & ( !out_count[1] & ( !h1[24] ) ) ) # ( !out_count[0] & ( !out_count[1] & ( h0[24] ) ) )

	.dataa(!h0[24]),
	.datab(!h2[24]),
	.datac(!h1[24]),
	.datad(!h3[24]),
	.datae(!out_count[0]),
	.dataf(!out_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~74 .extended_lut = "off";
defparam \out_data~74 .lut_mask = 64'h5555F0F03333FF00;
defparam \out_data~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y29_N3
cyclonev_lcell_comb \out_data~73 (
// Equation(s):
// \out_data~73_combout  = ( h7[24] & ( h4[24] & ( (!out_count[0] & (((!h6[24] & out_count[1])))) # (out_count[0] & (!h5[24] & ((!out_count[1])))) ) ) ) # ( !h7[24] & ( h4[24] & ( (!out_count[0] & (((!h6[24] & out_count[1])))) # (out_count[0] & ((!h5[24]) # 
// ((out_count[1])))) ) ) ) # ( h7[24] & ( !h4[24] & ( (!out_count[0] & (((!h6[24]) # (!out_count[1])))) # (out_count[0] & (!h5[24] & ((!out_count[1])))) ) ) ) # ( !h7[24] & ( !h4[24] & ( (!out_count[0] & (((!h6[24]) # (!out_count[1])))) # (out_count[0] & 
// ((!h5[24]) # ((out_count[1])))) ) ) )

	.dataa(!out_count[0]),
	.datab(!h5[24]),
	.datac(!h6[24]),
	.datad(!out_count[1]),
	.datae(!h7[24]),
	.dataf(!h4[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~73 .extended_lut = "off";
defparam \out_data~73 .lut_mask = 64'hEEF5EEA044F544A0;
defparam \out_data~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y28_N24
cyclonev_lcell_comb \out_data~75 (
// Equation(s):
// \out_data~75_combout  = ( \out_data~74_combout  & ( \out_data~73_combout  ) ) # ( !\out_data~74_combout  & ( \out_data~73_combout  & ( out_count[2] ) ) ) # ( \out_data~74_combout  & ( !\out_data~73_combout  & ( !out_count[2] ) ) )

	.dataa(gnd),
	.datab(!out_count[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\out_data~74_combout ),
	.dataf(!\out_data~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~75 .extended_lut = "off";
defparam \out_data~75 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \out_data~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y28_N25
dffeas \out_data[24]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[24]~reg0 .is_wysiwyg = "true";
defparam \out_data[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y28_N42
cyclonev_lcell_comb \out_data~76 (
// Equation(s):
// \out_data~76_combout  = ( h4[25] & ( h7[25] & ( (!out_count[1] & ((!h5[25]) # ((!out_count[0])))) # (out_count[1] & (((!h6[25] & !out_count[0])))) ) ) ) # ( !h4[25] & ( h7[25] & ( (!out_count[1] & (!h5[25] & ((out_count[0])))) # (out_count[1] & (((!h6[25] 
// & !out_count[0])))) ) ) ) # ( h4[25] & ( !h7[25] & ( (!out_count[1] & ((!h5[25]) # ((!out_count[0])))) # (out_count[1] & (((!h6[25]) # (out_count[0])))) ) ) ) # ( !h4[25] & ( !h7[25] & ( (!out_count[1] & (!h5[25] & ((out_count[0])))) # (out_count[1] & 
// (((!h6[25]) # (out_count[0])))) ) ) )

	.dataa(!h5[25]),
	.datab(!h6[25]),
	.datac(!out_count[1]),
	.datad(!out_count[0]),
	.datae(!h4[25]),
	.dataf(!h7[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~76 .extended_lut = "off";
defparam \out_data~76 .lut_mask = 64'h0CAFFCAF0CA0FCA0;
defparam \out_data~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y28_N36
cyclonev_lcell_comb \out_data~77 (
// Equation(s):
// \out_data~77_combout  = ( h1[25] & ( h0[25] & ( (out_count[1] & ((!out_count[0] & ((h2[25]))) # (out_count[0] & (h3[25])))) ) ) ) # ( !h1[25] & ( h0[25] & ( (!out_count[0] & (((h2[25] & out_count[1])))) # (out_count[0] & (((!out_count[1])) # (h3[25]))) ) 
// ) ) # ( h1[25] & ( !h0[25] & ( (!out_count[0] & (((!out_count[1]) # (h2[25])))) # (out_count[0] & (h3[25] & ((out_count[1])))) ) ) ) # ( !h1[25] & ( !h0[25] & ( (!out_count[1]) # ((!out_count[0] & ((h2[25]))) # (out_count[0] & (h3[25]))) ) ) )

	.dataa(!h3[25]),
	.datab(!out_count[0]),
	.datac(!h2[25]),
	.datad(!out_count[1]),
	.datae(!h1[25]),
	.dataf(!h0[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~77 .extended_lut = "off";
defparam \out_data~77 .lut_mask = 64'hFF1DCC1D331D001D;
defparam \out_data~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y28_N27
cyclonev_lcell_comb \out_data~78 (
// Equation(s):
// \out_data~78_combout  = ( \out_data~77_combout  & ( (!out_count[2]) # (\out_data~76_combout ) ) ) # ( !\out_data~77_combout  & ( (out_count[2] & \out_data~76_combout ) ) )

	.dataa(!out_count[2]),
	.datab(gnd),
	.datac(!\out_data~76_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out_data~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~78 .extended_lut = "off";
defparam \out_data~78 .lut_mask = 64'h05050505AFAFAFAF;
defparam \out_data~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y28_N28
dffeas \out_data[25]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[25]~reg0 .is_wysiwyg = "true";
defparam \out_data[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y28_N42
cyclonev_lcell_comb \out_data~79 (
// Equation(s):
// \out_data~79_combout  = ( h5[26] & ( h7[26] & ( ((!out_count[1] & ((h4[26]))) # (out_count[1] & (!h6[26]))) # (out_count[0]) ) ) ) # ( !h5[26] & ( h7[26] & ( (!out_count[0] & ((!out_count[1] & ((h4[26]))) # (out_count[1] & (!h6[26])))) # (out_count[0] & 
// (((out_count[1])))) ) ) ) # ( h5[26] & ( !h7[26] & ( (!out_count[0] & ((!out_count[1] & ((h4[26]))) # (out_count[1] & (!h6[26])))) # (out_count[0] & (((!out_count[1])))) ) ) ) # ( !h5[26] & ( !h7[26] & ( (!out_count[0] & ((!out_count[1] & ((h4[26]))) # 
// (out_count[1] & (!h6[26])))) ) ) )

	.dataa(!h6[26]),
	.datab(!out_count[0]),
	.datac(!out_count[1]),
	.datad(!h4[26]),
	.datae(!h5[26]),
	.dataf(!h7[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~79 .extended_lut = "off";
defparam \out_data~79 .lut_mask = 64'h08C838F80BCB3BFB;
defparam \out_data~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y28_N30
cyclonev_lcell_comb \out_data~80 (
// Equation(s):
// \out_data~80_combout  = ( h2[26] & ( h1[26] & ( (!out_count[0] & (((!out_count[1] & h0[26])))) # (out_count[0] & ((!h3[26]) # ((!out_count[1])))) ) ) ) # ( !h2[26] & ( h1[26] & ( (!out_count[0] & (((h0[26]) # (out_count[1])))) # (out_count[0] & ((!h3[26]) 
// # ((!out_count[1])))) ) ) ) # ( h2[26] & ( !h1[26] & ( (!out_count[0] & (((!out_count[1] & h0[26])))) # (out_count[0] & (!h3[26] & (out_count[1]))) ) ) ) # ( !h2[26] & ( !h1[26] & ( (!out_count[0] & (((h0[26]) # (out_count[1])))) # (out_count[0] & 
// (!h3[26] & (out_count[1]))) ) ) )

	.dataa(!h3[26]),
	.datab(!out_count[0]),
	.datac(!out_count[1]),
	.datad(!h0[26]),
	.datae(!h2[26]),
	.dataf(!h1[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~80 .extended_lut = "off";
defparam \out_data~80 .lut_mask = 64'h0ECE02C23EFE32F2;
defparam \out_data~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y28_N15
cyclonev_lcell_comb \out_data~81 (
// Equation(s):
// \out_data~81_combout  = ( \out_data~79_combout  & ( \out_data~80_combout  ) ) # ( !\out_data~79_combout  & ( \out_data~80_combout  & ( !out_count[2] ) ) ) # ( \out_data~79_combout  & ( !\out_data~80_combout  & ( out_count[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!out_count[2]),
	.datad(gnd),
	.datae(!\out_data~79_combout ),
	.dataf(!\out_data~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~81 .extended_lut = "off";
defparam \out_data~81 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \out_data~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y28_N17
dffeas \out_data[26]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[26]~reg0 .is_wysiwyg = "true";
defparam \out_data[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y28_N3
cyclonev_lcell_comb \out_data~82 (
// Equation(s):
// \out_data~82_combout  = ( h6[27] & ( h7[27] & ( (!out_count[1] & ((!out_count[0] & (h4[27])) # (out_count[0] & ((!h5[27]))))) ) ) ) # ( !h6[27] & ( h7[27] & ( (!out_count[1] & ((!out_count[0] & (h4[27])) # (out_count[0] & ((!h5[27]))))) # (out_count[1] & 
// (((!out_count[0])))) ) ) ) # ( h6[27] & ( !h7[27] & ( (!out_count[1] & ((!out_count[0] & (h4[27])) # (out_count[0] & ((!h5[27]))))) # (out_count[1] & (((out_count[0])))) ) ) ) # ( !h6[27] & ( !h7[27] & ( ((!out_count[0] & (h4[27])) # (out_count[0] & 
// ((!h5[27])))) # (out_count[1]) ) ) )

	.dataa(!h4[27]),
	.datab(!h5[27]),
	.datac(!out_count[1]),
	.datad(!out_count[0]),
	.datae(!h6[27]),
	.dataf(!h7[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~82 .extended_lut = "off";
defparam \out_data~82 .lut_mask = 64'h5FCF50CF5FC050C0;
defparam \out_data~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N12
cyclonev_lcell_comb \out_data~83 (
// Equation(s):
// \out_data~83_combout  = ( out_count[0] & ( out_count[1] & ( h3[27] ) ) ) # ( !out_count[0] & ( out_count[1] & ( !h2[27] ) ) ) # ( out_count[0] & ( !out_count[1] & ( !h1[27] ) ) ) # ( !out_count[0] & ( !out_count[1] & ( !h0[27] ) ) )

	.dataa(!h3[27]),
	.datab(!h1[27]),
	.datac(!h2[27]),
	.datad(!h0[27]),
	.datae(!out_count[0]),
	.dataf(!out_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~83 .extended_lut = "off";
defparam \out_data~83 .lut_mask = 64'hFF00CCCCF0F05555;
defparam \out_data~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N54
cyclonev_lcell_comb \out_data~84 (
// Equation(s):
// \out_data~84_combout  = ( \out_data~82_combout  & ( \out_data~83_combout  ) ) # ( !\out_data~82_combout  & ( \out_data~83_combout  & ( !out_count[2] ) ) ) # ( \out_data~82_combout  & ( !\out_data~83_combout  & ( out_count[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!out_count[2]),
	.datad(gnd),
	.datae(!\out_data~82_combout ),
	.dataf(!\out_data~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~84 .extended_lut = "off";
defparam \out_data~84 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \out_data~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y28_N55
dffeas \out_data[27]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[27]~reg0 .is_wysiwyg = "true";
defparam \out_data[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y28_N30
cyclonev_lcell_comb \out_data~85 (
// Equation(s):
// \out_data~85_combout  = ( h6[28] & ( h7[28] & ( (!out_count[1] & ((!out_count[0] & (!h4[28])) # (out_count[0] & ((!h5[28]))))) ) ) ) # ( !h6[28] & ( h7[28] & ( (!out_count[1] & ((!out_count[0] & (!h4[28])) # (out_count[0] & ((!h5[28]))))) # (out_count[1] 
// & (((!out_count[0])))) ) ) ) # ( h6[28] & ( !h7[28] & ( (!out_count[1] & ((!out_count[0] & (!h4[28])) # (out_count[0] & ((!h5[28]))))) # (out_count[1] & (((out_count[0])))) ) ) ) # ( !h6[28] & ( !h7[28] & ( ((!out_count[0] & (!h4[28])) # (out_count[0] & 
// ((!h5[28])))) # (out_count[1]) ) ) )

	.dataa(!h4[28]),
	.datab(!out_count[1]),
	.datac(!h5[28]),
	.datad(!out_count[0]),
	.datae(!h6[28]),
	.dataf(!h7[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~85 .extended_lut = "off";
defparam \out_data~85 .lut_mask = 64'hBBF388F3BBC088C0;
defparam \out_data~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y28_N12
cyclonev_lcell_comb \out_data~86 (
// Equation(s):
// \out_data~86_combout  = ( h3[28] & ( out_count[1] & ( (!h2[28]) # (out_count[0]) ) ) ) # ( !h3[28] & ( out_count[1] & ( (!out_count[0] & !h2[28]) ) ) ) # ( h3[28] & ( !out_count[1] & ( (!out_count[0] & (h0[28])) # (out_count[0] & ((!h1[28]))) ) ) ) # ( 
// !h3[28] & ( !out_count[1] & ( (!out_count[0] & (h0[28])) # (out_count[0] & ((!h1[28]))) ) ) )

	.dataa(!out_count[0]),
	.datab(!h2[28]),
	.datac(!h0[28]),
	.datad(!h1[28]),
	.datae(!h3[28]),
	.dataf(!out_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~86 .extended_lut = "off";
defparam \out_data~86 .lut_mask = 64'h5F0A5F0A8888DDDD;
defparam \out_data~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y28_N54
cyclonev_lcell_comb \out_data~87 (
// Equation(s):
// \out_data~87_combout  = ( \out_data~86_combout  & ( (!out_count[2]) # (\out_data~85_combout ) ) ) # ( !\out_data~86_combout  & ( (out_count[2] & \out_data~85_combout ) ) )

	.dataa(gnd),
	.datab(!out_count[2]),
	.datac(!\out_data~85_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out_data~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~87 .extended_lut = "off";
defparam \out_data~87 .lut_mask = 64'h03030303CFCFCFCF;
defparam \out_data~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y28_N55
dffeas \out_data[28]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[28]~reg0 .is_wysiwyg = "true";
defparam \out_data[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y28_N48
cyclonev_lcell_comb \out_data~88 (
// Equation(s):
// \out_data~88_combout  = ( out_count[1] & ( h4[29] & ( (!out_count[0] & ((h6[29]))) # (out_count[0] & (h7[29])) ) ) ) # ( !out_count[1] & ( h4[29] & ( (!out_count[0]) # (h5[29]) ) ) ) # ( out_count[1] & ( !h4[29] & ( (!out_count[0] & ((h6[29]))) # 
// (out_count[0] & (h7[29])) ) ) ) # ( !out_count[1] & ( !h4[29] & ( (h5[29] & out_count[0]) ) ) )

	.dataa(!h5[29]),
	.datab(!h7[29]),
	.datac(!h6[29]),
	.datad(!out_count[0]),
	.datae(!out_count[1]),
	.dataf(!h4[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~88 .extended_lut = "off";
defparam \out_data~88 .lut_mask = 64'h00550F33FF550F33;
defparam \out_data~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N12
cyclonev_lcell_comb \out_data~89 (
// Equation(s):
// \out_data~89_combout  = ( out_count[1] & ( h2[29] & ( (!h3[29] & out_count[0]) ) ) ) # ( !out_count[1] & ( h2[29] & ( (!out_count[0] & (!h0[29])) # (out_count[0] & ((!h1[29]))) ) ) ) # ( out_count[1] & ( !h2[29] & ( (!h3[29]) # (!out_count[0]) ) ) ) # ( 
// !out_count[1] & ( !h2[29] & ( (!out_count[0] & (!h0[29])) # (out_count[0] & ((!h1[29]))) ) ) )

	.dataa(!h3[29]),
	.datab(!out_count[0]),
	.datac(!h0[29]),
	.datad(!h1[29]),
	.datae(!out_count[1]),
	.dataf(!h2[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~89 .extended_lut = "off";
defparam \out_data~89 .lut_mask = 64'hF3C0EEEEF3C02222;
defparam \out_data~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N54
cyclonev_lcell_comb \out_data~90 (
// Equation(s):
// \out_data~90_combout  = ( \out_data~89_combout  & ( (!out_count[2]) # (\out_data~88_combout ) ) ) # ( !\out_data~89_combout  & ( (out_count[2] & \out_data~88_combout ) ) )

	.dataa(!out_count[2]),
	.datab(gnd),
	.datac(!\out_data~88_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out_data~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~90 .extended_lut = "off";
defparam \out_data~90 .lut_mask = 64'h05050505AFAFAFAF;
defparam \out_data~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y27_N55
dffeas \out_data[29]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[29]~reg0 .is_wysiwyg = "true";
defparam \out_data[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y28_N15
cyclonev_lcell_comb \out_data~91 (
// Equation(s):
// \out_data~91_combout  = ( out_count[1] & ( h4[30] & ( (!out_count[0] & (h6[30])) # (out_count[0] & ((!h7[30]))) ) ) ) # ( !out_count[1] & ( h4[30] & ( (out_count[0] & h5[30]) ) ) ) # ( out_count[1] & ( !h4[30] & ( (!out_count[0] & (h6[30])) # 
// (out_count[0] & ((!h7[30]))) ) ) ) # ( !out_count[1] & ( !h4[30] & ( (!out_count[0]) # (h5[30]) ) ) )

	.dataa(!h6[30]),
	.datab(!out_count[0]),
	.datac(!h5[30]),
	.datad(!h7[30]),
	.datae(!out_count[1]),
	.dataf(!h4[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~91 .extended_lut = "off";
defparam \out_data~91 .lut_mask = 64'hCFCF774403037744;
defparam \out_data~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y28_N15
cyclonev_lcell_comb \out_data~92 (
// Equation(s):
// \out_data~92_combout  = ( out_count[0] & ( h2[30] & ( (!out_count[1] & (h1[30])) # (out_count[1] & ((h3[30]))) ) ) ) # ( !out_count[0] & ( h2[30] & ( (!h0[30]) # (out_count[1]) ) ) ) # ( out_count[0] & ( !h2[30] & ( (!out_count[1] & (h1[30])) # 
// (out_count[1] & ((h3[30]))) ) ) ) # ( !out_count[0] & ( !h2[30] & ( (!out_count[1] & !h0[30]) ) ) )

	.dataa(!out_count[1]),
	.datab(!h1[30]),
	.datac(!h0[30]),
	.datad(!h3[30]),
	.datae(!out_count[0]),
	.dataf(!h2[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~92 .extended_lut = "off";
defparam \out_data~92 .lut_mask = 64'hA0A02277F5F52277;
defparam \out_data~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y28_N21
cyclonev_lcell_comb \out_data~93 (
// Equation(s):
// \out_data~93_combout  = ( \out_data~91_combout  & ( \out_data~92_combout  ) ) # ( !\out_data~91_combout  & ( \out_data~92_combout  & ( !out_count[2] ) ) ) # ( \out_data~91_combout  & ( !\out_data~92_combout  & ( out_count[2] ) ) )

	.dataa(!out_count[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\out_data~91_combout ),
	.dataf(!\out_data~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~93 .extended_lut = "off";
defparam \out_data~93 .lut_mask = 64'h00005555AAAAFFFF;
defparam \out_data~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y28_N22
dffeas \out_data[30]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[30]~reg0 .is_wysiwyg = "true";
defparam \out_data[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N48
cyclonev_lcell_comb \out_data~95 (
// Equation(s):
// \out_data~95_combout  = ( h2[31] & ( out_count[0] & ( (!out_count[1] & ((!h1[31]))) # (out_count[1] & (!h3[31])) ) ) ) # ( !h2[31] & ( out_count[0] & ( (!out_count[1] & ((!h1[31]))) # (out_count[1] & (!h3[31])) ) ) ) # ( h2[31] & ( !out_count[0] & ( 
// (h0[31]) # (out_count[1]) ) ) ) # ( !h2[31] & ( !out_count[0] & ( (!out_count[1] & h0[31]) ) ) )

	.dataa(!out_count[1]),
	.datab(!h0[31]),
	.datac(!h3[31]),
	.datad(!h1[31]),
	.datae(!h2[31]),
	.dataf(!out_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~95 .extended_lut = "off";
defparam \out_data~95 .lut_mask = 64'h22227777FA50FA50;
defparam \out_data~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y28_N42
cyclonev_lcell_comb \out_data~94 (
// Equation(s):
// \out_data~94_combout  = ( h4[31] & ( h7[31] & ( (!out_count[1] & (((!h5[31]) # (!out_count[0])))) # (out_count[1] & (((out_count[0])) # (h6[31]))) ) ) ) # ( !h4[31] & ( h7[31] & ( (!out_count[1] & (((!h5[31] & out_count[0])))) # (out_count[1] & 
// (((out_count[0])) # (h6[31]))) ) ) ) # ( h4[31] & ( !h7[31] & ( (!out_count[1] & (((!h5[31]) # (!out_count[0])))) # (out_count[1] & (h6[31] & ((!out_count[0])))) ) ) ) # ( !h4[31] & ( !h7[31] & ( (!out_count[1] & (((!h5[31] & out_count[0])))) # 
// (out_count[1] & (h6[31] & ((!out_count[0])))) ) ) )

	.dataa(!h6[31]),
	.datab(!out_count[1]),
	.datac(!h5[31]),
	.datad(!out_count[0]),
	.datae(!h4[31]),
	.dataf(!h7[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~94 .extended_lut = "off";
defparam \out_data~94 .lut_mask = 64'h11C0DDC011F3DDF3;
defparam \out_data~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y28_N0
cyclonev_lcell_comb \out_data~96 (
// Equation(s):
// \out_data~96_combout  = ( \out_data~95_combout  & ( \out_data~94_combout  ) ) # ( !\out_data~95_combout  & ( \out_data~94_combout  & ( out_count[2] ) ) ) # ( \out_data~95_combout  & ( !\out_data~94_combout  & ( !out_count[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!out_count[2]),
	.datad(gnd),
	.datae(!\out_data~95_combout ),
	.dataf(!\out_data~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data~96 .extended_lut = "off";
defparam \out_data~96 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \out_data~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y28_N1
dffeas \out_data[31]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\out_data~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[31]~reg0 .is_wysiwyg = "true";
defparam \out_data[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \write~input (
	.i(write),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write~input_o ));
// synopsys translate_off
defparam \write~input .bus_hold = "false";
defparam \write~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y81_N75
cyclonev_io_ibuf \chipselect~input (
	.i(chipselect),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\chipselect~input_o ));
// synopsys translate_off
defparam \chipselect~input .bus_hold = "false";
defparam \chipselect~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \address[0]~input (
	.i(address[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[0]~input_o ));
// synopsys translate_off
defparam \address[0]~input .bus_hold = "false";
defparam \address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \address[1]~input (
	.i(address[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[1]~input_o ));
// synopsys translate_off
defparam \address[1]~input .bus_hold = "false";
defparam \address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \address[2]~input (
	.i(address[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[2]~input_o ));
// synopsys translate_off
defparam \address[2]~input .bus_hold = "false";
defparam \address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \address[3]~input (
	.i(address[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[3]~input_o ));
// synopsys translate_off
defparam \address[3]~input .bus_hold = "false";
defparam \address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N58
cyclonev_io_ibuf \address[4]~input (
	.i(address[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[4]~input_o ));
// synopsys translate_off
defparam \address[4]~input .bus_hold = "false";
defparam \address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N52
cyclonev_io_ibuf \address[5]~input (
	.i(address[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[5]~input_o ));
// synopsys translate_off
defparam \address[5]~input .bus_hold = "false";
defparam \address[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \address[6]~input (
	.i(address[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[6]~input_o ));
// synopsys translate_off
defparam \address[6]~input .bus_hold = "false";
defparam \address[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \address[7]~input (
	.i(address[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[7]~input_o ));
// synopsys translate_off
defparam \address[7]~input .bus_hold = "false";
defparam \address[7]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
