
#define MAX_PLMN_LEN                  3
#define MAX_IMSI_LEN                  9

#define MAX_EQU_PLMNS_NUM             20

//optimize  process for sim and nv
#define MAX_PREV_USED_LTE_FREQ_LEN    20

// for nb-iot
#define MAX_BAINFO_LEN                300
#define MAX_POWER_ON_FREQ_LEN         10

#define MAX_APN_LEN                    100
#define MAX_PCO_LEN                    251
#define MAX_ADDRESSINFOR_LEN           20
#define MAX_PACKETFILTERLIST_LEN       254

#define MAX_PLMN_NOT_ALLOWED_GPRS_LEN  31 
#define MAX_LAI_NOT_ALLOWED_LEN        26
#define MAX_ROAMING_NOT_ALLOWED_LEN    26

 //moved from tgl_ps.hec
#define MAX_PLMN_NUM_MULTIMODE          16
#define MAX_TAILIST_LEN                 16
#define MAX_SEC_KEY_LEN                 16
#define MAX_TAI_LEN                     5

#define MAX_NSAPI_NUM                   16 
#define MAX_EBI_NUM                     16

#define PhoneCodeVer      0x89100303
#define ScriptVer         0x89100100


<<1. NVM Read>>

<1.1 Support_instruction?>
    cmd   AT+NVPC=?
    id    1
    true  OK
    false ERROR
    SendFlag 1
</1.1 Support_instruction?>


<1.2 STATIC_NV_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0      0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0      0..2              NV_Read        |nochange;|
    offset         s32     s32      0      0..0xffffffff     offset         |input;|
    length         s32     s32      428    0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    datalen 488
    packagesize 400
//    combinationflag 1
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 2.1
</1.2 STATIC_NV_Read>




<1.3 DYNAMIC_NV_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1     0..1              Dynamic_NVM    |nochange;|
    operationType  s32     s32     0     0..2              NV_Read        |nochange;|
    offset         s32     s32     0     0..0xffffffff     offset         |input;|
    length         s32     s32     136   0..0xffffffff     length         |input;|

    param         stringArray     begin
       
    param         stringArray     end 
   
    skipparams 4
    datalen 428
    packagesize 400
//    combinationflag 1
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 2.2
</1.3 DYNAMIC_NV_Read>



<<2. NVM WRITE>>

<2.1 STATIC_NV_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0    0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1    0..2              NV_WRITE     |nochange;|
    offset         s32     s32     0    0..0xffffffff     offset       |input;|
    length         s32     s32     428  0..0xffffffff     length       |input;|
       
    // T_NVM_Static
    param    stringArray     begin
        
       crcdata        u16      u16      0              0..0xffff       crcdata             |input;|
       len            u16      u16      0              0..0xffff       len                 |input;|
       nvmVersion     u32      u32      0x89100104     0..0xffffffff   NVM_Version         |input;|
       
       // T_NVM_Static_PsCap      nvmStaticPsCap;
       nvmStaticPsCap	  struct   begin

           // T_UeCapabilityRequenstedLte   eUtranCapability;
           eUtranCapability     struct      begin          
                    
              lteEqPout       u8     u8   0x17    0x00..0xFF   lteEqPout         |input;|
              lteRatSupport   u8     u8   0       0..2          lteRatSupport    |select;0:TDL&LTEFDD;1:TDL;2:LTEFDD;|
              reserved[2]     array  u8   0x0000  0x00..0xFF   reserved          |multiedit;|           
             
              // T_RadioAccessCapabilityLte         radioAccessCapability;
              radioAccessCapability     struct     begin
                  
                  release                    u8         u8       0        0x00..0xFF       release                  |select;0:rel8;1:rel9;2:rel10;3:rel11;4:rel12;5:rel13;6:spare2;7:spare1;|
                  ueCategory                 u8         u8       0        0..5             ueCategory               |select;0;1;2;3;4;5;|
                  ueCategoryDL               u8         u8       0        0..1             ueCategoryDL             |input;|
                  ueCategoryUL               u8         u8       0        0..64            ueCategoryUL             |input;|

                  //  T_PdcpParameters           pdcpParam;
                  pdcpParam     bitgroup    begin    u32
                      bit0        u32       u32       0        0..1        rohcProfile0001                       |select;0:disabe;1:Enable;|
                      bit1        u32       u32       0        0..1        rohcProfile0002                       |select;0:disabe;1:Enable;|
                      bit2        u32       u32       0        0..1        rohcProfile0003                       |select;0:disabe;1:Enable;|
                      bit3        u32       u32       0        0..1        rohcProfile0004                       |select;0:disabe;1:Enable;|
                      bit4        u32       u32       0        0..1        rohcProfile0006                       |select;0:disabe;1:Enable;|
                      bit5        u32       u32       1        0..1        rohcProfile0101                       |select;0:disabe;1:Enable;|
                      bit6        u32       u32       1        0..1        rohcProfile0102                       |select;0:disabe;1:Enable;|
                      bit7        u32       u32       0        0..1        rohcProfile0103                       |select;0:disabe;1:Enable;|
                      bit8        u32       u32       1        0..1        rohcProfile0104                       |select;0:disabe;1:Enable;|
                      bit9        u32       u32       1        0..1        maxNumberROHC_ContextSessions_0       |select;0:disabe;1:Enable;|
                      bit10       u32       u32       1        0..1        maxNumberROHC_ContextSessions_1       |select;0:disabe;1:Enable;|
                      bit11       u32       u32       1        0..1        maxNumberROHC_ContextSessions_2       |select;0:disabe;1:Enable;|
                      bit12       u32       u32       1        0..1        maxNumberROHC_ContextSessions_3       |select;0:disabe;1:Enable;|
                      bit13       u32       u32       1        0..1        pdcp_SN_Extension                     |select;0:disabe;1:Enable;|
                      bit14       u32       u32       1        0..1        supportRohcContextContinue            |select;0:disabe;1:Enable;|
                      bit15       u32       u32       1        0..1        pdcp_SN_Extension_18bits_r13          |select;0:disabe;1:Enable;|                                      
                                               
                      bit16       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit17       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit18       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit19       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit20       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit21       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit22       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit23       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit24       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit25       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit26       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit27       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit28       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit29       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit30       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit31       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                  pdcpParam     bitgroup    end
                  

                  // T_RlcParameters            rlcParam;
                  rlcParam     bitgroup    begin    u32
                      bit0        u32       u32       0        0..1        extendedRlcLiField_r12                |select;0:disabe;1:Enable;|
                      bit1        u32       u32       0        0..1        extendedRlcSnSoField_r13              |select;0:disabe;1:Enable;|
                      bit2        u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|
                      bit3        u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|
                      bit4        u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|
                      bit5        u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                      bit6        u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                      bit7        u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|
                      bit8        u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                      bit9        u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                      bit10       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                      bit11       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                      bit12       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                      bit13       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                      bit14       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                      bit15       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                                      
                                               
                      bit16       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit17       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit18       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit19       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit20       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit21       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit22       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit23       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit24       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit25       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit26       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit27       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit28       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit29       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit30       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                      bit31       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                  rlcParam     bitgroup    end
                     
                  
                  // T_PhysicalLayerParameters  physicalLayerParam;
                  physicalLayerParam     struct     begin
                                   
                      Bit_Control_32Bit_0     bitgroup    begin    u32
                          bit0        u32       u32       0        0..1        ue_TxAntennaSelectionSupported_fdd      |select;0:disabe;1:Enable;|
                          bit1        u32       u32       0        0..1        ue_TxAntennaSelectionSupported_tdd      |select;0:disabe;1:Enable;|
                          bit2        u32       u32       0        0..1        ue_SpecificRefSigsSupported             |select;0:disabe;1:Enable;|
                          bit3        u32       u32       0        0..1        enhancedDualLayerFDD                    |select;0:disabe;1:Enable;|
                          bit4        u32       u32       0        0..1        enhancedDualLayerTDD                    |select;0:disabe;1:Enable;|
                          bit5        u32       u32       1        0..1        two_AntennaPortsForPUCCH_r10            |select;0:disabe;1:Enable;|
                          bit6        u32       u32       1        0..1        tm9_With_8Tx_FDD_r10                    |select;0:disabe;1:Enable;|
                          bit7        u32       u32       0        0..1        pmi_Disabling_r10_fdd                   |select;0:disabe;1:Enable;|
                          bit8        u32       u32       1        0..1        pmi_Disabling_r10_tdd                   |select;0:disabe;1:Enable;|
                          bit9        u32       u32       1        0..1        simultaneousPUCCH_PUSCH_r10_fdd         |select;0:disabe;1:Enable;|
                          bit10       u32       u32       1        0..1        simultaneousPUCCH_PUSCH_r10_tdd         |select;0:disabe;1:Enable;|
                          bit11       u32       u32       1        0..1        multiClusterPUSCH_WithinCC_r10_fdd      |select;0:disabe;1:Enable;|
                          bit12       u32       u32       1        0..1        multiClusterPUSCH_WithinCC_r10_tdd      |select;0:disabe;1:Enable;|
                          bit13       u32       u32       1        0..1        reserved                                |select;0:disabe;1:Enable;|
                          bit14       u32       u32       1        0..1        reserved                                |select;0:disabe;1:Enable;|
                          bit15       u32       u32       1        0..1        reserved                                |select;0:disabe;1:Enable;|                                      
                                                                                                           
                          bit16       u32       u32       1        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                          bit17       u32       u32       1        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                          bit18       u32       u32       1        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                          bit19       u32       u32       1        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                          bit20       u32       u32       1        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                          bit21       u32       u32       1        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                          bit22       u32       u32       1        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                          bit23       u32       u32       1        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                          bit24       u32       u32       1        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                          bit25       u32       u32       1        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                          bit26       u32       u32       1        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                          bit27       u32       u32       1        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                          bit28       u32       u32       1        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                          bit29       u32       u32       1        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                          bit30       u32       u32       1        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                          bit31       u32       u32       1        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                      Bit_Control_32Bit_0     bitgroup    end

                      nonContiguousUL_RA_WithinCC_Info_r10    u32    u32   0x0..0xFFFFFFFF   nonContiguousUL_RA_WithinCC_Info_r10        |input;|

                      Bit_Control_32Bit_1     bitgroup     begin    u32
                         bit0        u32       u32      0        0..1        crs_InterfHandl_r11                           |select;0:disabe;1:Enable;|
                         bit1        u32       u32      0        0..1        ePDCCH_r11_fdd                                |select;0:disabe;1:Enable;|
                         bit2        u32       u32      0        0..1        ePDCCH_r11_tdd                                |select;0:disabe;1:Enable;|
                         bit3        u32       u32      0        0..1        ss_CCH_InterfHandl_r11_fdd                    |select;0:disabe;1:Enable;|
                         bit4        u32       u32      0        0..1        ss_CCH_InterfHandl_r11_tdd                    |select;0:disabe;1:Enable;|
                         bit5        u32       u32      1        0..1        tdd_SpecialSubframe_r11                       |select;0:disabe;1:Enable;|
                         bit6        u32       u32      1        0..1        ul_CoMP_r11                                   |select;0:disabe;1:Enable;|
                         bit7        u32       u32      0        0..1        tm5_FDD                                       |select;0:disabe;1:Enable;|
                         bit8        u32       u32      1        0..1        tm5_TDD                                       |select;0:disabe;1:Enable;|
                         bit9        u32       u32      1        0..1        e_HARQ_Pattern_FDD_r12                        |select;0:disabe;1:Enable;|
                         bit10       u32       u32      1        0..1        csi_SubframeSet_r12                           |select;0:disabe;1:Enable;|
                         bit11       u32       u32      1        0..1        phy_TDD_ReConfig_FDD_PCell_r12                |select;0:disabe;1:Enable;|
                         bit12       u32       u32      1        0..1        phy_TDD_ReConfig_TDD_PCell_r12                |select;0:disabe;1:Enable;|
                         bit13       u32       u32      1        0..1        pusch_SRS_PowerControl_SubframeSet_r12        |select;0:disabe;1:Enable;|
                         bit14       u32       u32      1        0..1        enhanced_4TxCodebook_r12                      |select;0:disabe;1:Enable;|
                         bit15       u32       u32      1        0..1        pusch_FeedbackMode_r12                        |select;0:disabe;1:Enable;|                                      
                                                                                                                      
                         bit16       u32       u32      1        0..1        noResourceRestrictionForTTIBundling_r12       |select;0:disabe;1:Enable;|                      
                         bit17       u32       u32      1        0..1        alternativeTBS_Indices_r12                    |select;0:disabe;1:Enable;|                      
                         bit18       u32       u32      1        0..1        pucch_Format4_r13_fdd                         |select;0:disabe;1:Enable;|                      
                         bit19       u32       u32      1        0..1        pucch_Format4_r13_tdd                         |select;0:disabe;1:Enable;|                      
                         bit20       u32       u32      1        0..1        pucch_Format5_r13_fdd                         |select;0:disabe;1:Enable;|                      
                         bit21       u32       u32      1        0..1        pucch_Format5_r13_tdd                         |select;0:disabe;1:Enable;|                      
                         bit22       u32       u32      1        0..1        supportedBlindDecoding_r13                    |select;0:disabe;1:Enable;|                      
                         bit23       u32       u32      1        0..1        pdcch_CandidateReductions_r13                 |select;0:disabe;1:Enable;|                      
                         bit24       u32       u32      1        0..1        skipMonitoringDCI_Format0_1A_r13              |select;0:disabe;1:Enable;|                      
                         bit25       u32       u32      1        0..1        crs_InterfMitigationTM10_r13                  |select;0:disabe;1:Enable;|                      
                         bit26       u32       u32      1        0..1        pdsch_CollisionHandling_r13                   |select;0:disabe;1:Enable;|                      
                         bit27       u32       u32      1        0..1        aperiodicCSI_Reporting_r13_0                  |select;0:disabe;1:Enable;|                      
                         bit28       u32       u32      1        0..1        aperiodicCSI_Reporting_r13_1                  |select;0:disabe;1:Enable;|                      
                         bit29       u32       u32      1        0..1        spatialBundling_HARQ_ACK_r13                  |select;0:disabe;1:Enable;|                      
                         bit30       u32       u32      1        0..1        uci_PUSCH_Ext_r13                             |select;0:disabe;1:Enable;|                      
                         bit31       u32       u32      1        0..1        cch_InterfMitigation_RefRecTypeA_r13          |select;0:disabe;1:Enable;|                     
                      Bit_Control_32Bit_1     bitgroup     end
                      
                      

                      Bit_Control_32Bit_2     bitgroup     begin    u32
                         bit0        u32       u32      0        0..1        cch_InterfMitigation_RefRecTypeB_r13    |select;0:disabe;1:Enable;|
                         bit1        u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                         bit2        u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                         bit3        u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                         bit4        u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                         bit5        u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                         bit6        u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                         bit7        u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                         bit8        u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                         bit9        u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                         bit10       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                         bit11       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                         bit12       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                         bit13       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                         bit14       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                         bit15       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                                      
                                                                                                         
                         bit16       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                         bit17       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                         bit18       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                         bit19       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                         bit20       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                         bit21       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                         bit22       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                         bit23       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                         bit24       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                         bit25       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                         bit26       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                         bit27       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                         bit28       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                         bit29       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                         bit30       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                         bit31       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                      Bit_Control_32Bit_2     bitgroup     end

                   physicalLayerParam     struct     end


                   // T_RfParameters             rfParam;
                   rfParam     struct     begin
                   
                        rfParam      bitgroup     begin    u32
                             bit0        u32       u32      0        0..1        supportBandNum_0                        |select;0:disabe;1:Enable;|
                             bit1        u32       u32      0        0..1        supportBandNum_1                        |select;0:disabe;1:Enable;|
                             bit2        u32       u32      0        0..1        supportBandNum_2                        |select;0:disabe;1:Enable;|
                             bit3        u32       u32      0        0..1        supportBandNum_3                        |select;0:disabe;1:Enable;|
                             bit4        u32       u32      0        0..1        supportBandNum_4                        |select;0:disabe;1:Enable;|
                             bit5        u32       u32      1        0..1        supportBandNum_5                        |select;0:disabe;1:Enable;|
                             bit6        u32       u32      1        0..1        supportBandNum_6                        |select;0:disabe;1:Enable;|
                             bit7        u32       u32      0        0..1        freqBandPriorityAdjustment_r12          |select;0:disabe;1:Enable;|
                             bit8        u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                             bit9        u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                             bit10       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                             bit11       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                             bit12       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                             bit13       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                             bit14       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                             bit15       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                                      
                                                                                                             
                             bit16       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit17       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit18       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit19       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit20       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit21       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit22       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit23       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit24       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit25       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit26       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit27       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit28       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit29       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit30       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit31       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                             
                        rfParam      bitgroup     end
                        
                        // T_supportedBandEutra       supportedBandListEUTRA[EUTRAN_MAX_SUPPORT_BAND];
                        supportedBandListEUTRA[10]    struct     begin
                                                            
                             supportedBandListEUTRA[0]     bitgroup     begin    u16          
                                 bit0        u16       u16       0        0..1        supportedBandEutra_0              |select;0:disabe;1:Enable;|
                                 bit1        u16       u16       0        0..1        supportedBandEutra_1              |select;0:disabe;1:Enable;|
                                 bit2        u16       u16       0        0..1        supportedBandEutra_2              |select;0:disabe;1:Enable;|
                                 bit3        u16       u16       0        0..1        supportedBandEutra_3              |select;0:disabe;1:Enable;|
                                 bit4        u16       u16       0        0..1        supportedBandEutra_4              |select;0:disabe;1:Enable;|
                                 bit5        u16       u16       1        0..1        supportedBandEutra_5              |select;0:disabe;1:Enable;|
                                 bit6        u16       u16       1        0..1        supportedBandEutra_6              |select;0:disabe;1:Enable;|
                                 bit7        u16       u16       0        0..1        halfDuplex                        |select;0:disabe;1:Enable;|
                                 bit8        u16       u16       1        0..1        dl_256QAM_r12                     |select;0:disabe;1:Enable;|
                                 bit9        u16       u16       1        0..1        ul_64QAM_r12                      |select;0:disabe;1:Enable;|
                                 bit10       u16       u16       1        0..1        uePowerClass_0                    |select;0:disabe;1:Enable;|
                                 bit11       u16       u16       1        0..1        uePowerClass_1                    |select;0:disabe;1:Enable;|
                                 bit12       u16       u16       1        0..1        uePowerClass_2                    |select;0:disabe;1:Enable;|
                                 bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13      |select;0:disabe;1:Enable;|
                                 bit14       u16       u16       0        0..1        reserved                          |select;0:disabe;1:Enable;|
                                 bit15       u16       u16       0        0..1        reserved                          |select;0:disabe;1:Enable;|
                             supportedBandListEUTRA[0]     bitgroup     end
                            
                            
                                                      
                             supportedBandListEUTRA[1]     bitgroup     begin    u16          
                                 bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                 bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                 bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                 bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                 bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                 bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                 bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                 bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                 bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                 bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                 bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                 bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                 bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                 bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                 bit14       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                 bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                             supportedBandListEUTRA[1]     bitgroup     end
                            
                                                      
                             supportedBandListEUTRA[2]     bitgroup     begin    u16          
                                 bit0        u16       u16       0        0..1        supportedBandEutra_0                |select;0:disabe;1:Enable;|
                                 bit1        u16       u16       0        0..1        supportedBandEutra_1                |select;0:disabe;1:Enable;|
                                 bit2        u16       u16       0        0..1        supportedBandEutra_2                |select;0:disabe;1:Enable;|
                                 bit3        u16       u16       0        0..1        supportedBandEutra_3                |select;0:disabe;1:Enable;|
                                 bit4        u16       u16       0        0..1        supportedBandEutra_4                |select;0:disabe;1:Enable;|
                                 bit5        u16       u16       1        0..1        supportedBandEutra_5                |select;0:disabe;1:Enable;|
                                 bit6        u16       u16       1        0..1        supportedBandEutra_6                |select;0:disabe;1:Enable;|
                                 bit7        u16       u16       0        0..1        halfDuplex                          |select;0:disabe;1:Enable;|
                                 bit8        u16       u16       1        0..1        dl_256QAM_r12                       |select;0:disabe;1:Enable;|
                                 bit9        u16       u16       1        0..1        ul_64QAM_r12                        |select;0:disabe;1:Enable;|
                                 bit10       u16       u16       1        0..1        uePowerClass_0                      |select;0:disabe;1:Enable;|
                                 bit11       u16       u16       1        0..1        uePowerClass_1                      |select;0:disabe;1:Enable;|
                                 bit12       u16       u16       1        0..1        uePowerClass_2                      |select;0:disabe;1:Enable;|
                                 bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13        |select;0:disabe;1:Enable;|
                                 bit14       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                                 bit15       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                             supportedBandListEUTRA[2]     bitgroup     end
                            
                            
                                                      
                             supportedBandListEUTRA[3]     bitgroup     begin    u16          
                                 bit0        u16       u16       0        0..1        supportedBandEutra_0                |select;0:disabe;1:Enable;|
                                 bit1        u16       u16       0        0..1        supportedBandEutra_1                |select;0:disabe;1:Enable;|
                                 bit2        u16       u16       0        0..1        supportedBandEutra_2                |select;0:disabe;1:Enable;|
                                 bit3        u16       u16       0        0..1        supportedBandEutra_3                |select;0:disabe;1:Enable;|
                                 bit4        u16       u16       0        0..1        supportedBandEutra_4                |select;0:disabe;1:Enable;|
                                 bit5        u16       u16       1        0..1        supportedBandEutra_5                |select;0:disabe;1:Enable;|
                                 bit6        u16       u16       1        0..1        supportedBandEutra_6                |select;0:disabe;1:Enable;|
                                 bit7        u16       u16       0        0..1        halfDuplex                          |select;0:disabe;1:Enable;|
                                 bit8        u16       u16       1        0..1        dl_256QAM_r12                       |select;0:disabe;1:Enable;|
                                 bit9        u16       u16       1        0..1        ul_64QAM_r12                        |select;0:disabe;1:Enable;|
                                 bit10       u16       u16       1        0..1        uePowerClass_0                      |select;0:disabe;1:Enable;|
                                 bit11       u16       u16       1        0..1        uePowerClass_1                      |select;0:disabe;1:Enable;|
                                 bit12       u16       u16       1        0..1        uePowerClass_2                      |select;0:disabe;1:Enable;|
                                 bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13        |select;0:disabe;1:Enable;|
                                 bit14       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                                 bit15       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                             supportedBandListEUTRA[3]     bitgroup     end
                            
                            
                                                      
                             supportedBandListEUTRA[4]     bitgroup     begin    u16          
                                 bit0        u16       u16       0        0..1        supportedBandEutra_0                 |select;0:disabe;1:Enable;|
                                 bit1        u16       u16       0        0..1        supportedBandEutra_1                 |select;0:disabe;1:Enable;|
                                 bit2        u16       u16       0        0..1        supportedBandEutra_2                 |select;0:disabe;1:Enable;|
                                 bit3        u16       u16       0        0..1        supportedBandEutra_3                 |select;0:disabe;1:Enable;|
                                 bit4        u16       u16       0        0..1        supportedBandEutra_4                 |select;0:disabe;1:Enable;|
                                 bit5        u16       u16       1        0..1        supportedBandEutra_5                 |select;0:disabe;1:Enable;|
                                 bit6        u16       u16       1        0..1        supportedBandEutra_6                 |select;0:disabe;1:Enable;|
                                 bit7        u16       u16       0        0..1        halfDuplex                           |select;0:disabe;1:Enable;|
                                 bit8        u16       u16       1        0..1        dl_256QAM_r12                        |select;0:disabe;1:Enable;|
                                 bit9        u16       u16       1        0..1        ul_64QAM_r12                         |select;0:disabe;1:Enable;|
                                 bit10       u16       u16       1        0..1        uePowerClass_0                       |select;0:disabe;1:Enable;|
                                 bit11       u16       u16       1        0..1        uePowerClass_1                       |select;0:disabe;1:Enable;|
                                 bit12       u16       u16       1        0..1        uePowerClass_2                       |select;0:disabe;1:Enable;|
                                 bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13         |select;0:disabe;1:Enable;|
                                 bit14       u16       u16       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                                 bit15       u16       u16       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                             supportedBandListEUTRA[4]     bitgroup     end
                            
                            
                                                      
                             supportedBandListEUTRA[5]     bitgroup     begin    u16          
                                 bit0        u16       u16       0        0..1        supportedBandEutra_0                 |select;0:disabe;1:Enable;|
                                 bit1        u16       u16       0        0..1        supportedBandEutra_1                 |select;0:disabe;1:Enable;|
                                 bit2        u16       u16       0        0..1        supportedBandEutra_2                 |select;0:disabe;1:Enable;|
                                 bit3        u16       u16       0        0..1        supportedBandEutra_3                 |select;0:disabe;1:Enable;|
                                 bit4        u16       u16       0        0..1        supportedBandEutra_4                 |select;0:disabe;1:Enable;|
                                 bit5        u16       u16       1        0..1        supportedBandEutra_5                 |select;0:disabe;1:Enable;|
                                 bit6        u16       u16       1        0..1        supportedBandEutra_6                 |select;0:disabe;1:Enable;|
                                 bit7        u16       u16       0        0..1        halfDuplex                           |select;0:disabe;1:Enable;|
                                 bit8        u16       u16       1        0..1        dl_256QAM_r12                        |select;0:disabe;1:Enable;|
                                 bit9        u16       u16       1        0..1        ul_64QAM_r12                         |select;0:disabe;1:Enable;|
                                 bit10       u16       u16       1        0..1        uePowerClass_0                       |select;0:disabe;1:Enable;|
                                 bit11       u16       u16       1        0..1        uePowerClass_1                       |select;0:disabe;1:Enable;|
                                 bit12       u16       u16       1        0..1        uePowerClass_2                       |select;0:disabe;1:Enable;|
                                 bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13         |select;0:disabe;1:Enable;|
                                 bit14       u16       u16       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                                 bit15       u16       u16       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                             supportedBandListEUTRA[5]     bitgroup     end
                            
                                                      
                             supportedBandListEUTRA[6]     bitgroup     begin    u16          
                                 bit0        u16       u16       0        0..1        supportedBandEutra_0                |select;0:disabe;1:Enable;|
                                 bit1        u16       u16       0        0..1        supportedBandEutra_1                |select;0:disabe;1:Enable;|
                                 bit2        u16       u16       0        0..1        supportedBandEutra_2                |select;0:disabe;1:Enable;|
                                 bit3        u16       u16       0        0..1        supportedBandEutra_3                |select;0:disabe;1:Enable;|
                                 bit4        u16       u16       0        0..1        supportedBandEutra_4                |select;0:disabe;1:Enable;|
                                 bit5        u16       u16       1        0..1        supportedBandEutra_5                |select;0:disabe;1:Enable;|
                                 bit6        u16       u16       1        0..1        supportedBandEutra_6                |select;0:disabe;1:Enable;|
                                 bit7        u16       u16       0        0..1        halfDuplex                          |select;0:disabe;1:Enable;|
                                 bit8        u16       u16       1        0..1        dl_256QAM_r12                       |select;0:disabe;1:Enable;|
                                 bit9        u16       u16       1        0..1        ul_64QAM_r12                        |select;0:disabe;1:Enable;|
                                 bit10       u16       u16       1        0..1        uePowerClass_0                      |select;0:disabe;1:Enable;|
                                 bit11       u16       u16       1        0..1        uePowerClass_1                      |select;0:disabe;1:Enable;|
                                 bit12       u16       u16       1        0..1        uePowerClass_2                      |select;0:disabe;1:Enable;|
                                 bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13        |select;0:disabe;1:Enable;|
                                 bit14       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                                 bit15       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                             supportedBandListEUTRA[6]     bitgroup     end
                            
                            
                                                      
                             supportedBandListEUTRA[7]     bitgroup     begin    u16          
                                 bit0        u16       u16       0        0..1        supportedBandEutra_0                |select;0:disabe;1:Enable;|
                                 bit1        u16       u16       0        0..1        supportedBandEutra_1                |select;0:disabe;1:Enable;|
                                 bit2        u16       u16       0        0..1        supportedBandEutra_2                |select;0:disabe;1:Enable;|
                                 bit3        u16       u16       0        0..1        supportedBandEutra_3                |select;0:disabe;1:Enable;|
                                 bit4        u16       u16       0        0..1        supportedBandEutra_4                |select;0:disabe;1:Enable;|
                                 bit5        u16       u16       1        0..1        supportedBandEutra_5                |select;0:disabe;1:Enable;|
                                 bit6        u16       u16       1        0..1        supportedBandEutra_6                |select;0:disabe;1:Enable;|
                                 bit7        u16       u16       0        0..1        halfDuplex                          |select;0:disabe;1:Enable;|
                                 bit8        u16       u16       1        0..1        dl_256QAM_r12                       |select;0:disabe;1:Enable;|
                                 bit9        u16       u16       1        0..1        ul_64QAM_r12                        |select;0:disabe;1:Enable;|
                                 bit10       u16       u16       1        0..1        uePowerClass_0                      |select;0:disabe;1:Enable;|
                                 bit11       u16       u16       1        0..1        uePowerClass_1                      |select;0:disabe;1:Enable;|
                                 bit12       u16       u16       1        0..1        uePowerClass_2                      |select;0:disabe;1:Enable;|
                                 bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13        |select;0:disabe;1:Enable;|
                                 bit14       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                                 bit15       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                             supportedBandListEUTRA[7]     bitgroup     end
                            
                            
                                                      
                             supportedBandListEUTRA[8]     bitgroup     begin    u16          
                                 bit0        u16       u16       0        0..1        supportedBandEutra_0                |select;0:disabe;1:Enable;|
                                 bit1        u16       u16       0        0..1        supportedBandEutra_1                |select;0:disabe;1:Enable;|
                                 bit2        u16       u16       0        0..1        supportedBandEutra_2                |select;0:disabe;1:Enable;|
                                 bit3        u16       u16       0        0..1        supportedBandEutra_3                |select;0:disabe;1:Enable;|
                                 bit4        u16       u16       0        0..1        supportedBandEutra_4                |select;0:disabe;1:Enable;|
                                 bit5        u16       u16       1        0..1        supportedBandEutra_5                |select;0:disabe;1:Enable;|
                                 bit6        u16       u16       1        0..1        supportedBandEutra_6                |select;0:disabe;1:Enable;|
                                 bit7        u16       u16       0        0..1        halfDuplex                          |select;0:disabe;1:Enable;|
                                 bit8        u16       u16       1        0..1        dl_256QAM_r12                       |select;0:disabe;1:Enable;|
                                 bit9        u16       u16       1        0..1        ul_64QAM_r12                        |select;0:disabe;1:Enable;|
                                 bit10       u16       u16       1        0..1        uePowerClass_0                      |select;0:disabe;1:Enable;|
                                 bit11       u16       u16       1        0..1        uePowerClass_1                      |select;0:disabe;1:Enable;|
                                 bit12       u16       u16       1        0..1        uePowerClass_2                      |select;0:disabe;1:Enable;|
                                 bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13        |select;0:disabe;1:Enable;|
                                 bit14       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                                 bit15       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                             supportedBandListEUTRA[8]     bitgroup     end
                            
                            
                                                      
                             supportedBandListEUTRA[9]     bitgroup     begin    u16          
                                 bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                 bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                 bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                 bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                 bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                 bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                 bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                 bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                 bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                 bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                 bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                 bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                 bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                 bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                 bit14       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                 bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                             supportedBandListEUTRA[9]     bitgroup     end
                                              
                        supportedBandListEUTRA[10]    struct     end
                   
                   rfParam     struct     end
                   
                   // T_MeasurementParameters    measurementParam; 
                   measurementParam    bitgroup    begin     u32
                        bit0        u32       u32       0        0..1        interFreqNeedForGap              |select;0:disabe;1:Enable;|
                        bit1        u32       u32       0        0..1        interRatNeedForGap               |select;0:disabe;1:Enable;|
                        bit2        u32       u32       0        0..1        rsrqMeasWideBand_fdd             |select;0:disabe;1:Enable;|
                        bit3        u32       u32       0        0..1        rsrqMeasWideBand_tdd             |select;0:disabe;1:Enable;|
                        bit4        u32       u32       0        0..1        benifitFromInterruption          |select;0:disabe;1:Enable;|
                        bit5        u32       u32       1        0..1        timerT312                        |select;0:disabe;1:Enable;|
                        bit6        u32       u32       1        0..1        alternativeTimeToTrigger         |select;0:disabe;1:Enable;|
                        bit7        u32       u32       0        0..1        incMonEutra                      |select;0:disabe;1:Enable;|
                        bit8        u32       u32       1        0..1        extendedMaxMeasId                |select;0:disabe;1:Enable;|
                        bit9        u32       u32       1        0..1        extendedRSRQLowerRange           |select;0:disabe;1:Enable;|
                        bit10       u32       u32       1        0..1        rsrqOnAllSymbols                 |select;0:disabe;1:Enable;|
                        bit11       u32       u32       1        0..1        crsDiscoverySignalMeas           |select;0:disabe;1:Enable;|
                        bit12       u32       u32       1        0..1        csirsDiscoverySignalMeas         |select;0:disabe;1:Enable;|
                        bit13       u32       u32       1        0..1        rsSINRMeas                       |select;0:disabe;1:Enable;|
                        bit14       u32       u32       1        0..1        supWhiteCellList                 |select;0:disabe;1:Enable;|
                        bit15       u32       u32       1        0..1        extendedMaxObjectId              |select;0:disabe;1:Enable;|
                                                 
                        bit16       u32       u32       1        0..1        ulPDCPDelay                      |select;0:disabe;1:Enable;|
                        bit17       u32       u32       1        0..1        extendedFreqPriorities           |select;0:disabe;1:Enable;|
                        bit18       u32       u32       1        0..1        multiBandInfoReport              |select;0:disabe;1:Enable;|
                        bit19       u32       u32       1        0..1        rssiChanlOccupReporting          |select;0:disabe;1:Enable;|
                        bit20       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|
                        bit21       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|
                        bit22       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|
                        bit23       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|
                        bit24       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|
                        bit25       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|
                        bit26       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|
                        bit27       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|
                        bit28       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|
                        bit29       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|                      
                        bit30       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|                      
                        bit31       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|         
                   measurementParam    bitgroup    end
                   
                   
                   // T_GeneralParameters        generalParam;
                   generalParam    bitgroup    begin     u32
                        bit0        u32       u32       0        0..1        deviceType         |select;0:disabe;1:Enable;|
                        bit1        u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit2        u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit3        u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit4        u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit5        u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit6        u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit7        u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit8        u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit9        u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit10       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit11       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit12       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit13       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit14       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit15       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                                                 
                        bit16       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit17       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit18       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit19       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit20       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit21       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit22       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit23       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit24       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit25       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit26       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit27       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit28       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit29       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit30       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                        bit31       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                   generalParam    bitgroup    end
                   

                   // T_NeighCellSiAcqPara       neighCellSiAcqParam;                  
                    neighCellSiAcqParam    bitgroup    begin     u32
                        bit0        u32       u32       0        0..1        intraFreqSiAcqForHo_fdd        |select;0:disabe;1:Enable;|
                        bit1        u32       u32       0        0..1        intraFreqSiAcqForHo_tdd        |select;0:disabe;1:Enable;|
                        bit2        u32       u32       0        0..1        interFreqSiAcqForHo_fdd        |select;0:disabe;1:Enable;|
                        bit3        u32       u32       0        0..1        interFreqSiAcqForHo_tdd        |select;0:disabe;1:Enable;|
                        bit4        u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit5        u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit6        u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit7        u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit8        u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit9        u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit10       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit11       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit12       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit13       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit14       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit15       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                                                                                                        
                        bit16       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit17       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit18       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit19       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit20       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit21       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit22       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit23       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit24       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit25       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit26       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit27       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit28       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit29       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit30       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit31       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                   neighCellSiAcqParam    bitgroup    end
                   

                   // T_MacParameters            macParam;
                   macParam    bitgroup    begin     u32
                        bit0        u32       u32       0        0..1        longDRX_Command_r12                  |select;0:disabe;1:Enable;|
                        bit1        u32       u32       0        0..1        logicalChannelSR_ProhibitTimer_r12   |select;0:disabe;1:Enable;|
                        bit2        u32       u32       0        0..1        extendedMAC_LengthField_r13          |select;0:disabe;1:Enable;|
                        bit3        u32       u32       0        0..1        extendedLongDRX_r13                  |select;0:disabe;1:Enable;|
                        bit4        u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit5        u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit6        u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit7        u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit8        u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit9        u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit10       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit11       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit12       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit13       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit14       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit15       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                                                                                                              
                        bit16       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit17       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit18       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit19       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit20       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit21       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit22       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit23       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit24       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit25       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit26       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit27       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit28       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit29       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit30       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                        bit31       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                   macParam    bitgroup    end
                   

                  // // T_EbfFdMimoparameters      mimoUeParaR13;
                  // T_CeParameters             ceParam;
                   ceParam    bitgroup    begin     u32
                        bit0        u32       u32       0        0..1        ce_ModeA_r13                   |select;0:disabe;1:Enable;|
                        bit1        u32       u32       0        0..1        ce_ModeB_r13                   |select;0:disabe;1:Enable;|
                        bit2        u32       u32       0        0..1        intraFreqA3_CE_ModeA_r13       |select;0:disabe;1:Enable;|
                        bit3        u32       u32       0        0..1        intraFreqA3_CE_ModeB_r13       |select;0:disabe;1:Enable;|
                        bit4        u32       u32       0        0..1        intraFreqHO_CE_ModeA_r13       |select;0:disabe;1:Enable;|
                        bit5        u32       u32       1        0..1        intraFreqHO_CE_ModeB_r13       |select;0:disabe;1:Enable;|
                        bit6        u32       u32       1        0..1        ue_CE_NeedULGaps_r13           |select;0:disabe;1:Enable;|
                        bit7        u32       u32       0        0..1        unicastFrequencyHopping_r13    |select;0:disabe;1:Enable;|
                        bit8        u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit9        u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit10       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit11       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit12       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit13       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit14       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit15       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                                                                                                            
                        bit16       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit17       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit18       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit19       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit20       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit21       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit22       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit23       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit24       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit25       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit26       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit27       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit28       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit29       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit30       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                        bit31       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                   ceParam    bitgroup    end


                   
                  // T_featureGroupInd           featureGroupIndicator;
                  featureGroupIndicator     struct       begin
                  
                      // T_featureGroupIndicator    featureGroupIndicator_fdd;
                      featureGroupIndicator_fdd    bitgroup    begin     u32
                            bit0        u32       u32       0        0..1        bit0      |select;0:disabe;1:Enable;|
                            bit1        u32       u32       0        0..1        bit1      |select;0:disabe;1:Enable;|
                            bit2        u32       u32       0        0..1        bit2      |select;0:disabe;1:Enable;|
                            bit3        u32       u32       0        0..1        bit3      |select;0:disabe;1:Enable;|
                            bit4        u32       u32       0        0..1        bit4      |select;0:disabe;1:Enable;|
                            bit5        u32       u32       1        0..1        bit5      |select;0:disabe;1:Enable;|
                            bit6        u32       u32       1        0..1        bit6      |select;0:disabe;1:Enable;|
                            bit7        u32       u32       0        0..1        bit7      |select;0:disabe;1:Enable;|
                            bit8        u32       u32       1        0..1        bit8      |select;0:disabe;1:Enable;|
                            bit9        u32       u32       1        0..1        bit9      |select;0:disabe;1:Enable;|
                            bit10       u32       u32       1        0..1        bit10     |select;0:disabe;1:Enable;|
                            bit11       u32       u32       1        0..1        bit11     |select;0:disabe;1:Enable;|
                            bit12       u32       u32       1        0..1        bit12     |select;0:disabe;1:Enable;|
                            bit13       u32       u32       1        0..1        bit13     |select;0:disabe;1:Enable;|
                            bit14       u32       u32       1        0..1        bit14     |select;0:disabe;1:Enable;|
                            bit15       u32       u32       1        0..1        bit15     |select;0:disabe;1:Enable;|
                                                                                           
                            bit16       u32       u32       1        0..1        bit16     |select;0:disabe;1:Enable;|
                            bit17       u32       u32       1        0..1        bit17     |select;0:disabe;1:Enable;|
                            bit18       u32       u32       1        0..1        bit18     |select;0:disabe;1:Enable;|
                            bit19       u32       u32       1        0..1        bit19     |select;0:disabe;1:Enable;|
                            bit20       u32       u32       1        0..1        bit20     |select;0:disabe;1:Enable;|
                            bit21       u32       u32       1        0..1        bit21     |select;0:disabe;1:Enable;|
                            bit22       u32       u32       1        0..1        bit22     |select;0:disabe;1:Enable;|
                            bit23       u32       u32       1        0..1        bit23     |select;0:disabe;1:Enable;|
                            bit24       u32       u32       1        0..1        bit24     |select;0:disabe;1:Enable;|
                            bit25       u32       u32       1        0..1        bit25     |select;0:disabe;1:Enable;|
                            bit26       u32       u32       1        0..1        bit26     |select;0:disabe;1:Enable;|
                            bit27       u32       u32       1        0..1        bit27     |select;0:disabe;1:Enable;|
                            bit28       u32       u32       1        0..1        bit28     |select;0:disabe;1:Enable;|
                            bit29       u32       u32       1        0..1        bit29     |select;0:disabe;1:Enable;|
                            bit30       u32       u32       1        0..1        bit30     |select;0:disabe;1:Enable;|
                            bit31       u32       u32       1        0..1        bit31     |select;0:disabe;1:Enable;|
                      featureGroupIndicator_fdd    bitgroup    end
                                         
                      
                      // T_featureGroupIndicator    featureGroupIndicator_tdd;
                      featureGroupIndicator_tdd    bitgroup    begin     u32
                            bit0        u32       u32       0        0..1        bit0      |select;0:disabe;1:Enable;|
                            bit1        u32       u32       0        0..1        bit1      |select;0:disabe;1:Enable;|
                            bit2        u32       u32       0        0..1        bit2      |select;0:disabe;1:Enable;|
                            bit3        u32       u32       0        0..1        bit3      |select;0:disabe;1:Enable;|
                            bit4        u32       u32       0        0..1        bit4      |select;0:disabe;1:Enable;|
                            bit5        u32       u32       1        0..1        bit5      |select;0:disabe;1:Enable;|
                            bit6        u32       u32       1        0..1        bit6      |select;0:disabe;1:Enable;|
                            bit7        u32       u32       0        0..1        bit7      |select;0:disabe;1:Enable;|
                            bit8        u32       u32       1        0..1        bit8      |select;0:disabe;1:Enable;|
                            bit9        u32       u32       1        0..1        bit9      |select;0:disabe;1:Enable;|
                            bit10       u32       u32       1        0..1        bit10     |select;0:disabe;1:Enable;|
                            bit11       u32       u32       1        0..1        bit11     |select;0:disabe;1:Enable;|
                            bit12       u32       u32       1        0..1        bit12     |select;0:disabe;1:Enable;|
                            bit13       u32       u32       1        0..1        bit13     |select;0:disabe;1:Enable;|
                            bit14       u32       u32       1        0..1        bit14     |select;0:disabe;1:Enable;|
                            bit15       u32       u32       1        0..1        bit15     |select;0:disabe;1:Enable;|
                                                                                           
                            bit16       u32       u32       1        0..1        bit16     |select;0:disabe;1:Enable;|
                            bit17       u32       u32       1        0..1        bit17     |select;0:disabe;1:Enable;|
                            bit18       u32       u32       1        0..1        bit18     |select;0:disabe;1:Enable;|
                            bit19       u32       u32       1        0..1        bit19     |select;0:disabe;1:Enable;|
                            bit20       u32       u32       1        0..1        bit20     |select;0:disabe;1:Enable;|
                            bit21       u32       u32       1        0..1        bit21     |select;0:disabe;1:Enable;|
                            bit22       u32       u32       1        0..1        bit22     |select;0:disabe;1:Enable;|
                            bit23       u32       u32       1        0..1        bit23     |select;0:disabe;1:Enable;|
                            bit24       u32       u32       1        0..1        bit24     |select;0:disabe;1:Enable;|
                            bit25       u32       u32       1        0..1        bit25     |select;0:disabe;1:Enable;|
                            bit26       u32       u32       1        0..1        bit26     |select;0:disabe;1:Enable;|
                            bit27       u32       u32       1        0..1        bit27     |select;0:disabe;1:Enable;|
                            bit28       u32       u32       1        0..1        bit28     |select;0:disabe;1:Enable;|
                            bit29       u32       u32       1        0..1        bit29     |select;0:disabe;1:Enable;|
                            bit30       u32       u32       1        0..1        bit30     |select;0:disabe;1:Enable;|
                            bit31       u32       u32       1        0..1        bit31     |select;0:disabe;1:Enable;|
                      featureGroupIndicator_tdd    bitgroup    end                      
                      
                      
                      // T_featureGroupIndRel9Add   featureGroupIndRel9Add_fdd;
                      featureGroupIndRel9Add_fdd    bitgroup    begin     u32
                            bit0        u32       u32       0        0..1        bit0      |select;0:disabe;1:Enable;|
                            bit1        u32       u32       0        0..1        bit1      |select;0:disabe;1:Enable;|
                            bit2        u32       u32       0        0..1        bit2      |select;0:disabe;1:Enable;|
                            bit3        u32       u32       0        0..1        bit3      |select;0:disabe;1:Enable;|
                            bit4        u32       u32       0        0..1        bit4      |select;0:disabe;1:Enable;|
                            bit5        u32       u32       1        0..1        bit5      |select;0:disabe;1:Enable;|
                            bit6        u32       u32       1        0..1        bit6      |select;0:disabe;1:Enable;|
                            bit7        u32       u32       0        0..1        bit7      |select;0:disabe;1:Enable;|
                            bit8        u32       u32       1        0..1        bit8      |select;0:disabe;1:Enable;|
                            bit9        u32       u32       1        0..1        bit9      |select;0:disabe;1:Enable;|
                            bit10       u32       u32       1        0..1        bit10     |select;0:disabe;1:Enable;|
                            bit11       u32       u32       1        0..1        bit11     |select;0:disabe;1:Enable;|
                            bit12       u32       u32       1        0..1        bit12     |select;0:disabe;1:Enable;|
                            bit13       u32       u32       1        0..1        bit13     |select;0:disabe;1:Enable;|
                            bit14       u32       u32       1        0..1        bit14     |select;0:disabe;1:Enable;|
                            bit15       u32       u32       1        0..1        bit15     |select;0:disabe;1:Enable;|
                                                                                           
                            bit16       u32       u32       1        0..1        bit16     |select;0:disabe;1:Enable;|
                            bit17       u32       u32       1        0..1        bit17     |select;0:disabe;1:Enable;|
                            bit18       u32       u32       1        0..1        bit18     |select;0:disabe;1:Enable;|
                            bit19       u32       u32       1        0..1        bit19     |select;0:disabe;1:Enable;|
                            bit20       u32       u32       1        0..1        bit20     |select;0:disabe;1:Enable;|
                            bit21       u32       u32       1        0..1        bit21     |select;0:disabe;1:Enable;|
                            bit22       u32       u32       1        0..1        bit22     |select;0:disabe;1:Enable;|
                            bit23       u32       u32       1        0..1        bit23     |select;0:disabe;1:Enable;|
                            bit24       u32       u32       1        0..1        bit24     |select;0:disabe;1:Enable;|
                            bit25       u32       u32       1        0..1        bit25     |select;0:disabe;1:Enable;|
                            bit26       u32       u32       1        0..1        bit26     |select;0:disabe;1:Enable;|
                            bit27       u32       u32       1        0..1        bit27     |select;0:disabe;1:Enable;|
                            bit28       u32       u32       1        0..1        bit28     |select;0:disabe;1:Enable;|
                            bit29       u32       u32       1        0..1        bit29     |select;0:disabe;1:Enable;|
                            bit30       u32       u32       1        0..1        bit30     |select;0:disabe;1:Enable;|
                            bit31       u32       u32       1        0..1        bit31     |select;0:disabe;1:Enable;|
                       featureGroupIndRel9Add_fdd    bitgroup    end
                      
                      
                                            
                      // T_featureGroupIndRel9Add   featureGroupIndRel9Add_tdd;
                       featureGroupIndRel9Add_tdd    bitgroup    begin     u32
                            bit0        u32       u32       0        0..1        bit0      |select;0:disabe;1:Enable;|
                            bit1        u32       u32       0        0..1        bit1      |select;0:disabe;1:Enable;|
                            bit2        u32       u32       0        0..1        bit2      |select;0:disabe;1:Enable;|
                            bit3        u32       u32       0        0..1        bit3      |select;0:disabe;1:Enable;|
                            bit4        u32       u32       0        0..1        bit4      |select;0:disabe;1:Enable;|
                            bit5        u32       u32       1        0..1        bit5      |select;0:disabe;1:Enable;|
                            bit6        u32       u32       1        0..1        bit6      |select;0:disabe;1:Enable;|
                            bit7        u32       u32       0        0..1        bit7      |select;0:disabe;1:Enable;|
                            bit8        u32       u32       1        0..1        bit8      |select;0:disabe;1:Enable;|
                            bit9        u32       u32       1        0..1        bit9      |select;0:disabe;1:Enable;|
                            bit10       u32       u32       1        0..1        bit10     |select;0:disabe;1:Enable;|
                            bit11       u32       u32       1        0..1        bit11     |select;0:disabe;1:Enable;|
                            bit12       u32       u32       1        0..1        bit12     |select;0:disabe;1:Enable;|
                            bit13       u32       u32       1        0..1        bit13     |select;0:disabe;1:Enable;|
                            bit14       u32       u32       1        0..1        bit14     |select;0:disabe;1:Enable;|
                            bit15       u32       u32       1        0..1        bit15     |select;0:disabe;1:Enable;|
                                                                                           
                            bit16       u32       u32       1        0..1        bit16     |select;0:disabe;1:Enable;|
                            bit17       u32       u32       1        0..1        bit17     |select;0:disabe;1:Enable;|
                            bit18       u32       u32       1        0..1        bit18     |select;0:disabe;1:Enable;|
                            bit19       u32       u32       1        0..1        bit19     |select;0:disabe;1:Enable;|
                            bit20       u32       u32       1        0..1        bit20     |select;0:disabe;1:Enable;|
                            bit21       u32       u32       1        0..1        bit21     |select;0:disabe;1:Enable;|
                            bit22       u32       u32       1        0..1        bit22     |select;0:disabe;1:Enable;|
                            bit23       u32       u32       1        0..1        bit23     |select;0:disabe;1:Enable;|
                            bit24       u32       u32       1        0..1        bit24     |select;0:disabe;1:Enable;|
                            bit25       u32       u32       1        0..1        bit25     |select;0:disabe;1:Enable;|
                            bit26       u32       u32       1        0..1        bit26     |select;0:disabe;1:Enable;|
                            bit27       u32       u32       1        0..1        bit27     |select;0:disabe;1:Enable;|
                            bit28       u32       u32       1        0..1        bit28     |select;0:disabe;1:Enable;|
                            bit29       u32       u32       1        0..1        bit29     |select;0:disabe;1:Enable;|
                            bit30       u32       u32       1        0..1        bit30     |select;0:disabe;1:Enable;|
                            bit31       u32       u32       1        0..1        bit31     |select;0:disabe;1:Enable;|
                       featureGroupIndRel9Add_tdd    bitgroup    end                      
                      
                      
                       // T_featureGroupIndRel10     featureGroupIndRel10_fdd;
                       featureGroupIndRel10_fdd    bitgroup    begin     u32
                            bit0        u32       u32       0        0..1        bit0      |select;0:disabe;1:Enable;|
                            bit1        u32       u32       0        0..1        bit1      |select;0:disabe;1:Enable;|
                            bit2        u32       u32       0        0..1        bit2      |select;0:disabe;1:Enable;|
                            bit3        u32       u32       0        0..1        bit3      |select;0:disabe;1:Enable;|
                            bit4        u32       u32       0        0..1        bit4      |select;0:disabe;1:Enable;|
                            bit5        u32       u32       1        0..1        bit5      |select;0:disabe;1:Enable;|
                            bit6        u32       u32       1        0..1        bit6      |select;0:disabe;1:Enable;|
                            bit7        u32       u32       0        0..1        bit7      |select;0:disabe;1:Enable;|
                            bit8        u32       u32       1        0..1        bit8      |select;0:disabe;1:Enable;|
                            bit9        u32       u32       1        0..1        bit9      |select;0:disabe;1:Enable;|
                            bit10       u32       u32       1        0..1        bit10     |select;0:disabe;1:Enable;|
                            bit11       u32       u32       1        0..1        bit11     |select;0:disabe;1:Enable;|
                            bit12       u32       u32       1        0..1        bit12     |select;0:disabe;1:Enable;|
                            bit13       u32       u32       1        0..1        bit13     |select;0:disabe;1:Enable;|
                            bit14       u32       u32       1        0..1        bit14     |select;0:disabe;1:Enable;|
                            bit15       u32       u32       1        0..1        bit15     |select;0:disabe;1:Enable;|
                                                                                           
                            bit16       u32       u32       1        0..1        bit16     |select;0:disabe;1:Enable;|
                            bit17       u32       u32       1        0..1        bit17     |select;0:disabe;1:Enable;|
                            bit18       u32       u32       1        0..1        bit18     |select;0:disabe;1:Enable;|
                            bit19       u32       u32       1        0..1        bit19     |select;0:disabe;1:Enable;|
                            bit20       u32       u32       1        0..1        bit20     |select;0:disabe;1:Enable;|
                            bit21       u32       u32       1        0..1        bit21     |select;0:disabe;1:Enable;|
                            bit22       u32       u32       1        0..1        bit22     |select;0:disabe;1:Enable;|
                            bit23       u32       u32       1        0..1        bit23     |select;0:disabe;1:Enable;|
                            bit24       u32       u32       1        0..1        bit24     |select;0:disabe;1:Enable;|
                            bit25       u32       u32       1        0..1        bit25     |select;0:disabe;1:Enable;|
                            bit26       u32       u32       1        0..1        bit26     |select;0:disabe;1:Enable;|
                            bit27       u32       u32       1        0..1        bit27     |select;0:disabe;1:Enable;|
                            bit28       u32       u32       1        0..1        bit28     |select;0:disabe;1:Enable;|
                            bit29       u32       u32       1        0..1        bit29     |select;0:disabe;1:Enable;|
                            bit30       u32       u32       1        0..1        bit30     |select;0:disabe;1:Enable;|
                            bit31       u32       u32       1        0..1        bit31     |select;0:disabe;1:Enable;|
                       featureGroupIndRel10_fdd    bitgroup    end 
                       
                                              
                       
                       // T_featureGroupIndRel10     featureGroupIndRel10_tdd;
                       featureGroupIndRel10_tdd    bitgroup    begin     u32
                            bit0        u32       u32       0        0..1        bit0      |select;0:disabe;1:Enable;|
                            bit1        u32       u32       0        0..1        bit1      |select;0:disabe;1:Enable;|
                            bit2        u32       u32       0        0..1        bit2      |select;0:disabe;1:Enable;|
                            bit3        u32       u32       0        0..1        bit3      |select;0:disabe;1:Enable;|
                            bit4        u32       u32       0        0..1        bit4      |select;0:disabe;1:Enable;|
                            bit5        u32       u32       1        0..1        bit5      |select;0:disabe;1:Enable;|
                            bit6        u32       u32       1        0..1        bit6      |select;0:disabe;1:Enable;|
                            bit7        u32       u32       0        0..1        bit7      |select;0:disabe;1:Enable;|
                            bit8        u32       u32       1        0..1        bit8      |select;0:disabe;1:Enable;|
                            bit9        u32       u32       1        0..1        bit9      |select;0:disabe;1:Enable;|
                            bit10       u32       u32       1        0..1        bit10     |select;0:disabe;1:Enable;|
                            bit11       u32       u32       1        0..1        bit11     |select;0:disabe;1:Enable;|
                            bit12       u32       u32       1        0..1        bit12     |select;0:disabe;1:Enable;|
                            bit13       u32       u32       1        0..1        bit13     |select;0:disabe;1:Enable;|
                            bit14       u32       u32       1        0..1        bit14     |select;0:disabe;1:Enable;|
                            bit15       u32       u32       1        0..1        bit15     |select;0:disabe;1:Enable;|
                                                                                           
                            bit16       u32       u32       1        0..1        bit16     |select;0:disabe;1:Enable;|
                            bit17       u32       u32       1        0..1        bit17     |select;0:disabe;1:Enable;|
                            bit18       u32       u32       1        0..1        bit18     |select;0:disabe;1:Enable;|
                            bit19       u32       u32       1        0..1        bit19     |select;0:disabe;1:Enable;|
                            bit20       u32       u32       1        0..1        bit20     |select;0:disabe;1:Enable;|
                            bit21       u32       u32       1        0..1        bit21     |select;0:disabe;1:Enable;|
                            bit22       u32       u32       1        0..1        bit22     |select;0:disabe;1:Enable;|
                            bit23       u32       u32       1        0..1        bit23     |select;0:disabe;1:Enable;|
                            bit24       u32       u32       1        0..1        bit24     |select;0:disabe;1:Enable;|
                            bit25       u32       u32       1        0..1        bit25     |select;0:disabe;1:Enable;|
                            bit26       u32       u32       1        0..1        bit26     |select;0:disabe;1:Enable;|
                            bit27       u32       u32       1        0..1        bit27     |select;0:disabe;1:Enable;|
                            bit28       u32       u32       1        0..1        bit28     |select;0:disabe;1:Enable;|
                            bit29       u32       u32       1        0..1        bit29     |select;0:disabe;1:Enable;|
                            bit30       u32       u32       1        0..1        bit30     |select;0:disabe;1:Enable;|
                            bit31       u32       u32       1        0..1        bit31     |select;0:disabe;1:Enable;|
                       featureGroupIndRel10_tdd    bitgroup    end 
                       
                  featureGroupIndicator     struct       end

              radioAccessCapability     struct     end

              
              
              // T_SecurityCapability               securityCapbility;
              securityCapbility       struct       begin
                    lteCipheringAlgorithmCap              u16    u16   0x0f   0..0xFFFF     lteCipheringAlgorithmCap              |input;|
                    lteIntegrityProtectionAlgorithmCap    u16    u16   0x0f   0..0xFFFF     lteIntegrityProtectionAlgorithmCap    |input;|
              securityCapbility       struct       end
              

        eUtranCapability     struct      end
        


        // T_NasCapability               nasCapability;
        nasCapability        struct     begin
               
               nasCapability       bitgroup      begin    u32
                    bit0        u32       u32       0        0..1        signallingPrioritySupport      |select;0:disabe;1:Enable;|
                    bit1        u32       u32       0        0..1        attachWithImsiSupport          |select;0:disabe;1:Enable;|
                    bit2        u32       u32       0        0..1        Timer_T3245_Support            |select;0:disabe;1:Enable;|
                    bit3        u32       u32       0        0..1        eabSupported                   |select;0:disabe;1:Enable;|
                    bit4        u32       u32       0        0..1        FastFirstHiPriPLMNSearch       |select;0:disabe;1:Enable;|
                    bit5        u32       u32       1        0..1        cp_ciot_support                |select;0:disabe;1:Enable;|
                    bit6        u32       u32       1        0..1        up_ciot_support                |select;0:disabe;1:Enable;|
                    bit7        u32       u32       0        0..1        emmRegWithoutPdnSupport        |select;0:disabe;1:Enable;|
                    bit8        u32       u32       1        0..1        emmRegWithoutPdnSupportOnly    |select;0:disabe;1:Enable;|
                    bit9        u32       u32       1        0..1        smsWithoutComAttSupport        |select;0:disabe;1:Enable;|
                    bit10       u32       u32       1        0..1        niddSupport                    |select;0:disabe;1:Enable;|
                    bit11       u32       u32       1        0..1        S1_U_DataTransferSupport       |select;0:disabe;1:Enable;|
                    bit12       u32       u32       1        0..1        cp_hc_support                  |select;0:disabe;1:Enable;|
                    bit13       u32       u32       1        0..1        cp_up_prefer_0                 |select;0:disabe;1:Enable;|
                    bit14       u32       u32       1        0..1        cp_up_prefer_1                 |select;0:disabe;1:Enable;|
                    bit15       u32       u32       1        0..1        ePCObit_support                |select;0:disabe;1:Enable;|                                                                                          
                    
                    bit16       u32       u32       1        0..1        apnRatControl_support          |select;0:disabe;1:Enable;|
                    bit17       u32       u32       1        0..1        psmSupport                     |select;0:disabe;1:Enable;|
                    bit18       u32       u32       1        0..1        eDrxSupport                    |select;0:disabe;1:Enable;|
                    bit19       u32       u32       1        0..1        lteUsageSetting                |select;0:disabe;1:Enable;|
                    bit20       u32       u32       1        0..1        lteSmsPrefer                   |select;0:disabe;1:Enable;|
                    bit21       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|
                    bit22       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|
                    bit23       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|
                    bit24       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|
                    bit25       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|
                    bit26       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|
                    bit27       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|
                    bit28       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|
                    bit29       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|
                    bit30       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|
                    bit31       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|               
               nasCapability       bitgroup      end
               
               
               lteVoicePrefer                 u8          u8     0       0..0xFF     lteVoicePrefer                |input;|
               MinimumPeriodicSearchTimer     u8          u8     0       0..0xFF     MinimumPeriodicSearchTimer    |input;|
               SM_RetryWaitTime               u8          u8     0       0..0xFF     SM_RetryWaitTime              |input;|
               RequiredT3412ExtendValue       u8          u8     54      0..0xFF     RequiredT3412ExtendValue      |input;|
               RequiredT3324Value             u8          u8     0       0..0xFF     RequiredT3324Value            |input;|
               RequiredExtendedDrx            u8          u8     0       0..0xFF     RequiredExtendedDrx           |input;|
               reserved[2]                    array       u8     0       0..0xFF     reserved[2]                   |multiedit;|

        nasCapability        struct     end
        
        
        // T_InterRatCapabilty           geranCapablity;
        geranCapablity        struct     begin
             
              geranCapablity    bitgroup    begin     u32
                   bit0        u32       u32       0        0..1        supportGeran             |select;0:disabe;1:Enable;|
                   bit1        u32       u32       0        0..1        interratPsHoToGeran      |select;0:disabe;1:Enable;|
                   bit2        u32       u32       0        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit3        u32       u32       0        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit4        u32       u32       0        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit5        u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit6        u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit7        u32       u32       0        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit8        u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit9        u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit10       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit11       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit12       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit13       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit14       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit15       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|                                                                                          
                   bit16       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit17       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit18       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit19       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit20       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit21       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit22       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit23       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit24       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit25       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit26       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit27       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit28       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit29       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit30       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                   bit31       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
             geranCapablity    bitgroup    end
                                    

           geranCapablity        struct     end
        

        nvmStaticPsCap	  struct     end


        // T_NVM_Static_Eng        nvmStaticEng;
        nvmStaticEng        struct      begin
        
              versionControl       u8          u8     0       0..2        versionControl     |input;|
              sleepFlag            u8          u8     0       0..1        sleepFlag          |input;|
              comprehensFlag       u8          u8     0       0..1        comprehensFlag     |input;|
              securityUsedFlag     u8          u8     0      0..0xFF      securityUsedFlag   |input;|
 
              // T_NVM_FlowCtrlPara    flowCtrlPara;
              flowCtrlPara     struct    begin
                   lteDIFlowCtrlOpen    u8         u8    85       1..100         lteDIFlowCtrlOpen     |input;|
                   lteDIFlowCtrlClose   u8         u8    60       1..100         lteDIFlowCtrlClose    |input;|
                   reserve              u16        u16    0       0..0xFFFF      reserve               |input;|
              flowCtrlPara     struct    end
                          
              lockLteCell          u16         u16    0       0..0xFFFF        lockLteCell     |input;|
              resetFlag            u8          u8     0       0..2             resetFlag       |select;0:debug_assert;1:release_reset;|
              tracePort            u8          u8     0       0..1             tracePort       |select;0;1;|
      
      
              // T_lteFrequencyBand    lteFrequencyBand;
              lteFrequencyBand    struct     begin
                    freqBandNum            u16         u16    0       0..0xFF       freqBandNum       |input;|
                    freqBand               u16         u16    0       0..0xFF       freqBand          |input;|               
              lteFrequencyBand    struct     end
             
              
              // T_LocFrequencyinfo    lockLteFreqInfo;
              lockLteFreqInfo     struct      begin
                     freqNum          u16         u16    0       0..9        freqNum          |input;|               
             
                     freq[9]      struct     begin
                         freq[0]       u16         u16    0xFFFF   0..0xFFFF       freq[0]          |input;|               
                         freq[1]       u16         u16    0xFFFF   0..0xFFFF       freq[1]          |input;|               
                         freq[2]       u16         u16    0xFFFF   0..0xFFFF       freq[2]          |input;|               
                         freq[3]       u16         u16    0xFFFF   0..0xFFFF       freq[3]          |input;|               
                         freq[4]       u16         u16    0xFFFF   0..0xFFFF       freq[4]          |input;|               
                         freq[5]       u16         u16    0xFFFF   0..0xFFFF       freq[5]          |input;|               
                         freq[6]       u16         u16    0xFFFF   0..0xFFFF       freq[6]          |input;|               
                         freq[7]       u16         u16    0xFFFF   0..0xFFFF       freq[7]          |input;|               
                         freq[8]       u16         u16    0xFFFF   0..0xFFFF       freq[8]          |input;|               
                     freq[9]      struct     end
                                         
              lockLteFreqInfo     struct      end
              
              
              
              // T_LocFrequencyinfo_NB lockLteFreqInfo_NB; 
               lockLteFreqInfo_NB     struct      begin
                     freqNum          u8         u8    0       0..0xFF       freqNum          |input;|               
                     reserved[3]      array      u8    0       0..0xFF       reserved[3]      |multiedit;|
               
                     // T_NvCarrierFreqNB       freq[9];
                     freq[9]      struct     begin
                     
                           freq[0]     struct     begin
                                 earfcn        u32        u32    0       0..262143         earfcn        |input;|
                                 offset        s8         s8     0       -20..18           offset        |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                                 reserved[3]   array      u8     0       0..0xFF           reserve       |multiedit;|
                           freq[0]     struct     end
 
                     
                           freq[1]     struct     begin
                                 earfcn        u32        u32    0       0..262143         earfcn        |input;|
                                 offset        s8         s8     0       -20..18           offset        |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                                 reserved[3]   array      u8     0       0..0xFF           reserve       |multiedit;|
                           freq[1]     struct     end

                     
                           freq[2]     struct     begin
                                 earfcn        u32        u32    0       0..262143         earfcn        |input;|
                                 offset        s8         s8     0       -20..18           offset        |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                                 reserved[3]   array      u8     0       0..0xFF           reserve       |multiedit;|
                           freq[2]     struct     end

                       
                           freq[3]     struct     begin
                                 earfcn        u32        u32    0       0..262143         earfcn        |input;|
                                 offset        s8         s8     0       -20..18           offset        |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                                 reserved[3]   array      u8     0       0..0xFF           reserve       |multiedit;|
                           freq[3]     struct     end


                           freq[4]     struct     begin
                                 earfcn        u32        u32    0       0..262143         earfcn        |input;|
                                 offset        s8         s8     0       -20..18           offset        |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                                 reserved[3]   array      u8     0       0..0xFF           reserve       |multiedit;|
                           freq[4]     struct     end

                           freq[5]     struct     begin
                                 earfcn        u32        u32    0       0..262143         earfcn        |input;|
                                 offset        s8         s8     0       -20..18           offset        |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                                 reserved[3]   array      u8     0       0..0xFF           reserve       |multiedit;|
                           freq[5]     struct     end

                              
                           freq[6]     struct     begin
                                 earfcn        u32        u32    0       0..262143         earfcn        |input;|
                                 offset        s8         s8     0       -20..18           offset        |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                                 reserved[3]   array      u8     0       0..0xFF           reserve       |multiedit;|
                           freq[6]     struct     end


                           freq[7]     struct     begin
                                 earfcn        u32        u32    0       0..262143         earfcn        |input;|
                                 offset        s8         s8     0       -20..18           offset        |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                                 reserved[3]   array      u8     0       0..0xFF           reserve       |multiedit;|
                           freq[7]     struct     end


                           freq[8]     struct     begin
                                 earfcn        u32        u32    0       0..262143         earfcn        |input;|
                                 offset        s8         s8     0       -20..18           offset        |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                                 reserved[3]   array      u8     0       0..0xFF           reserve       |multiedit;|
                           freq[8]     struct     end
                                 
                                             
                     freq[9]      struct     end
                     
               lockLteFreqInfo_NB     struct      end
               
 
           
               // T_TraceConfig         traceConfig;
               traceConfig      struct     begin
                   
                 // traCategoryControl     u32
                 traCategoryControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     Trace_level_1           |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     Trace_level_2           |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     Debug_Trace_level_1     |select;0:disable;1:enable;|
                     bit03     u32     u32    0     0..1     Debug_Trace_level_2     |select;0:disable;1:enable;|
                     bit04     u32     u32    0     0..1     Debug_Trace_level_3     |select;0:disable;1:enable;|
                     bit05     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit06     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                  traCategoryControl     bitgroup     end



                  //lteTraModuleControl    u32
                  lteTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     EMAC                    |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     ERLC                    |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     EPDC                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     ERRC                    |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     EDT                     |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     EL3                     |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     EMEA                    |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                  lteTraModuleControl     bitgroup     end                
                
             
                  // ggeTraModuleControl    u32
                  ggeTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     SXR                    |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     PAL                    |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     L1A                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     L1S                    |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     LAP                    |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     RLU                    |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     RLD                    |select;0:disable;1:enable;|
                     bit07     u32     u32    1     0..1     LLC                    |select;0:disable;1:enable;|
                     bit08     u32     u32    1     0..1     MM                     |select;0:disable;1:enable;|
                     bit09     u32     u32    1     0..1     CC                     |select;0:disable;1:enable;|

                     bit10     u32     u32    1     0..1     SS                     |select;0:disable;1:enable;|
                     bit11     u32     u32    1     0..1     SMS                    |select;0:disable;1:enable;|
                     bit12     u32     u32    1     0..1     SM                     |select;0:disable;1:enable;|
                     bit13     u32     u32    1     0..1     SND                    |select;0:disable;1:enable;|
                     bit14     u32     u32    1     0..1     API                    |select;0:disable;1:enable;|
                     bit15     u32     u32    1     0..1     MMI                    |select;0:disable;1:enable;|
                     bit16     u32     u32    1     0..1     SIM                    |select;0:disable;1:enable;|
                     bit17     u32     u32    1     0..1     AT                     |select;0:disable;1:enable;|
                     bit18     u32     u32    1     0..1     M2A/MSSC               |select;0:disable;1:enable;|
                     bit19     u32     u32    1     0..1     STT/RCO                |select;0:disable;1:enable;|

                     bit20     u32     u32    1     0..1     RRI                    |select;0:disable;1:enable;|
                     bit21     u32     u32    1     0..1     RRD                    |select;0:disable;1:enable;|
                     bit22     u32     u32    1     0..1     RLP                    |select;0:disable;1:enable;|
                     bit23     u32     u32    1     0..1     HAL                    |select;0:disable;1:enable;|
                     bit24     u32     u32    1     0..1     BCPU                   |select;0:disable;1:enable;|
                     bit25     u32     u32    1     0..1     CSW                    |select;0:disable;1:enable;|
                     bit26     u32     u32    1     0..1     EDRV                   |select;0:disable;1:enable;|
                     bit27     u32     u32    1     0..1     MCI                    |select;0:disable;1:enable;|
                     bit28     u32     u32    1     0..1     SVC1                   |select;0:disable;1:enable;|
                     bit29     u32     u32    1     0..1     SVC2                   |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                  ggeTraModuleControl     bitgroup     end                                
                                
                
                  // pubTraModuleControl    u32
                  pubTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     SYS                     |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     NAS                     |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     NASU                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     PA                      |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     USIM                    |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     ELSI                    |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     reserved                |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     ADP                     |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     HWDRV                   |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                  pubTraModuleControl     bitgroup     end                                
                                               
                
                  // phyModuleControl       u32
                  phyModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     SYS                     |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     FCP_CURR                |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     FCP_NEXT                |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     UIPRO                   |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     DIPRO                   |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     SYNCPRO                 |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     MEASPRO                 |select;0:disable;1:enable;|
                     bit07     u32     u32    1     0..1     IPUPDATE                |select;0:disable;1:enable;|
                     bit08     u32     u32    1     0..1     DECODE                  |select;0:disable;1:enable;|
                     bit09     u32     u32    1     0..1     DETECT                  |select;0:disable;1:enable;|

                     bit10     u32     u32    1     0..1     MEAS                    |select;0:disable;1:enable;|
                     bit11     u32     u32    1     0..1     MEAS_CTRL               |select;0:disable;1:enable;|
                     bit12     u32     u32    1     0..1     RF                      |select;0:disable;1:enable;|
                     bit13     u32     u32    1     0..1     LTDC                    |select;0:disable;1:enable;|
                     bit14     u32     u32    1     0..1     TXRX                    |select;0:disable;1:enable;|
                     bit15     u32     u32    1     0..1     DLFFT                   |select;0:disable;1:enable;|
                     bit16     u32     u32    1     0..1     COEFE                   |select;0:disable;1:enable;|
                     bit17     u32     u32    1     0..1     MEASPWR                 |select;0:disable;1:enable;|
                     bit18     u32     u32    1     0..1     IDDET                   |select;0:disable;1:enable;|
                     bit19     u32     u32    1     0..1     AXIDMA                  |select;0:disable;1:enable;|

                     bit20     u32     u32    1     0..1     PUSCH                   |select;0:disable;1:enable;|
                     bit21     u32     u32    1     0..1     ULDFT                   |select;0:disable;1:enable;|
                     bit22     u32     u32    1     0..1     ULPC                    |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                  phyModuleControl     bitgroup     end                                                
                
                
                  // 2016-12-28 Add
                  reserved[3]            array   u32    0x00     0..0xffffffff     reserved[3]            |multiedit;|

                  // u32 phyMsgControl[32]
                  phyMsgControl[32]     struct     begin
                
                     // phyMsgControl[0]    u32
                     phyMsgControl[0]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     ISR_LTE_SUBFRAME_INT_FCP_IND              |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_FCP_DATAPRO_START_IND                 |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_FCP_DATAPRO_MPDCCH_PDSCH_REPT_IND     |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_FCP_POSTL1_PERIOD_IND                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     ISR_DATAPRO_DECODE_INT_IND                |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     ISR_POSTL1_IDDET_INT_IND                  |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     ISR_POSTL1_MEASPWR_INT_IND                |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_L1C_POSTL1_DEACTIVE_BG_IND            |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTE_L1C_POSTL1_DEACTIVE_BHV_IND           |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTE_L1C_POSTL1_RESYNC_CNF_IND             |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     LTE_DATAPRO_POSTL1_DEACTIVE_ALL_BHV_ID    |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LTE_FCP_DATAPRO_SR_REPT_IND               |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     LTE_ISR_RXINT_POSTL1_AGC_IND              |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     LTE_ISR_RXINT_DATAPRO_IND                 |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                          
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[0]     bitgroup     end                                                
                              
                                          
                     // phyMsgControl[1]    u32
                     phyMsgControl[1]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTETDD_FCP_CURR_BHV_IND                   |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTETDD_FCP_NEXT_BHV_IND                   |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTETDD_FCP_CURR_EVENT_IND                 |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTETDD_FCP_NEXT_EVENT_IND                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTEFDD_FCP_CURR_UL_BHV_IND                |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTEFDD_FCP_CURR_DL_BHV_IND                |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTEFDD_FCP_NEXT_UL_BHV_IND                |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTEFDD_FCP_NEXT_DL_BHV_IND                |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTEFDD_FCP_CURR_UL_EVENT_IND              |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTEFDD_FCP_CURR_DL_EVENT_IND              |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     LTEFDD_FCP_NEXT_UL_EVENT_IND              |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LTEFDD_FCP_NEXT_DL_EVENT_IND              |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     LTE_FCP_CTRL_PARA_UPDATE                  |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                           
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[1]     bitgroup     end                                                
                                                   
                                         
           
                     // phyMsgControl[2]    u32
                     phyMsgControl[2]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_FREQ_MEAS_BHV_PRIVATE_PARA           |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_MEAS_CB_PARA                         |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_MEAS_GAP_INFO                        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_MEAS_FREQ_INFO                       |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_SERVERCELL_MEAS_INFO                 |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTE_CGI_BG_MEAS_INFO                     |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTE_IDL_CTRL_INFO                        |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_DCH_MEAS_REQ                         |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[2]     bitgroup     end                        
                    
                    
                    
                    
                     // phyMsgControl[3]    u32
                     phyMsgControl[3]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_DLDATAPRO_CTRL                         |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_ULDATAPRO_INFO                         |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_MEASDATAPRO_CTRL                       |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_SYNCDATAPRO_CTRL                       |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_IPUPDATEDATAPRO_CTRL                   |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTE_DECODE_OUT_INFO                        |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTE_M_TO_P_DL_CTRL                         |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_ULDATAPRO_PUSCH_SEND_INFO              |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTE_ULDATAPRO_POWER_CTRL                   |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTE_ULDATAPRO_CSI_CTRL                     |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     LTE_ULDATAPRO_DL_HARQ_CTRL                 |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                            
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[3]     bitgroup     end                        
                    

                     // phyMsgControl[4]    u32
                     phyMsgControl[4]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_MEAS_REPORT_CTRL                      |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_CELL_GROUP_LIST                       |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_MEAS_CELL_INFO                        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_MEAS_CELL_SCHEDULE                    |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_MEAS_RESULT_RSP_IN                    |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTE_ICS_PWR_SWEEP_CTRL                    |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTE_ICS_FREQ_MEAS_CTRL                    |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_ICS_CELL_SEARCH_CT                    |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTE_MEAS_RESULT_OUT                       |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTE_ICS_RESYNC_CTRL                       |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     LTE_IDL_MEAS_IND                          |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LTE_DCH_MEAS_IND                          |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                              
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[4]     bitgroup     end                     
                    

                     // phyMsgControl[5]    u32
                     phyMsgControl[5]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     RF_DRIVER_RX_EVENT_REQ                    |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     RF_DRIVER_TX_EVENT_REQ                    |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     RF_DRIVER_LTE_RX_DATA_REQ                 |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     RF_DRIVER_LTE_TX_DATA_REQ                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     RF_DRIVER_LTE_EVENT_STOP                  |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     RF_DRIVER_LTE_EVENT_DEL                   |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                              
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[5]     bitgroup     end
                     
                     
                     // phyMsgControl[6]    u32
                     phyMsgControl[6]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LDTC_CAL_PARA_REQ                    |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LDTC_OUT_PARA_IND                    |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LDTC_PDSCH_M_TO_P_CAL_PARA_REQ       |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LDTC_IP_UPDATE_REQ                   |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[6]     bitgroup     end                     
                     
                     
                     
                     // phyMsgControl[7]    u32
                     phyMsgControl[7]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     TX_CAL_PARA_REQ                    |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     RX_CAL_PARA_REQ                    |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     RX_COM_CAL_PARA_REQ                |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     RX_DL_CAL_PARA_REQ                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     RX_MEAS_CAL_PARA_REQ               |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     RX_FREQ_MEAS_CAL_PARA_REQ          |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     RX_SYNC_CAL_PARA_REQ               |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     RX_IP_UPDATE_REQ                   |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     RX_AGC_MSG                         |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     RX_INT_MASK_MSG                    |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[7]     bitgroup     end                     
                     
                     

                     // phyMsgControl[8]    u32
                     phyMsgControl[8]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     DLFFT_CAL_PARA_REQ                |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     DLFFT_IP_UPDATE_REQ               |select;0:disable;1:enable;|
                          bit02     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                           
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[8]     bitgroup     end



                     // phyMsgControl[9]    u32
                     phyMsgControl[9]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     COEFF_CAL_PARA_REQ                |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     COEFF_IP_UPDATE_REQ               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     COEFF_BG_CGI_CELL_CAL_PARA_REQ    |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[9]     bitgroup     end         



                     // phyMsgControl[10]    u32
                     phyMsgControl[10]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     MEASPWR_CAL_PARA_REQ              |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     MEASPWR_OUT_IRQ_IND               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     MEASPWR_OUT_PERIOD_IND            |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     MEASPWR_OUT_HANDLE_IND            |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     MEASPWR_FREQ_MEAS_CAL_PARA_REQ    |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     MEASPWR_IP_UPDATE_REQ             |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[10]     bitgroup     end



                     // phyMsgControl[11]    u32
                     phyMsgControl[11]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     IDDET_ICS_RESULT_OUT              |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     IDDET_FREQMEAS_RESULT_OUT         |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     IDDET_RESYNC_RESULT_OUT           |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     IDDET_PSS_COARSE_CAL              |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     IDDET_PSS_FINE_CAL                |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     IDDET_SSS_CAL                     |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     IDDET_FREQ_IDVALID_CAL            |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     IDDET_RESYNC_NOFREQ_CAL           |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     IDDET_ICS_FREQ_SEARCH_CAL         |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     IDDET_REG_UPDATA                  |select;0:disable;1:enable;|

                          bit10     u32     u32    1     0..1     IDDET_FINISH_INT                  |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     IDDET_TXRX_SUSPEND_INT            |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     IDDET_STOP_INT                    |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     IDDET_RSSI_INT                    |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[11]     bitgroup     end
                     


                     // phyMsgControl[12]    u32
                     phyMsgControl[12]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     AXIDMA_IDDET_QF              |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     AXIDMA_IDDET_REQ             |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     AXIDMA_IDDET_ACK             |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     AXIDMA_IDDET_DEBUG           |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                                                                               
                          bit30     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                   
                     phyMsgControl[12]     bitgroup     end
                     


                     // phyMsgControl[13]    u32
                     phyMsgControl[13]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     ALGO_LTE_PUSCH_IP              |select;0:disable;1:enable;|
                          bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[13]     bitgroup     end


                     // phyMsgControl[14]    u32
                     phyMsgControl[14]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     ALGO_LTE_ULDFT_IP              |select;0:disable;1:enable;|
                          bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[14]     bitgroup     end



                     // phyMsgControl[15]    u32
                     phyMsgControl[15]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     ALGO_LTE_ULPC_IP               |select;0:disable;1:enable;|
                          bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[15]     bitgroup     end



                     // phyMsgControl[16]    u32
                     phyMsgControl[16]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_BM_APPEND_BHV               |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_BM_MODIFY_BHV               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_BM_DEL_ONE_BHV              |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_BM_DEL_ALL_BHV              |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_BM_EXPIRED_BHV              |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[16]     bitgroup     end



                     // phyMsgControl[17]    u32
                     phyMsgControl[17]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_DLDATAPRO_SF_COM_CTRL                  |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_DLDATAPRO_SF_MPDCCH_CTRL               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_DLDATAPRO_SF_PDSCH_CTRL                |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_DLDATAPRO_SF_PBCH_CTRL                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PBCH_OUT              |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PDSCH_OUT             |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_ULDCI_OUT             |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DLDCI_OUT             |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PDCCHORDERDCI_OUT     |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_ULPOWERDCI_OUT        |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_PARA        |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_CTRL        |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_HARQ_INFO   |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_TIMING_INFO |select;0:disable;1:enable;|
                          bit14     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PBCH_CTRL             |select;0:disable;1:enable;|
                          bit15     u32     u32    1     0..1     LTE_DLDATAPRO_M_TO_P_COM_CTRL              |select;0:disable;1:enable;|
                          bit16     u32     u32    1     0..1     LTE_DLDATAPRO_M_TO_P_MPDCCH_CTRL           |select;0:disable;1:enable;|
                          bit17     u32     u32    1     0..1     LTE_DLDATAPRO_M_TO_P_PDSCH_CTRL            |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                                        
                          bit20     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                                             
                          bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                   
                     phyMsgControl[17]     bitgroup     end


                     // phyMsgControl[18]    u32
                     phyMsgControl[18]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LDTC_CAL_DHI_UPDATE_CTRL        |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LDTC_CAL_DHI_CAL_COMM_PARA      |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LDTC_CAL_DHI_CAL_DED_PARA       |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LDTC_CAL_DHI_CAL_SI_PARA        |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CTRL_PARA       |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CAL_COMM_PARA   |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CAL_DED_PARA    |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CAL_SI_PARA     |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LDTC_CAL_SF_BASE_PARA           |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LDTC_CAL_SF_PBCH_PARA           |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     LDTC_CAL_SF_MPDCCH_PARA         |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LDTC_CAL_SF_CHE_PARA            |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     LDTC_CAL_SF_PDSCH_PARA          |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     LDTC_CAL_M_TO_P_BASE_PARA       |select;0:disable;1:enable;|
                          bit14     u32     u32    1     0..1     LDTC_CAL_M_TO_P_MPDCCH_PARA     |select;0:disable;1:enable;|
                          bit15     u32     u32    1     0..1     LDTC_CAL_M_TO_P_CHE_PARA        |select;0:disable;1:enable;|
                          bit16     u32     u32    1     0..1     LDTC_CAL_M_TO_P_PDSCH_PARA      |select;0:disable;1:enable;|
                          bit17     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_UPDATE_CTRL  |select;0:disable;1:enable;|
                          bit18     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_COMM_PARA    |select;0:disable;1:enable;|
                          bit19     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_DED_PARA     |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_SI_PARA      |select;0:disable;1:enable;|
                          bit21     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_BASE_PARA     |select;0:disable;1:enable;|
                          bit22     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_PBCH_PARA     |select;0:disable;1:enable;|
                          bit23     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_MPDCCH_PARA   |select;0:disable;1:enable;|
                          bit24     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_CHE_PARA      |select;0:disable;1:enable;|
                          bit25     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_PDSCH_PARA    |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                   
                     phyMsgControl[18]     bitgroup     end



                     // phyMsgControl[19]    u32
                     phyMsgControl[19]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LDTC_GET_DECODE_COMM_OUT       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LDTC_GET_DECODE_PBCH_OUT       |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LDTC_GET_DECODE_MPDCCH_OUT     |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LDTC_GET_DECODE_PDSCH_OUT      |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LDTC_GET_DECODE_PDSCH_TB_OUT   |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LDTC_GET_DECODE_PMI_OUT        |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[19]     bitgroup     end



                     // phyMsgControl[20]    u32
                     phyMsgControl[20]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     RX_CAL_DHI_PARA_COM       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     RX_CAL_DHI_PARA_SI        |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     RX_CAL_SF_COM_PARA        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     RX_CAL_SF_DL_PARA         |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     RX_CAL_SF_MEAS_PARA       |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     RX_CAL_SF_FREQ_MEAS_PARA  |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     RX_CAL_SF_SYNC_PARA       |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     RX_IP_UPDATE_SF_PARA      |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     RX_CAL_AGC_PARA           |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[20]     bitgroup     end


                     // phyMsgControl[21]    u32
                     phyMsgControl[21]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     DLFFT_CAL_DHI_PARA_COM       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     DLFFT_CAL_DHI_PARA_SI        |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     DLFFT_CAL_SF_PARA            |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     DLFFT_CAL_SF_DHI_PARA        |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     DLFFT_IP_UPDATE_DHI_PARA     |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     DLFFT_IP_UPDATE_SF_PARA      |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[21]     bitgroup     end



                     // phyMsgControl[22]    u32
                     phyMsgControl[22]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     COEFF_CAL_SF_SEVRER_CELL_PARA       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     COEFF_IP_UPDATE_SF_PARA             |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     COEFF_CAL_SF_BG_CGI_CELL_PARA       |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[22]     bitgroup     end



                     // phyMsgControl[23]    u32
                     phyMsgControl[23]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     MEASPWR_SYS_REG_PARA       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     MEASPWR_DHI_REG_PARA       |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     MEASPWR_SF_REG_PARA        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     MEASPWR_CTRL_PARA          |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[23]     bitgroup     end

                     

                     // phyMsgControl[24]    u32
                     phyMsgControl[24]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     TIMING_LTE_SUBFRAME_INT_FCP_IND            |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     TIMING_FCP_DATAPRO_START_IND               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     TIMING_FCP_DATAPRO_MPDCCH_PDSCH_REPT_IND   |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     TIMING_FCP_POSTL1_PERIOD_IND               |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     TIMING_DATAPRO_DECODE_INT_IND              |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     TIMING_POSTL1_IDDET_INT_IND                |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     TIMING_POSTL1_MEASPWR_INT_IND              |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     TIMING_L1C_POSTL1_DEACTIVE_BG_IND          |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     TIMING_L1C_POSTL1_DEACTIVE_BHV_IND         |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     TIMING_L1C_POSTL1_RESYNC_CNF_IND           |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     TIMING_DATAPRO_POSTL1_DEACTIVE_ALL_BHV_ID  |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     TIMING_FCP_DATAPRO_SR_REPT_IND             |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     TIMING_ISR_RXINT_POSTL1_AGC_IND            |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     TIMING_RF_MODULE_DEAL                      |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[24]     bitgroup     end


                     // phyMsgControl[25]    u32
                     phyMsgControl[25]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     DEACTIVE_ALL_BHV_PRIVATE_PARA       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     CELL_SEARCH_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     CELL_RESYNC_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     CALC_MEASPARA_BHV_PRIVATE_PARA      |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     CALC_MEASPARA_SEC_BHV_PRIVATE_PARA  |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     Read_PAGING_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     SI_Read_BHV_PRIVATE_PARA            |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     RA_BHV_PRIVATE_PARA                 |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     MSG4_BHV_PRIVATE_PARA               |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     UL_CNNT_BHV_PRIVATE_PARA            |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     DL_HARQ_FEEDBACK_BHV_PRIVATE_PARA   |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     UL_SR_BHV_PRIVATE_PARA              |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     PERIODIC_CSI_BHV_PRIVATE_PARA       |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     DL_CNNT_BHV_PRIVATE_PARA            |select;0:disable;1:enable;|
                          bit14     u32     u32    1     0..1     UL_SRS_BHV_PRIVATE_PARA             |select;0:disable;1:enable;|
                          bit15     u32     u32    1     0..1     FREQ_MEAS_BHV_PRIVATE_PARA          |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[25]     bitgroup     end



                     // phyMsgControl[26]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|

                       phyMsgControl[26]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit14     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit15     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                                                                     
                          bit30     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                   
                     phyMsgControl[26]     bitgroup     end

                     
                     
                     // phyMsgControl[27]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|
                       phyMsgControl[27]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit14     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit15     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                                                                     
                          bit30     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                     phyMsgControl[27]     bitgroup     end
                     
                     
                     // phyMsgControl[28]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|
                       phyMsgControl[28]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit14     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit15     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                                                                     
                          bit30     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|                
                     phyMsgControl[28]     bitgroup     end
                     
                     
                     // phyMsgControl[29]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|
                       phyMsgControl[29]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit14     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit15     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                                                                     
                          bit30     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                   
                     phyMsgControl[29]     bitgroup     end
                     
                     
                     // phyMsgControl[30]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;| 
                     phyMsgControl[30]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit14     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit15     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                                                                     
                          bit30     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                   
                     phyMsgControl[30]     bitgroup     end
                    
                     
                     // phyMsgControl[31]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|
                     phyMsgControl[31]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit14     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit15     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                                                                     
                          bit30     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                   
                     phyMsgControl[31]     bitgroup     end
                                         
                     
                 phyMsgControl[32]     struct     end
                
                

                  //lteTraModuleControl    u32
                  lteTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     EMAC                    |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     ERLC                    |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     EPDC                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     ERRC                    |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     EDT                     |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     EL3                     |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     EMEA                    |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                  lteTraModuleControl     bitgroup     end                
                
             
                  // ggeTraModuleControl    u32
                  ggeTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     SXR                    |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     PAL                    |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     L1A                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     L1S                    |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     LAP                    |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     RLU                    |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     RLD                    |select;0:disable;1:enable;|
                     bit07     u32     u32    1     0..1     LLC                    |select;0:disable;1:enable;|
                     bit08     u32     u32    1     0..1     MM                     |select;0:disable;1:enable;|
                     bit09     u32     u32    1     0..1     CC                     |select;0:disable;1:enable;|

                     bit10     u32     u32    1     0..1     SS                     |select;0:disable;1:enable;|
                     bit11     u32     u32    1     0..1     SMS                    |select;0:disable;1:enable;|
                     bit12     u32     u32    1     0..1     SM                     |select;0:disable;1:enable;|
                     bit13     u32     u32    1     0..1     SND                    |select;0:disable;1:enable;|
                     bit14     u32     u32    1     0..1     API                    |select;0:disable;1:enable;|
                     bit15     u32     u32    1     0..1     MMI                    |select;0:disable;1:enable;|
                     bit16     u32     u32    1     0..1     SIM                    |select;0:disable;1:enable;|
                     bit17     u32     u32    1     0..1     AT                     |select;0:disable;1:enable;|
                     bit18     u32     u32    1     0..1     M2A/MSSC               |select;0:disable;1:enable;|
                     bit19     u32     u32    1     0..1     STT/RCO                |select;0:disable;1:enable;|

                     bit20     u32     u32    1     0..1     RRI                    |select;0:disable;1:enable;|
                     bit21     u32     u32    1     0..1     RRD                    |select;0:disable;1:enable;|
                     bit22     u32     u32    1     0..1     RLP                    |select;0:disable;1:enable;|
                     bit23     u32     u32    1     0..1     HAL                    |select;0:disable;1:enable;|
                     bit24     u32     u32    1     0..1     BCPU                   |select;0:disable;1:enable;|
                     bit25     u32     u32    1     0..1     CSW                    |select;0:disable;1:enable;|
                     bit26     u32     u32    1     0..1     EDRV                   |select;0:disable;1:enable;|
                     bit27     u32     u32    1     0..1     MCI                    |select;0:disable;1:enable;|
                     bit28     u32     u32    1     0..1     SVC1                   |select;0:disable;1:enable;|
                     bit29     u32     u32    1     0..1     SVC2                   |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                  ggeTraModuleControl     bitgroup     end                                
                                
                
                  // pubTraModuleControl    u32
                  pubTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     SYS                     |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     NAS                     |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     NASU                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     PA                      |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     USIM                    |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     ELSI                    |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     reserved                |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     ADP                     |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     HWDRV                   |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                  pubTraModuleControl     bitgroup     end                                
                                               
                
                  // phyModuleControl       u32
                  phyModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     SYS                     |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     FCP_CURR                |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     FCP_NEXT                |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     UIPRO                   |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     DIPRO                   |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     SYNCPRO                 |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     MEASPRO                 |select;0:disable;1:enable;|
                     bit07     u32     u32    1     0..1     IPUPDATE                |select;0:disable;1:enable;|
                     bit08     u32     u32    1     0..1     DECODE                  |select;0:disable;1:enable;|
                     bit09     u32     u32    1     0..1     DETECT                  |select;0:disable;1:enable;|

                     bit10     u32     u32    1     0..1     MEAS                    |select;0:disable;1:enable;|
                     bit11     u32     u32    1     0..1     MEAS_CTRL               |select;0:disable;1:enable;|
                     bit12     u32     u32    1     0..1     RF                      |select;0:disable;1:enable;|
                     bit13     u32     u32    1     0..1     LTDC                    |select;0:disable;1:enable;|
                     bit14     u32     u32    1     0..1     TXRX                    |select;0:disable;1:enable;|
                     bit15     u32     u32    1     0..1     DLFFT                   |select;0:disable;1:enable;|
                     bit16     u32     u32    1     0..1     COEFE                   |select;0:disable;1:enable;|
                     bit17     u32     u32    1     0..1     MEASPWR                 |select;0:disable;1:enable;|
                     bit18     u32     u32    1     0..1     IDDET                   |select;0:disable;1:enable;|
                     bit19     u32     u32    1     0..1     AXIDMA                  |select;0:disable;1:enable;|

                     bit20     u32     u32    1     0..1     PUSCH                   |select;0:disable;1:enable;|
                     bit21     u32     u32    1     0..1     ULDFT                   |select;0:disable;1:enable;|
                     bit22     u32     u32    1     0..1     ULPC                    |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                  phyModuleControl     bitgroup     end                                                
                
                
                  // 2016-12-28 Add
                  reserved[3]            array   u32    0x00     0..0xffffffff     reserved[3]            |multiedit;|


           traceConfig      struct     end           
  
       
        nvmStaticEng       struct     end
       
           
     param    stringArray     end
       
    true  OK
    false ERROR
    datalen 428
    packagesize 400
//    combinationflag 1
    HideFlag 1
    skipparams 4
</2.1 STATIC_NV_WRITE>




<2.2 DYNAMIC_NV_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1     0..1              Dynamic_NVM  |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     0     0..0xffffffff     offset       |input;|
    length         s32     s32     136   0..0xffffffff     length       |input;|
        
    // T_NVM_Dynamic
    param      stringArray     begin
    
        crcdata       u16       u16    0x00    0..0xffff      crcdata     |input;|
        len           u16       u16    0x00    0..0xffff      len         |input;|

        //   T_NVM_Dynamic_PS    nvmDynamicPs;
        nvmDynamicPs      struct    begin
          
              // T_Imsi          imsi
              imsi          struct    begin
                  length          u8        u8    0x00     0x00..0xFF    length        |input;|
                  
                  //u8      imsiCon[MAX_IMSI_LEN-1];
                  imsiCon[8]      struct    begin
                       imsiCon[0]      u8     u8    0xFF     0..0xFF       imsiCon[0]    |input;|
                       imsiCon[1]      u8     u8    0xFF     0..0xFF       imsiCon[1]    |input;|
                       imsiCon[2]      u8     u8    0xFF     0..0xFF       imsiCon[2]    |input;|
                       imsiCon[3]      u8     u8    0xFF     0..0xFF       imsiCon[3]    |input;|
                       imsiCon[4]      u8     u8    0xFF     0..0xFF       imsiCon[4]    |input;|
                       imsiCon[5]      u8     u8    0xFF     0..0xFF       imsiCon[5]    |input;|
                       imsiCon[6]      u8     u8    0xFF     0..0xFF       imsiCon[6]    |input;|
                       imsiCon[7]      u8     u8    0xFF     0..0xFF       imsiCon[7]    |input;|
                  imsiCon[8]      struct    end
                     
                  fillByte        u8        u8    0xFF     0..0xFF       fillByte      |input;|
                  reserved        u16       u16   0x00     0..0xffff     reserved      |multiedit;|
              imsi          struct    end
              
              
              // T_EquvPlmnList  mmcequvPlmn; 
              mmcequvPlmn   struct    begin
                  
                  // u8 rplmn[MAX_PLMN_LEN]        MAX_PLMN_LEN = 3
                  rplmn[3]         struct      begin
                        rplmn[0]   u8     u8   0x00   0x00..0xFF    rplmn[0]         |input;|
                        rplmn[1]   u8     u8   0x00   0x00..0xFF    rplmn[1]         |input;|
                        rplmn[2]   u8     u8   0x00   0x00..0xFF    rplmn[2]         |input;|
                  rplmn[3]         struct      end
                                    
                  
                  // u8   equvPlmnList[MAX_EQU_PLMNS_NUM* MAX_PLMN_LEN + 1]    = 20*3 + 1     
                  equvPlmnList[61]      struct     begin
                      equvPlmnList[0]       u8     u8   0x00   0x00..0xFF    equvPlmnList[0]   |input;|
                      equvPlmnList[1]       u8     u8   0x00   0x00..0xFF    equvPlmnList[1]   |input;|
                      equvPlmnList[2]       u8     u8   0x00   0x00..0xFF    equvPlmnList[2]   |input;|
                      equvPlmnList[3]       u8     u8   0x00   0x00..0xFF    equvPlmnList[3]   |input;|
                      equvPlmnList[4]       u8     u8   0x00   0x00..0xFF    equvPlmnList[4]   |input;|
                      equvPlmnList[5]       u8     u8   0x00   0x00..0xFF    equvPlmnList[5]   |input;|
                      equvPlmnList[6]       u8     u8   0x00   0x00..0xFF    equvPlmnList[6]   |input;|
                      equvPlmnList[7]       u8     u8   0x00   0x00..0xFF    equvPlmnList[7]   |input;|
                      equvPlmnList[8]       u8     u8   0x00   0x00..0xFF    equvPlmnList[8]   |input;|
                      equvPlmnList[9]       u8     u8   0x00   0x00..0xFF    equvPlmnList[9]   |input;|
                                                                                             
                      equvPlmnList[10]      u8     u8   0x00   0x00..0xFF    equvPlmnList[10]  |input;|
                      equvPlmnList[11]      u8     u8   0x00   0x00..0xFF    equvPlmnList[11]  |input;|
                      equvPlmnList[12]      u8     u8   0x00   0x00..0xFF    equvPlmnList[12]  |input;|
                      equvPlmnList[13]      u8     u8   0x00   0x00..0xFF    equvPlmnList[13]  |input;|
                      equvPlmnList[14]      u8     u8   0x00   0x00..0xFF    equvPlmnList[14]  |input;|
                      equvPlmnList[15]      u8     u8   0x00   0x00..0xFF    equvPlmnList[15]  |input;|
                      equvPlmnList[16]      u8     u8   0x00   0x00..0xFF    equvPlmnList[16]  |input;|
                      equvPlmnList[17]      u8     u8   0x00   0x00..0xFF    equvPlmnList[17]  |input;|
                      equvPlmnList[18]      u8     u8   0x00   0x00..0xFF    equvPlmnList[18]  |input;|
                      equvPlmnList[19]      u8     u8   0x00   0x00..0xFF    equvPlmnList[19]  |input;|
                                                                                             
                      equvPlmnList[20]      u8     u8   0x00   0x00..0xFF    equvPlmnList[20]  |input;|
                      equvPlmnList[21]      u8     u8   0x00   0x00..0xFF    equvPlmnList[21]  |input;|
                      equvPlmnList[22]      u8     u8   0x00   0x00..0xFF    equvPlmnList[22]  |input;|
                      equvPlmnList[23]      u8     u8   0x00   0x00..0xFF    equvPlmnList[23]  |input;|
                      equvPlmnList[24]      u8     u8   0x00   0x00..0xFF    equvPlmnList[24]  |input;|
                      equvPlmnList[25]      u8     u8   0x00   0x00..0xFF    equvPlmnList[25]  |input;|
                      equvPlmnList[26]      u8     u8   0x00   0x00..0xFF    equvPlmnList[26]  |input;|
                      equvPlmnList[27]      u8     u8   0x00   0x00..0xFF    equvPlmnList[27]  |input;|
                      equvPlmnList[28]      u8     u8   0x00   0x00..0xFF    equvPlmnList[28]  |input;|
                      equvPlmnList[29]      u8     u8   0x00   0x00..0xFF    equvPlmnList[29]  |input;|
                                                                                             
                      equvPlmnList[30]      u8     u8   0x00   0x00..0xFF    equvPlmnList[30]  |input;|
                      equvPlmnList[31]      u8     u8   0x00   0x00..0xFF    equvPlmnList[31]  |input;|
                      equvPlmnList[32]      u8     u8   0x00   0x00..0xFF    equvPlmnList[32]  |input;|
                      equvPlmnList[33]      u8     u8   0x00   0x00..0xFF    equvPlmnList[33]  |input;|
                      equvPlmnList[34]      u8     u8   0x00   0x00..0xFF    equvPlmnList[34]  |input;|
                      equvPlmnList[35]      u8     u8   0x00   0x00..0xFF    equvPlmnList[35]  |input;|
                      equvPlmnList[36]      u8     u8   0x00   0x00..0xFF    equvPlmnList[36]  |input;|
                      equvPlmnList[37]      u8     u8   0x00   0x00..0xFF    equvPlmnList[37]  |input;|
                      equvPlmnList[38]      u8     u8   0x00   0x00..0xFF    equvPlmnList[38]  |input;|
                      equvPlmnList[39]      u8     u8   0x00   0x00..0xFF    equvPlmnList[39]  |input;|
                                                                                             
                      equvPlmnList[40]      u8     u8   0x00   0x00..0xFF    equvPlmnList[40]  |input;|
                      equvPlmnList[41]      u8     u8   0x00   0x00..0xFF    equvPlmnList[41]  |input;|
                      equvPlmnList[42]      u8     u8   0x00   0x00..0xFF    equvPlmnList[42]  |input;|
                      equvPlmnList[43]      u8     u8   0x00   0x00..0xFF    equvPlmnList[43]  |input;|
                      equvPlmnList[44]      u8     u8   0x00   0x00..0xFF    equvPlmnList[44]  |input;|
                      equvPlmnList[45]      u8     u8   0x00   0x00..0xFF    equvPlmnList[45]  |input;|
                      equvPlmnList[46]      u8     u8   0x00   0x00..0xFF    equvPlmnList[46]  |input;|
                      equvPlmnList[47]      u8     u8   0x00   0x00..0xFF    equvPlmnList[47]  |input;|
                      equvPlmnList[48]      u8     u8   0x00   0x00..0xFF    equvPlmnList[48]  |input;|
                      equvPlmnList[49]      u8     u8   0x00   0x00..0xFF    equvPlmnList[49]  |input;|
                                                                                             
                      equvPlmnList[50]      u8     u8   0x00   0x00..0xFF    equvPlmnList[50]  |input;|
                      equvPlmnList[51]      u8     u8   0x00   0x00..0xFF    equvPlmnList[51]  |input;|
                      equvPlmnList[52]      u8     u8   0x00   0x00..0xFF    equvPlmnList[52]  |input;|
                      equvPlmnList[53]      u8     u8   0x00   0x00..0xFF    equvPlmnList[53]  |input;|
                      equvPlmnList[54]      u8     u8   0x00   0x00..0xFF    equvPlmnList[54]  |input;|
                      equvPlmnList[55]      u8     u8   0x00   0x00..0xFF    equvPlmnList[55]  |input;|
                      equvPlmnList[56]      u8     u8   0x00   0x00..0xFF    equvPlmnList[56]  |input;|
                      equvPlmnList[57]      u8     u8   0x00   0x00..0xFF    equvPlmnList[57]  |input;|
                      equvPlmnList[58]      u8     u8   0x00   0x00..0xFF    equvPlmnList[58]  |input;|
                      equvPlmnList[59]      u8     u8   0x00   0x00..0xFF    equvPlmnList[59]  |input;|
                                                                                             
                      equvPlmnList[60]      u8     u8   0x00   0x00..0xFF    equvPlmnList[60]  |input;|
                 
                  equvPlmnList[61]      struct     end
                                   
              mmcequvPlmn   struct    end
                  
                  
              // u16  mmcprevUsedLteFreq[MAX_PREV_USED_LTE_FREQ_LEN]; = 20
              mmcprevUsedLteFreq[20]      struct     begin 
                  mmcprevUsedLteFreq[0]     u16     u16   0x00   0x00..0xffff   mmcprevUsedLteFreq[0]     |input;|
                  mmcprevUsedLteFreq[1]     u16     u16   0x00   0x00..0xffff   mmcprevUsedLteFreq[1]     |input;|
                  mmcprevUsedLteFreq[2]     u16     u16   0x00   0x00..0xffff   mmcprevUsedLteFreq[2]     |input;|
                  mmcprevUsedLteFreq[3]     u16     u16   0x00   0x00..0xffff   mmcprevUsedLteFreq[3]     |input;|
                  mmcprevUsedLteFreq[4]     u16     u16   0x00   0x00..0xffff   mmcprevUsedLteFreq[4]     |input;|
                  mmcprevUsedLteFreq[5]     u16     u16   0x00   0x00..0xffff   mmcprevUsedLteFreq[5]     |input;|
                  mmcprevUsedLteFreq[6]     u16     u16   0x00   0x00..0xffff   mmcprevUsedLteFreq[6]     |input;|
                  mmcprevUsedLteFreq[7]     u16     u16   0x00   0x00..0xffff   mmcprevUsedLteFreq[7]     |input;|
                  mmcprevUsedLteFreq[8]     u16     u16   0x00   0x00..0xffff   mmcprevUsedLteFreq[8]     |input;|
                  mmcprevUsedLteFreq[9]     u16     u16   0x00   0x00..0xffff   mmcprevUsedLteFreq[9]     |input;|
                                                                                                        
                  mmcprevUsedLteFreq[10]    u16     u16   0x00   0x00..0xffff   mmcprevUsedLteFreq[10]    |input;|
                  mmcprevUsedLteFreq[11]    u16     u16   0x00   0x00..0xffff   mmcprevUsedLteFreq[11]    |input;|
                  mmcprevUsedLteFreq[12]    u16     u16   0x00   0x00..0xffff   mmcprevUsedLteFreq[12]    |input;|
                  mmcprevUsedLteFreq[13]    u16     u16   0x00   0x00..0xffff   mmcprevUsedLteFreq[13]    |input;|
                  mmcprevUsedLteFreq[14]    u16     u16   0x00   0x00..0xffff   mmcprevUsedLteFreq[14]    |input;|
                  mmcprevUsedLteFreq[15]    u16     u16   0x00   0x00..0xffff   mmcprevUsedLteFreq[15]    |input;|
                  mmcprevUsedLteFreq[16]    u16     u16   0x00   0x00..0xffff   mmcprevUsedLteFreq[16]    |input;|
                  mmcprevUsedLteFreq[17]    u16     u16   0x00   0x00..0xffff   mmcprevUsedLteFreq[17]    |input;|
                  mmcprevUsedLteFreq[18]    u16     u16   0x00   0x00..0xffff   mmcprevUsedLteFreq[18]    |input;|
                  mmcprevUsedLteFreq[19]    u16     u16   0x00   0x00..0xffff   mmcprevUsedLteFreq[19]    |input;|             
              mmcprevUsedLteFreq[20]      struct     end 
                                                           
                            
              // For Bugzilla-Bug 1125 Save Previous used band
              ltePrevUsedBand[8]    struct    begin
                 ltePrevUsedBand[0]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[0]    |input;|
                 ltePrevUsedBand[1]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[1]    |input;|
                 ltePrevUsedBand[2]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[2]    |input;|
                 ltePrevUsedBand[3]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[3]    |input;|
                 ltePrevUsedBand[4]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[4]    |input;|
                 ltePrevUsedBand[5]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[5]    |input;|
                 ltePrevUsedBand[6]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[6]    |input;|
                 ltePrevUsedBand[7]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[7]    |input;|            
              ltePrevUsedBand[8]    struct    end
              
              
              //  T_EmmT3402Info  emmT3402Info;
              emmT3402Info    struct     begin
              
                   t3402Value    u32    u32    0x00   0x00..0xFFFFFFFF        t3402Value             |input;|
                   
                   rejPlmn[3]    struct      begin
                       rejPlmn[0]    u8    u8    0x00   0x..0xFF        rejPlmn[0]                   |input;|
                       rejPlmn[1]    u8    u8    0x00   0x..0xFF        rejPlmn[1]                   |input;|
                       rejPlmn[0]    u8    u8    0x00   0x..0xFF        rejPlmn[2]                   |input;|
                   rejPlmn[3]    struct      end
                   
                  reserved    u8    u8    0x00   0x..0xFF       reserved                   |input;|

              emmT3402Info    struct     end
              
              
              
              //  u8 ltenetpar_NB[MAX_BAINFO_LEN]; = 300
//              ltenetpar_NB[MAX_BAINFO_LEN]                      array     u8    0x00   0x00..0xFF     ltenetpar_NB        |multiedit;|
              
          nvmDynamicPs      struct    end
       
    param      stringArray     end 
   
    true  OK
    false ERROR
    HideFlag 1
    datalen 428
    packagesize 400
//    combinationflag 1   
</2.2 DYNAMIC_NV_WRITE>





<<3. TraceConfig Read>>


<3.1 TraceConfig_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      240      0..0xffffffff     offset         |input;|
    length         s32     s32      188      0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.1
</3.1 TraceConfig_Read>



<3.2 traCategoryControl-A_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      240      0..0xffffffff     offset         |input;|
    length         s32     s32      4      0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.2
</3.2 traCategoryControl-A_Read>




<3.3 lteTraModuleControl-A_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      244      0..0xffffffff     offset         |input;|
    length         s32     s32      4      0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.3
</3.3 lteTraModuleControl-A_Read>




<3.4 ggeTraModuleControl-A_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      248      0..0xffffffff     offset         |input;|
    length         s32     s32      4      0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4
</3.4 ggeTraModuleControl-A_Read>



<3.5 pubTraModuleControl-A_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      252      0..0xffffffff     offset         |input;|
    length         s32     s32      4      0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.5
</3.5 pubTraModuleControl-A_Read>



<3.6 phyModuleControl-A_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      256      0..0xffffffff     offset         |input;|
    length         s32     s32      4      0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6
</3.6 phyModuleControl-A_Read>



/// u32 phyMsgControl[32],312+20
<3.7 phyMsgControl[0](L1CC_LTE_L1_MSG_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      272      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.7
</3.7 phyMsgControl[0](L1CC_LTE_L1_MSG_ID_BASE)_Read>



<3.8 phyMsgControl[1](L1CC_LTE_FCP_MSG_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      276      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.8
</3.8 phyMsgControl[1](L1CC_LTE_FCP_MSG_ID_BASE)_Read>




<3.9 phyMsgControl[2](L1CC_LTE_DATAPRO_MSG_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      280      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.9
</3.9 phyMsgControl[2](L1CC_LTE_DATAPRO_MSG_ID_BASE)_Read>





<3.10 phyMsgControl[3](L1CC_LTE_POSTL1_MSG_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      284      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.10
</3.10 phyMsgControl[3](L1CC_LTE_POSTL1_MSG_ID_BASE)_Read>



<3.11 phyMsgControl[4](L1CC_LTE_BM_MSG_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      288      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.11
</3.11 phyMsgControl[4](L1CC_LTE_BM_MSG_ID_BASE)_Read>



<3.12 phyMsgControl[5](L1CC_LTE_L1_TASK_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      292      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.12
</3.12 phyMsgControl[5](L1CC_LTE_L1_TASK_ID_BASE)_Read>



<3.13 phyMsgControl[6](L1CC_LTE_L1_TASK_ID_BASE_1)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      296      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.13
</3.13 phyMsgControl[6](L1CC_LTE_L1_TASK_ID_BASE_1)_Read>



<3.14 phyMsgControl[7](L1CC_LTE_FCP_TASK_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      300      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.14
</3.14 phyMsgControl[7](L1CC_LTE_FCP_TASK_ID_BASE)_Read>




<3.15 phyMsgControl[8](L1CC_LTE_DATAPRO_TASK_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      304      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.15
</3.15 phyMsgControl[8](L1CC_LTE_DATAPRO_TASK_ID_BASE)_Read>




<3.16 phyMsgControl[9](L1CC_LTE_POSTL1_TASK_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      308      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.16
</3.16 phyMsgControl[9](L1CC_LTE_POSTL1_TASK_ID_BASE)_Read>





<3.17 phyMsgControl[10](L1CC_LTE_BM_TASK_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      312      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.17
</3.17 phyMsgControl[10](L1CC_LTE_BM_TASK_ID_BASE)_Read>



<3.18 phyMsgControl[11](L1CC_LTE_RF_TRACE_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      316      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.18
</3.18 phyMsgControl[11](L1CC_LTE_RF_TRACE_ID_BASE)_Read>




<3.19 phyMsgControl[12](ALGO_LTE_LDTC_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      320      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.19
</3.19 phyMsgControl[12](ALGO_LTE_LDTC_ID_BASE)_Read>



<3.20 phyMsgControl[13](ALGO_LTE_TXRX_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      324      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.20
</3.20 phyMsgControl[13](ALGO_LTE_TXRX_ID_BASE)_Read>



<3.21 phyMsgControl[14](ALGO_LTE_DLFFT_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      328      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.21
</3.21 phyMsgControl[14](ALGO_LTE_DLFFT_ID_BASE)_Read>



<3.22 phyMsgControl[15](ALGO_LTE_COEFF_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      332      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.22
</3.22 phyMsgControl[15](ALGO_LTE_COEFF_ID_BASE)_Read>




<3.23 phyMsgControl[16](ALGO_LTE_PUSCH_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      336      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.23
</3.23 phyMsgControl[16](ALGO_LTE_PUSCH_ID_BASE)_Read>



<3.24 phyMsgControl[17](ALGO_LTE_ULDFT_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      340      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.24
</3.24 phyMsgControl[17](ALGO_LTE_ULDFT_ID_BASE)_Read>



<3.25 phyMsgControl[18](ALGO_LTE_ULPC_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      344      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.25
</3.25 phyMsgControl[18](ALGO_LTE_ULPC_ID_BASE)_Read>



<3.26 phyMsgControl[19](ALGO_LTE_MEASPWR_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      348      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.26
</3.26 phyMsgControl[19](ALGO_LTE_MEASPWR_ID_BASE)_Read>




<3.27 phyMsgControl[20](L1CC_LTE_PHY_IP_STUB_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      352      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.27
</3.27 phyMsgControl[20](L1CC_LTE_PHY_IP_STUB_ID_BASE)_Read>




<3.28 phyMsgControl[21](ALGO_LTE_IDDET_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      256      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.28
</3.28 phyMsgControl[21](ALGO_LTE_IDDET_ID_BASE)_Read>


<3.29 phyMsgControl[22](ALGO_LTE_AXIDMA_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      360      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.29
</3.29 phyMsgControl[22](ALGO_LTE_AXIDMA_ID_BASE)_Read>



<3.30 phyMsgControl[23](ALGO_LTE_CSI_ID_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      364      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.30
</3.30 phyMsgControl[23](ALGO_LTE_CSI_ID_BASE)_Read>



<3.31 phyMsgControl[24](L1CC_LTE_TRACE_INFO_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      368      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.31
</3.31 phyMsgControl[24](L1CC_LTE_TRACE_INFO_BASE)_Read>





<3.32 phyMsgControl[25](L1CC_LTE_PLOT_INFO_BASE)_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      372      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.32
</3.32 phyMsgControl[25](L1CC_LTE_PLOT_INFO_BASE)_Read>


<3.33 phyMsgControl[L1CC_LTE_DATAPRO_TASK_ID_BASE_1]_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      376      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.33
</3.33 phyMsgControl[L1CC_LTE_DATAPRO_TASK_ID_BASE_1]_Read>



<3.34 phyMsgControl[27]_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      380      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.34
</3.34 phyMsgControl[27]_Read>



<3.35 phyMsgControl[28]_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      384      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.35
</3.35 phyMsgControl[28]_Read>




<3.36 phyMsgControl[29]_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      388      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.36
</3.36 phyMsgControl[29]_Read>



<3.37 phyMsgControl[30]_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      392      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.37
</3.37 phyMsgControl[30]_Read>




<3.38 phyMsgControl[31]_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      396      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.38
</3.38 phyMsgControl[31]_Read>





<3.39 lteTraModuleBuff-B_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      400      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.39
</3.39 lteTraModuleBuff-B_Read>



<3.40 ggeTraModuleBuff-B_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      404      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.40
</3.40 ggeTraModuleBuff-B_Read>





<3.41 pubTraModuleBuff-B_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      408      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.41
</3.41 6ubTraModuleBuff-B_Read>



<3.42 phyModuleBuff-B_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      412      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.42
</3.42 phyModuleBuff-B_Read>





<<4. TRACE_CONFIG_WRITE>>


<4.1 TraceConfig_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     240   0..0xffffffff     offset       |input;|
    length         s32     s32     188   0..0xffffffff      length       |input;|
       
    // T_NVM_Static
    param    stringArray     begin
 
           // T_TraceConfig         traceConfig;
           traceConfig      struct     begin
                   
                // traCategoryControl     u32
                traCategoryControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     Trace_level_1           |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     Trace_level_2           |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     Debug_Trace_level_1     |select;0:disable;1:enable;|
                     bit03     u32     u32    0     0..1     Debug_Trace_level_2     |select;0:disable;1:enable;|
                     bit04     u32     u32    0     0..1     Debug_Trace_level_3     |select;0:disable;1:enable;|
                     bit05     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit06     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                traCategoryControl     bitgroup     end




                //lteTraModuleControl    u32
                lteTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     EMAC                    |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     ERLC                    |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     EPDC                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     ERRC                    |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     EDT                     |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     EL3                     |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     EMEA                    |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                lteTraModuleControl     bitgroup     end                
                


                
                // ggeTraModuleControl    u32
                ggeTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     SXR                    |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     PAL                    |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     L1A                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     L1S                    |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     LAP                    |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     RLU                    |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     RLD                    |select;0:disable;1:enable;|
                     bit07     u32     u32    1     0..1     LLC                    |select;0:disable;1:enable;|
                     bit08     u32     u32    1     0..1     MM                     |select;0:disable;1:enable;|
                     bit09     u32     u32    1     0..1     CC                     |select;0:disable;1:enable;|

                     bit10     u32     u32    1     0..1     SS                     |select;0:disable;1:enable;|
                     bit11     u32     u32    1     0..1     SMS                    |select;0:disable;1:enable;|
                     bit12     u32     u32    1     0..1     SM                     |select;0:disable;1:enable;|
                     bit13     u32     u32    1     0..1     SND                    |select;0:disable;1:enable;|
                     bit14     u32     u32    1     0..1     API                    |select;0:disable;1:enable;|
                     bit15     u32     u32    1     0..1     MMI                    |select;0:disable;1:enable;|
                     bit16     u32     u32    1     0..1     SIM                    |select;0:disable;1:enable;|
                     bit17     u32     u32    1     0..1     AT                     |select;0:disable;1:enable;|
                     bit18     u32     u32    1     0..1     M2A/MSSC               |select;0:disable;1:enable;|
                     bit19     u32     u32    1     0..1     STT/RCO                |select;0:disable;1:enable;|

                     bit20     u32     u32    1     0..1     RRI                    |select;0:disable;1:enable;|
                     bit21     u32     u32    1     0..1     RRD                    |select;0:disable;1:enable;|
                     bit22     u32     u32    1     0..1     RLP                    |select;0:disable;1:enable;|
                     bit23     u32     u32    1     0..1     HAL                    |select;0:disable;1:enable;|
                     bit24     u32     u32    1     0..1     BCPU                   |select;0:disable;1:enable;|
                     bit25     u32     u32    1     0..1     CSW                    |select;0:disable;1:enable;|
                     bit26     u32     u32    1     0..1     EDRV                   |select;0:disable;1:enable;|
                     bit27     u32     u32    1     0..1     MCI                    |select;0:disable;1:enable;|
                     bit28     u32     u32    1     0..1     SVC1                   |select;0:disable;1:enable;|
                     bit29     u32     u32    1     0..1     SVC2                   |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                ggeTraModuleControl     bitgroup     end                                
                
                
                
                // pubTraModuleControl    u32
                pubTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     SYS                     |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     NAS                     |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     NASU                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     PA                      |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     USIM                    |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     ELSI                    |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     reserved                |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     ADP                     |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     HWDRV                   |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                pubTraModuleControl     bitgroup     end                                
                
                
                
                
                // phyModuleControl       u32
                phyModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     SYS                     |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     FCP_CURR                |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     FCP_NEXT                |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     UIPRO                   |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     DIPRO                   |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     SYNCPRO                 |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     MEASPRO                 |select;0:disable;1:enable;|
                     bit07     u32     u32    1     0..1     IPUPDATE                |select;0:disable;1:enable;|
                     bit08     u32     u32    1     0..1     DECODE                  |select;0:disable;1:enable;|
                     bit09     u32     u32    1     0..1     DETECT                  |select;0:disable;1:enable;|

                     bit10     u32     u32    1     0..1     MEAS                    |select;0:disable;1:enable;|
                     bit11     u32     u32    1     0..1     MEAS_CTRL               |select;0:disable;1:enable;|
                     bit12     u32     u32    1     0..1     RF                      |select;0:disable;1:enable;|
                     bit13     u32     u32    1     0..1     LTDC                    |select;0:disable;1:enable;|
                     bit14     u32     u32    1     0..1     TXRX                    |select;0:disable;1:enable;|
                     bit15     u32     u32    1     0..1     DLFFT                   |select;0:disable;1:enable;|
                     bit16     u32     u32    1     0..1     COEFE                   |select;0:disable;1:enable;|
                     bit17     u32     u32    1     0..1     MEASPWR                 |select;0:disable;1:enable;|
                     bit18     u32     u32    1     0..1     IDDET                   |select;0:disable;1:enable;|
                     bit19     u32     u32    1     0..1     AXIDMA                  |select;0:disable;1:enable;|

                     bit20     u32     u32    1     0..1     PUSCH                   |select;0:disable;1:enable;|
                     bit21     u32     u32    1     0..1     ULDFT                   |select;0:disable;1:enable;|
                     bit22     u32     u32    1     0..1     ULPC                    |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                phyModuleControl     bitgroup     end                                                
                

                // reserved[3]            array   u32    0x00     0..0xffffffff     reserved[3]            |multiedit;|
                reserved[3]     struct     begin
                     reserved0     u32     u32    0     0..0xffffffff     reserved0                |input;|
                     reserved1     u32     u32    0     0..0xffffffff     reserved1                |input;|
                     reserved2     u32     u32    0     0..0xffffffff     reserved2                |input;|
                reserved[3]     struct     end


                // u32 phyMsgControl[32]
                phyMsgControl[32]     struct     begin
                
                     // phyMsgControl[0]    u32
                     phyMsgControl[0]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     ISR_LTE_SUBFRAME_INT_FCP_IND              |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_FCP_DATAPRO_START_IND                 |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_FCP_DATAPRO_MPDCCH_PDSCH_REPT_IND     |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_FCP_POSTL1_PERIOD_IND                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     ISR_DATAPRO_DECODE_INT_IND                |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     ISR_POSTL1_IDDET_INT_IND                  |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     ISR_POSTL1_MEASPWR_INT_IND                |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_L1C_POSTL1_DEACTIVE_BG_IND            |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTE_L1C_POSTL1_DEACTIVE_BHV_IND           |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTE_L1C_POSTL1_RESYNC_CNF_IND             |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     LTE_DATAPRO_POSTL1_DEACTIVE_ALL_BHV_ID    |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LTE_FCP_DATAPRO_SR_REPT_IND               |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     LTE_ISR_RXINT_POSTL1_AGC_IND              |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     LTE_ISR_RXINT_DATAPRO_IND                 |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                          
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[0]     bitgroup     end                                                
                              
                     
                     
                     
                     // phyMsgControl[1]    u32
                     phyMsgControl[1]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTETDD_FCP_CURR_BHV_IND                   |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTETDD_FCP_NEXT_BHV_IND                   |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTETDD_FCP_CURR_EVENT_IND                 |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTETDD_FCP_NEXT_EVENT_IND                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTEFDD_FCP_CURR_UL_BHV_IND                |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTEFDD_FCP_CURR_DL_BHV_IND                |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTEFDD_FCP_NEXT_UL_BHV_IND                |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTEFDD_FCP_NEXT_DL_BHV_IND                |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTEFDD_FCP_CURR_UL_EVENT_IND              |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTEFDD_FCP_CURR_DL_EVENT_IND              |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     LTEFDD_FCP_NEXT_UL_EVENT_IND              |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LTEFDD_FCP_NEXT_DL_EVENT_IND              |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     LTE_FCP_CTRL_PARA_UPDATE                  |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                           
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[1]     bitgroup     end                                                
                                                   
                     
                     
                     
                    
                     // phyMsgControl[2]    u32
                     phyMsgControl[2]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_FREQ_MEAS_BHV_PRIVATE_PARA           |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_MEAS_CB_PARA                         |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_MEAS_GAP_INFO                        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_MEAS_FREQ_INFO                       |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_SERVERCELL_MEAS_INFO                 |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTE_CGI_BG_MEAS_INFO                     |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTE_IDL_CTRL_INFO                        |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_DCH_MEAS_REQ                         |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[2]     bitgroup     end                        
                    
                    
                    
                    
                     // phyMsgControl[3]    u32
                     phyMsgControl[3]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_DLDATAPRO_CTRL                         |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_ULDATAPRO_INFO                         |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_MEASDATAPRO_CTRL                       |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_SYNCDATAPRO_CTRL                       |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_IPUPDATEDATAPRO_CTRL                   |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTE_DECODE_OUT_INFO                        |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTE_M_TO_P_DL_CTRL                         |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_ULDATAPRO_PUSCH_SEND_INFO              |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTE_ULDATAPRO_POWER_CTRL                   |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTE_ULDATAPRO_CSI_CTRL                     |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     LTE_ULDATAPRO_DL_HARQ_CTRL                 |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                            
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[3]     bitgroup     end                        
                    

                     // phyMsgControl[4]    u32
                     phyMsgControl[4]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_MEAS_REPORT_CTRL                      |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_CELL_GROUP_LIST                       |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_MEAS_CELL_INFO                        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_MEAS_CELL_SCHEDULE                    |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_MEAS_RESULT_RSP_IN                    |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTE_ICS_PWR_SWEEP_CTRL                    |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTE_ICS_FREQ_MEAS_CTRL                    |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_ICS_CELL_SEARCH_CT                    |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTE_MEAS_RESULT_OUT                       |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTE_ICS_RESYNC_CTRL                       |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     LTE_IDL_MEAS_IND                          |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LTE_DCH_MEAS_IND                          |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                              
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[4]     bitgroup     end                     
                    

                     // phyMsgControl[5]    u32
                     phyMsgControl[5]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     RF_DRIVER_RX_EVENT_REQ                    |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     RF_DRIVER_TX_EVENT_REQ                    |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     RF_DRIVER_LTE_RX_DATA_REQ                 |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     RF_DRIVER_LTE_TX_DATA_REQ                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     RF_DRIVER_LTE_EVENT_STOP                  |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     RF_DRIVER_LTE_EVENT_DEL                   |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                              
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[5]     bitgroup     end
                     
                     
                     // phyMsgControl[6]    u32
                     phyMsgControl[6]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LDTC_CAL_PARA_REQ                    |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LDTC_OUT_PARA_IND                    |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LDTC_PDSCH_M_TO_P_CAL_PARA_REQ       |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LDTC_IP_UPDATE_REQ                   |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[6]     bitgroup     end                     
                     
                     
                     
                     // phyMsgControl[7]    u32
                     phyMsgControl[7]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     TX_CAL_PARA_REQ                    |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     RX_CAL_PARA_REQ                    |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     RX_COM_CAL_PARA_REQ                |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     RX_DL_CAL_PARA_REQ                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     RX_MEAS_CAL_PARA_REQ               |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     RX_FREQ_MEAS_CAL_PARA_REQ          |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     RX_SYNC_CAL_PARA_REQ               |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     RX_IP_UPDATE_REQ                   |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     RX_AGC_MSG                         |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     RX_INT_MASK_MSG                    |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[7]     bitgroup     end                     
                     
                     



                     // phyMsgControl[8]    u32
                     phyMsgControl[8]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     DLFFT_CAL_PARA_REQ                |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     DLFFT_IP_UPDATE_REQ               |select;0:disable;1:enable;|
                          bit02     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                           
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[8]     bitgroup     end



                     // phyMsgControl[9]    u32
                     phyMsgControl[9]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     COEFF_CAL_PARA_REQ                |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     COEFF_IP_UPDATE_REQ               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     COEFF_BG_CGI_CELL_CAL_PARA_REQ    |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[9]     bitgroup     end         



                     // phyMsgControl[10]    u32
                     phyMsgControl[10]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     MEASPWR_CAL_PARA_REQ              |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     MEASPWR_OUT_IRQ_IND               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     MEASPWR_OUT_PERIOD_IND            |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     MEASPWR_OUT_HANDLE_IND            |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     MEASPWR_FREQ_MEAS_CAL_PARA_REQ    |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     MEASPWR_IP_UPDATE_REQ             |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[10]     bitgroup     end



                     // phyMsgControl[11]    u32
                     phyMsgControl[11]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     IDDET_ICS_RESULT_OUT              |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     IDDET_FREQMEAS_RESULT_OUT         |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     IDDET_RESYNC_RESULT_OUT           |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     IDDET_PSS_COARSE_CAL              |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     IDDET_PSS_FINE_CAL                |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     IDDET_SSS_CAL                     |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     IDDET_FREQ_IDVALID_CAL            |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     IDDET_RESYNC_NOFREQ_CAL           |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     IDDET_ICS_FREQ_SEARCH_CAL         |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     IDDET_REG_UPDATA                  |select;0:disable;1:enable;|

                          bit10     u32     u32    1     0..1     IDDET_FINISH_INT                  |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     IDDET_TXRX_SUSPEND_INT            |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     IDDET_STOP_INT                    |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     IDDET_RSSI_INT                    |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[11]     bitgroup     end
                     



                     // phyMsgControl[12]    u32
                     phyMsgControl[12]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     AXIDMA_IDDET_QF              |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     AXIDMA_IDDET_REQ             |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     AXIDMA_IDDET_ACK             |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     AXIDMA_IDDET_DEBUG           |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                                                                               
                          bit30     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                   
                     phyMsgControl[12]     bitgroup     end
                     


                     // phyMsgControl[13]    u32
                     phyMsgControl[13]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     ALGO_LTE_PUSCH_IP              |select;0:disable;1:enable;|
                          bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[13]     bitgroup     end


                     // phyMsgControl[14]    u32
                     phyMsgControl[14]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     ALGO_LTE_ULDFT_IP              |select;0:disable;1:enable;|
                          bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[14]     bitgroup     end



                     // phyMsgControl[15]    u32
                     phyMsgControl[15]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     ALGO_LTE_ULPC_IP               |select;0:disable;1:enable;|
                          bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[15]     bitgroup     end



                     // phyMsgControl[16]    u32
                     phyMsgControl[16]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_BM_APPEND_BHV               |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_BM_MODIFY_BHV               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_BM_DEL_ONE_BHV              |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_BM_DEL_ALL_BHV              |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_BM_EXPIRED_BHV              |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[16]     bitgroup     end




                     // phyMsgControl[17]    u32
                     phyMsgControl[17]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_DLDATAPRO_SF_COM_CTRL                  |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_DLDATAPRO_SF_MPDCCH_CTRL               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_DLDATAPRO_SF_PDSCH_CTRL                |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_DLDATAPRO_SF_PBCH_CTRL                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PBCH_OUT              |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PDSCH_OUT             |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_ULDCI_OUT             |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DLDCI_OUT             |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PDCCHORDERDCI_OUT     |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_ULPOWERDCI_OUT        |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_PARA        |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_CTRL        |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_HARQ_INFO   |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_TIMING_INFO |select;0:disable;1:enable;|
                          bit14     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PBCH_CTRL             |select;0:disable;1:enable;|
                          bit15     u32     u32    1     0..1     LTE_DLDATAPRO_M_TO_P_COM_CTRL              |select;0:disable;1:enable;|
                          bit16     u32     u32    1     0..1     LTE_DLDATAPRO_M_TO_P_MPDCCH_CTRL           |select;0:disable;1:enable;|
                          bit17     u32     u32    1     0..1     LTE_DLDATAPRO_M_TO_P_PDSCH_CTRL            |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                                        
                          bit20     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                                             
                          bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                   
                     phyMsgControl[17]     bitgroup     end


                     // phyMsgControl[18]    u32
                     phyMsgControl[18]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LDTC_CAL_DHI_UPDATE_CTRL        |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LDTC_CAL_DHI_CAL_COMM_PARA      |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LDTC_CAL_DHI_CAL_DED_PARA       |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LDTC_CAL_DHI_CAL_SI_PARA        |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CTRL_PARA       |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CAL_COMM_PARA   |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CAL_DED_PARA    |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CAL_SI_PARA     |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LDTC_CAL_SF_BASE_PARA           |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LDTC_CAL_SF_PBCH_PARA           |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     LDTC_CAL_SF_MPDCCH_PARA         |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LDTC_CAL_SF_CHE_PARA            |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     LDTC_CAL_SF_PDSCH_PARA          |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     LDTC_CAL_M_TO_P_BASE_PARA       |select;0:disable;1:enable;|
                          bit14     u32     u32    1     0..1     LDTC_CAL_M_TO_P_MPDCCH_PARA     |select;0:disable;1:enable;|
                          bit15     u32     u32    1     0..1     LDTC_CAL_M_TO_P_CHE_PARA        |select;0:disable;1:enable;|
                          bit16     u32     u32    1     0..1     LDTC_CAL_M_TO_P_PDSCH_PARA      |select;0:disable;1:enable;|
                          bit17     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_UPDATE_CTRL  |select;0:disable;1:enable;|
                          bit18     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_COMM_PARA    |select;0:disable;1:enable;|
                          bit19     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_DED_PARA     |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_SI_PARA      |select;0:disable;1:enable;|
                          bit21     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_BASE_PARA     |select;0:disable;1:enable;|
                          bit22     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_PBCH_PARA     |select;0:disable;1:enable;|
                          bit23     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_MPDCCH_PARA   |select;0:disable;1:enable;|
                          bit24     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_CHE_PARA      |select;0:disable;1:enable;|
                          bit25     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_PDSCH_PARA    |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                   
                     phyMsgControl[18]     bitgroup     end



                     // phyMsgControl[19]    u32
                     phyMsgControl[19]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LDTC_GET_DECODE_COMM_OUT       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LDTC_GET_DECODE_PBCH_OUT       |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LDTC_GET_DECODE_MPDCCH_OUT     |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LDTC_GET_DECODE_PDSCH_OUT      |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LDTC_GET_DECODE_PDSCH_TB_OUT   |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LDTC_GET_DECODE_PMI_OUT        |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[19]     bitgroup     end




                     // phyMsgControl[20]    u32
                     phyMsgControl[20]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     RX_CAL_DHI_PARA_COM       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     RX_CAL_DHI_PARA_SI        |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     RX_CAL_SF_COM_PARA        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     RX_CAL_SF_DL_PARA         |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     RX_CAL_SF_MEAS_PARA       |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     RX_CAL_SF_FREQ_MEAS_PARA  |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     RX_CAL_SF_SYNC_PARA       |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     RX_IP_UPDATE_SF_PARA      |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     RX_CAL_AGC_PARA           |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[20]     bitgroup     end


                     // phyMsgControl[21]    u32
                     phyMsgControl[21]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     DLFFT_CAL_DHI_PARA_COM       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     DLFFT_CAL_DHI_PARA_SI        |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     DLFFT_CAL_SF_PARA            |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     DLFFT_CAL_SF_DHI_PARA        |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     DLFFT_IP_UPDATE_DHI_PARA     |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     DLFFT_IP_UPDATE_SF_PARA      |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[21]     bitgroup     end



                     // phyMsgControl[22]    u32
                     phyMsgControl[22]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     COEFF_CAL_SF_SEVRER_CELL_PARA       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     COEFF_IP_UPDATE_SF_PARA             |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     COEFF_CAL_SF_BG_CGI_CELL_PARA       |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[22]     bitgroup     end



                     // phyMsgControl[23]    u32
                     phyMsgControl[23]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     MEASPWR_SYS_REG_PARA       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     MEASPWR_DHI_REG_PARA       |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     MEASPWR_SF_REG_PARA        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     MEASPWR_CTRL_PARA          |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[23]     bitgroup     end

                     

                     // phyMsgControl[24]    u32
                     phyMsgControl[24]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     TIMING_LTE_SUBFRAME_INT_FCP_IND            |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     TIMING_FCP_DATAPRO_START_IND               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     TIMING_FCP_DATAPRO_MPDCCH_PDSCH_REPT_IND   |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     TIMING_FCP_POSTL1_PERIOD_IND               |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     TIMING_DATAPRO_DECODE_INT_IND              |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     TIMING_POSTL1_IDDET_INT_IND                |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     TIMING_POSTL1_MEASPWR_INT_IND              |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     TIMING_L1C_POSTL1_DEACTIVE_BG_IND          |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     TIMING_L1C_POSTL1_DEACTIVE_BHV_IND         |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     TIMING_L1C_POSTL1_RESYNC_CNF_IND           |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     TIMING_DATAPRO_POSTL1_DEACTIVE_ALL_BHV_ID  |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     TIMING_FCP_DATAPRO_SR_REPT_IND             |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     TIMING_ISR_RXINT_POSTL1_AGC_IND            |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     TIMING_RF_MODULE_DEAL                      |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[24]     bitgroup     end


                     // phyMsgControl[25]    u32
                     phyMsgControl[25]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     DEACTIVE_ALL_BHV_PRIVATE_PARA       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     CELL_SEARCH_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     CELL_RESYNC_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     CALC_MEASPARA_BHV_PRIVATE_PARA      |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     CALC_MEASPARA_SEC_BHV_PRIVATE_PARA  |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     Read_PAGING_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     SI_Read_BHV_PRIVATE_PARA            |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     RA_BHV_PRIVATE_PARA                 |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     MSG4_BHV_PRIVATE_PARA               |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     UL_CNNT_BHV_PRIVATE_PARA            |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     DL_HARQ_FEEDBACK_BHV_PRIVATE_PARA   |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     UL_SR_BHV_PRIVATE_PARA              |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     PERIODIC_CSI_BHV_PRIVATE_PARA       |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     DL_CNNT_BHV_PRIVATE_PARA            |select;0:disable;1:enable;|
                          bit14     u32     u32    1     0..1     UL_SRS_BHV_PRIVATE_PARA             |select;0:disable;1:enable;|
                          bit15     u32     u32    1     0..1     FREQ_MEAS_BHV_PRIVATE_PARA          |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[25]     bitgroup     end



                     phyMsgControl[26]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|
                     phyMsgControl[27]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|
                     phyMsgControl[28]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|
                     phyMsgControl[29]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|
                     
                     phyMsgControl[30]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|
                     phyMsgControl[31]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|
                phyMsgControl[32]     struct     end


               // u32 lteTraModuleBuff; // BUFFER-A/BBITLOGBUFF0:buffer A,1:buffer-B
               lteTraModuleBuff     bitgroup     begin     u32
                     bit00     u32     u32    0     0..1     EMAC         |select;0:disable;1:enable;|
                     bit01     u32     u32    0     0..1     ERLC         |select;0:disable;1:enable;|
                     bit02     u32     u32    0     0..1     EPDC         |select;0:disable;1:enable;|
                     bit03     u32     u32    0     0..1     ERRC         |select;0:disable;1:enable;|
                     bit04     u32     u32    0     0..1     EDT          |select;0:disable;1:enable;|
                     bit05     u32     u32    0     0..1     EL3          |select;0:disable;1:enable;|
                     bit06     u32     u32    0     0..1     EMEA         |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                                              
                     bit10     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                                    
                     bit20     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                                                                          
                     bit30     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
         
              lteTraModuleBuff     bitgroup     end

 
 
               // u32 ggeTraModuleBuff; 
                ggeTraModuleBuff     bitgroup     begin     u32
                     bit00     u32     u32    0     0..1     SXR          |select;0:disable;1:enable;|
                     bit01     u32     u32    0     0..1     PAL          |select;0:disable;1:enable;|
                     bit02     u32     u32    0     0..1     L1A          |select;0:disable;1:enable;|
                     bit03     u32     u32    0     0..1     L1S          |select;0:disable;1:enable;|
                     bit04     u32     u32    0     0..1     LAP          |select;0:disable;1:enable;|
                     bit05     u32     u32    0     0..1     RLU          |select;0:disable;1:enable;|
                     bit06     u32     u32    0     0..1     RLD          |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     LLC          |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     MM           |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     CC           |select;0:disable;1:enable;|
                                              
                     bit10     u32     u32    0     0..1     SS           |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     SMS          |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     SM           |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     SND          |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     API          |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     MMI          |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     SIM          |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     AT           |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     M2A/MSSC     |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     STT/RCO      |select;0:disable;1:enable;|
                                    
                     bit20     u32     u32    0     0..1     RRI          |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     RRD          |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     RLP          |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     HAL          |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     BCPU         |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     CSW          |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     EDRV         |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     MCI          |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     SVC1         |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     SVC2         |select;0:disable;1:enable;|
                                                                          
                     bit30     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
         
               ggeTraModuleBuff     bitgroup     end

               
               
               // u32 pubTraModuleBuff;   
               pubTraModuleBuff     bitgroup     begin     u32
                     bit00     u32     u32    0     0..1     SYS          |select;0:disable;1:enable;|
                     bit01     u32     u32    0     0..1     NAS          |select;0:disable;1:enable;|
                     bit02     u32     u32    0     0..1     NASU         |select;0:disable;1:enable;|
                     bit03     u32     u32    0     0..1     PA           |select;0:disable;1:enable;|
                     bit04     u32     u32    0     0..1     EUSIM        |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     SI           |select;0:disable;1:enable;|
                     bit06     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     ADP          |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     HWDRV        |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                                              
                     bit10     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                                    
                     bit20     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                                                                          
                     bit30     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
         
               pubTraModuleBuff     bitgroup     end
               
                
               // u32 phyModuleBuff; 
               phyModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     TRA_MPHY_MSG                    |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     TRA_MPHY_FCP_MSG                |select;0:disable;1:enable;|
                     bit02     u32     u32    0     0..1     TRA_MPHY_L1C_MSG                |select;0:disable;1:enable;|
                     bit03     u32     u32    0     0..1     TRA_MPHY_DATAPRO                |select;0:disable;1:enable;|
                     bit04     u32     u32    0     0..1     TRA_MPHY_POSTL1                 |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     TRA_MPHY_RF                     |select;0:disable;1:enable;|
                     bit06     u32     u32    0     0..1     TRA_MPHY_LDTC                   |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     TRA_MPHY_TXRX                   |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     TRA_MPHY_DLFFT                  |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     TRA_MPHY_COEFF                  |select;0:disable;1:enable;|
                                                               
                     bit10     u32     u32    0     0..1     TRA_MPHY_MEASPWR                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     TRA_MPHY_IDDET                  |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     TRA_MPHY_AXIDMA                 |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     TRA_MPHY_PUSCH                  |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     TRA_MPHY_ULDFT                  |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     TRA_MPHY_ULPC                   |select;0:disable;1:enable;|
                     bit16     u32     u32    1     0..1     TRA_MPHY_BM                     |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     TRA_MPHY_DATAPRO_DL             |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     TRA_MPHY_LDTC_INPUT             |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     TRA_MPHY_LDTC_OUTPUT            |select;0:disable;1:enable;|
                                                               
                     bit20     u32     u32    0     0..1     TRA_MPHY_PHY_BASE               |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     TRA_MPHY_GET_DATA               |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     TRA_MPHY_SYS                    |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     TRA_MPHY_MEASPWR_CHA            |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     TRA_MPHY_TIMING_TRACE           |select;0:disable;1:enable;|
                     bit25     u32     u32    1     0..1     TRA_MPHY_BHV_PRIVATE            |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     TRA_MPHY_STUB_PARA              |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     TRACE_INFO_BASE                 |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|

                phyModuleControl     bitgroup     end         
               
               
                // u32 reserved1[3]; 
                reserved1[3]     struct      begin
                     reserved1[0]    u32      u32    0 0..0xFFFFFFFF    reserved1    |input;|
                     reserved1[1]    u32      u32    0 0..0xFFFFFFFF    reserved1    |input;|
                     reserved1[2]    u32      u32    0 0..0xFFFFFFFF    reserved1    |input;|
                reserved1[3]     struct      end
                
                
           traceConfig      struct     end           


    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    

</4.1 TraceConfig_write>



<4.2 traCategoryControl-A_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     240   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length      |input;|
    
    param    stringArray     begin
    
                // traCategoryControl     u32
                traCategoryControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     Trace_level_1           |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     Trace_level_2           |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     Debug_Trace_level_1     |select;0:disable;1:enable;|
                     bit03     u32     u32    0     0..1     Debug_Trace_level_2     |select;0:disable;1:enable;|
                     bit04     u32     u32    0     0..1     Debug_Trace_level_3     |select;0:disable;1:enable;|
                     bit05     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit06     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     Double_Buffer           |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                traCategoryControl     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
</4.2 traCategoryControl-A_WRITE>




<4.3 lteTraModuleControl-A_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     244   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

                //lteTraModuleControl    u32
                lteTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     EMAC                    |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     ERLC                    |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     EPDC                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     ERRC                    |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     EDT                     |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     EL3                     |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     EMEA                    |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                lteTraModuleControl     bitgroup     end                
                

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
        
</4.3 lteTraModuleControl-A_WRITE>



<4.4 ggeTraModuleControl-A_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     248   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
                // ggeTraModuleControl    u32
                ggeTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     SXR                    |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     PAL                    |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     L1A                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     L1S                    |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     LAP                    |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     RLU                    |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     RLD                    |select;0:disable;1:enable;|
                     bit07     u32     u32    1     0..1     LLC                    |select;0:disable;1:enable;|
                     bit08     u32     u32    1     0..1     MM                     |select;0:disable;1:enable;|
                     bit09     u32     u32    1     0..1     CC                     |select;0:disable;1:enable;|

                     bit10     u32     u32    1     0..1     SS                     |select;0:disable;1:enable;|
                     bit11     u32     u32    1     0..1     SMS                    |select;0:disable;1:enable;|
                     bit12     u32     u32    1     0..1     SM                     |select;0:disable;1:enable;|
                     bit13     u32     u32    1     0..1     SND                    |select;0:disable;1:enable;|
                     bit14     u32     u32    1     0..1     API                    |select;0:disable;1:enable;|
                     bit15     u32     u32    1     0..1     MMI                    |select;0:disable;1:enable;|
                     bit16     u32     u32    1     0..1     SIM                    |select;0:disable;1:enable;|
                     bit17     u32     u32    1     0..1     AT                     |select;0:disable;1:enable;|
                     bit18     u32     u32    1     0..1     M2A/MSSC               |select;0:disable;1:enable;|
                     bit19     u32     u32    1     0..1     STT/RCO                |select;0:disable;1:enable;|

                     bit20     u32     u32    1     0..1     RRI                    |select;0:disable;1:enable;|
                     bit21     u32     u32    1     0..1     RRD                    |select;0:disable;1:enable;|
                     bit22     u32     u32    1     0..1     RLP                    |select;0:disable;1:enable;|
                     bit23     u32     u32    1     0..1     HAL                    |select;0:disable;1:enable;|
                     bit24     u32     u32    1     0..1     BCPU                   |select;0:disable;1:enable;|
                     bit25     u32     u32    1     0..1     CSW                    |select;0:disable;1:enable;|
                     bit26     u32     u32    1     0..1     EDRV                   |select;0:disable;1:enable;|
                     bit27     u32     u32    1     0..1     MCI                    |select;0:disable;1:enable;|
                     bit28     u32     u32    1     0..1     SVC1                   |select;0:disable;1:enable;|
                     bit29     u32     u32    1     0..1     SVC2                   |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                ggeTraModuleControl     bitgroup     end                                
                

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4 ggeTraModuleContro-A_WRITE>





<4.5 pubTraModuleControl-A_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     252   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

       // pubTraModuleControl    u32
       pubTraModuleControl     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     SYS                     |select;0:disable;1:enable;|
             bit01     u32     u32    1     0..1     NAS                     |select;0:disable;1:enable;|
             bit02     u32     u32    1     0..1     NASU                    |select;0:disable;1:enable;|
             bit03     u32     u32    1     0..1     PA                      |select;0:disable;1:enable;|
             bit04     u32     u32    1     0..1     USIM                    |select;0:disable;1:enable;|
             bit05     u32     u32    1     0..1     ELSI                    |select;0:disable;1:enable;|
             bit06     u32     u32    1     0..1     reserved                |select;0:disable;1:enable;|
             bit07     u32     u32    0     0..1     ADP                     |select;0:disable;1:enable;|
             bit08     u32     u32    0     0..1     HWDRV                   |select;0:disable;1:enable;|
             bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
            
             bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
            
             bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
            
             bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

       pubTraModuleControl     bitgroup     end                                
                
               
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.5 pubTraModuleControl-A_WRITE>




<4.6 phyModuleControl-A_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     256   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

                // phyModuleControl       u32
                phyModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     TRA_MPHY_CATM_L1_MSG              |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     TRA_MPHY_CATM_FCP_MSG             |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     TRA_MPHY_CATM_DATAPRO_MSG         |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     TRA_MPHY_CATM_POSTL1_MSG          |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     TRA_MPHY_CATM_BM_MSG              |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     TRA_MPHY_CATM_L1_TASK             |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     TRA_MPHY_CATM_L1_TASK_1           |select;0:disable;1:enable;|
                     bit07     u32     u32    1     0..1     TRA_MPHY_CATM_FCP_TASK            |select;0:disable;1:enable;|
                     bit08     u32     u32    1     0..1     TRA_MPHY_CATM_DATAPRO_TASK        |select;0:disable;1:enable;|
                     bit09     u32     u32    1     0..1     TRA_MPHY_CATM_POSTL1_TASK         |select;0:disable;1:enable;|
                                                               
                     bit10     u32     u32    1     0..1     TRA_MPHY_CATM_BM_TASK             |select;0:disable;1:enable;|
                     bit11     u32     u32    1     0..1     TRA_MPHY_CATM_RF_TRACE            |select;0:disable;1:enable;|
                     bit12     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_LDTC           |select;0:disable;1:enable;|
                     bit13     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_TXRX           |select;0:disable;1:enable;|
                     bit14     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_DLFFT          |select;0:disable;1:enable;|
                     bit15     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_COEFF          |select;0:disable;1:enable;|
                     bit16     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_PUSCH          |select;0:disable;1:enable;|
                     bit17     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_ULDFT          |select;0:disable;1:enable;|
                     bit18     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_ULPC           |select;0:disable;1:enable;|
                     bit19     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_MEASPWR        |select;0:disable;1:enable;|
                                                                                              
                     bit20     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_PHY_IP_STUB    |select;0:disable;1:enable;|
                     bit21     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_IDDET          |select;0:disable;1:enable;|
                     bit22     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_AXIDMA         |select;0:disable;1:enable;|
                     bit23     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_CSI            |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     TRA_MPHY_CATM_TRACE_INFO          |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     TRA_MPHY_CATM_PLOT_INFO           |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     TRA_MPHY_CATM_DATAPRO_TASK_1      |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     TRA_MPHY_CATM_DYN                 |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     TRA_MPHY_CATM_SYS                 |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|

                phyModuleControl     bitgroup     end                                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6 phyModuleControl-A_WRITE>


/// phyMsgControl[32]
<4.7 phyMsgControl[0](TRA_MPHY_CATM_L1_MSG)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     272   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

         // phyMsgControl[0]    u32
         phyMsgControl[0]     bitgroup     begin     u32
               bit00     u32     u32    1     0..1     MSG_LTE_DATAPRO_L1_DIRECT_IND              |select;0:disable;1:enable;|
               bit01     u32     u32    1     0..1     MSG_LTE_DATAPRO_L1_MIB_DATA_IND            |select;0:disable;1:enable;|
               bit02     u32     u32    1     0..1     MSG_LTE_DATAPRO_L1_SIB1_DATA_IND           |select;0:disable;1:enable;|
               bit03     u32     u32    1     0..1     MSG_LTE_DATAPRO_L1_SI_DATA_IND             |select;0:disable;1:enable;|
               bit04     u32     u32    1     0..1     MSG_LTE_DATAPRO_L1_RAR_DATA_IND            |select;0:disable;1:enable;|
               bit05     u32     u32    1     0..1     MSG_LTE_DATAPRO_L1_PDSCH_IND               |select;0:disable;1:enable;|
               bit06     u32     u32    1     0..1     MSG_LTE_DATAPRO_L1_PDCCH_ORDER_DCI_IND     |select;0:disable;1:enable;|
               bit07     u32     u32    1     0..1     MSG_LTE_DATAPRO_L1_DL_HARQ_INFO_IND        |select;0:disable;1:enable;|
               bit08     u32     u32    1     0..1     MSG_LTE_DATAPRO_L1_UL_HARQ_INFO_IND        |select;0:disable;1:enable;|
               bit09     u32     u32    1     0..1     MSG_LTE_FCP_L1_SR_REPT_IND                 |select;0:disable;1:enable;|
                                                                                               
               bit10     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_RADIOLINK_SYNC_IND       |select;0:disable;1:enable;|
               bit11     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_RESYNC_RESULT_IND        |select;0:disable;1:enable;|
               bit12     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_POWER_SWEEP_CNF          |select;0:disable;1:enable;|
               bit13     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_FREQ_MEAS_CNF            |select;0:disable;1:enable;|
               bit14     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_CELL_SEARCH_CNF          |select;0:disable;1:enable;|
               bit15     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_GAP_END_IND              |select;0:disable;1:enable;|
               bit16     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_PROT_GAP_END_IND         |select;0:disable;1:enable;|
               bit17     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_DCH_MEAS_IND             |select;0:disable;1:enable;|
               bit18     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_IDL_MEAS_IND             |select;0:disable;1:enable;|
               bit19     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_RESET_IND                |select;0:disable;1:enable;|
                                                                                                 
               bit20     u32     u32    1     0..1     MSG_LTE_DATAPRO_L1_PAGING_DATA_IND         |select;0:disable;1:enable;|
               bit21     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_BHV_CTRL                 |select;0:disable;1:enable;|
               bit22     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_BAND_SCAN_CNF            |select;0:disable;1:enable;|
               bit23     u32     u32    1     0..1     MSG_LTE_FCP_L1_GAP_END_IND                 |select;0:disable;1:enable;|
               bit24     u32     u32    1     0..1     MSG_LTE_FCP_L1_GAP_ABORT_IND               |select;0:disable;1:enable;|
               bit25     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
               bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
               bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
               bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
               bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                                  
               bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
               bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|             
          phyMsgControl[0]     bitgroup     end 
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.7 phyMsgControl[0](TRA_MPHY_CATM_L1_MSG)_WRITE>



<4.8 phyMsgControl[1](TRA_MPHY_CATM_FCP_MSG)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     276   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

        // phyMsgControl[1]    u32
       phyMsgControl[1]     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     MSG_ISR_LTE_SUBFRAME_INT_FCP_IND                  |select;0:disable;1:enable;|
             bit01     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit02     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit03     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit04     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit05     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit06     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit07     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit08     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit09     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
                                                                                                    
             bit10     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit11     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit12     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit13     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit14     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit15     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit16     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit17     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit18     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit19     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
                                                                                                      
             bit20     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit21     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit22     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit23     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit24     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit25     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
                                                                                                      
             bit30     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
     
       phyMsgControl[1]     bitgroup     end      
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.8 phyMsgControl[1](TRA_MPHY_CATM_FCP_MSG)_WRITE>



<4.9 phyMsgControl[2](TRA_MPHY_CATM_DATAPRO_MSG)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     280   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

      // phyMsgControl[2]    u32
      phyMsgControl[2]     bitgroup     begin     u32
            bit00     u32     u32    1     0..1     MSG_LTE_FCP_DATAPRO_START_IND                |select;0:disable;1:enable;|
            bit01     u32     u32    1     0..1     MSG_LTE_FCP_DATAPRO_MPDCCH_PDSCH_REPT_IND    |select;0:disable;1:enable;|
            bit02     u32     u32    1     0..1     MSG_ISR_DATAPRO_DECODE_INT_IND               |select;0:disable;1:enable;|
            bit03     u32     u32    1     0..1     MSG_LTE_ISR_RXINT_DATAPRO_IND                |select;0:disable;1:enable;|
            bit04     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit05     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit06     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit07     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit08     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit09     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
                                                                                              
            bit10     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit11     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit12     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit13     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit14     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit15     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit16     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit17     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit18     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit19     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
                             
            bit20     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit21     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit22     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit23     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit24     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit25     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit26     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit27     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit28     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit29     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
                                                                                         
            bit30     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit31     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
    
      phyMsgControl[2]     bitgroup     end                        
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.9 phyMsgControl[2](TRA_MPHY_CATM_DATAPRO_MSG)_WRITE>



<4.10 phyMsgControl[3](TRA_MPHY_CATM_POSTL1_MSG)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     284   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

         // phyMsgControl[3]    u32
        phyMsgControl[3]     bitgroup     begin     u32
           bit00     u32     u32    1     0..1     MSG_LTE_FCP_POSTL1_PERIOD_IND                |select;0:disable;1:enable;|
           bit01     u32     u32    1     0..1     MSG_LTE_FCP_POSTL1_NCELL_PERIOD_IND          |select;0:disable;1:enable;|
           bit02     u32     u32    1     0..1     MSG_LTE_ISR_RXINT_POSTL1_AGC_IND             |select;0:disable;1:enable;|
           bit03     u32     u32    1     0..1     MSG_ISR_POSTL1_MEASPWR_INT_IND               |select;0:disable;1:enable;|
           bit04     u32     u32    1     0..1     MSG_ISR_POSTL1_IDDET_INT_IND                 |select;0:disable;1:enable;|
           bit05     u32     u32    1     0..1     MSG_LTE_DATAPRO_POSTL1_DEACTIVE_ALL_BHV_ID   |select;0:disable;1:enable;|
           bit06     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit07     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit08     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit09     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
                                                                                             
           bit10     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit11     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit12     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit13     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit14     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit15     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit16     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit17     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit18     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit19     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
                                                                                           
           bit20     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit21     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit22     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit23     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit24     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit25     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit26     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit27     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit28     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit29     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
                                                                                           
           bit30     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit31     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
      
        phyMsgControl[3]     bitgroup     end          
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.10 phyMsgControl[3](TRA_MPHY_CATM_POSTL1_MSG)_WRITE>



<4.11 phyMsgControl[4](TRA_MPHY_CATM_BM_MSG)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     288   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

           // phyMsgControl[4]    u32
          phyMsgControl[4]     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     MSG_LTE_L1_BM_APPEND_BHV                  |select;0:disable;1:enable;|
             bit01     u32     u32    1     0..1     MSG_LTE_L1_BM_DEL_BHV                     |select;0:disable;1:enable;|
             bit02     u32     u32    1     0..1     MSG_LTE_L1_BM_MODIFY_BHV                  |select;0:disable;1:enable;|
             bit03     u32     u32    1     0..1     MSG_LTE_L1_BM_DEL_ALL_BHV                 |select;0:disable;1:enable;|
             bit04     u32     u32    1     0..1     MSG_LTE_L1_BM_EXPIRED_BHV                 |select;0:disable;1:enable;|
             bit05     u32     u32    1     0..1     MSG_LTE_L1_BM_EXPIRED_ALL_BHV             |select;0:disable;1:enable;|
             bit06     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_APPEND_BHV              |select;0:disable;1:enable;|
             bit07     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_DEL_BHV                 |select;0:disable;1:enable;|
             bit08     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_MODIFY_BHV              |select;0:disable;1:enable;|
             bit09     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_DEL_ALL_BHV             |select;0:disable;1:enable;|
                                                                                               
             bit10     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_EXPIRED_BHV            |select;0:disable;1:enable;|
             bit11     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_EXPIRED_ALL_BHV        |select;0:disable;1:enable;|
             bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               
             bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                          
             bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
      
        
          phyMsgControl[4]     bitgroup     end                     
                       
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.11 phyMsgControl[4](TRA_MPHY_CATM_BM_MSG)_WRITE>



<4.12 phyMsgControl[5](TRA_MPHY_CATM_L1_TASK)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     292   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

      // phyMsgControl[5]    u32
      phyMsgControl[5]     bitgroup     begin     u32
               bit00     u32     u32    1     0..1     TRACE_LTE_PRACH_SEND_REQ                 |select;0:disable;1:enable;|
               bit01     u32     u32    1     0..1     TRACE_LTE_SI_Read_REQ                    |select;0:disable;1:enable;|
               bit02     u32     u32    1     0..1     TRACE_LTE_CGI_MEAS_REQ                   |select;0:disable;1:enable;|
               bit03     u32     u32    1     0..1     TRACE_LTE_CHN_COMM_CONFIG_REQ            |select;0:disable;1:enable;|
               bit04     u32     u32    1     0..1     TRACE_LTE_L1_MEAS_FREQ_INFO              |select;0:disable;1:enable;|
               bit05     u32     u32    1     0..1     TRACE_LTE_L1_MEAS_CB_PARA                |select;0:disable;1:enable;|
               bit06     u32     u32    1     0..1     TRACE_LTE_L1_MEAS_GAP_INFO               |select;0:disable;1:enable;|
               bit07     u32     u32    1     0..1     TRACE_LTE_L1_APPLY_GAP_INFO              |select;0:disable;1:enable;|
               bit08     u32     u32    1     0..1     TRACE_LTE_L1_EXP_EL1C_GAP_INFO_REQ       |select;0:disable;1:enable;|
               bit09     u32     u32    1     0..1     TRACE_LTE_L1_EXP_EL1C_PROT_GAP_INFO_REQ  |select;0:disable;1:enable;|
                                                                                              
               bit10     u32     u32    1     0..1     TRACE_LTE_L1_EXP_IDL_ABORT_GAP_REQ       |select;0:disable;1:enable;|
               bit11     u32     u32    1     0..1     TRACE_LTE_L1_EXP_ABORT_PROT_GAP_REQ      |select;0:disable;1:enable;|
               bit12     u32     u32    0     0..1     TRACE_LTE_L1_NCELL_MEAS_CELL_LIST        |select;0:disable;1:enable;|
               bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                   
               bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                            
               bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                              
    
      phyMsgControl[5]     bitgroup     end

                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.12 phyMsgControl[5](TRA_MPHY_CATM_L1_TASK)_WRITE>




<4.13 phyMsgControl[6](TRA_MPHY_CATM_L1_TASK_1)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     296   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

       // phyMsgControl[6]    u32
      phyMsgControl[6]     bitgroup     begin     u32
           bit00     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit01     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit02     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit03     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit04     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit05     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit06     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit07     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit08     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit09     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|

           bit10     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit11     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit12     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit13     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit14     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit15     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit16     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit17     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit18     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit19     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
                               
           bit20     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit21     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit22     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit23     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit24     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit25     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit26     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit27     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit28     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit29     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
                                                                        
           bit30     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit31     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
    
      phyMsgControl[6]     bitgroup     end

                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.13 phyMsgControl[6](TRA_MPHY_CATM_L1_TASK_1)_WRITE>





<4.14 phyMsgControl[7](TRA_MPHY_CATM_FCP_TASK)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     300   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

        // phyMsgControl[7]    u32
        phyMsgControl[7]     bitgroup     begin     u32
           bit00     u32     u32    1     0..1     TRACE_LTETDD_FCP_CURR_BHV_IND          |select;0:disable;1:enable;|
           bit01     u32     u32    1     0..1     TRACE_LTETDD_FCP_NEXT_BHV_IND          |select;0:disable;1:enable;|
           bit02     u32     u32    1     0..1     TRACE_LTETDD_FCP_CURR_EVENT_IND        |select;0:disable;1:enable;|
           bit03     u32     u32    1     0..1     TRACE_LTETDD_FCP_NEXT_EVENT_IND        |select;0:disable;1:enable;|
           bit04     u32     u32    1     0..1     TRACE_LTEFDD_FCP_CURR_UL_BHV_IND       |select;0:disable;1:enable;|
           bit05     u32     u32    1     0..1     TRACE_LTEFDD_FCP_CURR_DL_BHV_IND       |select;0:disable;1:enable;|
           bit06     u32     u32    1     0..1     TRACE_LTEFDD_FCP_NEXT_UL_BHV_IND       |select;0:disable;1:enable;|
           bit07     u32     u32    1     0..1     TRACE_LTEFDD_FCP_NEXT_DL_BHV_IND       |select;0:disable;1:enable;|
           bit08     u32     u32    1     0..1     TRACE_LTEFDD_FCP_CURR_UL_EVENT_IND     |select;0:disable;1:enable;|
           bit09     u32     u32    1     0..1     TRACE_LTEFDD_FCP_CURR_DL_EVENT_IND     |select;0:disable;1:enable;|

           bit10     u32     u32    1     0..1     TRACE_LTEFDD_FCP_NEXT_UL_EVENT_IND     |select;0:disable;1:enable;|
           bit11     u32     u32    1     0..1     TRACE_LTEFDD_FCP_NEXT_DL_EVENT_IND     |select;0:disable;1:enable;|
           bit12     u32     u32    1     0..1     TRACE_LTE_FCP_CTRL_PARA_UPDATE         |select;0:disable;1:enable;|
           bit13     u32     u32    1     0..1     TRACE_LTE_FCP_DATAPRO_IND              |select;0:disable;1:enable;|
           bit14     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit15     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit16     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit17     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit18     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit19     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
                              
           bit20     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit21     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit22     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit23     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit24     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit25     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit26     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit27     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit28     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit29     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
                                                                                        
           bit30     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit31     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
      
        phyMsgControl[7]     bitgroup     end         

                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.14 phyMsgControl[7](TRA_MPHY_CATM_FCP_TASK)_WRITE>




<4.15 phyMsgControl[8](TRA_MPHY_CATM_DATAPRO_TASK)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     304   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

       // phyMsgControl[8]    u32
       phyMsgControl[8]     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     TRACE_LTE_IPUPDATEDATAPRO_CTRL                     |select;0:disable;1:enable;|
             bit01     u32     u32    1     0..1     TRACE_LTE_ULDATAPRO_INFO                           |select;0:disable;1:enable;|
             bit02     u32     u32    1     0..1     TRACE_LTE_ULDATAPRO_PUSCH_SEND_INFO                |select;0:disable;1:enable;|
             bit03     u32     u32    1     0..1     TRACE_LTE_ULDATAPRO_POWER_CTRL                     |select;0:disable;1:enable;|
             bit04     u32     u32    1     0..1     TRACE_LTE_ULDATAPRO_CSI_CTRL                       |select;0:disable;1:enable;|
             bit05     u32     u32    1     0..1     TRACE_LTE_ULDATAPRO_DL_HARQ_CTRL                   |select;0:disable;1:enable;|
             bit06     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_SF_COM_CTRL                    |select;0:disable;1:enable;|
             bit07     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_SF_MPDCCH_CTRL                 |select;0:disable;1:enable;|
             bit08     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_SF_PDSCH_CTRL                  |select;0:disable;1:enable;|
             bit09     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_SF_PBCH_CTRL                   |select;0:disable;1:enable;|
                                                                                                     
             bit10     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_PBCH_OUT                |select;0:disable;1:enable;|
             bit11     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_PDSCH_OUT               |select;0:disable;1:enable;|
             bit12     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_ULDCI_OUT               |select;0:disable;1:enable;|
             bit13     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_DLDCI_OUT               |select;0:disable;1:enable;|
             bit14     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_PDCCHORDERDCI_OUT       |select;0:disable;1:enable;|
             bit15     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_ULPOWERDCI_OUT          |select;0:disable;1:enable;|
             bit16     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_DIRECTDCI_OUT           |select;0:disable;1:enable;|
             bit17     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_DCI_PDSCH_PARA          |select;0:disable;1:enable;|
             bit18     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_DCI_PDSCH_CTRL          |select;0:disable;1:enable;|
             bit19     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_DCI_PDSCH_HARQ_INFO     |select;0:disable;1:enable;|
                                                                                                        
             bit20     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_DCI_PDSCH_TIMING_INFO   |select;0:disable;1:enable;|
             bit21     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_PBCH_CTRL               |select;0:disable;1:enable;|
             bit22     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_M_TO_P_COM_CTRL_M2             |select;0:disable;1:enable;|
             bit23     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_M_TO_P_PDSCH_CTRL_M2           |select;0:disable;1:enable;|
             bit24     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_M_TO_P_COM_CTRL_M3             |select;0:disable;1:enable;|
             bit25     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_M_TO_P_PDSCH_CTRL_M3           |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     TRACE_LTE_DLDATAPRO_MPDCCH_OUT_INFO                |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     TRACE_LTE_SYNCDATAPRO_CTRL                         |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     TRACE_LTE_RXINT_IPUPDATEDATAPRO_CTRL               |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     TRACE_LTE_IPUPDATEDATAPRO_CLR                      |select;0:disable;1:enable;|
                                                                                                        
             bit30     u32     u32    0     0..1     reserved                                           |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                                           |select;0:disable;1:enable;|
      
     
       phyMsgControl[8]     bitgroup     end      

                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.15 phyMsgControl[8](TRA_MPHY_CATM_DATAPRO_TASK)_WRITE>





<4.16 phyMsgControl[9](TRA_MPHY_CATM_POSTL1_TASK)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     308   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin


        // phyMsgControl[9]    u32
        phyMsgControl[9]     bitgroup     begin     u32
            bit00     u32     u32    1     0..1     TRACE_LTE_MEAS_REPORT_CTRL           |select;0:disable;1:enable;|
            bit01     u32     u32    1     0..1     TRACE_LTE_CELL_GROUP_LIST            |select;0:disable;1:enable;|
            bit02     u32     u32    1     0..1     TRACE_LTE_MEAS_CELL_INFO             |select;0:disable;1:enable;|
            bit03     u32     u32    1     0..1     TRACE_LTE_MEAS_CELL_SCHEDULE         |select;0:disable;1:enable;|
            bit04     u32     u32    1     0..1     TRACE_LTE_MEAS_RESULT_RSP_IND        |select;0:disable;1:enable;|
            bit05     u32     u32    1     0..1     TRACE_LTE_ICS_PWR_SWEEP_CTRL         |select;0:disable;1:enable;|
            bit06     u32     u32    1     0..1     TRACE_LTE_ICS_FREQ_MEAS_CTRL         |select;0:disable;1:enable;|
            bit07     u32     u32    1     0..1     TRACE_LTE_ICS_CELL_SEARCH_CTRL       |select;0:disable;1:enable;|
            bit08     u32     u32    1     0..1     TRACE_LTE_MEAS_RESULT_OUT            |select;0:disable;1:enable;|
            bit09     u32     u32    1     0..1     TRACE_LTE_ICS_RESYNC_CTRL            |select;0:disable;1:enable;|
                                                                                       
            bit10     u32     u32    1     0..1     TRACE_LTE_IDL_MEAS_IND               |select;0:disable;1:enable;|
            bit11     u32     u32    1     0..1     TRACE_LTE_DCH_MEAS_IND               |select;0:disable;1:enable;|
            bit12     u32     u32    1     0..1     TRACE_LTE_SYNC_OFFSET_CAL_PARA       |select;0:disable;1:enable;|
            bit13     u32     u32    1     0..1     TRACE_LTE_MEAS_CELL_INIT_INFO        |select;0:disable;1:enable;|
            bit14     u32     u32    1     0..1     TRACE_LTE_MEAS_RX_START_TIME         |select;0:disable;1:enable;|
            bit15     u32     u32    1     0..1     TRACE_LTE_FREQ_IDDET_OUT_INFO        |select;0:disable;1:enable;|
            bit16     u32     u32    1     0..1     TRACE_LTE_FREQ_MEAS_OUT_INFO         |select;0:disable;1:enable;|
            bit17     u32     u32    1     0..1     TRACE_LTE_NCELL_SUBSTATE_POST_PROC   |select;0:disable;1:enable;|
            bit18     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit19     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                                                                                    
            bit20     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit21     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit22     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit23     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit24     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit25     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit26     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit27     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit28     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit29     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                                                                                         
            bit30     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit31     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            
        phyMsgControl[9]     bitgroup     end       

                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.16 phyMsgControl[9](TRA_MPHY_CATM_POSTL1_TASK)_WRITE>





<4.17 phyMsgControl[10](TRA_MPHY_CATM_BM_TASK)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     312   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

         // phyMsgControl[10]    u32
         phyMsgControl[10]     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     TRACE_DEACTIVE_ALL_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
             bit01     u32     u32    1     0..1     TRACE_CELL_SEARCH_BHV_PRIVATE_PARA         |select;0:disable;1:enable;|
             bit02     u32     u32    1     0..1     TRACE_CELL_RESYNC_BHV_PRIVATE_PARA         |select;0:disable;1:enable;|
             bit03     u32     u32    1     0..1     TRACE_SCELL_MEAS_BHV_PRIVATE_PARA          |select;0:disable;1:enable;|
             bit04     u32     u32    1     0..1     TRACE_TCELL_MEAS_BHV_PRIVATE_PARA          |select;0:disable;1:enable;|
             bit05     u32     u32    1     0..1     TRACE_Read_PAGING_BHV_PRIVATE_PARA_MPDCCH  |select;0:disable;1:enable;|
             bit06     u32     u32    1     0..1     TRACE_SI_Read_BHV_PRIVATE_PARA             |select;0:disable;1:enable;|
             bit07     u32     u32    1     0..1     TRACE_BG_SI_Read_BHV_PRIVATE_PARA          |select;0:disable;1:enable;|
             bit08     u32     u32    1     0..1     TRACE_CGI_SI_Read_BHV_PRIVATE_PARA         |select;0:disable;1:enable;|
             bit09     u32     u32    1     0..1     TRACE_RA_BHV_PRIVATE_PARA_MSG1             |select;0:disable;1:enable;|
                                                                                               
             bit10     u32     u32    1     0..1     TRACE_MSG4_BHV_PRIVATE_PARA_MPDCCH         |select;0:disable;1:enable;|
             bit11     u32     u32    1     0..1     TRACE_UL_CNNT_BHV_PRIVATE_PARA             |select;0:disable;1:enable;|
             bit12     u32     u32    1     0..1     TRACE_DL_HARQ_FEEDBACK_BHV_PRIVATE_PARA    |select;0:disable;1:enable;|
             bit13     u32     u32    1     0..1     TRACE_UL_SR_BHV_PRIVATE_PARA               |select;0:disable;1:enable;|
             bit14     u32     u32    1     0..1     TRACE_PERIODIC_CSI_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
             bit15     u32     u32    1     0..1     TRACE_DL_CNNT_BHV_PRIVATE_PARA_MPDCCH      |select;0:disable;1:enable;|
             bit16     u32     u32    1     0..1     TRACE_APERIODIC_SRS_BHV_PRIVATE_PARA       |select;0:disable;1:enable;|
             bit17     u32     u32    1     0..1     TRACE_PERIODIC_SRS_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
             bit18     u32     u32    1     0..1     TRACE_NCELL_BHV_PRIVATE_PARA               |select;0:disable;1:enable;|
             bit19     u32     u32    1     0..1     TRACE_RA_BHV_PRIVATE_PARA_MSG2_PDSCH       |select;0:disable;1:enable;|
                                                                                                
             bit20     u32     u32    1     0..1     TRACE_MSG4_BHV_PRIVATE_PARA_PDSCH          |select;0:disable;1:enable;|
             bit21     u32     u32    1     0..1     TRACE_DL_CNNT_BHV_PRIVATE_PARA_PDSCH       |select;0:disable;1:enable;|
             bit22     u32     u32    1     0..1     TRACE_Read_PAGING_BHV_PRIVATE_PARA_PDSCH   |select;0:disable;1:enable;|
             bit23     u32     u32    1     0..1     TRACE_RA_BHV_PRIVATE_PARA_MSG2_MPDCCH      |select;0:disable;1:enable;|
             bit24     u32     u32    1     0..1     TRACE_RA_BHV_PRIVATE_PARA_MSG3             |select;0:disable;1:enable;|
             bit25     u32     u32    1     0..1     TRACE_BG_CELL_SEARCH_BHV_PRIVATE           |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                                
             bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
       
         phyMsgControl[10]     bitgroup     end
  

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.17 phyMsgControl[10](TRA_MPHY_CATM_BM_TASK)_WRITE>




<4.18 phyMsgControl[11](TRA_MPHY_CATM_RF_TRACE)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     316   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

       // phyMsgControl[11]    u32
       phyMsgControl[11]     bitgroup     begin     u32
            bit00     u32     u32    1     0..1     TRACE_RF_DRIVER_RX_EVENT_REQ           |select;0:disable;1:enable;|
            bit01     u32     u32    1     0..1     TRACE_RF_DRIVER_TX_EVENT_REQ           |select;0:disable;1:enable;|
            bit02     u32     u32    1     0..1     TRACE_RF_DRIVER_LTE_RX_DATA_REQ        |select;0:disable;1:enable;|
            bit03     u32     u32    1     0..1     TRACE_RF_DRIVER_LTE_TX_DATA_REQ        |select;0:disable;1:enable;|
            bit04     u32     u32    1     0..1     TRACE_RF_DRIVER_LTE_EVENT_STOP         |select;0:disable;1:enable;|
            bit05     u32     u32    1     0..1     TRACE_RF_DRIVER_LTE_EVENT_DEL          |select;0:disable;1:enable;|
            bit06     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
            bit07     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
            bit08     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
            bit09     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
                                                                                           
            bit20     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit21     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit22     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit23     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit24     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit25     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit26     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit27     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit28     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit29     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
                                                                                            
            bit20     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit21     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit22     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit23     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit24     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit25     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit26     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit27     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit28     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit29     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
                                                                                            
            bit30     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit31     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
     
       phyMsgControl[11]     bitgroup     end
  

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.18 phyMsgControl[11](TRA_MPHY_CATM_RF_TRACE)_WRITE>



<4.19 phyMsgControl[12](TRA_MPHY_CATM_ALGO_LDTC)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     320   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

       // phyMsgControl[12]    u32
       phyMsgControl[12]     bitgroup     begin     u32
            bit00     u32     u32    1     0..1     TRACE_LDTC_GET_DECODE_COMM_OUT          |select;0:disable;1:enable;|
            bit01     u32     u32    1     0..1     TRACE_LDTC_GET_DECODE_PBCH_OUT          |select;0:disable;1:enable;|
            bit02     u32     u32    1     0..1     TRACE_LDTC_GET_DECODE_MPDCCH_OUT        |select;0:disable;1:enable;|
            bit03     u32     u32    1     0..1     TRACE_LDTC_GET_DECODE_PDSCH_OUT         |select;0:disable;1:enable;|
            bit04     u32     u32    1     0..1     TRACE_LDTC_GET_DECODE_PDSCH_TB_OUT      |select;0:disable;1:enable;|
            bit05     u32     u32    1     0..1     TRACE_LDTC_GET_DECODE_PMI_OUT           |select;0:disable;1:enable;|
            bit06     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_DHI_SERVER         |select;0:disable;1:enable;|
            bit07     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_DHI_TARGET         |select;0:disable;1:enable;|
            bit08     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_SF_BASE_PARA       |select;0:disable;1:enable;|
            bit09     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_SF_PBCH_PARA       |select;0:disable;1:enable;|
                                                                                           
            bit10     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_SF_MPDCCH_PARA     |select;0:disable;1:enable;|
            bit11     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_SF_CHE_PARA        |select;0:disable;1:enable;|
            bit12     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_SF_PDSCH_PARA      |select;0:disable;1:enable;|
            bit13     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_SF_SI_PDSCH_PARA   |select;0:disable;1:enable;|
            bit14     u32     u32    1     0..1     TRACE_LDTC_IP_PDSCH_HARQ_BUFF_INFO_PARA |select;0:disable;1:enable;|
            bit15     u32     u32    1     0..1     TRACE_LDTC_IP_RNTI_INFO_PARA            |select;0:disable;1:enable;|
            bit16     u32     u32    1     0..1     TRACE_LDTC_IP_CAL_UPDATE_SF_CTRL        |select;0:disable;1:enable;|
            bit17     u32     u32    1     0..1     TRACE_LDTC_IP_CAL_DHI_SERVER            |select;0:disable;1:enable;|
            bit18     u32     u32    1     0..1     TRACE_LDTC_IP_CAL_DHI_TARGET            |select;0:disable;1:enable;|
            bit19     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
                                                                                       
            bit20     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit21     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit22     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit23     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit24     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit25     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit26     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit27     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit28     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit29     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
                                                                                            
            bit30     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit31     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
     
       phyMsgControl[12]     bitgroup     end
  

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
   
</4.19 phyMsgControl[12](TRA_MPHY_CATM_ALGO_LDTC)_WRITE>




<4.20 phyMsgControl[13](TRA_MPHY_CATM_ALGO_TXRX)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     324   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

         // phyMsgControl[13]    u32
         phyMsgControl[13]     bitgroup     begin     u32
            bit00     u32     u32    1     0..1     TRACE_TX_CAL_PARA_REQ                   |select;0:disable;1:enable;|
            bit01     u32     u32    1     0..1     TRACE_RX_CAL_PARA_REQ                   |select;0:disable;1:enable;|
            bit02     u32     u32    1     0..1     TRACE_RX_COM_CAL_PARA_REQ               |select;0:disable;1:enable;|
            bit03     u32     u32    1     0..1     TRACE_RX_DL_CAL_PARA_REQ                |select;0:disable;1:enable;|
            bit04     u32     u32    1     0..1     TRACE_RX_MEAS_CAL_PARA_REQ              |select;0:disable;1:enable;|
            bit05     u32     u32    1     0..1     TRACE_RX_NCELL_CAL_PARA_REQ             |select;0:disable;1:enable;|
            bit06     u32     u32    1     0..1     TRACE_RX_SYNC_CAL_PARA_REQ              |select;0:disable;1:enable;|
            bit07     u32     u32    1     0..1     TRACE_RX_IP_UPDATE_SF_PARA_REQ          |select;0:disable;1:enable;|
            bit08     u32     u32    1     0..1     TRACE_RX_AGC_MSG                        |select;0:disable;1:enable;|
            bit09     u32     u32    1     0..1     TRACE_RX_INT_MASK_MSG                   |select;0:disable;1:enable;|
                                                                                         
            bit10     u32     u32    1     0..1     TRACE_RX_IP_UPDATE_RXPRE_CFG_PARA       |select;0:disable;1:enable;|
            bit11     u32     u32    1     0..1     TRACE_RX_IP_UPDATE_RSSI_CFG_PARA        |select;0:disable;1:enable;|
            bit12     u32     u32    1     0..1     TRACE_TX_IP_UPDATE_SF_PARA              |select;0:disable;1:enable;|
            bit13     u32     u32    1     0..1     TRACE_RX_INT_OUT_PARA                   |select;0:disable;1:enable;|
            bit14     u32     u32    1     0..1     TRACE_RX_OFDMLEN_OFFSET_CAL_PARA_REQ    |select;0:disable;1:enable;|
            bit15     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit16     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit17     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit18     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit19     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
                                                                                       
            bit20     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit21     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit22     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit23     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit24     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit25     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit26     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit27     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit28     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit29     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
                                                                                            
            bit30     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit31     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
       
         phyMsgControl[13]     bitgroup     end
  

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.20 phyMsgControl[13](TRA_MPHY_CATM_ALGO_TXRX)_WRITE>




<4.21 phyMsgControl[14](TRA_MPHY_CATM_ALGO_DLFFT)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     328   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

         // phyMsgControl[14]    u32
        phyMsgControl[14]     bitgroup     begin     u32
              bit00     u32     u32    1     0..1     TRACE_DLFFT_IP_CAL_UPDATE_SF_CTRL       |select;0:disable;1:enable;|
              bit01     u32     u32    1     0..1     TRACE_DLFFT_IP_UPDATE_SF_REQ            |select;0:disable;1:enable;|
              bit02     u32     u32    1     0..1     TRACE_DLFFT_IP_UPDATE_DHI_REQ_SERVER    |select;0:disable;1:enable;|
              bit03     u32     u32    1     0..1     TRACE_DLFFT_IP_UPDATE_DHI_REQ_TARGET    |select;0:disable;1:enable;|
              bit04     u32     u32    1     0..1     TRACE_DLFFT_IP_UPDATE_TXPORT_REQ        |select;0:disable;1:enable;|
              bit05     u32     u32    1     0..1     TRACE_DLFFT_IP_CAL_DHI_SERVER           |select;0:disable;1:enable;|
              bit06     u32     u32    1     0..1     TRACE_DLFFT_IP_CAL_DHI_TARGET           |select;0:disable;1:enable;|
              bit07     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit08     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit09     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
                                                                                        
             bit10     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit11     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit12     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit13     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit14     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit15     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit16     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit17     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit18     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit19     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
                                                                                        
             bit20     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit21     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit22     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit23     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit24     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit25     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
                                                                                            
             bit30     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
      
        phyMsgControl[14]     bitgroup     end

  

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.21 phyMsgControl[14](TRA_MPHY_CATM_ALGO_DLFFT)_WRITE>




<4.22 phyMsgControl[15](TRA_MPHY_CATM_ALGO_COEFF)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     332   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

         // phyMsgControl[15]    u32
         phyMsgControl[15]     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     TRACE_COEFF_SEVER_CELL_CAL_PARA_REQ    |select;0:disable;1:enable;|
             bit01     u32     u32    1     0..1     TRACE_COEFF_BG_CGI_CELL_CAL_PARA_REQ   |select;0:disable;1:enable;|
             bit02     u32     u32    1     0..1     TRACE_COEFF_IP_UPDATE_REQ              |select;0:disable;1:enable;|
             bit03     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit04     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit05     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit06     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit07     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit08     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit09     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
   
                                       
              bit10     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit11     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit12     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit13     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit14     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit15     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit16     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit17     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit18     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit19     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
                                                                                    
              bit20     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit21     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit22     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit23     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit24     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit25     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit26     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit27     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit28     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit29     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
                                                                                            
              bit30     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit31     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
       
         phyMsgControl[15]     bitgroup     end
 

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.22 phyMsgControl[15](TRA_MPHY_CATM_ALGO_COEFF)_WRITE>




<4.23 phyMsgControl[16](TRA_MPHY_CATM_ALGO_PUSCH)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     336   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin


     // phyMsgControl[16]    u32
     phyMsgControl[16]     bitgroup     begin     u32
          bit00     u32     u32    1     0..1     TRACE_ALGO_LTE_PUSCH_IP        |select;0:disable;1:enable;|
          bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                   
          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                         
          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                 
          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
   
     phyMsgControl[16]     bitgroup     end
 

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.23 phyMsgControl[16](TRA_MPHY_CATM_ALGO_PUSCH)_WRITE>





<4.24 phyMsgControl[17](TRA_MPHY_CATM_ALGO_ULDFT)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     340   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff     length       |input;|
    
    param    stringArray     begin


        // phyMsgControl[17]    u32
        phyMsgControl[17]     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     TRACE_ALGO_LTE_ULDFT_IP   |select;0:disable;1:enable;|
             bit01     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit02     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit03     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit04     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit05     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit06     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit07     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit08     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit09     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
                                                                                    
             bit10     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit11     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit12     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit13     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit14     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit15     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit16     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit17     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit18     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit19     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
                                                                                                              
             bit20     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit21     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit22     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit23     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit24     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit25     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
                                                                               
             bit30     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
      
        phyMsgControl[17]     bitgroup     end
 

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.24 phyMsgControl[17](TRA_MPHY_CATM_ALGO_ULDFT)_WRITE>




<4.25 phyMsgControl[18](TRA_MPHY_CATM_ALGO_ULPC)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     344   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

         // phyMsgControl[18]    u32
         phyMsgControl[18]     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     TRACE_ALGO_LTE_ULPC_IP    |select;0:disable;1:enable;|
             bit01     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit02     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit03     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit04     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit05     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit06     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit07     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit08     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit09     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
                                                                                    
             bit10     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit11     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit12     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit13     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit14     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit15     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit16     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit17     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit18     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit19     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
                                                                                                              
             bit20     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit21     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit22     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit23     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit24     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit25     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
                                                                               
             bit30     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
         phyMsgControl[18]     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.25 phyMsgControl[18](TRA_MPHY_CATM_ALGO_ULPC)_WRITE>




<4.26 phyMsgControl[19](TRA_MPHY_CATM_ALGO_MEASPWR)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     348   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

         // phyMsgControl[19]    u32
         phyMsgControl[19]     bitgroup     begin     u32
              bit00     u32     u32    1     0..1     TRACE_MEASPWR_SYS_REG_PARA                 |select;0:disable;1:enable;|
              bit01     u32     u32    1     0..1     TRACE_MEASPWR_ID1_DHI_REG_PARA             |select;0:disable;1:enable;|
              bit02     u32     u32    1     0..1     TRACE_MEASPWR_ID2_DHI_REG_PARA             |select;0:disable;1:enable;|
              bit03     u32     u32    1     0..1     TRACE_MEASPWR_ID1_SF_REG_PARA              |select;0:disable;1:enable;|
              bit04     u32     u32    1     0..1     TRACE_MEASPWR_ID2_SF_REG_PARA              |select;0:disable;1:enable;|
              bit05     u32     u32    1     0..1     TRACE_MEASPWR_ID1_OUT_REG_PARA             |select;0:disable;1:enable;|
              bit06     u32     u32    1     0..1     TRACE_MEASPWR_ID2_OUT_REG_PARA             |select;0:disable;1:enable;|
              bit07     u32     u32    1     0..1     TRACE_MEASPWR_NB_INDEX_REG_PARA            |select;0:disable;1:enable;|
              bit08     u32     u32    1     0..1     TRACE_MEASPWR_ID3_8_SF_REG_PARA            |select;0:disable;1:enable;|
              bit09     u32     u32    1     0..1     TRACE_MEASPWR_ID3_8_SF_PARA_UPDATA         |select;0:disable;1:enable;|                                       
                                                                                               
              bit10     u32     u32    1     0..1     TRACE_MEASPWR_ID3_8_OUT_REG_PARA           |select;0:disable;1:enable;|
              bit11     u32     u32    1     0..1     TRACE_MEASPWR_ID1_IA3R_ADJOPT_PARA         |select;0:disable;1:enable;|
              bit12     u32     u32    1     0..1     TRACE_MEASPWR_ID1_SDTS_ADJOPT_PARA         |select;0:disable;1:enable;|
              bit13     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit14     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit15     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit16     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit17     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit18     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit19     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|                             
                                                                                                 
              bit20     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit21     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit22     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit23     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit24     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit25     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                     
              bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
       
         phyMsgControl[19]     bitgroup     end
 

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.26 phyMsgControl[19](TRA_MPHY_CATM_ALGO_MEASPWR)_WRITE>




<4.27 phyMsgControl[20](TRA_MPHY_CATM_ALGO_PHY_IP_STUB)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     352   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
          // phyMsgControl[20]    u32
          phyMsgControl[20]     bitgroup     begin     u32
              bit00     u32     u32    1     0..1     TRACE_PHY_IP_STUB_TIMER_TRIG_PARA    |select;0:disable;1:enable;|
              bit01     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit02     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit03     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit04     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit05     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit06     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit07     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit08     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit09     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                                                                                           
              bit10     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit11     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit12     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit13     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit14     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit15     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit16     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit17     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit18     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit19     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                                                                                           
              bit20     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit21     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit22     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit23     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit24     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit25     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit26     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit27     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit28     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit29     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                                                                                           
              bit30     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit31     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                                                                                           
          phyMsgControl[20]     bitgroup     end
 

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.27 phyMsgControl[20](TRA_MPHY_CATM_ALGO_PHY_IP_STUB)_WRITE>




<4.28 phyMsgControl[21](TRA_MPHY_CATM_ALGO_IDDET)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     356   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
          // phyMsgControl[21]    u32
          phyMsgControl[21]     bitgroup     begin     u32
               bit00     u32     u32    1     0..1     TRACE_IDDET_ICS_RESULT_OUT           |select;0:disable;1:enable;|
               bit01     u32     u32    1     0..1     TRACE_IDDET_NCELL_RESULT_OUT         |select;0:disable;1:enable;|
               bit02     u32     u32    1     0..1     TRACE_IDDET_RESYNC_RESULT_OUT        |select;0:disable;1:enable;|
               bit03     u32     u32    1     0..1     TRACE_IDDET_PSS_COARSE_CAL           |select;0:disable;1:enable;|
               bit04     u32     u32    1     0..1     TRACE_IDDET_PSS_FINE_CAL             |select;0:disable;1:enable;|
               bit05     u32     u32    1     0..1     TRACE_IDDET_SSS_CAL                  |select;0:disable;1:enable;|
               bit06     u32     u32    1     0..1     TRACE_IDDET_FREQ_IDVALID_CAL         |select;0:disable;1:enable;|
               bit07     u32     u32    1     0..1     TRACE_IDDET_RESYNC_NOFREQ_CAL        |select;0:disable;1:enable;|
               bit08     u32     u32    1     0..1     TRACE_IDDET_ICS_FREQ_SEARCH_CAL      |select;0:disable;1:enable;|
               bit09     u32     u32    1     0..1     TRACE_IDDET_REG_UPDATA               |select;0:disable;1:enable;|
                                                                                          
               bit10     u32     u32    1     0..1     TRACE_IDDET_FINISH_INT               |select;0:disable;1:enable;|
               bit11     u32     u32    1     0..1     TRACE_IDDET_TXRX_SUSPEND_INT         |select;0:disable;1:enable;|
               bit12     u32     u32    1     0..1     TRACE_IDDET_STOP_INT                 |select;0:disable;1:enable;|
               bit13     u32     u32    1     0..1     TRACE_IDDET_RSSI_INT                 |select;0:disable;1:enable;|
               bit14     u32     u32    1     0..1     TRACE_IDDET_LISR_INT                 |select;0:disable;1:enable;|
               bit15     u32     u32    1     0..1     TRACE_IDDET_RESYNC_INFO              |select;0:disable;1:enable;|
               bit16     u32     u32    1     0..1     TRACE_IDDET_RESYNC_OFFSET            |select;0:disable;1:enable;|
               bit17     u32     u32    1     0..1     TRACE_IDDET_PWRSWEEP_FREQ            |select;0:disable;1:enable;|
               bit18     u32     u32    1     0..1     TRACE_IDDET_DYN_AGC                  |select;0:disable;1:enable;|
               bit19     u32     u32    1     0..1     TRACE_IDDET_ICS_PWR_SWEEP_CTRL       |select;0:disable;1:enable;|
                                                                                          
               bit20     u32     u32    1     0..1     TRACE_IDDET_ICS_FREQ_MEAS_CTRL       |select;0:disable;1:enable;|
               bit21     u32     u32    1     0..1     TRACE_IDDET_ICS_CELL_SEARCH_CTRL     |select;0:disable;1:enable;|
               bit22     u32     u32    1     0..1     TRACE_IDDET_ICS_RESYNC_CTRL          |select;0:disable;1:enable;|
               bit23     u32     u32    1     0..1     TRACE_IDDET_PWRSWEEP_POWER           |select;0:disable;1:enable;|
               bit24     u32     u32    1     0..1     TRACE_IDDET_PSSFINE_PPM              |select;0:disable;1:enable;|
               bit25     u32     u32    1     0..1     TRACE_IDDET_SAM_TH_INFO              |select;0:disable;1:enable;|
               bit26     u32     u32    1     0..1     TRACE_IDDET_BAND_SCAN                |select;0:disable;1:enable;|
               bit27     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
               bit28     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
               bit29     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                                                                                            
               bit30     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
               bit31     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|       
          phyMsgControl[21]     bitgroup     end
 

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.28 phyMsgControl[21](TRA_MPHY_CATM_ALGO_IDDET)_WRITE>




<4.29 phyMsgControl[22](TRA_MPHY_CATM_ALGO_AXIDMA)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     360   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
         // phyMsgControl[22]    u32
         phyMsgControl[22]     bitgroup     begin     u32
              bit00     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                       
              bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                             
              bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                     
              bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
       
         phyMsgControl[22]     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.29 phyMsgControl[22](TRA_MPHY_CATM_ALGO_AXIDMA)_WRITE>



<4.30 phyMsgControl[23](TRA_MPHY_CATM_ALGO_CSI)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     364   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
       // phyMsgControl[23]    u32
       phyMsgControl[23]     bitgroup     begin     u32
              bit00     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                       
              bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                             
              bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                     
              bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
       phyMsgControl[23]     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.30 phyMsgControl[23](TRA_MPHY_CATM_ALGO_CSI)_WRITE>




<4.31 phyMsgControl[24](TRA_MPHY_CATM_TRACE_INFO)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     368   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
           // phyMsgControl[24]    u32
           phyMsgControl[24]     bitgroup     begin     u32
                bit00     u32     u32    1     0..1     TRACE_PHY_RF_BASE_PARA                    |select;0:disable;1:enable;|
                bit01     u32     u32    1     0..1     TRACE_PHY_FCP_AGC_BASE_PARA               |select;0:disable;1:enable;|
                bit02     u32     u32    1     0..1     TRACE_PHY_UL_BASE_PARA                    |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1     TRACE_PHY_MEAS_IRT_OUT_BASE_PARA          |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1     TRACE_PHY_MEAS_SINR_OUT_BASE_PARA         |select;0:disable;1:enable;|
                bit05     u32     u32    0     0..1     TRACE_PHY_RX_IP_SF_BASE_PARA              |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1     TRACE_PHY_RX_IP_DHI_BASE_PARA             |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1     TRACE_PHY_LDTC_OUT_BASE_PARA              |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1     TRACE_PHY_FREQMEAS_MEAS_OUT_BASE_PARA     |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1     TRACE_PHY_NCELLMEAS_IDDET_OUT_BASE_PARA   |select;0:disable;1:enable;|
                                                                                                
                bit10     u32     u32    0     0..1     TRACE_PHY_IDDET_INT_OUT_BASE_PARA         |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1     TRACE_PHY_IDDET_PSS_IP_SF_BASE_PARA       |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1     TRACE_PHY_IDDET_SSS_IP_SF_BASE_PARA       |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1     TRACE_PHY_MEASPWR_IP_SF_BASE_PARA         |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     TRACE_PHY_RF_RFAD_BASE_PARA               |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     TRACE_PHY_ULDFT_DLFFT_ERR_BASE_PARA       |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     TRACE_PHY_BGCGI_MEAS_IRT_OUT_BASE_PARA    |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     TRACE_PHY_BGCGI_MEAS_SINR_OUT_BASE_PARA   |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     TRACE_PHY_UL_IP_TIME                      |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     TRACE_PHY_FREQMEAS_AGC_ADJUST_PARA        |select;0:disable;1:enable;|
                                                                                                  
                bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                  
                bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
         
           phyMsgControl[24]     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.31 phyMsgControl[24](TRA_MPHY_CATM_TRACE_INFO)_WRITE>




<4.32 phyMsgControl[25](TRA_MPHY_CATM_PLOT_INFO)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     372   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
           // phyMsgControl[25]    u32
           phyMsgControl[25]     bitgroup     begin     u32
                bit00     u32     u32    0     0..1    TRACE_PHY_DRAW_MEAS_INFO  |select;0:disable;1:enable;|
                bit01     u32     u32    0     0..1    TRACE_PHY_DRAW_SNR_INFO   |select;0:disable;1:enable;|
                bit02     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit05     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                                                                                
                bit10     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                                                                                 
                bit20     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                                                                                 
                bit30     u32     u32    0     0..1     reserved                 |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved                 |select;0:disable;1:enable;|
         
           phyMsgControl[25]     bitgroup     end


    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.32 phyMsgControl[25](TRA_MPHY_CATM_PLOT_INFO)_WRITE>


<4.33 phyMsgControl[TRA_MPHY_CATM_DATAPRO_TASK_1]_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     376   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
           // phyMsgControl[26]    u32
           phyMsgControl[26]     bitgroup     begin     u32
                bit00     u32     u32    0     0..1     TRACE_LTE_CGI_BG_RECODE_MIB_SSFN       |select;0:disable;1:enable;|
                bit01     u32     u32    0     0..1     TRACE_LTE_CGI_BG_GET_NET_LOCAL_TIMER   |select;0:disable;1:enable;|
                bit02     u32     u32    0     0..1     TRACE_LTE_CGI_BG_GET_SIB1_SSFN         |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit05     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                                         
                bit10     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                               
                bit20     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                                                                        
                bit30     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
         
           phyMsgControl[26]     bitgroup     end


    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.33 phyMsgControl[TRA_MPHY_CATM_DATAPRO_TASK_1]_WRITE>



<4.34 phyMsgControl[27](TRA_MPHY_CATM_DYN)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     380   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
           // phyMsgControl[27]    u32
           phyMsgControl[27]     bitgroup     begin     u32
                bit00     u32     u32    0     0..1      reserved                                  |select;0:disable;1:enable;|
                bit01     u32     u32    0     0..1      reserved                                  |select;0:disable;1:enable;|
                bit02     u32     u32    0     0..1      reserved                                  |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1      reserved                                  |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1      reserved                                  |select;0:disable;1:enable;|
                bit05     u32     u32    0     0..1      reserved                                  |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1      reserved                                  |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1      reserved                                  |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1      reserved                                  |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1      reserved                                  |select;0:disable;1:enable;|
                                         
                bit10     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                 
                bit20     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                              
                bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
         
           phyMsgControl[27]     bitgroup     end


    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.34 phyMsgControl[27](TRA_MPHY_CATM_DYN)_WRITE>





<4.35 phyMsgControl[28](TRA_MPHY_CATM_SYS)_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     384   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
           // phyMsgControl[28]    u32
           phyMsgControl[28]     bitgroup     begin     u32
                bit00     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit01     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit02     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit05     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                         
                bit10     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                 
                bit20     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                              
                bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
         
           phyMsgControl[28]     bitgroup     end


    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.35 phyMsgControl[28](TRA_MPHY_CATM_SYS)_WRITE>





<4.36 phyMsgControl[29]_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     388   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
           // phyMsgControl[29]    u32
           phyMsgControl[29]     bitgroup     begin     u32
                bit00     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit01     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit02     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit05     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                         
                bit10     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                 
                bit20     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                              
                bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
         
           phyMsgControl[29]     bitgroup     end


    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.36 phyMsgControl[29]_WRITE>




<4.37 phyMsgControl[30]_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     392   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
           // phyMsgControl[30]    u32
           phyMsgControl[30]     bitgroup     begin     u32
                bit00     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit01     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit02     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit05     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                         
                bit10     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                 
                bit20     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                              
                bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
         
           phyMsgControl[30]     bitgroup     end


    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.37 phyMsgControl[30]_WRITE>




<4.38 phyMsgControl[31]_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     396   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
           // phyMsgControl[31]    u32
           phyMsgControl[31]     bitgroup     begin     u32
                bit00     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit01     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit02     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit05     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                         
                bit10     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                 
                bit20     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                              
                bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
         
           phyMsgControl[31]     bitgroup     end


    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.38 phyMsgControl[31]_WRITE>






<4.39 lteTraModuleBuff-B_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     400   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
           lteTraModuleBuff     bitgroup     begin     u32
                bit00     u32     u32    0     0..1     EMAC         |select;0:disable;1:enable;|
                bit01     u32     u32    0     0..1     ERLC         |select;0:disable;1:enable;|
                bit02     u32     u32    0     0..1     EPDC         |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1     ERRC         |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1     EDT          |select;0:disable;1:enable;|
                bit05     u32     u32    0     0..1     EL3          |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1     EMEA         |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                                         
                bit10     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                               
                bit20     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                                                                     
                bit30     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
         
           lteTraModuleBuff     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.39 lteTraModuleBuff-B_WRITE>



<4.40 ggeTraModuleBuff-B_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     404   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
           ggeTraModuleBuff     bitgroup     begin     u32
                bit00     u32     u32    0     0..1     SXR          |select;0:disable;1:enable;|
                bit01     u32     u32    0     0..1     PAL          |select;0:disable;1:enable;|
                bit02     u32     u32    0     0..1     L1A          |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1     L1S          |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1     LAP          |select;0:disable;1:enable;|
                bit05     u32     u32    0     0..1     RLU          |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1     RLD          |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1     LLC          |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1     MM           |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1     CC           |select;0:disable;1:enable;|
                                         
                bit10     u32     u32    0     0..1     SS           |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1     SMS          |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1     SM           |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1     SND          |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     API          |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     MMI          |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     SIM          |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     AT           |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     M2A/MSSC     |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     STT/RCO      |select;0:disable;1:enable;|
                               
                bit20     u32     u32    0     0..1     RRI          |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     RRD          |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     RLP          |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     HAL          |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     BCPU         |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     CSW          |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     EDRV         |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     MCI          |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     SVC1         |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     SVC2         |select;0:disable;1:enable;|
                                                                     
                bit30     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
         
           ggeTraModuleBuff     bitgroup     end


    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.40 ggeTraModuleBuff-B_WRITE>




<4.41 pubTraModuleBuff-B_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     408   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
           pubTraModuleBuff     bitgroup     begin     u32
                bit00     u32     u32    0     0..1     SYS          |select;0:disable;1:enable;|
                bit01     u32     u32    0     0..1     NAS          |select;0:disable;1:enable;|
                bit02     u32     u32    0     0..1     NASU         |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1     PA           |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1     EUSIM        |select;0:disable;1:enable;|
                bit05     u32     u32    1     0..1     SI           |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1     ADP          |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1     HWDRV        |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                                         
                bit10     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                               
                bit20     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                                                                     
                bit30     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
         
           pubTraModuleBuff     bitgroup     end


    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.41 pubTraModuleBuff-B_WRITE>




<4.42 phyModuleBuff-B_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     412   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

                // phyModuleControl       u32
                phyModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     TRA_MPHY_CATM_L1_MSG               |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     TRA_MPHY_CATM_FCP_MSG              |select;0:disable;1:enable;|
                     bit02     u32     u32    0     0..1     TRA_MPHY_CATM_DATAPRO_MSG          |select;0:disable;1:enable;|
                     bit03     u32     u32    0     0..1     TRA_MPHY_CATM_POSTL1_MSG           |select;0:disable;1:enable;|
                     bit04     u32     u32    0     0..1     TRA_MPHY_CATM_BM_MSG               |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     TRA_MPHY_CATM_L1_TASK              |select;0:disable;1:enable;|
                     bit06     u32     u32    0     0..1     TRA_MPHY_CATM_L1_TASK_1            |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     TRA_MPHY_CATM_FCP_TASK             |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     TRA_MPHY_CATM_DATAPRO_TASK         |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     TRA_MPHY_CATM_POSTL1_TASK          |select;0:disable;1:enable;|
                                                                                            
                     bit10     u32     u32    0     0..1     TRA_MPHY_CATM_BM_TASK              |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     TRA_MPHY_CATM_RF_TRACE             |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_LDTC            |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_TXRX            |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_DLFFT           |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_COEFF           |select;0:disable;1:enable;|
                     bit16     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_PUSCH           |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_ULDFT           |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_ULPC            |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_MEASPWR         |select;0:disable;1:enable;|
                                                                                            
                     bit20     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_PHY_IP_STUB     |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_IDDET           |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_AXIDMA          |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_CSI             |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     TRA_MPHY_CATM_TRACE_INFO           |select;0:disable;1:enable;|
                     bit25     u32     u32    1     0..1     TRA_MPHY_CATM_PLOT_INFO            |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     TRA_MPHY_CATM_DATAPRO_TASK_1       |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     TRA_MPHY_CATM_DYN                  |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     TRA_MPHY_CATM_SYS                  |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|

                phyModuleControl     bitgroup     end                                                
                
    param    stringArray     end
    
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.42 phyModuleBuff-B_WRITE>





<<5. Write Flash>>

<5.1 STATIC_NV_WRITE_TO_FLASH>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0   0..1       Static_NVM     |nochange;|
    operationType  s32     s32     2   0..2       WRITE_FLASH    |nochange;|

    true  OK
    false ERROR
    SendFlag 1
</5.1 STATIC_NV_WRITE_TO_FLASH>





<5.2 DYNAMIC_NV_WRITE_TO_FLASH>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1   0..1       Dynamic_NVM     |nochange;|
    operationType  s32     s32     2   0..2       WRITE_FLASH     |nochange;|
          
    true  OK
    false ERROR
    SendFlag 1
</5.2 DYNAMIC_NV_WRITE_TO_FLASH>




<5.3 PHY_NV_WRITE_TO_FLASH>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2   0..1       Dynamic_NVM     |nochange;|
    operationType  s32     s32     2   0..2       WRITE_FLASH     |nochange;|
          
    true  OK
    false ERROR
    SendFlag 1
</5.3 PHY_NV_WRITE_TO_FLASH>



<<6. Fetching the data>>


<6.1 RF_TX_to_SD_start>
    cmd   AT^SSIT=
    id    1
    
    type       s32     s32     1   0..1       param1     |nochange;|
    cmd        s32     s32     0   0..3       param2     |nochange;|

    true  OK
    false ERROR
    SendFlag 1
</6.1 RF_TX_to_SD_start>




<6.2 RF_TX_to_SD_stop>
    cmd   AT^SSIT=
    id    1
    
    type       s32     s32     1   0..1       param1     |nochange;|
    cmd        s32     s32     1   0..3       param2     |nochange;|

    true  OK
    false ERROR
    SendFlag 1
</6.2 RF_TX_to_SD_stop>



<6.3 RF_RX_to_SD_start>
    cmd   AT^SSIT=
    id    1
    
    type       s32     s32     1   0..1       param1     |nochange;|
    cmd        s32     s32     2   0..3       param2     |nochange;|

    true  OK
    false ERROR
    SendFlag 1
</6.3 RF_RX_to_SD_start>




<6.4 RF_RX_to_SD_stop>
    cmd   AT^SSIT=
    id    1
    
    type       s32     s32     1   0..1       param1     |nochange;|
    cmd        s32     s32     3   0..3       param2     |nochange;|

    true  OK
    false ERROR
    SendFlag 1
</6.4 RF_RX_to_SD_stop>



<6.5 Active_ASSERT>
    cmd   AT^SSIT=
    id    1
    
    type       s32     s32     0   0..1       param1     |nochange;|
    cmd        s32     s32     2   0..3       param2     |nochange;|

    true  OK
    false ERROR
    SendFlag 1
</6.5 Active_ASSERT>






<<7. Phy l1cc control Read>>


<7.1 st_at_l1cc_lte_dl_ctrl_para_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      0        0..0xffffffff     offset         |nochange;|
    length         s32     s32      8        0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.1
</7.1 st_at_l1cc_lte_dl_ctrl_para_Read>



<7.2 st_at_l1cc_lte_ul_ctrl_para_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      8        0..0xffffffff     offset         |nochange;|
    length         s32     s32      12       0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.2
</7.2 st_at_l1cc_lte_ul_ctrl_para_Read>


<7.3 st_at_l1cc_lte_freqmeas_ctrl_freq_para_Read>
     id    1
</7.3 st_at_l1cc_lte_freqmeas_ctrl_freq_para_Read>


<7.3.1 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[0]_Read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      20       0..0xffffffff     offset         |nochange;|
    length         s32     s32      16       0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.3.1
</7.3.1 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[0]_Read>



<7.3.2 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[1]_Read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      36       0..0xffffffff     offset         |nochange;|
    length         s32     s32      16       0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.3.2
</7.3.2 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[1]_Read>



<7.3.3 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[2]_Read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      52       0..0xffffffff     offset         |nochange;|
    length         s32     s32      16       0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.3.3
</7.3.3 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[2]_Read>



<7.3.4 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[3]_Read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      68       0..0xffffffff     offset         |nochange;|
    length         s32     s32      16       0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.3.4
</7.3.4 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[3]_Read>



<7.3.5 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[4]_Read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      84       0..0xffffffff     offset         |nochange;|
    length         s32     s32      16       0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.3.5
</7.3.5 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[4]_Read>



<7.3.6 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[5]_Read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      100      0..0xffffffff     offset         |nochange;|
    length         s32     s32      16       0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.3.6
</7.3.6 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[5]_Read>



<7.3.7 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[6]_Read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      116      0..0xffffffff     offset         |nochange;|
    length         s32     s32      16       0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.3.7
</7.3.7 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[6]_Read>



<7.3.8 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[7]_Read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      132      0..0xffffffff     offset         |nochange;|
    length         s32     s32      16       0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.3.8
</7.3.8 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[7]_Read>



<7.3.9 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[8]_Read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      148      0..0xffffffff     offset         |nochange;|
    length         s32     s32      16       0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.3.9
</7.3.9 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[8]_Read>




<7.4 st_at_l1cc_lte_freqmeas_ctrl_cell_para_Read>
    id 1
</7.4 st_at_l1cc_lte_freqmeas_ctrl_cell_para_Read>


<7.4.1 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[0]_Read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      164      0..0xffffffff     offset         |nochange;|
    length         s32     s32      128      0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.4.1
</7.4.1 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[0]_Read>




<7.4.2 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[1]_Read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      292      0..0xffffffff     offset         |nochange;|
    length         s32     s32      128      0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.4.2
</7.4.2 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[1]_Read>




<7.4.3 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[2]_Read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      420      0..0xffffffff     offset         |nochange;|
    length         s32     s32      128      0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.4.3
</7.4.3 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[2]_Read>



<7.4.4 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[3]_Read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      548      0..0xffffffff     offset         |nochange;|
    length         s32     s32      128      0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.4.4
</7.4.4 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[3]_Read>




<7.4.5 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[4]_Read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      676      0..0xffffffff     offset         |nochange;|
    length         s32     s32      128      0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.4.5
</7.4.5 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[4]_Read>




<7.4.6 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[5]_Read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      804      0..0xffffffff     offset         |nochange;|
    length         s32     s32      128      0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.4.6
</7.4.6 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[5]_Read>




<7.4.7 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[6]_Read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      932      0..0xffffffff     offset         |nochange;|
    length         s32     s32      128      0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.4.7
</7.4.7 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[6]_Read>




<7.4.8 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[7]_Read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      1060     0..0xffffffff     offset         |nochange;|
    length         s32     s32      128      0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.4.8
</7.4.8 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[7]_Read>




<7.4.9 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[8]_Read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      1188     0..0xffffffff     offset         |nochange;|
    length         s32     s32      128      0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.4.9
</7.4.9 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[8]_Read>




<7.5 st_at_l1cc_lte_sync_ctrl_para_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      1316     0..0xffffffff     offset         |input;|
    length         s32     s32      16       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.5
</7.5 st_at_l1cc_lte_sync_ctrl_para_Read>



<7.6 st_at_l1cc_lte_server_cellmeas_ctrl_para_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      1332     0..0xffffffff     offset         |input;|
    length         s32     s32      72       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.6
</7.6 st_at_l1cc_lte_server_cellmeas_ctrl_para_Read>




<7.7 st_at_l1cc_lte_test_line_ctrl_para_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      1404     0..0xffffffff     offset         |input;|
    length         s32     s32      40       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.7
</7.7 st_at_l1cc_lte_test_line_ctrl_para_Read




<7.8 st_at_l1cc_lte_reg_ctrl_para_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      1444     0..0xffffffff     offset         |input;|
    length         s32     s32      64       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.8
</7.8 st_at_l1cc_lte_reg_ctrl_para_Read



<7.9 st_at_l1cc_lte_rf_ctrl_para_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      1508     0..0xffffffff     offset         |input;|
    length         s32     s32      16       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.9
</7.9 st_at_l1cc_lte_rf_ctrl_para_Read




<7.10 st_at_l1cc_lte_platform_ctrl_para_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      1524     0..0xffffffff     offset         |input;|
    length         s32     s32      16       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.10
</7.10 st_at_l1cc_lte_platform_ctrl_para_Read



<7.11 st_at_l1cc_lte_pmi_ctrl_para_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      1540     0..0xffffffff     offset         |input;|
    length         s32     s32      64       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.11
</7.11 st_at_l1cc_lte_pmi_ctrl_para_Read




<7.12 st_at_l1cc_lte_cqi_ctrl_para_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      1604     0..0xffffffff     offset         |input;|
    length         s32     s32      64       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12
</7.12 st_at_l1cc_lte_cqi_ctrl_para_Read



<7.13. st_at_l1cc_lte_catm_get_data_cfg_para_Read>
     id 1
</7.13. st_at_l1cc_lte_catm_get_data_cfg_para_Read>


<7.13.1 st_dl_get_data_para_req_Read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      1668     0..0xffffffff     offset         |input;|
    length         s32     s32      20       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.13.1
</7.13.1 st_dl_get_data_para_req_Read



<7.13.2 st_ul_get_data_para_req_Read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      1688     0..0xffffffff     offset         |input;|
    length         s32     s32      20       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.13.2
</7.13.2 st_ul_get_data_para_req_Read



<7.13.3 st_ul_get_data_para_req_Read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      1700     0..0xffffffff     offset         |input;|
    length         s32     s32      52       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.13.3
</7.13.3 st_ul_get_data_para_req_Read



<7.14 st_at_algo_lte_catm_measpwr_req_para_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      1752     0..0xffffffff     offset         |input;|
    length         s32     s32      112       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.14
</7.14 st_at_algo_lte_catm_measpwr_req_para_Read



<7.15 st_at_algo_lte_catm_coeff_req_para_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      1864     0..0xffffffff     offset         |input;|
    length         s32     s32      8        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.15
</7.15 st_at_algo_lte_catm_coeff_req_para_Read


<7.16 st_at_algo_lte_measpwr_outpara_check_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      1872     0..0xffffffff     offset         |input;|
    length         s32     s32      16       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.16
</7.16 st_at_algo_lte_measpwr_outpara_check_Read



<7.17 st_at_algo_measctrl_out_posthandle_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      1888     0..0xffffffff     offset         |input;|
    length         s32     s32      48       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.17
</7.17 st_at_algo_measctrl_out_posthandle_Read



<7.18 st_at_algo_lte_camt_txrx_req_para_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      1936     0..0xffffffff     offset         |input;|
    length         s32     s32      20       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.18
</7.18 st_at_algo_lte_camt_txrx_req_para_Read




<7.19 st_at_algo_lte_camt_dlfft_req_para_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      1956     0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.19
</7.19 st_at_algo_lte_camt_dlfft_req_para_Read




<7.20 st_at_algo_lte_camt_ldtc_req_para_Read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      1960     0..0xffffffff     offset         |input;|
    length         s32     s32      66       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.20
</7.20 st_at_algo_lte_camt_ldtc_req_para_Read




<7.21 st_at_l1cc_lte_debug_assert_cfg_para[4]_Read>
     id 1
</7.21 st_at_l1cc_lte_debug_assert_cfg_para[4]_Read>


<7.21.1 st_at_l1cc_lte_debug_assert_cfg_para[0]_Read>
     id 2
</7.21.1 st_at_l1cc_lte_debug_assert_cfg_para[0]_Read>


<7.21.1.1 st_at_debug_mpdcch_miss_dci_para_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2026     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.1.1
</7.21.1.1 st_at_debug_mpdcch_miss_dci_para_Read


<7.21.1.2 st_at_debug_mpdcch_false_dci_para_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2026     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.1.2
</7.21.1.2 st_at_debug_mpdcch_false_dci_para_Read




<7.21.1.3 st_at_debug_algo_pdsch_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2026     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.1.3
</7.21.1.3 st_at_debug_algo_pdsch_Read



<7.21.1.4 st_at_debug_algo_pbch_para_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2026     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.1.4
</7.21.1.4 st_at_debug_algo_pbch_para_Read



<7.21.1.5 st_at_debug_algo_mpdcch_para_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2026     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.1.5
</7.21.1.5 st_at_debug_algo_mpdcch_para_Read



<7.21.1.6 st_at_debug_pdsch_err_para_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2026     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.1.6
</7.21.1.6 st_at_debug_pdsch_err_para_Read




<7.21.2 st_at_l1cc_lte_debug_assert_cfg_para[1]_Read>
     id 2
</7.21.2 st_at_l1cc_lte_debug_assert_cfg_para[1]_Read>


<7.21.2.1 st_at_debug_mpdcch_miss_dci_para_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2050     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.2.1
</7.21.2.1 st_at_debug_mpdcch_miss_dci_para_Read


<7.21.2.2 st_at_debug_mpdcch_false_dci_para_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2050     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.2.2
</7.21.2.2 st_at_debug_mpdcch_false_dci_para_Read




<7.21.2.3 st_at_debug_algo_pdsch_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2050     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.2.3
</7.21.2.3 st_at_debug_algo_pdsch_Read



<7.21.2.4 st_at_debug_algo_pbch_para_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2050     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.2.4
</7.21.2.4 st_at_debug_algo_pbch_para_Read



<7.21.2.5 st_at_debug_algo_mpdcch_para_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2050     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.2.5
</7.21.2.5 st_at_debug_algo_mpdcch_para_Read



<7.21.2.6 st_at_debug_pdsch_err_para_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2050     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.2.6
</7.21.2.6 st_at_debug_pdsch_err_para_Read



<7.21.3 st_at_l1cc_lte_debug_assert_cfg_para[2]_Read>
     id 2
</7.21.3 st_at_l1cc_lte_debug_assert_cfg_para[2]_Read>


<7.21.3.1 st_at_debug_mpdcch_miss_dci_para_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2074     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.3.1
</7.21.3.1 st_at_debug_mpdcch_miss_dci_para_Read


<7.21.3.2 st_at_debug_mpdcch_false_dci_para_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2074     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.3.2
</7.21.3.2 st_at_debug_mpdcch_false_dci_para_Read




<7.21.3.3 st_at_debug_algo_pdsch_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2074     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.3.3
</7.21.3.3 st_at_debug_algo_pdsch_Read



<7.21.3.4 st_at_debug_algo_pbch_para_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2074     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.3.4
</7.21.3.4 st_at_debug_algo_pbch_para_Read



<7.21.3.5 st_at_debug_algo_mpdcch_para_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2074     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.3.5
</7.21.3.5 st_at_debug_algo_mpdcch_para_Read



<7.21.3.6 st_at_debug_pdsch_err_para_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2074     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.3.6
</7.21.3.6 st_at_debug_pdsch_err_para_Read



<7.21.4 st_at_l1cc_lte_debug_assert_cfg_para[3]_Read>
     id 2
</7.21.4 st_at_l1cc_lte_debug_assert_cfg_para[3]_Read>


<7.21.4.1 st_at_debug_mpdcch_miss_dci_para_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2098     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.4.1
</7.21.4.1 st_at_debug_mpdcch_miss_dci_para_Read


<7.21.4.2 st_at_debug_mpdcch_false_dci_para_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2098     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.4.2
</7.21.4.2 st_at_debug_mpdcch_false_dci_para_Read




<7.21.4.3 st_at_debug_algo_pdsch_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2098     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.4.3
</7.21.4.3 st_at_debug_algo_pdsch_Read



<7.21.4.4 st_at_debug_algo_pbch_para_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2098     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.4.4
</7.21.4.4 st_at_debug_algo_pbch_para_Read



<7.21.4.5 st_at_debug_algo_mpdcch_para_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2098     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.4.5
</7.21.4.5 st_at_debug_algo_mpdcch_para_Read



<7.21.4.6 st_at_debug_pdsch_err_para_Read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      2098     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21.4.6
</7.21.4.6 st_at_debug_pdsch_err_para_Read








<<8. Phy l1cc control WRITE>>

<8.1 st_at_l1cc_lte_dl_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     100   0..162            NV_WRITE     |nochange;|
    offset         s32     s32     0     0..0xffffffff     offset       |nochange;|
    length         s32     s32     8     0..0xffffffff     length       |nochange;|
    
    param    stringArray     begin

       u16_mib_ant_blind_start          u16   u16   0    0..0xffff     mib              |select;0:1antenna;1:2antenna;2:4antenna;0xffff:Invalid;|
       u16_sib1_uldl_cfg_blind_start    u16   u16   0    0..0xffff     sib1     |select;0:1-5;1:0;2:6;0xffff:Invalid;|
       u16_pdsch_countine_crc_err_num   u16   u16   0    0..0xffff     pdsch                  |select;3;4;5;6;7;8;9;10;11;12;13;14;15;16;17;18;19;20;21;22;23;24;25;26;27;28;29;30;0xffff:Invalid;|             
       u16_reseaved                     u16   u16   0    0..0xffff                                      |input;|
             
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.1 st_at_l1cc_lte_dl_ctrl_para_WRITE>



<8.2 st_at_l1cc_lte_ul_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2      0..1              Static_NVM   |nochange;|
    operationType  s32     s32     101    0..162            NV_WRITE     |nochange;|
    offset         s32     s32     8      0..0xffffffff     offset       |nochange;|
    length         s32     s32     12     0..12             length       |nochange;|
    
    param    stringArray     begin

       u16_prach_preamble_id         u16   u16   0    0..63        preamble_ID          |input;|
       u16_ul_apc                    u16   u16   0    0..69        APC0~69              |input;|
       u16_ul_ta                     u16   u16   0    0..20512     TA                     |input;|
       b_srs_mask_flag               u16   u16   0    0..20512     SRS                    |select;1:true;0:false;|
  
       s16_prach_apc_adjust          u16   u16   0    0..1         PRACH_APC            |select;0:;1:;|
       u16_reseaved                  u16   u16   0    0..0xffff                           |input;|
         
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.2 st_at_l1cc_lte_ul_ctrl_para_WRITE>



// st_at_l1cc_lte_freqmeas_freqpara_ctrl_t       st_at_l1cc_lte_freqmeas_ctrl_freq_para[9];  
// AT,9[freq]freq*/
      
<8.3 st_at_l1cc_lte_freqmeas_ctrl_freq_para_WRITE>
    id 1
    HideFlag 1       
</8.3 st_at_l1cc_lte_freqmeas_ctrl_freq_para_WRITE>



<8.3.1 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[0]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     102    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     20     0..0xffffffff      offset       |nochange;|
    length         s32     s32     16     0..576             length       |nochange;|
    
    param    stringArray     begin

        st_at_l1cc_lte_freqmeas_ctrl_freq_para[0]      struct       begin

                u16_lte_freq         u16   u16   0    0..0xffff                  |input;|
                u16_meas_agc         u16   u16   0    0..95            AGC     |input;|
                u16_meas_type        u16   u16   0    1..3                   |select;0x1:;0x02:;0x3:+;|
                u16_meas_bw          u16   u16   0    0..100                 |select;6;15;25;50;75;100;|
                u16_meas_cell_num    u16   u16   0    1..16                  |select;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;16;|

                /// UINT16  u16_reseaved[3]
                u16_reseaved[3]    struct      begin       
                     u16_reseaved[0]       u16   u16   0    0..0xffff     u16_reseaved[0]       |input;|
                     u16_reseaved[1]       u16   u16   0    0..0xffff     u16_reseaved[1]       |input;|
                     u16_reseaved[2]       u16   u16   0    0..0xffff     u16_reseaved[2]       |input;|
                u16_reseaved[3]    struct      end
       
        st_at_l1cc_lte_freqmeas_ctrl_freq_para[0]      struct       end

    param    stringArray     end

    true  OK
    false ERROR
    HideFlag 1    
</8.3.1 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[0]_WRITE>



<8.3.2 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[1]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     102    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     36     0..0xffffffff     offset        |nochange;|
    length         s32     s32     16     0..16             length        |nochange;|
    
    param    stringArray     begin

        st_at_l1cc_lte_freqmeas_ctrl_freq_para[1]      struct       begin

                u16_lte_freq         u16   u16   0    0..0xffff                  |input;|
                u16_meas_agc         u16   u16   0    0..95            AGC     |input;|
                u16_meas_type        u16   u16   0    1..3                   |select;0x1:;0x02:;0x3:+;|
                u16_meas_bw          u16   u16   0    0..100                 |select;6;15;25;50;75;100;|
                u16_meas_cell_num    u16   u16   0    1..16                  |select;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;16;|
               
                /// UINT16  u16_reseaved[3]
                u16_reseaved[3]    struct      begin       
                     u16_reseaved[0]       u16   u16   0    0..0xffff     u16_reseaved[0]       |input;|
                     u16_reseaved[1]       u16   u16   0    0..0xffff     u16_reseaved[1]       |input;|
                     u16_reseaved[2]       u16   u16   0    0..0xffff     u16_reseaved[2]       |input;|
                u16_reseaved[3]    struct      end
      
        st_at_l1cc_lte_freqmeas_ctrl_freq_para[1]      struct       end

    param    stringArray     end

    true  OK
    false ERROR
    HideFlag 1    
                
</8.3.2 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[1]_WRITE>




<8.3.3 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[2]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     102    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     52     0..0xffffffff      offset       |nochange;|
    length         s32     s32     16     0..16              length       |nochange;|
    
    param    stringArray     begin

        st_at_l1cc_lte_freqmeas_ctrl_freq_para[2]      struct       begin

                u16_lte_freq         u16   u16   0    0..0xffff                  |input;|
                u16_meas_agc         u16   u16   0    0..95            AGC     |input;|
                u16_meas_type        u16   u16   0    1..3                   |select;0x1:;0x02:;0x3:+;|
                u16_meas_bw          u16   u16   0    0..100                 |select;6;15;25;50;75;100;|
                u16_meas_cell_num    u16   u16   0    1..16                  |select;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;16;|
               
                /// UINT16  u16_reseaved[3]
                u16_reseaved[3]    struct      begin       
                     u16_reseaved[0]       u16   u16   0    0..0xffff     u16_reseaved[0]       |input;|
                     u16_reseaved[1]       u16   u16   0    0..0xffff     u16_reseaved[1]       |input;|
                     u16_reseaved[2]       u16   u16   0    0..0xffff     u16_reseaved[2]       |input;|
                u16_reseaved[3]    struct      end      
       
        st_at_l1cc_lte_freqmeas_ctrl_freq_para[2]      struct       end

    param    stringArray     end

    true  OK
    false ERROR
    HideFlag 1    
                
</8.3.3 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[2]_WRITE>




<8.3.4 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[3]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     102    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     68     0..0xffffffff     offset        |nochange;|
    length         s32     s32     16     0..16             length        |nochange;|
    
    param    stringArray     begin

        st_at_l1cc_lte_freqmeas_ctrl_freq_para[3]      struct       begin

                u16_lte_freq         u16   u16   0    0..0xffff                  |input;|
                u16_meas_agc         u16   u16   0    0..95            AGC     |input;|
                u16_meas_type        u16   u16   0    1..3                   |select;0x1:;0x02:;0x3:+;|
                u16_meas_bw          u16   u16   0    0..100                 |select;6;15;25;50;75;100;|
                u16_meas_cell_num    u16   u16   0    1..16                  |select;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;16;|
                  
                /// UINT16  u16_reseaved[3]
                u16_reseaved[3]    struct      begin       
                     u16_reseaved[0]       u16   u16   0    0..0xffff     u16_reseaved[0]       |input;|
                     u16_reseaved[1]       u16   u16   0    0..0xffff     u16_reseaved[1]       |input;|
                     u16_reseaved[2]       u16   u16   0    0..0xffff     u16_reseaved[2]       |input;|
                u16_reseaved[3]    struct      end      
       
        st_at_l1cc_lte_freqmeas_ctrl_freq_para[3]      struct       end

    param    stringArray     end

    true  OK
    false ERROR
    HideFlag 1    
                
</8.3.4 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[3]_WRITE>





<8.3.5 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[4]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     2     0..1               Static_NVM   |nochange;|
    operationType  s32     s32     102   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     84    0..0xffffffff     offset        |nochange;|
    length         s32     s32     16    0..16             length        |nochange;|
    
    param    stringArray     begin

        st_at_l1cc_lte_freqmeas_ctrl_freq_para[4]      struct       begin

                u16_lte_freq         u16   u16   0    0..0xffff                  |input;|
                u16_meas_agc         u16   u16   0    0..95            AGC     |input;|
                u16_meas_type        u16   u16   0    1..3                   |select;0x1:;0x02:;0x3:+;|
                u16_meas_bw          u16   u16   0    0..100                 |select;6;15;25;50;75;100;|
                u16_meas_cell_num    u16   u16   0    1..16                  |select;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;16;|
  
                
                /// UINT16  u16_reseaved[3]
                u16_reseaved[3]    struct      begin       
                     u16_reseaved[0]       u16   u16   0    0..0xffff     u16_reseaved[0]       |input;|
                     u16_reseaved[1]       u16   u16   0    0..0xffff     u16_reseaved[1]       |input;|
                     u16_reseaved[2]       u16   u16   0    0..0xffff     u16_reseaved[2]       |input;|
                u16_reseaved[3]    struct      end
      
        st_at_l1cc_lte_freqmeas_ctrl_freq_para[4]      struct       end

    param    stringArray     end

    true  OK
    false ERROR
    HideFlag 1    
                
</8.3.5 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[4]_WRITE>




<8.3.6 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[5]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     102    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     100    0..0xffffffff     offset        |nochange;|
    length         s32     s32     16     0..16             length        |nochange;|
    
    param    stringArray     begin

        st_at_l1cc_lte_freqmeas_ctrl_freq_para[5]      struct       begin

                u16_lte_freq         u16   u16   0    0..0xffff                  |input;|
                u16_meas_agc         u16   u16   0    0..95            AGC     |input;|
                u16_meas_type        u16   u16   0    1..3                   |select;0x1:;0x02:;0x3:+;|
                u16_meas_bw          u16   u16   0    0..100                 |select;6;15;25;50;75;100;|
                u16_meas_cell_num    u16   u16   0    1..16                  |select;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;16;|
                
                /// UINT16  u16_reseaved[3]
                u16_reseaved[3]    struct      begin       
                     u16_reseaved[0]       u16   u16   0    0..0xffff     u16_reseaved[0]       |input;|
                     u16_reseaved[1]       u16   u16   0    0..0xffff     u16_reseaved[1]       |input;|
                     u16_reseaved[2]       u16   u16   0    0..0xffff     u16_reseaved[2]       |input;|
                u16_reseaved[3]    struct      end
      
        st_at_l1cc_lte_freqmeas_ctrl_freq_para[5]      struct       end

    param    stringArray     end

    true  OK
    false ERROR
    HideFlag 1    
               
</8.3.6 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[5]_WRITE>




<8.3.7 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[6]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     102    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     116    0..0xffffffff      offset       |nochange;|
    length         s32     s32     16     0..16              length       |nochange;|
    
    param    stringArray     begin

        st_at_l1cc_lte_freqmeas_ctrl_freq_para[6]      struct       begin

                u16_lte_freq         u16   u16   0    0..0xffff                  |input;|
                u16_meas_agc         u16   u16   0    0..95            AGC     |input;|
                u16_meas_type        u16   u16   0    1..3                   |select;0x1:;0x02:;0x3:+;|
                u16_meas_bw          u16   u16   0    0..100                 |select;6;15;25;50;75;100;|
                u16_meas_cell_num    u16   u16   0    1..16                  |select;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;16;|
               
                /// UINT16  u16_reseaved[3]
                u16_reseaved[3]    struct      begin       
                     u16_reseaved[0]       u16   u16   0    0..0xffff     u16_reseaved[0]       |input;|
                     u16_reseaved[1]       u16   u16   0    0..0xffff     u16_reseaved[1]       |input;|
                     u16_reseaved[2]       u16   u16   0    0..0xffff     u16_reseaved[2]       |input;|
                u16_reseaved[3]    struct      end
      
        st_at_l1cc_lte_freqmeas_ctrl_freq_para[6]      struct       end

    param    stringArray     end

    true  OK
    false ERROR
    HideFlag 1    
                
</8.3.7 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[6]_WRITE>




<8.3.8 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[7]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     102    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     132    0..0xffffffff      offset       |nochange;|
    length         s32     s32     16     0..16              length       |nochange;|
    
    param    stringArray     begin

        st_at_l1cc_lte_freqmeas_ctrl_freq_para[7]      struct       begin

                u16_lte_freq         u16   u16   0    0..0xffff                  |input;|
                u16_meas_agc         u16   u16   0    0..95            AGC     |input;|
                u16_meas_type        u16   u16   0    1..3                   |select;0x1:;0x02:;0x3:+;|
                u16_meas_bw          u16   u16   0    0..100                 |select;6;15;25;50;75;100;|
                u16_meas_cell_num    u16   u16   0    1..16                  |select;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;16;|
                 
                /// UINT16  u16_reseaved[3]
                u16_reseaved[3]    struct      begin       
                     u16_reseaved[0]       u16   u16   0    0..0xffff     u16_reseaved[0]       |input;|
                     u16_reseaved[1]       u16   u16   0    0..0xffff     u16_reseaved[1]       |input;|
                     u16_reseaved[2]       u16   u16   0    0..0xffff     u16_reseaved[2]       |input;|
                u16_reseaved[3]    struct      end
      
        st_at_l1cc_lte_freqmeas_ctrl_freq_para[7]      struct       end

    param    stringArray     end

    true  OK
    false ERROR
    HideFlag 1    
                
</8.3.8 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[7]_WRITE>




<8.3.9 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[8]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     102    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     148    0..0xffffffff      offset       |nochange;|
    length         s32     s32     16     0..16              length       |nochange;|
    
    param    stringArray     begin

        st_at_l1cc_lte_freqmeas_ctrl_freq_para[8]      struct       begin

                u16_lte_freq         u16   u16   0    0..0xffff                  |input;|
                u16_meas_agc         u16   u16   0    0..95            AGC     |input;|
                u16_meas_type        u16   u16   0    1..3                   |select;0x1:;0x02:;0x3:+;|
                u16_meas_bw          u16   u16   0    0..100                 |select;6;15;25;50;75;100;|
                u16_meas_cell_num    u16   u16   0    1..16                  |select;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;16;|
                
                /// UINT16  u16_reseaved[3]
                u16_reseaved[3]    struct      begin       
                     u16_reseaved[0]       u16   u16   0    0..0xffff     u16_reseaved[0]       |input;|
                     u16_reseaved[1]       u16   u16   0    0..0xffff     u16_reseaved[1]       |input;|
                     u16_reseaved[2]       u16   u16   0    0..0xffff     u16_reseaved[2]       |input;|
                u16_reseaved[3]    struct      end
      
        st_at_l1cc_lte_freqmeas_ctrl_freq_para[8]      struct       end

    param    stringArray     end

    true  OK
    false ERROR
    HideFlag 1    
                
</8.3.9 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[8]_WRITE>



// st_at_l1cc_lte_freqmeas_cellpara_ctrl_t       st_at_l1cc_lte_freqmeas_ctrl_cell_para[9][2];   
// AT[freq][cellgroup]freqcellgroupcellgroup8*/

<8.4 st_at_l1cc_lte_freqmeas_ctrl_cell_para_WRITE>
    id    1
    HideFlag 1        
</8.4 st_at_l1cc_lte_freqmeas_ctrl_cell_para_WRITE>



<8.4.1 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[0]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     2     0..1               Static_NVM   |nochange;|
    operationType  s32     s32     103   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     164    0..0xffffffff     offset       |nochange;|
    length         s32     s32     128    0..128            length       |nochange;|
    
    param    stringArray     begin

           st_at_l1cc_lte_freqmeas_ctrl_cell_para[0][2]     struct      begin

              st_at_l1cc_lte_freqmeas_ctrl_cell_para[0][0]     struct      begin
       
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                          st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                       st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[0][0]     struct      end
       
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[0][1]     struct      begin
           
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                          st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                       st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[7]     struct       end


                    st_meas_cell_cfg[8]     struct       end
                           
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[0][1]     struct      end
       
           st_at_l1cc_lte_freqmeas_ctrl_cell_para[0][2]    struct      end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.4.1 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[0]_WRITE>


;

<8.4.2 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[1]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     103    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     292    0..0xffffffff      offset       |nochange;|
    length         s32     s32     128    0..128             length       |nochange;|
    
    param    stringArray     begin

           st_at_l1cc_lte_freqmeas_ctrl_cell_para[1][2]     struct      begin

              st_at_l1cc_lte_freqmeas_ctrl_cell_para[1][0]     struct      begin
       
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                          st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                       st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[1][0]     struct      end
       
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[1][1]     struct      begin
           
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                          st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                       st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
                           
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[1][1]     struct      end
       
           st_at_l1cc_lte_freqmeas_ctrl_cell_para[1][2]    struct      end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.4.2 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[1]_WRITE>





<8.4.3 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[2]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     103    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     420    0..0xffffffff      offset       |nochange;|
    length         s32     s32     128    0..128             length       |nochange;|
    
    param    stringArray     begin

           st_at_l1cc_lte_freqmeas_ctrl_cell_para[2][2]     struct      begin

              st_at_l1cc_lte_freqmeas_ctrl_cell_para[2][0]     struct      begin
       
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                          st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                       st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[2][0]     struct      end
       
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[2][1]     struct      begin
           
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                          st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                       st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
                           
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[2][1]     struct      end
       
           st_at_l1cc_lte_freqmeas_ctrl_cell_para[2][2]    struct      end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.4.3 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[2]_WRITE>




<8.4.4 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[3]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     103    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     548    0..0xffffffff      offset       |nochange;|
    length         s32     s32     128    0..128             length       |nochange;|
    
    param    stringArray     begin

           st_at_l1cc_lte_freqmeas_ctrl_cell_para[3][2]     struct      begin

              st_at_l1cc_lte_freqmeas_ctrl_cell_para[3][0]     struct      begin
       
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                          st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                       st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
                    
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[3][0]     struct      end
       
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[3][1]     struct      begin
           
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                          st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                       st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
                           
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[3][1]     struct      end
       
           st_at_l1cc_lte_freqmeas_ctrl_cell_para[3][2]    struct      end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.4.4 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[3]_WRITE>




<8.4.5 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[4]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     103    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     676    0..0xffffffff      offset       |nochange;|
    length         s32     s32     128    0..128             length       |nochange;|
    
    param    stringArray     begin

           st_at_l1cc_lte_freqmeas_ctrl_cell_para[4][2]     struct      begin

              st_at_l1cc_lte_freqmeas_ctrl_cell_para[4][0]     struct      begin
       
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                          st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                       st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[4][0]     struct      end
       
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[4][1]     struct      begin
           
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                          st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                       st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
                           
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[4][1]     struct      end
       
           st_at_l1cc_lte_freqmeas_ctrl_cell_para[4][2]    struct      end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.4.5 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[4]_WRITE>




<8.4.6 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[5]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     103    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     804    0..0xffffffff      offset       |nochange;|
    length         s32     s32     128    0..128             length       |nochange;|
    
    param    stringArray     begin

           st_at_l1cc_lte_freqmeas_ctrl_cell_para[5][2]     struct      begin

              st_at_l1cc_lte_freqmeas_ctrl_cell_para[5][0]     struct      begin
       
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                          st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                       st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[5][0]     struct      end
       
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[5][1]     struct      begin
           
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                          st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                       st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
                           
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[5][1]     struct      end
       
           st_at_l1cc_lte_freqmeas_ctrl_cell_para[5][2]    struct      end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.4.6 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[5]_WRITE>





<8.4.7 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[6]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     2      0..1                Static_NVM   |nochange;|
    operationType  s32     s32     103    0..162              NV_WRITE     |nochange;|
    offset         s32     s32     932    0..0xffffffff       offset       |nochange;|
    length         s32     s32     128    0..128              length       |nochange;|
    
    param    stringArray     begin

           st_at_l1cc_lte_freqmeas_ctrl_cell_para[6][2]     struct      begin

              st_at_l1cc_lte_freqmeas_ctrl_cell_para[6][0]     struct      begin
       
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                          st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                       st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
                    
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[6][0]     struct      end
       
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[6][1]     struct      begin
           
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                          st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                       st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
                           
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[6][1]     struct      end
       
           st_at_l1cc_lte_freqmeas_ctrl_cell_para[6][2]    struct      end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.4.7 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[6]_WRITE>




<8.4.8 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[7]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     103    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1060   0..0xffffffff      offset       |nochange;|
    length         s32     s32     128    0..128             length       |nochange;|
    
    param    stringArray     begin

           st_at_l1cc_lte_freqmeas_ctrl_cell_para[7][2]     struct      begin

              st_at_l1cc_lte_freqmeas_ctrl_cell_para[7][0]     struct      begin
       
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                          st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                       st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[7][0]     struct      end
       
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[7][1]     struct      begin
           
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                          st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                       st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
                           
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[7][1]     struct      end
       
           st_at_l1cc_lte_freqmeas_ctrl_cell_para[7][2]    struct      end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.4.8 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[7]_WRITE>




<8.4.9 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[8]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     103    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1188   0..0xffffffff      offset       |nochange;|
    length         s32     s32     128    0..128             length       |nochange;|
    
    param    stringArray     begin

           st_at_l1cc_lte_freqmeas_ctrl_cell_para[8][2]     struct      begin

              st_at_l1cc_lte_freqmeas_ctrl_cell_para[8][0]     struct      begin
       
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                          st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                       st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[8][0]     struct      end
       
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[8][1]     struct      begin
           
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                          st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                       st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       ID                       |input;|
                             u16_cp_type                   u16   u16   0    0..1         CP                   |select;0:CP;1:CP;|
                             u32_sync_offset               u32   u32   0    0..307200    syncoffset             |input;|                 
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
                           
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[8][1]     struct      end
       
           st_at_l1cc_lte_freqmeas_ctrl_cell_para[8][2]    struct      end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.4.9 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[8]_WRITE>





<8.5 st_at_l1cc_lte_sync_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     104    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1316   0..0xffffffff      offset       |nochange;|
    length         s32     s32     16     0..16              length       |nochange;|
    
    param    stringArray     begin

       b_cellsearch_blind_id_enalbe_flag         u16   u16   0    0..1        ID          |select;1:;0:;|
       b_cellsearch_fix_freq_enalbe_flag         u16   u16   0    0..1              |select;1:;0:;|
       u16_cellsearch_fix_freq                   u16   u16   0    0..20512                      |input;|
       b_cellsearch_fix_cell_id_enalbe_flag      u16   u16   0    0..1        id    |select;1:;0:;|
       u16_cellsearch_fix_cell_id                u16   u16   0    0..503                      |input;| 
       
       /// UINT16  u16_reseaved[3]
       u16_reseaved[3]    struct      begin       
           u16_reseaved[0]         u16   u16   0    0..0xffff     u16_reseaved[0]          |input;|
           u16_reseaved[1]         u16   u16   0    0..0xffff     u16_reseaved[1]          |input;|
           u16_reseaved[2]         u16   u16   0    0..0xffff     u16_reseaved[2]          |input;|
       u16_reseaved[3]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.5 st_at_l1cc_lte_sync_ctrl_para_WRITE>



<8.6 st_at_l1cc_lte_server_cellmeas_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     105    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1332   0..0xffffffff      offset       |nochange;|
    length         s32     s32     72     0..32              length       |nochange;|
    
    param    stringArray     begin
      
        // 
        u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
        u16_start_req_num         u16     u16     0     0x00..0xFFFF        u16_start_req_num         |input|  
        u16_start_delay_sf_num    u16     u16     0     0x00..0xFFFF        u16_start_delay_sf_num    |input|  

        // 
        u16_targetcell_type       u16     u16     0     0x00..0xFFFF              |select;0:;1:cgi/bg;|

        // 
        //l1cc_lte_meas_ctrl_set_bit_t  un_measpwr_ctrl_bitmap;   /*bitmap */
        un_measpwr_ctrl_bitmap          bitgroup       begin     u16
             bit0        u16       u16       0        0..1        b16_agc_set_flag                      |select;0:disabe;1:Enable;|
             bit1        u16       u16       0        0..1        b16_coeff_sinr_set_flag               |select;0:disabe;1:Enable;|
             bit2        u16       u16       0        0..1        b16_trms_set_flag                     |select;0:disabe;1:Enable;|
             bit3        u16       u16       0        0..1        b16_dopple_set_flag                   |select;0:disabe;1:Enable;|
             bit4        u16       u16       0        0..1        b16_sigma_set_flag                    |select;0:disabe;1:Enable;|
             bit5        u16       u16       1        0..1        b16_irt_set_flag                      |select;0:disabe;1:Enable;|
             bit6        u16       u16       1        0..1        b16_afc_set_flag                      |select;0:disabe;1:Enable;|
             bit7        u16       u16       0        0..1        b16_irt_afc_close_set_flag            |select;0:disabe;1:Enable;|
             bit8        u16       u16       1        0..1        b16_meas_out_para_ctrl_reseaved       |select;0:disabe;1:Enable;|
             bit9        u16       u16       1        0..1        b16_meas_out_para_ctrl_reseaved       |select;0:disabe;1:Enable;|
             bit10       u16       u16       1        0..1        b16_meas_out_para_ctrl_reseaved       |select;0:disabe;1:Enable;|
             bit11       u16       u16       1        0..1        b16_meas_out_para_ctrl_reseaved       |select;0:disabe;1:Enable;|
             bit12       u16       u16       1        0..1        b16_meas_out_para_ctrl_reseaved       |select;0:disabe;1:Enable;|
             bit13       u16       u16       1        0..1        b16_meas_out_para_ctrl_reseaved       |select;0:disabe;1:Enable;|
             bit14       u16       u16       1        0..1        b16_meas_out_para_ctrl_reseaved       |select;0:disabe;1:Enable;|
             bit15       u16       u16       1        0..1        b16_meas_out_para_ctrl_reseaved       |select;0:disabe;1:Enable;|
             
        un_measpwr_ctrl_bitmap          bitgroup       end                                  

        u16_agc                        u16     u16     0x00     0..95               AGC                |input|
        u16_coeff_qf_sinr_linevalue    u16     u16     0x00     0..1000             coeff_qf_sinr      |input|  
        u16_coeff_qt_sinr_linevalue    u16     u16     0x00     0..1000             coeff_qt_sinr      |input|  
        u16_trms_index                 u16     u16     0x00     0..2                trms       |select;0:EPA;1:EVA;2:ETU;|
        u16_dopple_index               u16     u16     0x00     0..2                doppler    |select;0:5Hz;1:70Hz;2:300Hz;|  
        u16_sigma_agc                  u16     u16     0x00     0..95               sigma_agc          |input|  
        s16_afc_set                    s16     s16     0x00     -3276..32767        afc                |input|
        u32_sigma                      u32     u32     0x00     0x00..0xFFFFFFFF    sigma              |input|  
        s32_irt_set                    s32     s32     0x00     -30719..307200      irt                |input|  
       
       // u16  u16_reseaved[20]
       u16_reseaved[20]     struct     begin
           u16_reseaved[0]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[1]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[2]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[3]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[4]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[5]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[6]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[7]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[8]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[9]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  

           u16_reseaved[10]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[11]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[12]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[13]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[14]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[15]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[16]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[17]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[18]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[19]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
     
       u16_reseaved[20]     struct     end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.6 st_at_l1cc_lte_server_cellmeas_ctrl_para_WRITE>




// st_at_l1cc_lte_test_line_ctrl_t
<8.7 st_at_l1cc_lte_test_line_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     106    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1404   0..0xffffffff      offset       |nochange;|
    length         s32     s32     40     0..64              length       |nochange;|
    
    param    stringArray     begin

       
       // st_at_monitor_cfg_t st_monitor_cfg[8];  /**/      
       st_monitor_cfg[8]       struct    begin
       
           st_monitor_cfg[0]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767                 |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767                   |input;|
           st_monitor_cfg[0]       struct    end

           st_monitor_cfg[1]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767                 |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767                   |input;|
           st_monitor_cfg[1]       struct    end

           st_monitor_cfg[2]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767                 |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767                   |input;|
           st_monitor_cfg[2]       struct    end

           st_monitor_cfg[3]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767                 |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767                   |input;|
           st_monitor_cfg[3]       struct    end

           st_monitor_cfg[4]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767                 |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767                   |input;|
           st_monitor_cfg[4]       struct    end

           st_monitor_cfg[5]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767                 |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767                   |input;|
           st_monitor_cfg[5]       struct    end

           st_monitor_cfg[6]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767                 |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767                   |input;|
           st_monitor_cfg[6]       struct    end

           st_monitor_cfg[7]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767                 |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767                   |input;|
           st_monitor_cfg[7]       struct    end

       st_monitor_cfg[8]       struct    end
       
       u16_monotor_enable      u16   u16    0    0..1                 |select;1:;0:;|

       /// UINT16  u16_reseaved[3]
       u16_reseaved[3]    struct      begin      
           u16_reseaved[0]         u16   u16   0    0..0xffff     u16_reseaved[0]          |input;|
           u16_reseaved[1]         u16   u16   0    0..0xffff     u16_reseaved[1]          |input;|
           u16_reseaved[2]         u16   u16   0    0..0xffff     u16_reseaved[2]          |input;|
       u16_reseaved[3]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.7 st_at_l1cc_lte_test_line_ctrl_para_WRITE>



<8.8 st_at_l1cc_lte_reg_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     107    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1444   0..0xffffffff      offset       |nochange;|
    length         s32     s32     64     0..64              length       |nochange;|
    
    param    stringArray     begin

        // st_at_write_reg_t   st_write_reg[4];    /*mem*/
        st_write_reg[4]       struct       begin
        
           st_write_reg[0]       struct       begin
               u32_reg_addr         u32   u32   0    0..0xffffffff          |input;|
               u32_reg_valu         u32   u32   0    0..0xffffffff              |input;|
           st_write_reg[0]       struct       end

           st_write_reg[1]       struct       begin
               u32_reg_addr         u32   u32   0    0..0xffffffff            |input;|
               u32_reg_valu         u32   u32   0    0..0xffffffff              |input;|
           st_write_reg[1]       struct       end

           st_write_reg[2]       struct       begin
               u32_reg_addr         u32   u32   0    0..0xffffffff            |input;|
               u32_reg_valu         u32   u32   0    0..0xffffffff              |input;|
           st_write_reg[2]       struct       end

           st_write_reg[3]       struct       begin
               u32_reg_addr         u32   u32   0    0..0xffffffff            |input;|
               u32_reg_valu         u32   u32   0    0..0xffffffff              |input;|
           st_write_reg[3]       struct       end

        st_write_reg[4]       struct       end
        
        
        // st_at_Read_reg_t    st_Read_reg[4]; /*mem*/
        st_Read_reg[4]        struct       begin
        
             st_Read_reg[0]        struct       begin  
                u32_reg_addr        u32   u32   0    0..0xffffffff            |input;|
                u32_reg_len         u32   u32   0    0..0xffffffff                |input;|
             st_Read_reg[0]        struct       end

             st_Read_reg[1]        struct       begin  
                u32_reg_addr        u32   u32   0    0..0xffffffff            |input;|
                u32_reg_len         u32   u32   0    0..0xffffffff                |input;|
             st_Read_reg[1]        struct       end

             st_Read_reg[2]        struct       begin  
                u32_reg_addr        u32   u32   0    0..0xffffffff            |input;|
                u32_reg_len         u32   u32   0    0..0xffffffff                |input;|
             st_Read_reg[2]        struct       end

             st_Read_reg[3]        struct       begin  
                u32_reg_addr        u32   u32   0    0..0xffffffff           |input;|
                u32_reg_len         u32   u32   0    0..0xffffffff               |input;|
             st_Read_reg[3]        struct       end

        st_Read_reg[4]        struct       end
 
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.8 st_at_l1cc_lte_reg_ctrl_para_WRITE>




<8.9 st_at_l1cc_lte_rf_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     108    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1508   0..0xffffffff      offset       |nochange;|
    length         s32     s32     16     0..64              length       |nochange;|
    
    param    stringArray     begin

       b_rf_iqbox_flag            u16   u16   0    0..1         IQRF           |select;1:IQBOX;0:RF;|
       b_rf_frame_extend_flag     u16   u16   0    0..2                    |select;1:;0:;|
       u16_rf_frame_extend_len    u16   u16   0    0..1         (1,2,4,8)    |select;1;2;4;8;|
       b_rf_wideband_flag         u16   u16   0    0..1              |select;1:;0:;|

       /// UINT16  u16_reseaved[4]
       u16_reseaved[4]    struct      begin      
           u16_reseaved[0]         u16   u16   0    0..0xffff     u16_reseaved[0]          |input;|
           u16_reseaved[1]         u16   u16   0    0..0xffff     u16_reseaved[1]          |input;|
           u16_reseaved[2]         u16   u16   0    0..0xffff     u16_reseaved[2]          |input;|
           u16_reseaved[3]         u16   u16   0    0..0xffff     u16_reseaved[3]          |input;| 
       u16_reseaved[4]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.9 st_at_l1cc_lte_rf_ctrl_para_WRITE>




<8.10 st_at_l1cc_lte_platform_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     109    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1524   0..0xffffffff      offset       |nochange;|
    length         s32     s32     16     0..64              length       |nochange;|
    
    param    stringArray     begin

      u16_rx_mpdcch_period_fix_flag      u16    u16   1  0..1       mpdcch()                  |select;0;1|
      u16_sib1_cemodeb_rep_max_value     u16    u16   0  0..0xFFFF  sib1                                      |input;|
      u16_startsymbol_d60_flag           u16    u16   0  0..1       mpdcchpdsch(D60)  |select;0;1|
      u16_rf_broken_flag                 u16    u16   0  0..1       RF                                            |select;0;1|
      u16_close_uldft_err_flag           u16    u16   0  0..1       ULDFT_ERR                                     |select;0:FALSE;1:TRUE;|
      u16_ldtc_2_int_flag                u16    u16   0  0..1       ldtc                                    |select;0:;1:;|

       /// u16  u16_reseaved[2]
       u16_reseaved[2]    struct      begin       
           u16_reseaved[0]         u16   u16   0    0..0xffff     u16_reseaved[0]          |input;|
           u16_reseaved[1]         u16   u16   0    0..0xffff     u16_reseaved[1]          |input;|  
       u16_reseaved[2]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.10 st_at_l1cc_lte_platform_ctrl_para_WRITE>





<8.11 st_at_l1cc_lte_pmi_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     110    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1540   0..0xffffffff      offset       |nochange;|
    length         s32     s32     64     0..64              length       |nochange;|
    
    param    stringArray     begin

         b_pmi_fix_report_flag         u16    u16    0    0..1        pmi         |select;0:;1:;|
         u16_pmi_report_type           u16    u16    0    0..1        pmi               |select;0:;1:;2:;|
         u16_wideband_pmi              u16    u16    0    0..0xffff   pmi                   |input;|
         u16_mband_pmi                 u16    u16    0    0..0xffff   pmi               |input;|

         // UINT16  u16_subband_pmi[25];    /*pmi*/
         u16_subband_pmi[25]      struct     begin
         
            u16_subband_pmi[0]         u16   u16   0    0..0xffff     pmi[0]          |input;|
            u16_subband_pmi[1]         u16   u16   0    0..0xffff     pmi[1]          |input;|
            u16_subband_pmi[2]         u16   u16   0    0..0xffff     pmi[2]          |input;|
            u16_subband_pmi[3]         u16   u16   0    0..0xffff     pmi[3]          |input;|
            u16_subband_pmi[4]         u16   u16   0    0..0xffff     pmi[4]          |input;|
            u16_subband_pmi[5]         u16   u16   0    0..0xffff     pmi[5]          |input;|
            u16_subband_pmi[6]         u16   u16   0    0..0xffff     pmi[6]          |input;|
            u16_subband_pmi[7]         u16   u16   0    0..0xffff     pmi[7]          |input;|
            u16_subband_pmi[8]         u16   u16   0    0..0xffff     pmi[8]          |input;|
            u16_subband_pmi[9]         u16   u16   0    0..0xffff     pmi[9]          |input;|

            u16_subband_pmi[10]        u16   u16   0    0..0xffff     pmi[10]         |input;|
            u16_subband_pmi[11]        u16   u16   0    0..0xffff     pmi[11]         |input;|
            u16_subband_pmi[12]        u16   u16   0    0..0xffff     pmi[12]         |input;|
            u16_subband_pmi[13]        u16   u16   0    0..0xffff     pmi[13]         |input;|
            u16_subband_pmi[14]        u16   u16   0    0..0xffff     pmi[14]         |input;|
            u16_subband_pmi[15]        u16   u16   0    0..0xffff     pmi[15]         |input;|
            u16_subband_pmi[16]        u16   u16   0    0..0xffff     pmi[16]         |input;|
            u16_subband_pmi[17]        u16   u16   0    0..0xffff     pmi[17]         |input;|
            u16_subband_pmi[18]        u16   u16   0    0..0xffff     pmi[18]         |input;|
            u16_subband_pmi[19]        u16   u16   0    0..0xffff     pmi[19]         |input;|

            u16_subband_pmi[20]        u16   u16   0    0..0xffff     pmi[20]         |input;|
            u16_subband_pmi[21]        u16   u16   0    0..0xffff     pmi[21]         |input;|
            u16_subband_pmi[22]        u16   u16   0    0..0xffff     pmi[22]         |input;|
            u16_subband_pmi[23]        u16   u16   0    0..0xffff     pmi[23]         |input;|
            u16_subband_pmi[24]        u16   u16   0    0..0xffff     pmi[24]         |input;|
                              
         u16_subband_pmi[25]      struct     end
         
         
         // UINT16  u16_reseaved[3];    /**/
         u16_reseaved[3]    struct      begin       
            u16_reseaved[0]         u16   u16   0    0..0xffff     u16_reseaved[0]          |input;|
            u16_reseaved[1]         u16   u16   0    0..0xffff     u16_reseaved[1]          |input;|
            u16_reseaved[2]         u16   u16   0    0..0xffff     u16_reseaved[2]          |input;|
         u16_reseaved[3]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.11 st_at_l1cc_lte_pmi_ctrl_para_WRITE>




<8.12 st_at_l1cc_lte_cqi_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     111    0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1604   0..0xffffffff      offset       |nochange;|
    length         s32     s32     64     0..64              length       |nochange;|
    
    param    stringArray     begin

         b_cqi_fix_report_flag         u16    u16    0    0..1        cqi     |select;0:;1:;|
         u16_cqi_report_type           u16    u16    0    0..1        cqi           |select;0:;1:;2:;|
         u16_wideband_cqi              u16    u16    0    0..0xffff   cqi             |input;|
         u16_mband_cqi                 u16    u16    0    0..0xffff   cqi           |input;|

         // UINT16  u16_subband_cqi[25];    /*pmi*/
         u16_subband_cqi[25]      struct     begin
         
            u16_subband_cqi[0]         u16   u16   0    0..0xffff     pmi[0]          |input;|
            u16_subband_cqi[1]         u16   u16   0    0..0xffff     pmi[1]          |input;|
            u16_subband_cqi[2]         u16   u16   0    0..0xffff     pmi[2]          |input;|
            u16_subband_cqi[3]         u16   u16   0    0..0xffff     pmi[3]          |input;|
            u16_subband_cqi[4]         u16   u16   0    0..0xffff     pmi[4]          |input;|
            u16_subband_cqi[5]         u16   u16   0    0..0xffff     pmi[5]          |input;|
            u16_subband_cqi[6]         u16   u16   0    0..0xffff     pmi[6]          |input;|
            u16_subband_cqi[7]         u16   u16   0    0..0xffff     pmi[7]          |input;|
            u16_subband_cqi[8]         u16   u16   0    0..0xffff     pmi[8]          |input;|
            u16_subband_cqi[9]         u16   u16   0    0..0xffff     pmi[9]          |input;|

            u16_subband_cqi[10]        u16   u16   0    0..0xffff     pmi[10]         |input;|
            u16_subband_cqi[11]        u16   u16   0    0..0xffff     pmi[11]         |input;|
            u16_subband_cqi[12]        u16   u16   0    0..0xffff     pmi[12]         |input;|
            u16_subband_cqi[13]        u16   u16   0    0..0xffff     pmi[13]         |input;|
            u16_subband_cqi[14]        u16   u16   0    0..0xffff     pmi[14]         |input;|
            u16_subband_cqi[15]        u16   u16   0    0..0xffff     pmi[15]         |input;|
            u16_subband_cqi[16]        u16   u16   0    0..0xffff     pmi[16]         |input;|
            u16_subband_cqi[17]        u16   u16   0    0..0xffff     pmi[17]         |input;|
            u16_subband_cqi[18]        u16   u16   0    0..0xffff     pmi[18]         |input;|
            u16_subband_cqi[19]        u16   u16   0    0..0xffff     pmi[19]         |input;|

            u16_subband_cqi[20]        u16   u16   0    0..0xffff     pmi[20]         |input;|
            u16_subband_cqi[21]        u16   u16   0    0..0xffff     pmi[21]         |input;|
            u16_subband_cqi[22]        u16   u16   0    0..0xffff     pmi[22]         |input;|
            u16_subband_cqi[23]        u16   u16   0    0..0xffff     pmi[23]         |input;|
            u16_subband_cqi[24]        u16   u16   0    0..0xffff     pmi[24]         |input;|
                              
         u16_subband_cqi[25]      struct     end
         
         
         // UINT16  u16_reseaved[3];    /**/
         u16_reseaved[3]    struct      begin       
            u16_reseaved[0]         u16   u16   0    0..0xffff     u16_reseaved[0]          |input;|
            u16_reseaved[1]         u16   u16   0    0..0xffff     u16_reseaved[1]          |input;|
            u16_reseaved[2]         u16   u16   0    0..0xffff     u16_reseaved[2]          |input;|
         u16_reseaved[3]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.12 st_at_l1cc_lte_cqi_ctrl_para_WRITE>





<8.13 l1cc_lte_catm_get_data_cfg>
    id    1
    HideFlag 1        
</8.13 l1cc_lte_catm_get_data_cfg>


//  dl 
//   st_at_l1cc_lte_dl_get_data_cfg_req_t st_dl_get_data_para_req;
<8.13.1 st_dl_get_data_para_req_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      112      0..2              get_data        |nochange;|
    offset         s32     s32      1668     0..0xffffffff     offset          |nochange;|
    length         s32     s32      20       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
       
        un_dl_get_data_para struct begin
        
            b_dl_get_data_flag            u16       u16      0          0..1           dl                  |select;0:;1:;|
            u16_start_req_type            u16       u16      0          0..0xffff                      |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
            u16_start_req_num             u16       u16      0          0..0xffff      x       |input;|
            u16_end_cfg_type              u16       u16      0          0..1                               |select;1:n;2:;3:;|
            u16_end_sf_num                u16       u16      0          0..0xffff      n             |input;|
            u16_end_req_type              u16     u16        0          0..0xffff                |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
            u16_end_req_num               u16       u16      0          0..0xffff      y           |input;|

            //UINT16 u16_reserved[3]; 
            u16_reserved[3]       struct    begin
                 u16_reserved[0]    u16    u16    0       0..0xFFFF             |input;|
                 u16_reserved[1]    u16    u16    0       0..0xFFFF             |input;|
                 u16_reserved[2]    u16    u16    0       0..0xFFFF             |input;|            
            u16_reserved[3]       struct    end
           
       st_dlcnnt_get_data_para    struct    end
        
        
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.13.1 st_dl_get_data_para_req_WRITE>




// ul 
// st_at_l1cc_lte_ul_get_data_cfg_req_t st_ul_get_data_para_req;
<8.13.2 st_pucch_get_data_cfg_para_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      112      0..2              get_data        |nochange;|
    offset         s32     s32      1688     0..0xffffffff     offset          |nochange;|
    length         s32     s32      12       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
    
        b_ul_get_data_flag   u16   u16   1  0..1       ul     |select;0:;1:;|
        u16_ul_chn_id        u16   u16   6  0..63      u16_ul_chn_id      |select;1:PRACH;2:MSG3;3:PUSCH;4:PUCCH;5:SRS;|
       
        st_pucch_get_data_cfg_para       struct         begin
               
             u16_uci_type              u16     u16     1      1..3    PUCCHUCI       |select;1:SR;2:ACK;3:CSI;|
             u16_get_pucch_cnt         u16     u16     1      1..3    ypucch       |input;|
             u16_get_sr_send_req_cnt   u16     u16     1      1..3    xsr_send_req   |input;|
             u16_get_ack_csi_cnt       u16     u16     1      1..3    xACK/CSI   |input;|
               
       st_pucch_get_data_cfg_para        struct         end
                        
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.13.2 st_pucch_get_data_cfg_para_WRITE>





// meas
//   st_at_l1cc_lte_freqmeas_get_data_cfg_req_t st_freqmeas_get_data_para_req;
<8.13.3 st_freqmeas_get_data_para_req_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      112      0..2              get_data        |nochange;|
    offset         s32     s32      1700     0..0xffffffff     offset          |nochange;|
    length         s32     s32      52       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
                   
        b_freqmeas_get_data_flag   u16   u16   1            0..1       freqmeas        |select;0:;1;|
        u16_bhv_id                 u16   u16   0xFFFF       0..63      id                  |input;|


        // st_at_l1cc_lte_freqmeas_get_data_cfg_para_t st_freqmeas_get_data_cfg;
        st_freqmeas_get_data_cfg    struct     begin
         
            u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
            u16_freq               u16   u16   0xFFFF    0..0xFFFF    freqmeas       |input;|
            u16_event_type         u16   u16   0xFFFF    1,2,0xFFFF   freqmeas     |select;0xFFFF:;1:;2:;|
    
            // 
            u16_iddet_get_data_scene    u16   u16   0   0..4      iddet           |select;0:iddet;1:ID;2:ID;3:cp;4:;|
            
        
            //  st_at_l1cc_lte_freqmeas_iddet_cfg_para_t   st_iddet_cfg_para; 
            // iddet
            st_iddet_cfg_para       struct       begin
            
                u16_iddet_substep              u16    u16    0    0..0xFFFF       iddet         |input;|
                u16_valid_num                  u16    u16    0    0..3                    |select;0;1;2;3;|
                 
                u16_valid_cell_id[3]    struct     begin
                      u16_valid_cell_id[0]       u16    u16    0    0..0xFFFF       CellID        |input;|
                      u16_valid_cell_id[1]       u16    u16    0    0..0xFFFF       CellID        |input;|
                      u16_valid_cell_id[2]       u16    u16    0    0..0xFFFF       CellID        |input;|        
                u16_valid_cell_id[3]    struct     end 
                
                u16_valid_cell_cp_type[3]    struct     begin
                      u16_valid_cell_cp_type[0]       u16    u16    0    0..0xFFFF       cp        |input;|
                      u16_valid_cell_cp_type[1]       u16    u16    0    0..0xFFFF       cp        |input;|
                      u16_valid_cell_cp_type[2]       u16    u16    0    0..0xFFFF       cp        |input;|        
                u16_valid_cell_cp_type[3]    struct     end 
  
                u32_valid_cell_syncoffset[3]    struct     begin
                      u32_valid_cell_syncoffset[0]       u16    u16    0    0..0xFFFF               |input;|
                      u32_valid_cell_syncoffset[1]       u16    u16    0    0..0xFFFF               |input;|
                      u32_valid_cell_syncoffset[2]       u16    u16    0    0..0xFFFF               |input;|        
                u32_valid_cell_syncoffset[3]    struct     end
            
            st_iddet_cfg_para       struct       end
                        
            u16_reserved               u16     u16     0   0..0xFFFF                           |input;|                                  
            u16_meas_get_data_scene    u16     u16     0   0..4                 meas       |select;0:meas;1:rsrp;2:rsrq;3:measpwr;4:measpwrIRT_ValidFlag;|  
  
            // st_at_l1cc_lte_freqmeas_meas_cfg_para_t   st_meas_cfg_para; meas
            st_meas_cfg_para        struct      begin            
                u16_meas_cell_id    u16    u16    0    0..0xFFFF       Id                  |input;|
                u16_real_rsrp       u16    u16    0    0..0xFFFF       rsrp        |input;|  
                u16_real_rsrq       u16    u16    0    0..0xFFFF       rsrq        |input;|
                u16_real_subf_num   u16    u16    0    0..0xFFFF               |input;|            
            st_meas_cfg_para        struct      end            
            
        st_freqmeas_get_data_cfg    struct     end
        

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.13.3 st_freqmeas_get_data_para_req_WRITE>




// st_at_algo_lte_catm_measpwr_req_t             st_at_algo_lte_catm_measpwr_req_para;  /*MeasPwr*/
<8.14 st_at_algo_lte_catm_measpwr_req_para_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      113      0..2              get_data        |nochange;|
    offset         s32     s32      1752     0..0xffffffff     offset          |nochange;|
    length         s32     s32      112      0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
    
         u16_sync_subfnum          u16    u16   0      0..511              RT/AFC                                    |input;|
         u16_meas_wb_Index         u16    u16   0      0..5                                                        |select;0;1;2;3;4;5;|
         u16_soft_irt_en           u16    u16   0      0..1                SOFT_IRT                                    |select;0:Disable;1:Enable;|
         u16_soft_afc_en           u16    u16   0      0..1                SOFT_AFC                                    |select;0:Disable;1:Enable;|
         s16_soft_afc_value        s16    s16   0      -32768..32767       OFT_AFC                                       |input;|

         u16_afc_related_flag      u16    u16   0      0..1                afc_related_flag0                                   |select;0:;1:;|
         u16_afc_renum             u16    u16   0      0..5                AFC                                 |select;0:1;1:2;2:3;3:4;4:06;5:12;0xFF:1;|
         u16_afc_sigma_factor      u16    u16   0      0..32767            Sigma                                         |input;|
         u16_sigma_win;            u16    u16   1      1..80               SIGMA                                   |input;|
         u16_sigpwr_ofdmnum        u16    u16   0      0,1,3               SIGPWR                              |select;0:1;1:2;3:4;|
         
         u16_sigpwr_renum          u16    u16   1      1..100              SIGPWR                              |input;|
         u16_doppler_win           u16    u16   1      1..80               DOPPLER                                 |input;|
         s16_doppler_scale         s16    s16   0      -6..6               Noise(>0<0)                     |select;-6;-5;-4;-3;-2;-1;0;1;2;3;4;5;6;|
         u16_trms_t_th             u16    u16   1      1..90               TRMS                                        |input;|
         u16_trms_d_flag           u16    u16   0      0..1                TRMS                                        |select;0:;1:;| 
         
         u16_trms_dis_limit        u16    u16   1      1..63                                                           |input;|
         u16_trms_s_th             u16    u16   0      0..65535            Trms(Q20,1/100)                           |input;|
         u16_trms_n_th             u16    u16   0      0..65535            Trms(Q10,3)                               |input;|
         u16_rsrp_d_flag           u16    u16   0      0..1                RSRP                                        |select;0:;1:;|
         u16_rsrp_dis_limit        u16    u16   1      1..63                                                           |input;|
         
         u16_rsrp_compensate       u16    u16   0      3*log2(Factor)      RSRP                                          |input;|
         u16_rsrp_agcadjust        u16    u16   30     30                  rsrp_agcadjust                                      |input;|
         u16_rsrp_rssi_q           u16    u16   0      2*QIndata           rsrp_rssi_q                                         |input;|
         u16_rsrp_pow_q            u16    u16   0      2*QIndata           rsrp_pow_q                                          |input;|
         u16_rsrp_pow_pa           u16    u16   14     14..18              FFTIFFT                             |select;14;15;16;17;18;|
         
         u16_rsrp_beta             u16    u16   0      0..65535            RSRP(Q10,3)                             |input;|
         u16_irt_dis_limit         u16    u16   1      1..63                                                           |input;|
         u16_irt_ofdmnum           u16    u16   0      0,1,3               IRT                         |select;0:1;1:2;3:4;|
         u16_irt_s_th              u16    u16   0      0,1,3               IRT(Q15,0.95*2^15)              |input;|
         u16_irt_n_th              u16    u16   0      0..65535            16bitQ12(LowSNR,1*2^10;HighSNR,4*2^10)  |input;|
        
         u32_scaleth_1             u32    u32   0      0..7FFFFFFF         1IRT_SCALE                                |input;|
         u32_scaleth_2             u32    u32   0      0..7FFFFFFF         2IRT_SCALE                                |input;|
         u32_scaleth_4             u32    u32   0      0..7FFFFFFF         4IRT_SCALE                                |input;|
         u32_scaleth_8             u32    u32   0      0..7FFFFFFF         8IRT_SCALE                                |input;|
         u32_scaleth_16            u32    u32   0      0..7FFFFFFF         16IRT_SCALE                               |input;|
         
         u32_scaleth_32            u32    u32   0      0..7FFFFFFF         32IRT_SCALE                               |input;|
         u32_scaleth_64            u32    u32   0      0..7FFFFFFF         64IRT_SCALE                               |input;|
         u32_scaleth_128           u32    u32   0      0..7FFFFFFF         128IRT_SCALE                              |input;|
         u32_scaleth_256           u32    u32   0      0..7FFFFFFF         256IRT_SCALE                              |input;|
         u32_scaleth_512           u32    u32   0      0..7FFFFFFF         512IRT_SCALE                              |input;|   
    

         // 2017-08-14 Add
         u16_agc_compare           u16     u16     511     0..0x3FF        AGC                     |input;|
         u16_rbis_en               u16     u16     0       0..1            RBIS                                            |select;0:;1:;|
         u16_rbis_posen            u16     u16     0       0..1            RBIS                                |select;0:;1:;|
         u16_rbis_num              u16     u16     0       0..5            RBIS                                        |select;0;1;2;3;4;5;|
         u16_rbis_dipos            u16     u16     0       0..99           RBIS                                    |input;|
         u16_rbis_factor           u16     u16     0       0..0xFFFF       RBIS                                            |input;|
    
    param      stringArray     end 
   
    skipparams 4
    true  OK
    false ERROR
    HideFlag 1
</8.14 st_at_algo_lte_catm_measpwr_req_para_write>

 


//  st_at_algo_lte_catm_coeff_req_t               st_at_algo_lte_catm_coeff_req_para;  
// Coeff
<8.15 st_at_algo_lte_catm_coeff_req_para_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      114      0..2              get_data        |nochange;|
    offset         s32     s32      1864     0..0xffffffff     offset          |nochange;|
    length         s32     s32      8        0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
    
       u16_chan_type     u16        u16    0x00  0..2                   |select;0:EPA/AWGN;1:EVA;2:ETU;|
       u16_fd_index      u16        u16    0x00  0..2               |select;0:5Hz;1:70Hz;2:300Hz;|
       u16_qf_sinr       u16        u16    0x00  0..32767   QfSNR           |input;|
       u16_qt_sinr       u16        u16    0x00  0..32767   QtSNR           |input;|
 
    param      stringArray     end 
   
    skipparams 4
    true  OK
    false ERROR
    HideFlag 1
</8.15 st_at_algo_lte_catm_coeff_req_para_write>




// st_at_algo_lte_measpwr_outpara_check_t        st_at_algo_lte_measpwr_outpara_check; 
// measpwrcheck
<8.16 st_at_algo_lte_measpwr_outpara_check_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      115      0..2              get_data        |nochange;|
    offset         s32     s32      1872     0..0xffffffff     offset          |nochange;|
    length         s32     s32      16       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
    
        // l1cc_lte_measpwr_outpara_check_bit_t  un_measpwr_outpara_check_bitmap;  // 0,bitmap          
        un_measpwr_outpara_check_bitmap          bitgroup       begin     u16                                  
            bit0        u16       u16       0        0..1        b16_subfnum_check_flag      |select;0;1;|
            bit1        u16       u16       0        0..1        b16_afc_check_flag          |select;0;1;|
            bit2        u16       u16       0        0..1        b16_irt_check_flag          |select;0;1;|
            bit3        u16       u16       0        0..1        b16_sinr_check_flag         |select;0;1;|
            bit4        u16       u16       0        0..1        b16_rsrp_check_flag         |select;0;1;|
            bit5        u16       u16       1        0..1        b16_reserved                |select;0;1;|
            bit6        u16       u16       1        0..1        b16_reserved                |select;0;1;| 
            bit7        u16       u16       0        0..1        b16_reserved                |select;0;1;| 
            bit8        u16       u16       1        0..1        b16_reserved                |select;0;1;| 
            bit9        u16       u16       1        0..1        b16_reserved                |select;0;1;| 
            bit10       u16       u16       1        0..1        b16_reserved                |select;0;1;| 
            bit11       u16       u16       1        0..1        b16_reserved                |select;0;1;| 
            bit12       u16       u16       1        0..1        b16_reserved                |select;0;1;|
            bit13       u16       u16       1        0..1        b16_reserved                |select;0;1;|
            bit14       u16       u16       1        0..1        b16_reserved                |select;0;1;|
            bit15       u16       u16       1        0..1        b16_reserved                |select;0;1;|                      
        un_measpwr_outpara_check_bitmap          bitgroup       end                                  
                
        u16_subfnum_thr       u16        u16    511     0..511      id1           |input;|
        u16_afc_thr           u16        u16    0xFFFF  0..0xFFFF   id1           |input;|
        u16_irt_thr           u16        u16    0xFFFF  0..0xFFFF   id1         |input;|
        s16_sinr_low_thr      s16        s16    -20     -20..30     sinr                                  |input;|
        s16_sinr_high_thr     s16        s16    30      -20..30     sinr                                  |input;|
        u16_rsrp_low_thr      u16        u16    0       0..141      rsrp                                  |input;|
        u16_rsrp_high_thr     u16        u16    141     0..141      rsrp                                  |input;|
 
    param      stringArray     end 
   
    skipparams 4
    true  OK
    false ERROR
    HideFlag 1
</8.16 st_at_algo_lte_measpwr_outpara_check_write>



// st_at_algo_lte_measctrl_out_posthandle_t      st_at_algo_measctrl_out_posthandle;   
// 
<8.17 st_at_algo_measctrl_out_posthandle_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      116      0..2              get_data        |nochange;|
    offset         s32     s32      1888     0..0xffffffff     offset          |nochange;|
    length         s32     s32      48       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
     
         // l1cc_lte_measctrl_out_posthandle_bit_t  un_measpwr_outpara_posthandle_bitmap;     
         un_measpwr_outpara_check_bitmap          bitgroup       begin     u16                                  
                  bit0        u16       u16       0        0..1        target_agc                   |select;0;1;|
                  bit1        u16       u16       0        0..1        irt            |select;0;1;|
                  bit2        u16       u16       0        0..1        irt                  |select;0;1;|
                  bit3        u16       u16       0        0..1        afc                  |select;0;1;|
                  bit4        u16       u16       0        0..1        sinr_alpha               |select;0;1;|
                  bit5        u16       u16       1        0..1        doppler_alpha            |select;0;1;|
                  bit6        u16       u16       1        0..1        trms                 |select;0;1;| 
                  bit7        u16       u16       0        0..1        rssi         |select;0;1;| 
                  bit8        u16       u16       1        0..1        irt_alphacount     |select;0;1;| 
                  bit9        u16       u16       1        0..1        rlm_                       |select;0;1;| 
                  bit10       u16       u16       1        0..1        rlm_QIN_QOUT             |select;0;1;| 
                  bit11       u16       u16       0        0..1        mpdcch_9sigma        |select;0;1;| 
                  bit12       u16       u16       0        0..1        IRT                    |select;0;1;|
                  bit13       u16       u16       0        0..1        IRT            |select;0;1;|
                  bit14       u16       u16       0        0..1        b16_reserved                         |select;0;1;|
                  bit15       u16       u16       0        0..1        b16_reserved                         |select;0;1;|                      
         un_measpwr_outpara_check_bitmap          bitgroup       end                                  
     
         u16_low_target_agc              u16        u16    37       1..60               taget_agc                 |input;|
         u16_high_target_agc             u16        u16    49       1..60               taget_agc                 |input;|
         u16_irt_singular_val_thr        u16        u16    20       20..170             irt                     |input;|
         s16_low_irt_adjthr              s16        s16    -20      -170..0             irt                     |input;|
         s16_high_irt_adjthr             s16        s16    20       0..170              irt                     |input;|
         s16_low_afc_adjthr              s16        s16    -192     -1000..0            afc                     |input;|
         s16_high_afc_adjthr             s16        s16    192      0..1000             afc                     |input;|
         u16_sinr_alphafilter_factor     u16        u16    3        1..10               sinr_alpha_filter_factor          |input;|
         u16_doppler_alphafilter_factor  u16        u16    6        1..10               doppler_alpha_filter_factor       |input;|
         u16_trms_windown_len_factor     u16        u16    7        0..8                trms                  |input;|
                                                                                       
         // 2017-08-14 Add                                                             
         s16_rssi_shift_factor           s16        s16    3        -10..10             RSSI        |input;|
         u16_irt_alpha_count_max         u16        u16    3        0..5                IRT_ALPHA_COUNT             |input;|
         
         // 2017-08-21 Add        
         u16_oos_time_thr         u16    u16   20     0..65535        RLM_out_sync          |input;|
         u16_is_time_thr          u16    u16   20     0..65535        RLM_in_sync           |input;|  
         s16_oos_thr_offset       s16    s16   0      -32768..32767   RLM_out_sync_sinr   |input;|
         s16_is_thr_offset        s16    s16   0      -32768..32767   RLM_in_sync_sinr    |input;|    


         s16_lim_delay[5]         struct     begin
             s16_lim_delay[0]       s16    s16   1       -32768..32767   IRT   |input;|
             s16_lim_delay[1]       s16    s16   2       -32768..32767   IRT   |input;|
             s16_lim_delay[2]       s16    s16   4       -32768..32767   IRT   |input;|
             s16_lim_delay[3]       s16    s16   8       -32768..32767   IRT   |input;|
             s16_lim_delay[4]       s16    s16   16      -32768..32767   IRT   |input;|
         s16_lim_delay[5]         struct     end
         
         
         u16_delta_delay         u16    u16    0        -32768..32767   IRT            |input|
        
         u16_reserved                    u16        u16    0        0..0xFFFF                                       |input;|
 
    param      stringArray     end 
   
    skipparams 4
    true  OK
    false ERROR
    HideFlag 1
</8.17 st_at_algo_measctrl_out_posthandle_write>




// 18. st_at_algo_lte_camt_txrx_req_t                st_at_algo_lte_camt_txrx_req_para;   
// txrxnv
<8.18 st_at_algo_lte_camt_txrx_req_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      117      0..2              get_data        |nochange;|
    offset         s32     s32      1936     0..0xffffffff     offset          |nochange;|
    length         s32     s32      20       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
       
         u16_rx_dcoc_sel        u16    u16     0       0..1       DCOC            |select;1:;0:;|
         s16_rx_sat_val_max     s16    s16     0x7FF   0..0xFFF   (12bit)   |input;|
         s16_rx_sat_val_min     s16    s16     0x800   0..0xFFF   (12bit)   |input;|
         
         u16_rx_bitsel[6]       struct     begin       
         
             u16_rx_bitsel[0]  u16    u16     0       0..5       x       |select;0:1.4Mhz;1:3Mhz;2:5Mhz;3:10Mhz;4:15Mhz,5:20Mhz;|
             u16_rx_bitsel[1]  u16    u16     0       0..5       x       |select;0:1.4Mhz;1:3Mhz;2:5Mhz;3:10Mhz;4:15Mhz,5:20Mhz;|
             u16_rx_bitsel[2]  u16    u16     0       0..5       x       |select;0:1.4Mhz;1:3Mhz;2:5Mhz;3:10Mhz;4:15Mhz,5:20Mhz;|
             u16_rx_bitsel[3]  u16    u16     0       0..5       x       |select;0:1.4Mhz;1:3Mhz;2:5Mhz;3:10Mhz;4:15Mhz,5:20Mhz;|
             u16_rx_bitsel[4]  u16    u16     0       0..5       x       |select;0:1.4Mhz;1:3Mhz;2:5Mhz;3:10Mhz;4:15Mhz,5:20Mhz;|
             u16_rx_bitsel[5]  u16    u16     0       0..5       x       |select;0:1.4Mhz;1:3Mhz;2:5Mhz;3:10Mhz;4:15Mhz,5:20Mhz;|
         u16_rx_bitsel[6]       struct     end       
       
         u16_reserved           u16    u16     0       0..0xFFFF  32        |input;|
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.18 st_at_algo_lte_camt_txrx_req_para_WRITE>





// st_at_algo_lte_camt_dlfft_req_t               st_at_algo_lte_camt_dlfft_req_para;  
// dlfftnv
<8.19 st_at_algo_lte_camt_dlfft_req_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      118      0..2              get_data        |nochange;|
    offset         s32     s32      1956     0..0xffffffff     offset          |nochange;|
    length         s32     s32      4        0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
       
         u16_dlfft_gate        u16    u16     20       0..4096     FFT    |input;|
         u16_reserved          u16    u16     0        0..0xFFFF   32             |input;|
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.19 st_at_algo_lte_camt_dlfft_req_para_WRITE>



// st_at_algo_lte_camt_ldtc_req_t                st_at_algo_lte_camt_ldtc_req_para;   
// ldtcnv
<8.20 st_at_algo_lte_camt_ldtc_req_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      119      0..2              get_data        |nochange;|
    offset         s32     s32      1960     0..0xffffffff     offset          |nochange;|
    length         s32     s32      66       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

             // at_l1cc_lte_ldtc_tuning_ctrl_set_bit_t  un_ldtc_tuning_ctrl_bitmap;   /*bitmap */
             un_ldtc_tuning_ctrl_bitmap     bitgroup    begin    u16
                 bit0        u16       u16       0        0..1        coeff_set_flag        |select;0:disabe;1:Enable;|
                 bit1        u16       u16       0        0..1        uers_band_set_flag    |select;0:disabe;1:Enable;|
                 bit2        u16       u16       0        0..1        bitsel_set_flag       |select;0:disabe;1:Enable;|
                 bit3        u16       u16       0        0..1        sd_set_flag           |select;0:disabe;1:Enable;|
                 bit4        u16       u16       0        0..1        harq_set_flag         |select;0:disabe;1:Enable;|
                 bit5        u16       u16       0        0..1        turbo_set_flag        |select;0:disabe;1:Enable;|
                 bit6        u16       u16       0        0..1        viterbi_set_flag      |select;0:disabe;1:Enable;|
                 bit7        u16       u16       0        0..1        rbis_set_flag         |select;0:disabe;1:Enable;|
                 bit8        u16       u16       0        0..1        bit8                  |select;0:disabe;1:Enable;|
                 bit9        u16       u16       0        0..1        bit9                  |select;0:disabe;1:Enable;|
                 bit10       u16       u16       0        0..1        bit10                 |select;0:disabe;1:Enable;|
                 bit11       u16       u16       0        0..1        bit11                 |select;0:disabe;1:Enable;|
                 bit12       u16       u16       0        0..1        bit12                 |select;0:disabe;1:Enable;|
                 bit13       u16       u16       0        0..1        bit13                 |select;0:disabe;1:Enable;|
                 bit14       u16       u16       0        0..1        bit14                 |select;0:disabe;1:Enable;|
                 bit15       u16       u16       0        0..1        bit15                 |select;0:disabe;1:Enable;|                                      

            un_ldtc_tuning_ctrl_bitmap     bitgroup    end

   
            u16_che_fir_iir_sel                 u16         u16     0      0..0xFFFF     u16_che_fir_iir_sel          |input;|
            u16_che_fir_win                     u16         u16     0      0..0xFFFF     u16_che_fir_win              |input;|
            u16_che_coef1_0                     u16         u16     0      0..0xFFFF     u16_che_coef1_0              |input;|
            u16_che_coef1_1                     u16         u16     0      0..0xFFFF     u16_che_coef1_1              |input;|
            u16_che_coef2_1                     u16         u16     0      0..0xFFFF     u16_che_coef2_1              |input;|
            u16_che_coef2_0                     u16         u16     0      0..0xFFFF     u16_che_coef2_0              |input;|
            u16_che_coef3_2                     u16         u16     0      0..0xFFFF     u16_che_coef3_2              |input;|
            u16_che_coef3_1                     u16         u16     0      0..0xFFFF     u16_che_coef3_1              |input;|
            u16_che_coef3_0                     u16         u16     0      0..0xFFFF     u16_che_coef3_0              |input;|
            u16_che_coef4_3                     u16         u16     0      0..0xFFFF     u16_che_coef4_3              |input;|
            u16_che_coef4_2                     u16         u16     0      0..0xFFFF     u16_che_coef4_2              |input;|
            u16_che_coef4_1                     u16         u16     0      0..0xFFFF     u16_che_coef4_1              |input;|
            u16_che_coef4_0                     u16         u16     0      0..0xFFFF     u16_che_coef4_0              |input;|
            u16_che_ue_bund                     u16         u16     0      0..0xFFFF     u16_che_ue_bund              |input;|
            u16_che_fh10_bitsel_type            u16         u16     0      0..0xFFFF     u16_che_fh10_bitsel_type     |input;|
            u16_che_fh10_bitsel                 u16         u16     0      0..0xFFFF     u16_che_fh10_bitsel          |input;|
            u16_che_fh16_bitsel                 u16         u16     0      0..0xFFFF     u16_che_fh16_bitsel          |input;|
            u16_che_th16_bitsel                 u16         u16     0      0..0xFFFF     u16_che_th16_bitsel          |input;|
            u16_sd_noise_th_datach              u16         u16     0      0..0xFFFF     u16_sd_noise_th_datach       |input;|
            u16_sd_noise_th_ctrlch              u16         u16     0      0..0xFFFF     u16_sd_noise_th_ctrlch       |input;|
            u16_harq_ctrlch_cut1                u16         u16     0      0..0xFFFF     u16_harq_ctrlch_cut1         |input;|
            u16_harq_ctrlch_cut2                u16         u16     0      0..0xFFFF     u16_harq_ctrlch_cut2         |input;|
            u16_harq_datach_cut1                u16         u16     0      0..0xFFFF     u16_harq_datach_cut1         |input;|
            u16_harq_datach_cut2                u16         u16     0      0..0xFFFF     u16_harq_datach_cut2         |input;|
            u16_turbo_shift_en                  u16         u16     0      0..0xFFFF     u16_turbo_shift_en           |input;|
            u16_turbo_ave_sel                   u16         u16     0      0..0xFFFF     u16_turbo_ave_sel            |input;|
            u16_turbo_shift_iternum1            u16         u16     0      0..0xFFFF     u16_turbo_shift_iternum1     |input;|
            u16_turbo_shift_iternum2            u16         u16     0      0..0xFFFF     u16_turbo_shift_iternum2     |input;|
            u16_turbo_iter_num_max              u16         u16     0      0..0xFFFF     u16_turbo_iter_num_max       |input;|
            u16_ctrlch_vit_itnum                u16         u16     0      0..0xFFFF     u16_ctrlch_vit_itnum         |input;|
            u16_ldtc_rbis_factor                u16         u16     0      0..0xFFFF     u16_ldtc_rbis_factor         |input;|
            u16_reserved                        u16         u16     0      0..0xFFFF     32       |input;|
    
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.20 st_at_algo_lte_camt_ldtc_req_para_WRITE>



<8.21 st_at_l1cc_lte_debug_assert_cfg_para[4]_Write>
    id    1
    HideFlag 1        
</8.21 st_at_l1cc_lte_debug_assert_cfg_para[4]_Write>


<8.21.1 st_at_l1cc_lte_debug_assert_cfg_para[0]_Write>
    id    2
    HideFlag 1 
</8.21.1 st_at_l1cc_lte_debug_assert_cfg_para[0]_Write>    


// st_at_debug_mpdcch_miss_dci_cfg_para_t   st_at_debug_mpdcch_miss_dci_para; dcidebug
<8.21.1.1 st_at_debug_mpdcch_miss_dci_para_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2026     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_mpdcch_miss_dci_para     struct      begin
            
                // st_at_debug_start_cfg_para_t st_debug_start_cfg;debug
                st_debug_start_cfg     struct      begin               
                     u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                     u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                     u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                     u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
                st_debug_start_cfg     struct      end
                
                
               // l1cc_lte_nv_judge_subframe_bit_t  un_mpdcch_subframe_bitmap; 
               // mpdcchbitmap,bit0:0bit1:1,dci*/
                 un_mpdcch_subframe_bitmap     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|                                      
               un_mpdcch_subframe_bitmap     bitgroup    end
    
               u16_mpdcch_rep_num     u16     u16    0xffff    0..0xffff     mpdcchxdci         |input;|
             
               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF              |input;|
               u16_reseaved[4]      struct         end
               
        st_at_debug_mpdcch_miss_dci_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.1.1 st_at_debug_mpdcch_miss_dci_para_Write>


// st_at_debug_mpdcch_false_dci_cfg_para_t  st_at_debug_mpdcch_false_dci_para; dcidebug
<8.21.1.2 st_at_debug_mpdcch_false_dci_para_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2026     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_mpdcch_false_dci_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                      u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
               st_debug_start_cfg       struct       end
        
               // l1cc_lte_nv_judge_subframe_bit_t  un_mpdcch_subframe_bitmap; 
               // mpdcchbitmap,bit0:0bit1:1,dci*/
                 un_mpdcch_subframe_bitmap     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|                                      
               un_mpdcch_subframe_bitmap     bitgroup    end        
        

               u16_reseaved[5]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[4]      u16      u16       0    0..0xFFFF              |input;|                   
               u16_reseaved[5]      struct         end
               
        st_at_debug_mpdcch_false_dci_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.1.2 st_at_debug_mpdcch_false_dci_para_Write>




// st_at_debug_algo_pdsch_para_t   st_at_debug_algo_pdsch;  algopdschdebug
<8.21.1.3 st_at_debug_algo_pdsch_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2026     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_algo_pdsch       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                      u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
               st_debug_start_cfg       struct       end
                           
               u16_rnti_type        u16       u16     0        0..7,0xFFFF           rnti                             |select;0:C-RNTI;1:SPS-C-RNTI;2:TPC-PDCCH-RNTI;3:TPC-PDSCH-RNTI;4:P-RNTI;5:TEMP-C-RNTI;6:RA-RNTI;7:SI_RNTI;0xFFFF:;|
               u16_pdsch_rep_num    u16       u16     0xFFFF   0..0xFFFF             pdschx(0xFFFF,)  |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF              |input;|
               u16_reseaved[4]      struct         end
               
        st_at_debug_algo_pdsch     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.1.3 st_at_debug_algo_pdsch_Write>



// st_at_debug_algo_pbch_para_t st_at_debug_algo_pbch_para;  algopbchdebug
<8.21.1.4 st_at_debug_algo_pbch_para_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2026     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_algo_pbch_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                      u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_pbch_rep_num        u16       u16     0        0..0xFFFF           pbchx                                  |input;|
               u16_pbch_tx_num         u16       u16     0        0..2                pbch                         |select;0:;1:;2:4;|
               u16_pbch_rep_num        u16       u16     0        0..0xFFFF           pbchid(0xFFFF)     |input;|
               u16_pbch_freq           u16       u16     0        0..0xFFFF           pbchfreq(0xFFFF)   |input;|

               u16_reseaved[2]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
               u16_reseaved[2]      struct         end
               
        st_at_debug_algo_pbch_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.1.4 st_at_debug_algo_pbch_para_Write>



// st_at_debug_algo_mpdcch_para_t st_at_debug_algo_mpdcch_para;  algompdcchdebug
<8.21.1.5 st_at_debug_algo_mpdcch_para_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2026     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_algo_mpdcch_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                      u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_rnti_type              u16       u16     0        0..0xFFFF           rnti        |select;0:C-RNTI;1:SPS-C-RNTI;2:TPC-PDCCH-RNTI;3:TPC-PDSCH-RNTI;4:P-RNTI;5:TEMP-C-RNTI;6:RA-RNTI;7:SI_RNTI;0xFFFF:;|
               u16_mpdcch_rep_num         u16       u16     0xFFFF   0..0xFFFF           pbchx     |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF              |input;|                   
               u16_reseaved[4]      struct         end
               
        st_at_debug_algo_mpdcch_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.1.5 st_at_debug_algo_mpdcch_para_Write>



// st_at_debug_pdsch_err_para_t st_at_debug_pdsch_err_para;  pdschdebug
<8.21.1.6 st_at_debug_pdsch_err_para_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2026     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_pdsch_err_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                      u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_rnti_type              u16       u16     0        0..0xFFFF           rnti             |select;0:C-RNTI;1:SPS-C-RNTI;2:TPC-PDCCH-RNTI;3:TPC-PDSCH-RNTI;4:P-RNTI;5:TEMP-C-RNTI;6:RA-RNTI;7:SI_RNTI;0xFFFF:;|
               u16_pdsch_err_stop_num     u16       u16     0xFFFF   0..0xFFFF           pdschx     |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF              |input;|                   
               u16_reseaved[4]      struct         end
               
        st_at_debug_pdsch_err_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.1.6 st_at_debug_pdsch_err_para_Write>




<8.21.2 st_at_l1cc_lte_debug_assert_cfg_para[1]_Write>
    id    2
    HideFlag 1 
</8.21.2 st_at_l1cc_lte_debug_assert_cfg_para[1]_Write>    


// st_at_debug_mpdcch_miss_dci_cfg_para_t   st_at_debug_mpdcch_miss_dci_para; dcidebug
<8.21.2.1 st_at_debug_mpdcch_miss_dci_para_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2050     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_mpdcch_miss_dci_para     struct      begin
            
                // st_at_debug_start_cfg_para_t st_debug_start_cfg;debug
                st_debug_start_cfg     struct      begin               
                     u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                     u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                     u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                     u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
                st_debug_start_cfg     struct      end
                
                
               // l1cc_lte_nv_judge_subframe_bit_t  un_mpdcch_subframe_bitmap; 
               // mpdcchbitmap,bit0:0bit1:1,dci*/
                 un_mpdcch_subframe_bitmap     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|                                      
               un_mpdcch_subframe_bitmap     bitgroup    end
    
               u16_mpdcch_rep_num     u16     u16    0xffff    0..0xffff     mpdcchxdci         |input;|
             
               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF              |input;|
               u16_reseaved[4]      struct         end
               
        st_at_debug_mpdcch_miss_dci_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.2.1 st_at_debug_mpdcch_miss_dci_para_Write>


// st_at_debug_mpdcch_false_dci_cfg_para_t  st_at_debug_mpdcch_false_dci_para; dcidebug
<8.21.2.2 st_at_debug_mpdcch_false_dci_para_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2050     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_mpdcch_false_dci_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                      u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
               st_debug_start_cfg       struct       end
        
               // l1cc_lte_nv_judge_subframe_bit_t  un_mpdcch_subframe_bitmap; 
               // mpdcchbitmap,bit0:0bit1:1,dci*/
                 un_mpdcch_subframe_bitmap     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|                                      
               un_mpdcch_subframe_bitmap     bitgroup    end        
        

               u16_reseaved[5]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[4]      u16      u16       0    0..0xFFFF              |input;|                   
               u16_reseaved[5]      struct         end
               
        st_at_debug_mpdcch_false_dci_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.2.2 st_at_debug_mpdcch_false_dci_para_Write>




// st_at_debug_algo_pdsch_para_t   st_at_debug_algo_pdsch;  algopdschdebug
<8.21.2.3 st_at_debug_algo_pdsch_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2050     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_algo_pdsch       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                      u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
               st_debug_start_cfg       struct       end
                           
               u16_rnti_type        u16       u16     0        0..7,0xFFFF           rnti                             |select;0:C-RNTI;1:SPS-C-RNTI;2:TPC-PDCCH-RNTI;3:TPC-PDSCH-RNTI;4:P-RNTI;5:TEMP-C-RNTI;6:RA-RNTI;7:SI_RNTI;0xFFFF:;|
               u16_pdsch_rep_num    u16       u16     0xFFFF   0..0xFFFF             pdschx(0xFFFF,)  |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF              |input;|
               u16_reseaved[4]      struct         end
               
        st_at_debug_algo_pdsch     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.2.3 st_at_debug_algo_pdsch_Write>



// st_at_debug_algo_pbch_para_t st_at_debug_algo_pbch_para;  algopbchdebug
<8.21.2.4 st_at_debug_algo_pbch_para_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2050     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_algo_pbch_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                      u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_pbch_rep_num        u16       u16     0        0..0xFFFF           pbchx                                  |input;|
               u16_pbch_tx_num         u16       u16     0        0..2                pbch                         |select;0:;1:;2:4;|
               u16_pbch_rep_num        u16       u16     0        0..0xFFFF           pbchid(0xFFFF)     |input;|
               u16_pbch_freq           u16       u16     0        0..0xFFFF           pbchfreq(0xFFFF)   |input;|

               u16_reseaved[2]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
               u16_reseaved[2]      struct         end
               
        st_at_debug_algo_pbch_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.2.4 st_at_debug_algo_pbch_para_Write>



// st_at_debug_algo_mpdcch_para_t st_at_debug_algo_mpdcch_para;  algompdcchdebug
<8.21.2.5 st_at_debug_algo_mpdcch_para_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2050     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_algo_mpdcch_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                      u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_rnti_type              u16       u16     0        0..0xFFFF           rnti        |select;0:C-RNTI;1:SPS-C-RNTI;2:TPC-PDCCH-RNTI;3:TPC-PDSCH-RNTI;4:P-RNTI;5:TEMP-C-RNTI;6:RA-RNTI;7:SI_RNTI;0xFFFF:;|
               u16_mpdcch_rep_num         u16       u16     0xFFFF   0..0xFFFF           pbchx     |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF              |input;|                   
               u16_reseaved[4]      struct         end
               
        st_at_debug_algo_mpdcch_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.2.5 st_at_debug_algo_mpdcch_para_Write>



// st_at_debug_pdsch_err_para_t st_at_debug_pdsch_err_para;  pdschdebug
<8.21.2.6 st_at_debug_pdsch_err_para_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2050     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_pdsch_err_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                      u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_rnti_type              u16       u16     0        0..0xFFFF           rnti             |select;0:C-RNTI;1:SPS-C-RNTI;2:TPC-PDCCH-RNTI;3:TPC-PDSCH-RNTI;4:P-RNTI;5:TEMP-C-RNTI;6:RA-RNTI;7:SI_RNTI;0xFFFF:;|
               u16_pdsch_err_stop_num     u16       u16     0xFFFF   0..0xFFFF           pdschx     |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF              |input;|                   
               u16_reseaved[4]      struct         end
               
        st_at_debug_pdsch_err_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.2.6 st_at_debug_pdsch_err_para_Write>



<8.21.3 st_at_l1cc_lte_debug_assert_cfg_para[2]_Write>
    id    2
    HideFlag 1 
</8.21.3 st_at_l1cc_lte_debug_assert_cfg_para[2]_Write>    


// st_at_debug_mpdcch_miss_dci_cfg_para_t   st_at_debug_mpdcch_miss_dci_para; dcidebug
<8.21.3.1 st_at_debug_mpdcch_miss_dci_para_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2074     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_mpdcch_miss_dci_para     struct      begin
            
                // st_at_debug_start_cfg_para_t st_debug_start_cfg;debug
                st_debug_start_cfg     struct      begin               
                     u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                     u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                     u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                     u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
                st_debug_start_cfg     struct      end
                
                
               // l1cc_lte_nv_judge_subframe_bit_t  un_mpdcch_subframe_bitmap; 
               // mpdcchbitmap,bit0:0bit1:1,dci*/
                 un_mpdcch_subframe_bitmap     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|                                      
               un_mpdcch_subframe_bitmap     bitgroup    end
    
               u16_mpdcch_rep_num     u16     u16    0xffff    0..0xffff     mpdcchxdci         |input;|
             
               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF              |input;|
               u16_reseaved[4]      struct         end
               
        st_at_debug_mpdcch_miss_dci_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.3.1 st_at_debug_mpdcch_miss_dci_para_Write>


// st_at_debug_mpdcch_false_dci_cfg_para_t  st_at_debug_mpdcch_false_dci_para; dcidebug
<8.21.3.2 st_at_debug_mpdcch_false_dci_para_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2074     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_mpdcch_false_dci_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug
               st_debug_start_cfg       struct       begin
                       u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                      u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
               st_debug_start_cfg       struct       end
        
               // l1cc_lte_nv_judge_subframe_bit_t  un_mpdcch_subframe_bitmap; 
               // mpdcchbitmap,bit0:0bit1:1,dci*/
                 un_mpdcch_subframe_bitmap     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|                                      
               un_mpdcch_subframe_bitmap     bitgroup    end        
        

               u16_reseaved[5]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[4]      u16      u16       0    0..0xFFFF              |input;|                   
               u16_reseaved[5]      struct         end
               
        st_at_debug_mpdcch_false_dci_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.3.2 st_at_debug_mpdcch_false_dci_para_Write>




// st_at_debug_algo_pdsch_para_t   st_at_debug_algo_pdsch;  algopdschdebug
<8.21.3.3 st_at_debug_algo_pdsch_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2074     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_algo_pdsch       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                      u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
               st_debug_start_cfg       struct       end
                           
               u16_rnti_type        u16       u16     0        0..7,0xFFFF           rnti                             |select;0:C-RNTI;1:SPS-C-RNTI;2:TPC-PDCCH-RNTI;3:TPC-PDSCH-RNTI;4:P-RNTI;5:TEMP-C-RNTI;6:RA-RNTI;7:SI_RNTI;0xFFFF:;|
               u16_pdsch_rep_num    u16       u16     0xFFFF   0..0xFFFF             pdschx(0xFFFF,)  |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF              |input;|
               u16_reseaved[4]      struct         end
               
        st_at_debug_algo_pdsch     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.3.3 st_at_debug_algo_pdsch_Write>



// st_at_debug_algo_pbch_para_t st_at_debug_algo_pbch_para;  algopbchdebug
<8.21.3.4 st_at_debug_algo_pbch_para_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2074     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_algo_pbch_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                      u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_pbch_rep_num        u16       u16     0        0..0xFFFF           pbchx                                  |input;|
               u16_pbch_tx_num         u16       u16     0        0..2                pbch                         |select;0:;1:;2:4;|
               u16_pbch_rep_num        u16       u16     0        0..0xFFFF           pbchid(0xFFFF)     |input;|
               u16_pbch_freq           u16       u16     0        0..0xFFFF           pbchfreq(0xFFFF)   |input;|

               u16_reseaved[2]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
               u16_reseaved[2]      struct         end
               
        st_at_debug_algo_pbch_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.3.4 st_at_debug_algo_pbch_para_Write>



// st_at_debug_algo_mpdcch_para_t st_at_debug_algo_mpdcch_para;  algompdcchdebug
<8.21.3.5 st_at_debug_algo_mpdcch_para_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2074     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_algo_mpdcch_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                      u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_rnti_type              u16       u16     0        0..0xFFFF           rnti        |select;0:C-RNTI;1:SPS-C-RNTI;2:TPC-PDCCH-RNTI;3:TPC-PDSCH-RNTI;4:P-RNTI;5:TEMP-C-RNTI;6:RA-RNTI;7:SI_RNTI;0xFFFF:;|
               u16_mpdcch_rep_num         u16       u16     0xFFFF   0..0xFFFF           pbchx     |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF              |input;|                   
               u16_reseaved[4]      struct         end
               
        st_at_debug_algo_mpdcch_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.3.5 st_at_debug_algo_mpdcch_para_Write>



// st_at_debug_pdsch_err_para_t st_at_debug_pdsch_err_para;  pdschdebug
<8.21.3.6 st_at_debug_pdsch_err_para_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2074     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_pdsch_err_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                      u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_rnti_type              u16       u16     0        0..0xFFFF           rnti             |select;0:C-RNTI;1:SPS-C-RNTI;2:TPC-PDCCH-RNTI;3:TPC-PDSCH-RNTI;4:P-RNTI;5:TEMP-C-RNTI;6:RA-RNTI;7:SI_RNTI;0xFFFF:;|
               u16_pdsch_err_stop_num     u16       u16     0xFFFF   0..0xFFFF           pdschx     |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF              |input;|                   
               u16_reseaved[4]      struct         end
               
        st_at_debug_pdsch_err_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.3.6 st_at_debug_pdsch_err_para_Write>



<8.21.4 st_at_l1cc_lte_debug_assert_cfg_para[3]_Write>
    id    2
    HideFlag 1 
</8.21.4 st_at_l1cc_lte_debug_assert_cfg_para[3]_Write>    


// st_at_debug_mpdcch_miss_dci_cfg_para_t   st_at_debug_mpdcch_miss_dci_para; dcidebug
<8.21.4.1 st_at_debug_mpdcch_miss_dci_para_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2098     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_mpdcch_miss_dci_para     struct      begin
            
                // st_at_debug_start_cfg_para_t st_debug_start_cfg;debug
                st_debug_start_cfg     struct      begin               
                     u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                     u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                     u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                     u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
                st_debug_start_cfg     struct      end
                
                
               // l1cc_lte_nv_judge_subframe_bit_t  un_mpdcch_subframe_bitmap; 
               // mpdcchbitmap,bit0:0bit1:1,dci*/
                 un_mpdcch_subframe_bitmap     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|                                      
               un_mpdcch_subframe_bitmap     bitgroup    end
    
               u16_mpdcch_rep_num     u16     u16    0xffff    0..0xffff     mpdcchxdci         |input;|
             
               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF              |input;|
               u16_reseaved[4]      struct         end
               
        st_at_debug_mpdcch_miss_dci_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.4.1 st_at_debug_mpdcch_miss_dci_para_Write>


// st_at_debug_mpdcch_false_dci_cfg_para_t  st_at_debug_mpdcch_false_dci_para; dcidebug
<8.21.4.2 st_at_debug_mpdcch_false_dci_para_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2098     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_mpdcch_false_dci_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                      u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
               st_debug_start_cfg       struct       end
        
               // l1cc_lte_nv_judge_subframe_bit_t  un_mpdcch_subframe_bitmap; 
               // mpdcchbitmap,bit0:0bit1:1,dci*/
                 un_mpdcch_subframe_bitmap     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1                 |select;0:disabe;1:Enable;|                                      
               un_mpdcch_subframe_bitmap     bitgroup    end        
        

               u16_reseaved[5]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[4]      u16      u16       0    0..0xFFFF              |input;|                   
               u16_reseaved[5]      struct         end
               
        st_at_debug_mpdcch_false_dci_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.4.2 st_at_debug_mpdcch_false_dci_para_Write>




// st_at_debug_algo_pdsch_para_t   st_at_debug_algo_pdsch;  algopdschdebug
<8.21.4.3 st_at_debug_algo_pdsch_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2098     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_algo_pdsch       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                      u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
               st_debug_start_cfg       struct       end
                           
               u16_rnti_type        u16       u16     0        0..7,0xFFFF           rnti                             |select;0:C-RNTI;1:SPS-C-RNTI;2:TPC-PDCCH-RNTI;3:TPC-PDSCH-RNTI;4:P-RNTI;5:TEMP-C-RNTI;6:RA-RNTI;7:SI_RNTI;0xFFFF:;|
               u16_pdsch_rep_num    u16       u16     0xFFFF   0..0xFFFF             pdschx(0xFFFF,)  |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF              |input;|
               u16_reseaved[4]      struct         end
               
        st_at_debug_algo_pdsch     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.4.3 st_at_debug_algo_pdsch_Write>



// st_at_debug_algo_pbch_para_t st_at_debug_algo_pbch_para;  algopbchdebug
<8.21.4.4 st_at_debug_algo_pbch_para_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2098     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_algo_pbch_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                      u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_pbch_rep_num        u16       u16     0        0..0xFFFF           pbchx                                  |input;|
               u16_pbch_tx_num         u16       u16     0        0..2                pbch                         |select;0:;1:;2:4;|
               u16_pbch_rep_num        u16       u16     0        0..0xFFFF           pbchid(0xFFFF)     |input;|
               u16_pbch_freq           u16       u16     0        0..0xFFFF           pbchfreq(0xFFFF)   |input;|

               u16_reseaved[2]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
               u16_reseaved[2]      struct         end
               
        st_at_debug_algo_pbch_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.4.4 st_at_debug_algo_pbch_para_Write>



// st_at_debug_algo_mpdcch_para_t st_at_debug_algo_mpdcch_para;  algompdcchdebug
<8.21.4.5 st_at_debug_algo_mpdcch_para_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2098     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_algo_mpdcch_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                      u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_rnti_type              u16       u16     0        0..0xFFFF           rnti        |select;0:C-RNTI;1:SPS-C-RNTI;2:TPC-PDCCH-RNTI;3:TPC-PDSCH-RNTI;4:P-RNTI;5:TEMP-C-RNTI;6:RA-RNTI;7:SI_RNTI;0xFFFF:;|
               u16_mpdcch_rep_num         u16       u16     0xFFFF   0..0xFFFF           pbchx     |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF              |input;|                   
               u16_reseaved[4]      struct         end
               
        st_at_debug_algo_mpdcch_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.4.5 st_at_debug_algo_mpdcch_para_Write>



// st_at_debug_pdsch_err_para_t st_at_debug_pdsch_err_para;  pdschdebug
<8.21.4.6 st_at_debug_pdsch_err_para_Write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      2098     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug          |select;1:;0:;|
        u16_debug_type         u16         u16     0      0..3     phydebug         |select;0:mpdcch;1:mpdcch;2:pdsch;3:pbch;|

        st_at_debug_pdsch_err_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff                     |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_READ_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6000:PDSCH_DLSCH_READ_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      x                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff                         |input;|
                      u16_reseaved               u16     u16    1         0..0xffff                                   |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_rnti_type              u16       u16     0        0..0xFFFF           rnti             |select;0:C-RNTI;1:SPS-C-RNTI;2:TPC-PDCCH-RNTI;3:TPC-PDSCH-RNTI;4:P-RNTI;5:TEMP-C-RNTI;6:RA-RNTI;7:SI_RNTI;0xFFFF:;|
               u16_pdsch_err_stop_num     u16       u16     0xFFFF   0..0xFFFF           pdschx     |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF              |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF              |input;|                   
               u16_reseaved[4]      struct         end
               
        st_at_debug_pdsch_err_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR

</8.21.4.6 st_at_debug_pdsch_err_para_Write>







<<9.default setting>>


<9.1 phyModuleControl-A-Default>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     256   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

                // phyModuleControl       u32
                phyModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    0     0..1     TRA_MPHY_CATM_L1_MSG              |nochange;|
                     bit01     u32     u32    0     0..1     TRA_MPHY_CATM_FCP_MSG             |nochange;|
                     bit02     u32     u32    0     0..1     TRA_MPHY_CATM_DATAPRO_MSG         |nochange;|
                     bit03     u32     u32    0     0..1     TRA_MPHY_CATM_POSTL1_MSG          |nochange;|
                     bit04     u32     u32    1     0..1     TRA_MPHY_CATM_BM_MSG              |nochange;|
                     bit05     u32     u32    0     0..1     TRA_MPHY_CATM_L1_TASK             |nochange;|
                     bit06     u32     u32    0     0..1     TRA_MPHY_CATM_L1_TASK_1           |nochange;|
                     bit07     u32     u32    0     0..1     TRA_MPHY_CATM_FCP_TASK            |nochange;|
                     bit08     u32     u32    0     0..1     TRA_MPHY_CATM_DATAPRO_TASK        |nochange;|
                     bit09     u32     u32    0     0..1     TRA_MPHY_CATM_POSTL1_TASK         |nochange;|
                                                               
                     bit10     u32     u32    1     0..1     TRA_MPHY_CATM_BM_TASK             |nochange;|
                     bit11     u32     u32    0     0..1     TRA_MPHY_CATM_RF_TRACE            |nochange;|
                     bit12     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_LDTC           |nochange;|
                     bit13     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_TXRX           |nochange;|
                     bit14     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_DLFFT          |nochange;|
                     bit15     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_COEFF          |nochange;|
                     bit16     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_PUSCH          |nochange;|
                     bit17     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_ULDFT          |nochange;|
                     bit18     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_ULPC           |nochange;|
                     bit19     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_MEASPWR        |nochange;|
                                                                                              
                     bit20     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_PHY_IP_STUB    |nochange;|
                     bit21     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_IDDET          |nochange;|
                     bit22     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_AXIDMA         |nochange;|
                     bit23     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_CSI            |nochange;|
                     bit24     u32     u32    1     0..1     TRA_MPHY_CATM_TRACE_INFO          |nochange;|
                     bit25     u32     u32    0     0..1     TRA_MPHY_CATM_PLOT_INFO           |nochange;|
                     bit26     u32     u32    0     0..1     TRA_MPHY_CATM_DATAPRO_TASK_1      |nochange;|
                     bit27     u32     u32    0     0..1     TRA_MPHY_CATM_DYN                 |nochange;|
                     bit28     u32     u32    0     0..1     TRA_MPHY_CATM_SYS                 |nochange;|
                     bit29     u32     u32    0     0..1     reserved                          |nochange;|

                     bit30     u32     u32    0     0..1     reserved                          |nochange;|
                     bit31     u32     u32    0     0..1     reserved                          |nochange;|

                phyModuleControl     bitgroup     end                                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    SendFlag 1    
    Full01Flag  1
    
</9.1 phyModuleControl-A-Default>




<9.2 TRA_MPHY_CATM_BM_MSG_Default>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     288   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

           // phyMsgControl[4]    u32
          phyMsgControl[4]     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     MSG_LTE_L1_BM_APPEND_BHV                 |nochange;| 
             bit01     u32     u32    1     0..1     MSG_LTE_L1_BM_DEL_BHV                    |nochange;| 
             bit02     u32     u32    1     0..1     MSG_LTE_L1_BM_MODIFY_BHV                 |nochange;| 
             bit03     u32     u32    1     0..1     MSG_LTE_L1_BM_DEL_ALL_BHV                |nochange;| 
             bit04     u32     u32    1     0..1     MSG_LTE_L1_BM_EXPIRED_BHV                |nochange;| 
             bit05     u32     u32    1     0..1     MSG_LTE_L1_BM_EXPIRED_ALL_BHV            |nochange;| 
             bit06     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_APPEND_BHV             |nochange;| 
             bit07     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_DEL_BHV                |nochange;| 
             bit08     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_MODIFY_BHV             |nochange;| 
             bit09     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_DEL_ALL_BHV            |nochange;| 
                                                                                                          
             bit10     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_EXPIRED_BHV            |nochange;| 
             bit11     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_EXPIRED_ALL_BHV        |nochange;| 
             bit12     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit13     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit14     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit15     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit16     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit17     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit18     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit19     u32     u32    0     0..1     reserved                                 |nochange;| 
                                                                                                          
             bit20     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit21     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit22     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit23     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit24     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit25     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit26     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit27     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit28     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit29     u32     u32    0     0..1     reserved                                 |nochange;| 
                                                                                                          
             bit30     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit31     u32     u32    0     0..1     reserved                                 |nochange;| 
      
        
          phyMsgControl[4]     bitgroup     end                     
                       
                
    param    stringArray     end
    
    true  OK
    false ERROR
    SendFlag 1    
    Full01Flag  1
    
</9.2 TRA_MPHY_CATM_BM_MSG_Default>




<9.3 TRA_MPHY_CATM_BM_TASK_Default>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     312   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length      |input;|
    
    param    stringArray     begin

         // phyMsgControl[10]    u32
         phyMsgControl[10]     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     TRACE_DEACTIVE_ALL_BHV_PRIVATE_PARA        |nochange;| 
             bit01     u32     u32    1     0..1     TRACE_CELL_SEARCH_BHV_PRIVATE_PARA         |nochange;| 
             bit02     u32     u32    1     0..1     TRACE_CELL_RESYNC_BHV_PRIVATE_PARA         |nochange;| 
             bit03     u32     u32    1     0..1     TRACE_SCELL_MEAS_BHV_PRIVATE_PARA          |nochange;| 
             bit04     u32     u32    1     0..1     TRACE_TCELL_MEAS_BHV_PRIVATE_PARA          |nochange;| 
             bit05     u32     u32    1     0..1     TRACE_Read_PAGING_BHV_PRIVATE_PARA_MPDCCH  |nochange;| 
             bit06     u32     u32    1     0..1     TRACE_SI_Read_BHV_PRIVATE_PARA             |nochange;| 
             bit07     u32     u32    1     0..1     TRACE_BG_SI_Read_BHV_PRIVATE_PARA          |nochange;| 
             bit08     u32     u32    1     0..1     TRACE_CGI_SI_Read_BHV_PRIVATE_PARA         |nochange;| 
             bit09     u32     u32    1     0..1     TRACE_RA_BHV_PRIVATE_PARA_MSG1             |nochange;| 
                                                                                                            
             bit10     u32     u32    1     0..1     TRACE_MSG4_BHV_PRIVATE_PARA_MPDCCH         |nochange;| 
             bit11     u32     u32    1     0..1     TRACE_UL_CNNT_BHV_PRIVATE_PARA             |nochange;| 
             bit12     u32     u32    1     0..1     TRACE_DL_HARQ_FEEDBACK_BHV_PRIVATE_PARA    |nochange;| 
             bit13     u32     u32    1     0..1     TRACE_UL_SR_BHV_PRIVATE_PARA               |nochange;| 
             bit14     u32     u32    1     0..1     TRACE_PERIODIC_CSI_BHV_PRIVATE_PARA        |nochange;| 
             bit15     u32     u32    1     0..1     TRACE_DL_CNNT_BHV_PRIVATE_PARA_MPDCCH      |nochange;| 
             bit16     u32     u32    1     0..1     TRACE_APERIODIC_SRS_BHV_PRIVATE_PARA       |nochange;| 
             bit17     u32     u32    1     0..1     TRACE_PERIODIC_SRS_BHV_PRIVATE_PARA        |nochange;| 
             bit18     u32     u32    1     0..1     TRACE_NCELL_BHV_PRIVATE_PARA               |nochange;| 
             bit19     u32     u32    0     0..1     TRACE_RA_BHV_PRIVATE_PARA_MSG2_PDSCH       |nochange;| 
                                                                                                            
             bit20     u32     u32    0     0..1     TRACE_MSG4_BHV_PRIVATE_PARA_PDSCH          |nochange;| 
             bit21     u32     u32    0     0..1     TRACE_DL_CNNT_BHV_PRIVATE_PARA_PDSCH       |nochange;| 
             bit22     u32     u32    0     0..1     TRACE_Read_PAGING_BHV_PRIVATE_PARA_PDSCH   |nochange;| 
             bit23     u32     u32    1     0..1     TRACE_RA_BHV_PRIVATE_PARA_MSG2_MPDCCH      |nochange;| 
             bit24     u32     u32    1     0..1     TRACE_RA_BHV_PRIVATE_PARA_MSG3             |nochange;| 
             bit25     u32     u32    1     0..1     TRACE_BG_CELL_SEARCH_BHV_PRIVATE           |nochange;| 
             bit26     u32     u32    0     0..1     reserved                                   |nochange;| 
             bit27     u32     u32    0     0..1     reserved                                   |nochange;| 
             bit28     u32     u32    0     0..1     reserved                                   |nochange;| 
             bit29     u32     u32    0     0..1     reserved                                   |nochange;| 
                                                                                                            
             bit30     u32     u32    0     0..1     reserved                                   |nochange;| 
             bit31     u32     u32    0     0..1     reserved                                   |nochange;| 
       
         phyMsgControl[10]     bitgroup     end
  

    param    stringArray     end
    
    true  OK
    false ERROR
    SendFlag 1    
    Full01Flag  1
    
</9.3 TRA_MPHY_CATM_BM_TASK_Default>




<9.4 TRA_MPHY_CATM_TRACE_INFO_Default>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     368   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
           // phyMsgControl[24]    u32
           phyMsgControl[24]     bitgroup     begin     u32
                bit00     u32     u32    1     0..1     TRACE_PHY_RF_BASE_PARA                    |nochange;| 
                bit01     u32     u32    1     0..1     TRACE_PHY_FCP_AGC_BASE_PARA               |nochange;| 
                bit02     u32     u32    1     0..1     TRACE_PHY_UL_BASE_PARA                    |nochange;| 
                bit03     u32     u32    1     0..1     TRACE_PHY_MEAS_IRT_OUT_BASE_PARA          |nochange;| 
                bit04     u32     u32    1     0..1     TRACE_PHY_MEAS_SINR_OUT_BASE_PARA         |nochange;| 
                bit05     u32     u32    1     0..1     TRACE_PHY_RX_IP_SF_BASE_PARA              |nochange;| 
                bit06     u32     u32    1     0..1     TRACE_PHY_RX_IP_DHI_BASE_PARA             |nochange;| 
                bit07     u32     u32    1     0..1     TRACE_PHY_LDTC_OUT_BASE_PARA              |nochange;| 
                bit08     u32     u32    1     0..1     TRACE_PHY_FREQMEAS_MEAS_OUT_BASE_PARA     |nochange;| 
                bit09     u32     u32    1     0..1     TRACE_PHY_NCELLMEAS_IDDET_OUT_BASE_PARA   |nochange;| 
                                                                                                              
                bit10     u32     u32    1     0..1     TRACE_PHY_IDDET_INT_OUT_BASE_PARA         |nochange;| 
                bit11     u32     u32    1     0..1     TRACE_PHY_IDDET_PSS_IP_SF_BASE_PARA       |nochange;| 
                bit12     u32     u32    1     0..1     TRACE_PHY_IDDET_SSS_IP_SF_BASE_PARA       |nochange;| 
                bit13     u32     u32    1     0..1     TRACE_PHY_MEASPWR_IP_SF_BASE_PARA         |nochange;| 
                bit14     u32     u32    1     0..1     TRACE_PHY_RF_RFAD_BASE_PARA               |nochange;| 
                bit15     u32     u32    1     0..1     TRACE_PHY_ULDFT_DLFFT_ERR_BASE_PARA       |nochange;| 
                bit16     u32     u32    1     0..1     TRACE_PHY_BGCGI_MEAS_IRT_OUT_BASE_PARA    |nochange;| 
                bit17     u32     u32    1     0..1     TRACE_PHY_BGCGI_MEAS_SINR_OUT_BASE_PARA   |nochange;| 
                bit18     u32     u32    1     0..1     TRACE_PHY_UL_IP_TIME                      |nochange;| 
                bit19     u32     u32    1     0..1     TRACE_PHY_FREQMEAS_AGC_ADJUST_PARA        |nochange;| 
                                                                                                              
                bit20     u32     u32    0     0..1     reserved                                  |nochange;| 
                bit21     u32     u32    0     0..1     reserved                                  |nochange;| 
                bit22     u32     u32    0     0..1     reserved                                  |nochange;| 
                bit23     u32     u32    0     0..1     reserved                                  |nochange;| 
                bit24     u32     u32    0     0..1     reserved                                  |nochange;| 
                bit25     u32     u32    0     0..1     reserved                                  |nochange;| 
                bit26     u32     u32    0     0..1     reserved                                  |nochange;| 
                bit27     u32     u32    0     0..1     reserved                                  |nochange;| 
                bit28     u32     u32    0     0..1     reserved                                  |nochange;| 
                bit29     u32     u32    0     0..1     reserved                                  |nochange;| 
                                                                                                              
                bit30     u32     u32    0     0..1     reserved                                  |nochange;| 
                bit31     u32     u32    0     0..1     reserved                                  |nochange;| 
         
           phyMsgControl[24]     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    SendFlag 1    
    Full01Flag  1
    
</9.4 TRA_MPHY_CATM_TRACE_INFO_Default>




<<10.Field test Settings>>

<10.1 get parameters>
    id 1
</10.1 get parameters>


<10.1.1 boot_register_domain_read>
    cmd   AT+CEMODE?
    id    2
    
    SendFlag 1
    true  OK
    false ERROR   
    ReturnAT 10.2.1
</10.1.1 boot_register_domain_read>


<10.1.2 boot_rrcreq_reason_read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      112      0..0xffffffff     offset         |input;|
    length         s32     s32      4       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 10.2.2
</10.1.2 boot_rrcreq_reason_read>




<10.1.3 lock_band_read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      40       0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    SendFlag 1
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 10.2.3
</10.1.3 lock_band_read>




<10.1.4 cp_ciot_support_read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      112      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 10.2.4
</10.1.4 cp_ciot_support_read>



<10.1.5 lock_frequency_read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_Read        |nochange;|
    offset         s32     s32      144      0..0xffffffff     offset         |input;|
    length         s32     s32      20       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 10.2.5
</10.1.5 lock_frequency_read>


 


<10.2 put parameters>
    id 1
</10.2 put parameters>


<10.2.1 boot_register_domain_write>
    cmd   AT+CEMODE=
    id    2
    
    param     struct          begin
        Mode       u32     u32     0     0..3              Mode   |select;0:PS_mode_2;1:CS/PS_mode_1;2:CS/PS_mode_2;3:PS_mode_1;|
    param     struct          end
    
    HideFlag 1
    true  OK
    false ERROR   
</10.2.1 boot_register_domain_write>




<10.2.2 boot_rrcreq_reason_write>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     0      0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1      0..2              NV_WRITE     |nochange;|
    offset         s32     s32     112    0..0xffffffff     offset       |nochange;|
    length         s32     s32     4      0..0xffffffff     length       |nochange;|
       
    // T_NVM_Static
    param    stringArray     begin
    
          signallingPrioritySupport   bitgroup     begin    u32
          
               bit0         u32         u32        1        0..1        signallingPrioritySupport      |select;0:disabe;1:Enable;|
          
          signallingPrioritySupport   bitgroup     end

    param    stringArray     end
        
    true  OK
    false ERROR
    HideFlag 1
    
</10.2.2 boot_rrcreq_reason_write>




<10.2.3 lock_band_write>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     0      0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1      0..2              NV_WRITE     |nochange;|
    offset         s32     s32     40    0..0xffffffff     offset       |nochange;|
    length         s32     s32     24      0..0xffffffff     length       |nochange;|
       

    param    stringArray     begin
    
                        rfParam      bitgroup     begin    u32
                             bit0        u32       u32      0        0..1        supportBandNum_0                        |select;0:disabe;1:Enable;|
                             bit1        u32       u32      0        0..1        supportBandNum_1                        |select;0:disabe;1:Enable;|
                             bit2        u32       u32      0        0..1        supportBandNum_2                        |select;0:disabe;1:Enable;|
                             bit3        u32       u32      0        0..1        supportBandNum_3                        |select;0:disabe;1:Enable;|
                             bit4        u32       u32      0        0..1        supportBandNum_4                        |select;0:disabe;1:Enable;|
                             bit5        u32       u32      1        0..1        supportBandNum_5                        |select;0:disabe;1:Enable;|
                             bit6        u32       u32      1        0..1        supportBandNum_6                        |select;0:disabe;1:Enable;|
                             bit7        u32       u32      0        0..1        freqBandPriorityAdjustment_r12          |select;0:disabe;1:Enable;|
                             bit8        u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                             bit9        u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                             bit10       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                             bit11       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                             bit12       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                             bit13       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                             bit14       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                             bit15       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                                      
                                                                                                             
                             bit16       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit17       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit18       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit19       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit20       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit21       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit22       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit23       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit24       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit25       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit26       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit27       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit28       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit29       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit30       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit31       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                             
                        rfParam      bitgroup     end
                        
                        // T_supportedBandEutra       supportedBandListEUTRA[EUTRAN_MAX_SUPPORT_BAND];
                        supportedBandListEUTRA[10]    struct     begin
                                                            
                             supportedBandListEUTRA[0]     bitgroup     begin    u16          
                                 bit0        u16       u16       0        0..1        supportedBandEutra_0              |select;0:disabe;1:Enable;|
                                 bit1        u16       u16       0        0..1        supportedBandEutra_1              |select;0:disabe;1:Enable;|
                                 bit2        u16       u16       0        0..1        supportedBandEutra_2              |select;0:disabe;1:Enable;|
                                 bit3        u16       u16       0        0..1        supportedBandEutra_3              |select;0:disabe;1:Enable;|
                                 bit4        u16       u16       0        0..1        supportedBandEutra_4              |select;0:disabe;1:Enable;|
                                 bit5        u16       u16       1        0..1        supportedBandEutra_5              |select;0:disabe;1:Enable;|
                                 bit6        u16       u16       1        0..1        supportedBandEutra_6              |select;0:disabe;1:Enable;|
                                 bit7        u16       u16       0        0..1        halfDuplex                        |select;0:disabe;1:Enable;|
                                 bit8        u16       u16       1        0..1        dl_256QAM_r12                     |select;0:disabe;1:Enable;|
                                 bit9        u16       u16       1        0..1        ul_64QAM_r12                      |select;0:disabe;1:Enable;|
                                 bit10       u16       u16       1        0..1        uePowerClass_0                    |select;0:disabe;1:Enable;|
                                 bit11       u16       u16       1        0..1        uePowerClass_1                    |select;0:disabe;1:Enable;|
                                 bit12       u16       u16       1        0..1        uePowerClass_2                    |select;0:disabe;1:Enable;|
                                 bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13      |select;0:disabe;1:Enable;|
                                 bit14       u16       u16       0        0..1        reserved                          |select;0:disabe;1:Enable;|
                                 bit15       u16       u16       0        0..1        reserved                          |select;0:disabe;1:Enable;|
                             supportedBandListEUTRA[0]     bitgroup     end
                            
                            
                                                      
                             supportedBandListEUTRA[1]     bitgroup     begin    u16          
                                 bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                 bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                 bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                 bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                 bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                 bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                 bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                 bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                 bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                 bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                 bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                 bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                 bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                 bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                 bit14       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                 bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                             supportedBandListEUTRA[1]     bitgroup     end
                            
                                                      
                             supportedBandListEUTRA[2]     bitgroup     begin    u16          
                                 bit0        u16       u16       0        0..1        supportedBandEutra_0                |select;0:disabe;1:Enable;|
                                 bit1        u16       u16       0        0..1        supportedBandEutra_1                |select;0:disabe;1:Enable;|
                                 bit2        u16       u16       0        0..1        supportedBandEutra_2                |select;0:disabe;1:Enable;|
                                 bit3        u16       u16       0        0..1        supportedBandEutra_3                |select;0:disabe;1:Enable;|
                                 bit4        u16       u16       0        0..1        supportedBandEutra_4                |select;0:disabe;1:Enable;|
                                 bit5        u16       u16       1        0..1        supportedBandEutra_5                |select;0:disabe;1:Enable;|
                                 bit6        u16       u16       1        0..1        supportedBandEutra_6                |select;0:disabe;1:Enable;|
                                 bit7        u16       u16       0        0..1        halfDuplex                          |select;0:disabe;1:Enable;|
                                 bit8        u16       u16       1        0..1        dl_256QAM_r12                       |select;0:disabe;1:Enable;|
                                 bit9        u16       u16       1        0..1        ul_64QAM_r12                        |select;0:disabe;1:Enable;|
                                 bit10       u16       u16       1        0..1        uePowerClass_0                      |select;0:disabe;1:Enable;|
                                 bit11       u16       u16       1        0..1        uePowerClass_1                      |select;0:disabe;1:Enable;|
                                 bit12       u16       u16       1        0..1        uePowerClass_2                      |select;0:disabe;1:Enable;|
                                 bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13        |select;0:disabe;1:Enable;|
                                 bit14       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                                 bit15       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                             supportedBandListEUTRA[2]     bitgroup     end
                            
                            
                                                      
                             supportedBandListEUTRA[3]     bitgroup     begin    u16          
                                 bit0        u16       u16       0        0..1        supportedBandEutra_0                |select;0:disabe;1:Enable;|
                                 bit1        u16       u16       0        0..1        supportedBandEutra_1                |select;0:disabe;1:Enable;|
                                 bit2        u16       u16       0        0..1        supportedBandEutra_2                |select;0:disabe;1:Enable;|
                                 bit3        u16       u16       0        0..1        supportedBandEutra_3                |select;0:disabe;1:Enable;|
                                 bit4        u16       u16       0        0..1        supportedBandEutra_4                |select;0:disabe;1:Enable;|
                                 bit5        u16       u16       1        0..1        supportedBandEutra_5                |select;0:disabe;1:Enable;|
                                 bit6        u16       u16       1        0..1        supportedBandEutra_6                |select;0:disabe;1:Enable;|
                                 bit7        u16       u16       0        0..1        halfDuplex                          |select;0:disabe;1:Enable;|
                                 bit8        u16       u16       1        0..1        dl_256QAM_r12                       |select;0:disabe;1:Enable;|
                                 bit9        u16       u16       1        0..1        ul_64QAM_r12                        |select;0:disabe;1:Enable;|
                                 bit10       u16       u16       1        0..1        uePowerClass_0                      |select;0:disabe;1:Enable;|
                                 bit11       u16       u16       1        0..1        uePowerClass_1                      |select;0:disabe;1:Enable;|
                                 bit12       u16       u16       1        0..1        uePowerClass_2                      |select;0:disabe;1:Enable;|
                                 bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13        |select;0:disabe;1:Enable;|
                                 bit14       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                                 bit15       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                             supportedBandListEUTRA[3]     bitgroup     end
                            
                            
                                                      
                             supportedBandListEUTRA[4]     bitgroup     begin    u16          
                                 bit0        u16       u16       0        0..1        supportedBandEutra_0                 |select;0:disabe;1:Enable;|
                                 bit1        u16       u16       0        0..1        supportedBandEutra_1                 |select;0:disabe;1:Enable;|
                                 bit2        u16       u16       0        0..1        supportedBandEutra_2                 |select;0:disabe;1:Enable;|
                                 bit3        u16       u16       0        0..1        supportedBandEutra_3                 |select;0:disabe;1:Enable;|
                                 bit4        u16       u16       0        0..1        supportedBandEutra_4                 |select;0:disabe;1:Enable;|
                                 bit5        u16       u16       1        0..1        supportedBandEutra_5                 |select;0:disabe;1:Enable;|
                                 bit6        u16       u16       1        0..1        supportedBandEutra_6                 |select;0:disabe;1:Enable;|
                                 bit7        u16       u16       0        0..1        halfDuplex                           |select;0:disabe;1:Enable;|
                                 bit8        u16       u16       1        0..1        dl_256QAM_r12                        |select;0:disabe;1:Enable;|
                                 bit9        u16       u16       1        0..1        ul_64QAM_r12                         |select;0:disabe;1:Enable;|
                                 bit10       u16       u16       1        0..1        uePowerClass_0                       |select;0:disabe;1:Enable;|
                                 bit11       u16       u16       1        0..1        uePowerClass_1                       |select;0:disabe;1:Enable;|
                                 bit12       u16       u16       1        0..1        uePowerClass_2                       |select;0:disabe;1:Enable;|
                                 bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13         |select;0:disabe;1:Enable;|
                                 bit14       u16       u16       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                                 bit15       u16       u16       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                             supportedBandListEUTRA[4]     bitgroup     end
                            
                            
                                                      
                             supportedBandListEUTRA[5]     bitgroup     begin    u16          
                                 bit0        u16       u16       0        0..1        supportedBandEutra_0                 |select;0:disabe;1:Enable;|
                                 bit1        u16       u16       0        0..1        supportedBandEutra_1                 |select;0:disabe;1:Enable;|
                                 bit2        u16       u16       0        0..1        supportedBandEutra_2                 |select;0:disabe;1:Enable;|
                                 bit3        u16       u16       0        0..1        supportedBandEutra_3                 |select;0:disabe;1:Enable;|
                                 bit4        u16       u16       0        0..1        supportedBandEutra_4                 |select;0:disabe;1:Enable;|
                                 bit5        u16       u16       1        0..1        supportedBandEutra_5                 |select;0:disabe;1:Enable;|
                                 bit6        u16       u16       1        0..1        supportedBandEutra_6                 |select;0:disabe;1:Enable;|
                                 bit7        u16       u16       0        0..1        halfDuplex                           |select;0:disabe;1:Enable;|
                                 bit8        u16       u16       1        0..1        dl_256QAM_r12                        |select;0:disabe;1:Enable;|
                                 bit9        u16       u16       1        0..1        ul_64QAM_r12                         |select;0:disabe;1:Enable;|
                                 bit10       u16       u16       1        0..1        uePowerClass_0                       |select;0:disabe;1:Enable;|
                                 bit11       u16       u16       1        0..1        uePowerClass_1                       |select;0:disabe;1:Enable;|
                                 bit12       u16       u16       1        0..1        uePowerClass_2                       |select;0:disabe;1:Enable;|
                                 bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13         |select;0:disabe;1:Enable;|
                                 bit14       u16       u16       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                                 bit15       u16       u16       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                             supportedBandListEUTRA[5]     bitgroup     end
                            
                                                      
                             supportedBandListEUTRA[6]     bitgroup     begin    u16          
                                 bit0        u16       u16       0        0..1        supportedBandEutra_0                |select;0:disabe;1:Enable;|
                                 bit1        u16       u16       0        0..1        supportedBandEutra_1                |select;0:disabe;1:Enable;|
                                 bit2        u16       u16       0        0..1        supportedBandEutra_2                |select;0:disabe;1:Enable;|
                                 bit3        u16       u16       0        0..1        supportedBandEutra_3                |select;0:disabe;1:Enable;|
                                 bit4        u16       u16       0        0..1        supportedBandEutra_4                |select;0:disabe;1:Enable;|
                                 bit5        u16       u16       1        0..1        supportedBandEutra_5                |select;0:disabe;1:Enable;|
                                 bit6        u16       u16       1        0..1        supportedBandEutra_6                |select;0:disabe;1:Enable;|
                                 bit7        u16       u16       0        0..1        halfDuplex                          |select;0:disabe;1:Enable;|
                                 bit8        u16       u16       1        0..1        dl_256QAM_r12                       |select;0:disabe;1:Enable;|
                                 bit9        u16       u16       1        0..1        ul_64QAM_r12                        |select;0:disabe;1:Enable;|
                                 bit10       u16       u16       1        0..1        uePowerClass_0                      |select;0:disabe;1:Enable;|
                                 bit11       u16       u16       1        0..1        uePowerClass_1                      |select;0:disabe;1:Enable;|
                                 bit12       u16       u16       1        0..1        uePowerClass_2                      |select;0:disabe;1:Enable;|
                                 bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13        |select;0:disabe;1:Enable;|
                                 bit14       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                                 bit15       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                             supportedBandListEUTRA[6]     bitgroup     end
                            
                            
                                                      
                             supportedBandListEUTRA[7]     bitgroup     begin    u16          
                                 bit0        u16       u16       0        0..1        supportedBandEutra_0                |select;0:disabe;1:Enable;|
                                 bit1        u16       u16       0        0..1        supportedBandEutra_1                |select;0:disabe;1:Enable;|
                                 bit2        u16       u16       0        0..1        supportedBandEutra_2                |select;0:disabe;1:Enable;|
                                 bit3        u16       u16       0        0..1        supportedBandEutra_3                |select;0:disabe;1:Enable;|
                                 bit4        u16       u16       0        0..1        supportedBandEutra_4                |select;0:disabe;1:Enable;|
                                 bit5        u16       u16       1        0..1        supportedBandEutra_5                |select;0:disabe;1:Enable;|
                                 bit6        u16       u16       1        0..1        supportedBandEutra_6                |select;0:disabe;1:Enable;|
                                 bit7        u16       u16       0        0..1        halfDuplex                          |select;0:disabe;1:Enable;|
                                 bit8        u16       u16       1        0..1        dl_256QAM_r12                       |select;0:disabe;1:Enable;|
                                 bit9        u16       u16       1        0..1        ul_64QAM_r12                        |select;0:disabe;1:Enable;|
                                 bit10       u16       u16       1        0..1        uePowerClass_0                      |select;0:disabe;1:Enable;|
                                 bit11       u16       u16       1        0..1        uePowerClass_1                      |select;0:disabe;1:Enable;|
                                 bit12       u16       u16       1        0..1        uePowerClass_2                      |select;0:disabe;1:Enable;|
                                 bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13        |select;0:disabe;1:Enable;|
                                 bit14       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                                 bit15       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                             supportedBandListEUTRA[7]     bitgroup     end
                            
                            
                                                      
                             supportedBandListEUTRA[8]     bitgroup     begin    u16          
                                 bit0        u16       u16       0        0..1        supportedBandEutra_0                |select;0:disabe;1:Enable;|
                                 bit1        u16       u16       0        0..1        supportedBandEutra_1                |select;0:disabe;1:Enable;|
                                 bit2        u16       u16       0        0..1        supportedBandEutra_2                |select;0:disabe;1:Enable;|
                                 bit3        u16       u16       0        0..1        supportedBandEutra_3                |select;0:disabe;1:Enable;|
                                 bit4        u16       u16       0        0..1        supportedBandEutra_4                |select;0:disabe;1:Enable;|
                                 bit5        u16       u16       1        0..1        supportedBandEutra_5                |select;0:disabe;1:Enable;|
                                 bit6        u16       u16       1        0..1        supportedBandEutra_6                |select;0:disabe;1:Enable;|
                                 bit7        u16       u16       0        0..1        halfDuplex                          |select;0:disabe;1:Enable;|
                                 bit8        u16       u16       1        0..1        dl_256QAM_r12                       |select;0:disabe;1:Enable;|
                                 bit9        u16       u16       1        0..1        ul_64QAM_r12                        |select;0:disabe;1:Enable;|
                                 bit10       u16       u16       1        0..1        uePowerClass_0                      |select;0:disabe;1:Enable;|
                                 bit11       u16       u16       1        0..1        uePowerClass_1                      |select;0:disabe;1:Enable;|
                                 bit12       u16       u16       1        0..1        uePowerClass_2                      |select;0:disabe;1:Enable;|
                                 bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13        |select;0:disabe;1:Enable;|
                                 bit14       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                                 bit15       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                             supportedBandListEUTRA[8]     bitgroup     end
                            
                            
                                                      
                             supportedBandListEUTRA[9]     bitgroup     begin    u16          
                                 bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                 bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                 bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                 bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                 bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                 bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                 bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                 bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                 bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                 bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                 bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                 bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                 bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                 bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                 bit14       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                 bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                             supportedBandListEUTRA[9]     bitgroup     end
                                              
                        supportedBandListEUTRA[10]    struct     end   
    param    stringArray     end
        
    true  OK
    false ERROR
    HideFlag 1
    
</10.2.3 lock_band_write>





<10.2.4 cp_ciot_support_write>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     0      0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1      0..2              NV_WRITE     |nochange;|
    offset         s32     s32     112    0..0xffffffff     offset       |nochange;|
    length         s32     s32     4      0..0xffffffff     length       |nochange;|
       
    // T_NVM_Static
    param    stringArray     begin
    
               nasCapability       bitgroup      begin    u32
//                    bit0        u32       u32       0        0..1        signallingPrioritySupport      |select;0:disabe;1:Enable;|
//                    bit1        u32       u32       0        0..1        attachWithImsiSupport          |select;0:disabe;1:Enable;|
//                    bit2        u32       u32       0        0..1        Timer_T3245_Support            |select;0:disabe;1:Enable;|
//                    bit3        u32       u32       0        0..1        eabSupported                   |select;0:disabe;1:Enable;|
//                    bit4        u32       u32       0        0..1        FastFirstHiPriPLMNSearch       |select;0:disabe;1:Enable;|
                    bit5        u32       u32       1        0..1        cp_ciot_support                |select;0:disabe;1:Enable;|
//                    bit6        u32       u32       0        0..1        up_ciot_support                |select;0:disabe;1:Enable;|
//                    bit7        u32       u32       0        0..1        emmRegWithoutPdnSupport        |select;0:disabe;1:Enable;|
//                    bit8        u32       u32       0        0..1        emmRegWithoutPdnSupportOnly    |select;0:disabe;1:Enable;|
//                    bit9        u32       u32       0        0..1        smsWithoutComAttSupport        |select;0:disabe;1:Enable;|
//                    bit10       u32       u32       0        0..1        niddSupport                    |select;0:disabe;1:Enable;|
//                    bit11       u32       u32       0        0..1        S1_U_DataTransferSupport       |select;0:disabe;1:Enable;|
//                    bit12       u32       u32       0        0..1        cp_hc_support                  |select;0:disabe;1:Enable;|
//                    bit13       u32       u32       0        0..1        cp_up_prefer_0                 |select;0:disabe;1:Enable;|
//                    bit14       u32       u32       0        0..1        cp_up_prefer_1                 |select;0:disabe;1:Enable;|
//                    bit15       u32       u32       0        0..1        ePCObit_support                |select;0:disabe;1:Enable;|                                                                                          
//                    
//                    bit16       u32       u32       0        0..1        apnRatControl_support          |select;0:disabe;1:Enable;|
//                    bit17       u32       u32       0        0..1        psmSupport                     |select;0:disabe;1:Enable;|
//                    bit18       u32       u32       0        0..1        eDrxSupport                    |select;0:disabe;1:Enable;|
//                    bit19       u32       u32       0        0..1        lteUsageSetting                |select;0:disabe;1:Enable;|
//                    bit20       u32       u32       0        0..1        lteSmsPrefer                   |select;0:disabe;1:Enable;|
//                    bit21       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|
//                    bit22       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|
//                    bit23       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|
//                    bit24       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|
//                    bit25       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|
//                    bit26       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|
//                    bit27       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|
//                    bit28       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|
//                    bit29       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|
//                    bit30       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|
//                    bit31       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|               
               nasCapability       bitgroup      end    
    param    stringArray     end
        
    true  OK
    false ERROR
    HideFlag 1
    
</10.2.4 cp_ciot_support_write>




<10.2.5 lock_frequency_write>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     0      0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1      0..2              NV_WRITE     |nochange;|
    offset         s32     s32     144    0..0xffffffff     offset       |nochange;|
    length         s32     s32     20     0..0xffffffff     length       |nochange;|      
 
    param    stringArray     begin
    
         freqNum          u16         u16    0       0..9        freqNum          |input;|               
       
        freq[9]      struct     begin
            freq[0]       u16         u16    0xFFFF   0..0xFFFF       freq[0]          |input;|               
            freq[1]       u16         u16    0xFFFF   0..0xFFFF       freq[1]          |input;|               
            freq[2]       u16         u16    0xFFFF   0..0xFFFF       freq[2]          |input;|               
            freq[3]       u16         u16    0xFFFF   0..0xFFFF       freq[3]          |input;|               
            freq[4]       u16         u16    0xFFFF   0..0xFFFF       freq[4]          |input;|               
            freq[5]       u16         u16    0xFFFF   0..0xFFFF       freq[5]          |input;|               
            freq[6]       u16         u16    0xFFFF   0..0xFFFF       freq[6]          |input;|               
            freq[7]       u16         u16    0xFFFF   0..0xFFFF       freq[7]          |input;|               
            freq[8]       u16         u16    0xFFFF   0..0xFFFF       freq[8]          |input;|               
        freq[9]      struct     end
                                            
    param    stringArray     end
        
    true  OK
    false ERROR
    HideFlag
    
</10.2.5 lock_frequency_write>





//AT
<999.999.1 atctst_aud_set_echo_off>

    cmd   ATE0
    id    1
           
    true  OK
    false ERROR
    HideFlag 2
    SendFlag 1

</999.999.1 atctst_aud_set_echo_off>

// AT
<999.999.2 atctst_aud_set_echo_on>

    cmd   ATE1
    id    1
           
    true  OK
    false ERROR
    HideFlag 2
    SendFlag 1

</999.999.2 atctst_aud_set_echo_on>


<999.999.3 NV_VERSION_SUPPORT>
    cmd   AT+NVGV=?
    id    1
     
    true  OK
    false ERROR
    SendFlag 1
    HideFlag 2
</999.999.3 NV_VERSION_SUPPORT>



<999.999.4 NV_GET_VERSION>
    cmd   AT+NVGV
    id    1
     
    true  OK
    false ERROR
    SendFlag 1
    HideFlag 2
    ReturnAT 999.999.5
</999.999.4 NV_GET_VERSION>




<999.999.5 NV_SET_VERSION>
    cmd   AT+NVGV=
    id    1
   
    param      stringArray     begin  
       nvmVersion     u32     u32      0x89100001      0..0xffffffff     nvmVersion         |input;|
    param      stringArray     end 
    
    true  OK
    false ERROR
    HideFlag  2
</999.999.5 NV_SET_VERSION>





