Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Aug 23 16:06:57 2023
| Host         : DESKTOP-GG4OQPD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file jc_control_sets_placed.rpt
| Design       : jc
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             104 |           28 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+-------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+---------------+-------------------------+------------------+----------------+
|  clk_IBUF_BUFG |               |                         |                3 |              8 |
|  clk_IBUF_BUFG |               | d1/count[26]_i_1__2_n_0 |                7 |             26 |
|  clk_IBUF_BUFG |               | d2/count[26]_i_1_n_0    |                7 |             26 |
|  clk_IBUF_BUFG |               | d3/count[26]_i_1__0_n_0 |                7 |             26 |
|  clk_IBUF_BUFG |               | d4/count[26]_i_1__1_n_0 |                7 |             26 |
+----------------+---------------+-------------------------+------------------+----------------+


