// Seed: 1489694116
module module_0 (
    output tri id_0,
    output uwire id_1,
    output supply0 id_2,
    input tri id_3,
    input supply0 id_4,
    input tri1 id_5,
    output supply0 id_6,
    input uwire id_7,
    input tri1 id_8,
    input supply0 id_9,
    output supply1 id_10,
    output supply1 id_11
);
  wire id_13;
  module_2(
      id_11
  );
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output tri1  id_2
);
  assign id_2 = (id_0);
  not (id_2, id_1);
  module_0(
      id_2, id_2, id_2, id_0, id_1, id_1, id_2, id_0, id_1, id_1, id_2, id_2
  );
endmodule
module module_2 (
    output uwire id_0
);
  wire id_2;
endmodule
