

================================================================
== Vitis HLS Report for 'lab6_z1'
================================================================
* Date:           Wed Nov 29 19:20:31 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab6_z1
* Solution:       sol4_1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  2.150 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b_read = read i512 @_ssdm_op_Read.ap_auto.i512P0A, i512 %b" [./source/lab6_z1.cpp:5]   --->   Operation 5 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i512 %b_read" [./source/lab6_z1.cpp:5]   --->   Operation 6 'trunc' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c_read = read i512 @_ssdm_op_Read.ap_auto.i512P0A, i512 %c" [./source/lab6_z1.cpp:5]   --->   Operation 7 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln5_1 = trunc i512 %c_read" [./source/lab6_z1.cpp:5]   --->   Operation 8 'trunc' 'trunc_ln5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5 = mul i16 %trunc_ln5_1, i16 %trunc_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 9 'mul' 'mul_ln5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 16, i32 31" [./source/lab6_z1.cpp:5]   --->   Operation 10 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 16, i32 31" [./source/lab6_z1.cpp:5]   --->   Operation 11 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_1 = mul i16 %tmp_3, i16 %tmp_2" [./source/lab6_z1.cpp:5]   --->   Operation 12 'mul' 'mul_ln5_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 32, i32 47" [./source/lab6_z1.cpp:5]   --->   Operation 13 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 32, i32 47" [./source/lab6_z1.cpp:5]   --->   Operation 14 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_2 = mul i16 %tmp_5, i16 %tmp_4" [./source/lab6_z1.cpp:5]   --->   Operation 15 'mul' 'mul_ln5_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 48, i32 63" [./source/lab6_z1.cpp:5]   --->   Operation 16 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 48, i32 63" [./source/lab6_z1.cpp:5]   --->   Operation 17 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_3 = mul i16 %tmp_7, i16 %tmp_6" [./source/lab6_z1.cpp:5]   --->   Operation 18 'mul' 'mul_ln5_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 64, i32 79" [./source/lab6_z1.cpp:5]   --->   Operation 19 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 64, i32 79" [./source/lab6_z1.cpp:5]   --->   Operation 20 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_4 = mul i16 %tmp_9, i16 %tmp_8" [./source/lab6_z1.cpp:5]   --->   Operation 21 'mul' 'mul_ln5_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 80, i32 95" [./source/lab6_z1.cpp:5]   --->   Operation 22 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 80, i32 95" [./source/lab6_z1.cpp:5]   --->   Operation 23 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_5 = mul i16 %tmp_1, i16 %tmp_s" [./source/lab6_z1.cpp:5]   --->   Operation 24 'mul' 'mul_ln5_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 96, i32 111" [./source/lab6_z1.cpp:5]   --->   Operation 25 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 96, i32 111" [./source/lab6_z1.cpp:5]   --->   Operation 26 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_6 = mul i16 %tmp_11, i16 %tmp_10" [./source/lab6_z1.cpp:5]   --->   Operation 27 'mul' 'mul_ln5_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 112, i32 127" [./source/lab6_z1.cpp:5]   --->   Operation 28 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 112, i32 127" [./source/lab6_z1.cpp:5]   --->   Operation 29 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_7 = mul i16 %tmp_13, i16 %tmp_12" [./source/lab6_z1.cpp:5]   --->   Operation 30 'mul' 'mul_ln5_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 128, i32 143" [./source/lab6_z1.cpp:5]   --->   Operation 31 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 128, i32 143" [./source/lab6_z1.cpp:5]   --->   Operation 32 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_8 = mul i16 %tmp_15, i16 %tmp_14" [./source/lab6_z1.cpp:5]   --->   Operation 33 'mul' 'mul_ln5_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 144, i32 159" [./source/lab6_z1.cpp:5]   --->   Operation 34 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 144, i32 159" [./source/lab6_z1.cpp:5]   --->   Operation 35 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_9 = mul i16 %tmp_17, i16 %tmp_16" [./source/lab6_z1.cpp:5]   --->   Operation 36 'mul' 'mul_ln5_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 160, i32 175" [./source/lab6_z1.cpp:5]   --->   Operation 37 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 160, i32 175" [./source/lab6_z1.cpp:5]   --->   Operation 38 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_10 = mul i16 %tmp_19, i16 %tmp_18" [./source/lab6_z1.cpp:5]   --->   Operation 39 'mul' 'mul_ln5_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 176, i32 191" [./source/lab6_z1.cpp:5]   --->   Operation 40 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 176, i32 191" [./source/lab6_z1.cpp:5]   --->   Operation 41 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_11 = mul i16 %tmp_21, i16 %tmp_20" [./source/lab6_z1.cpp:5]   --->   Operation 42 'mul' 'mul_ln5_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 192, i32 207" [./source/lab6_z1.cpp:5]   --->   Operation 43 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 192, i32 207" [./source/lab6_z1.cpp:5]   --->   Operation 44 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_12 = mul i16 %tmp_23, i16 %tmp_22" [./source/lab6_z1.cpp:5]   --->   Operation 45 'mul' 'mul_ln5_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 208, i32 223" [./source/lab6_z1.cpp:5]   --->   Operation 46 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 208, i32 223" [./source/lab6_z1.cpp:5]   --->   Operation 47 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_13 = mul i16 %tmp_25, i16 %tmp_24" [./source/lab6_z1.cpp:5]   --->   Operation 48 'mul' 'mul_ln5_13' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 224, i32 239" [./source/lab6_z1.cpp:5]   --->   Operation 49 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 224, i32 239" [./source/lab6_z1.cpp:5]   --->   Operation 50 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_14 = mul i16 %tmp_27, i16 %tmp_26" [./source/lab6_z1.cpp:5]   --->   Operation 51 'mul' 'mul_ln5_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 240, i32 255" [./source/lab6_z1.cpp:5]   --->   Operation 52 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 240, i32 255" [./source/lab6_z1.cpp:5]   --->   Operation 53 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_15 = mul i16 %tmp_29, i16 %tmp_28" [./source/lab6_z1.cpp:5]   --->   Operation 54 'mul' 'mul_ln5_15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 256, i32 271" [./source/lab6_z1.cpp:5]   --->   Operation 55 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 256, i32 271" [./source/lab6_z1.cpp:5]   --->   Operation 56 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_16 = mul i16 %tmp_31, i16 %tmp_30" [./source/lab6_z1.cpp:5]   --->   Operation 57 'mul' 'mul_ln5_16' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 272, i32 287" [./source/lab6_z1.cpp:5]   --->   Operation 58 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 272, i32 287" [./source/lab6_z1.cpp:5]   --->   Operation 59 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_17 = mul i16 %tmp_33, i16 %tmp_32" [./source/lab6_z1.cpp:5]   --->   Operation 60 'mul' 'mul_ln5_17' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 288, i32 303" [./source/lab6_z1.cpp:5]   --->   Operation 61 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 288, i32 303" [./source/lab6_z1.cpp:5]   --->   Operation 62 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_18 = mul i16 %tmp_35, i16 %tmp_34" [./source/lab6_z1.cpp:5]   --->   Operation 63 'mul' 'mul_ln5_18' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 304, i32 319" [./source/lab6_z1.cpp:5]   --->   Operation 64 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 304, i32 319" [./source/lab6_z1.cpp:5]   --->   Operation 65 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_19 = mul i16 %tmp_37, i16 %tmp_36" [./source/lab6_z1.cpp:5]   --->   Operation 66 'mul' 'mul_ln5_19' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 320, i32 335" [./source/lab6_z1.cpp:5]   --->   Operation 67 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 320, i32 335" [./source/lab6_z1.cpp:5]   --->   Operation 68 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_20 = mul i16 %tmp_39, i16 %tmp_38" [./source/lab6_z1.cpp:5]   --->   Operation 69 'mul' 'mul_ln5_20' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 336, i32 351" [./source/lab6_z1.cpp:5]   --->   Operation 70 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 336, i32 351" [./source/lab6_z1.cpp:5]   --->   Operation 71 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_21 = mul i16 %tmp_41, i16 %tmp_40" [./source/lab6_z1.cpp:5]   --->   Operation 72 'mul' 'mul_ln5_21' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 352, i32 367" [./source/lab6_z1.cpp:5]   --->   Operation 73 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 352, i32 367" [./source/lab6_z1.cpp:5]   --->   Operation 74 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_22 = mul i16 %tmp_43, i16 %tmp_42" [./source/lab6_z1.cpp:5]   --->   Operation 75 'mul' 'mul_ln5_22' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 368, i32 383" [./source/lab6_z1.cpp:5]   --->   Operation 76 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 368, i32 383" [./source/lab6_z1.cpp:5]   --->   Operation 77 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_23 = mul i16 %tmp_45, i16 %tmp_44" [./source/lab6_z1.cpp:5]   --->   Operation 78 'mul' 'mul_ln5_23' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 384, i32 399" [./source/lab6_z1.cpp:5]   --->   Operation 79 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 384, i32 399" [./source/lab6_z1.cpp:5]   --->   Operation 80 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_24 = mul i16 %tmp_47, i16 %tmp_46" [./source/lab6_z1.cpp:5]   --->   Operation 81 'mul' 'mul_ln5_24' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 400, i32 415" [./source/lab6_z1.cpp:5]   --->   Operation 82 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 400, i32 415" [./source/lab6_z1.cpp:5]   --->   Operation 83 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_25 = mul i16 %tmp_49, i16 %tmp_48" [./source/lab6_z1.cpp:5]   --->   Operation 84 'mul' 'mul_ln5_25' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 416, i32 431" [./source/lab6_z1.cpp:5]   --->   Operation 85 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 416, i32 431" [./source/lab6_z1.cpp:5]   --->   Operation 86 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_26 = mul i16 %tmp_51, i16 %tmp_50" [./source/lab6_z1.cpp:5]   --->   Operation 87 'mul' 'mul_ln5_26' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 432, i32 447" [./source/lab6_z1.cpp:5]   --->   Operation 88 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 432, i32 447" [./source/lab6_z1.cpp:5]   --->   Operation 89 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_27 = mul i16 %tmp_53, i16 %tmp_52" [./source/lab6_z1.cpp:5]   --->   Operation 90 'mul' 'mul_ln5_27' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 448, i32 463" [./source/lab6_z1.cpp:5]   --->   Operation 91 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 448, i32 463" [./source/lab6_z1.cpp:5]   --->   Operation 92 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_28 = mul i16 %tmp_55, i16 %tmp_54" [./source/lab6_z1.cpp:5]   --->   Operation 93 'mul' 'mul_ln5_28' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 464, i32 479" [./source/lab6_z1.cpp:5]   --->   Operation 94 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 464, i32 479" [./source/lab6_z1.cpp:5]   --->   Operation 95 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_29 = mul i16 %tmp_57, i16 %tmp_56" [./source/lab6_z1.cpp:5]   --->   Operation 96 'mul' 'mul_ln5_29' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 480, i32 495" [./source/lab6_z1.cpp:5]   --->   Operation 97 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 480, i32 495" [./source/lab6_z1.cpp:5]   --->   Operation 98 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_30 = mul i16 %tmp_59, i16 %tmp_58" [./source/lab6_z1.cpp:5]   --->   Operation 99 'mul' 'mul_ln5_30' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 496, i32 511" [./source/lab6_z1.cpp:5]   --->   Operation 100 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 496, i32 511" [./source/lab6_z1.cpp:5]   --->   Operation 101 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_31 = mul i16 %tmp_61, i16 %tmp_60" [./source/lab6_z1.cpp:5]   --->   Operation 102 'mul' 'mul_ln5_31' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 103 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5 = mul i16 %trunc_ln5_1, i16 %trunc_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 103 'mul' 'mul_ln5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 104 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_1 = mul i16 %tmp_3, i16 %tmp_2" [./source/lab6_z1.cpp:5]   --->   Operation 104 'mul' 'mul_ln5_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 105 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_2 = mul i16 %tmp_5, i16 %tmp_4" [./source/lab6_z1.cpp:5]   --->   Operation 105 'mul' 'mul_ln5_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 106 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_3 = mul i16 %tmp_7, i16 %tmp_6" [./source/lab6_z1.cpp:5]   --->   Operation 106 'mul' 'mul_ln5_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 107 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_4 = mul i16 %tmp_9, i16 %tmp_8" [./source/lab6_z1.cpp:5]   --->   Operation 107 'mul' 'mul_ln5_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 108 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_5 = mul i16 %tmp_1, i16 %tmp_s" [./source/lab6_z1.cpp:5]   --->   Operation 108 'mul' 'mul_ln5_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 109 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_6 = mul i16 %tmp_11, i16 %tmp_10" [./source/lab6_z1.cpp:5]   --->   Operation 109 'mul' 'mul_ln5_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 110 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_7 = mul i16 %tmp_13, i16 %tmp_12" [./source/lab6_z1.cpp:5]   --->   Operation 110 'mul' 'mul_ln5_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 111 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_8 = mul i16 %tmp_15, i16 %tmp_14" [./source/lab6_z1.cpp:5]   --->   Operation 111 'mul' 'mul_ln5_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 112 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_9 = mul i16 %tmp_17, i16 %tmp_16" [./source/lab6_z1.cpp:5]   --->   Operation 112 'mul' 'mul_ln5_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_10 = mul i16 %tmp_19, i16 %tmp_18" [./source/lab6_z1.cpp:5]   --->   Operation 113 'mul' 'mul_ln5_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_11 = mul i16 %tmp_21, i16 %tmp_20" [./source/lab6_z1.cpp:5]   --->   Operation 114 'mul' 'mul_ln5_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 115 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_12 = mul i16 %tmp_23, i16 %tmp_22" [./source/lab6_z1.cpp:5]   --->   Operation 115 'mul' 'mul_ln5_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 116 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_13 = mul i16 %tmp_25, i16 %tmp_24" [./source/lab6_z1.cpp:5]   --->   Operation 116 'mul' 'mul_ln5_13' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 117 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_14 = mul i16 %tmp_27, i16 %tmp_26" [./source/lab6_z1.cpp:5]   --->   Operation 117 'mul' 'mul_ln5_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 118 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_15 = mul i16 %tmp_29, i16 %tmp_28" [./source/lab6_z1.cpp:5]   --->   Operation 118 'mul' 'mul_ln5_15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 119 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_16 = mul i16 %tmp_31, i16 %tmp_30" [./source/lab6_z1.cpp:5]   --->   Operation 119 'mul' 'mul_ln5_16' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 120 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_17 = mul i16 %tmp_33, i16 %tmp_32" [./source/lab6_z1.cpp:5]   --->   Operation 120 'mul' 'mul_ln5_17' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 121 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_18 = mul i16 %tmp_35, i16 %tmp_34" [./source/lab6_z1.cpp:5]   --->   Operation 121 'mul' 'mul_ln5_18' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 122 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_19 = mul i16 %tmp_37, i16 %tmp_36" [./source/lab6_z1.cpp:5]   --->   Operation 122 'mul' 'mul_ln5_19' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 123 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_20 = mul i16 %tmp_39, i16 %tmp_38" [./source/lab6_z1.cpp:5]   --->   Operation 123 'mul' 'mul_ln5_20' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 124 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_21 = mul i16 %tmp_41, i16 %tmp_40" [./source/lab6_z1.cpp:5]   --->   Operation 124 'mul' 'mul_ln5_21' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 125 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_22 = mul i16 %tmp_43, i16 %tmp_42" [./source/lab6_z1.cpp:5]   --->   Operation 125 'mul' 'mul_ln5_22' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 126 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_23 = mul i16 %tmp_45, i16 %tmp_44" [./source/lab6_z1.cpp:5]   --->   Operation 126 'mul' 'mul_ln5_23' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 127 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_24 = mul i16 %tmp_47, i16 %tmp_46" [./source/lab6_z1.cpp:5]   --->   Operation 127 'mul' 'mul_ln5_24' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 128 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_25 = mul i16 %tmp_49, i16 %tmp_48" [./source/lab6_z1.cpp:5]   --->   Operation 128 'mul' 'mul_ln5_25' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 129 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_26 = mul i16 %tmp_51, i16 %tmp_50" [./source/lab6_z1.cpp:5]   --->   Operation 129 'mul' 'mul_ln5_26' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 130 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_27 = mul i16 %tmp_53, i16 %tmp_52" [./source/lab6_z1.cpp:5]   --->   Operation 130 'mul' 'mul_ln5_27' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 131 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_28 = mul i16 %tmp_55, i16 %tmp_54" [./source/lab6_z1.cpp:5]   --->   Operation 131 'mul' 'mul_ln5_28' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 132 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_29 = mul i16 %tmp_57, i16 %tmp_56" [./source/lab6_z1.cpp:5]   --->   Operation 132 'mul' 'mul_ln5_29' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 133 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_30 = mul i16 %tmp_59, i16 %tmp_58" [./source/lab6_z1.cpp:5]   --->   Operation 133 'mul' 'mul_ln5_30' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 134 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_31 = mul i16 %tmp_61, i16 %tmp_60" [./source/lab6_z1.cpp:5]   --->   Operation 134 'mul' 'mul_ln5_31' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 135 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5 = mul i16 %trunc_ln5_1, i16 %trunc_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 135 'mul' 'mul_ln5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 136 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_1 = mul i16 %tmp_3, i16 %tmp_2" [./source/lab6_z1.cpp:5]   --->   Operation 136 'mul' 'mul_ln5_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 137 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_2 = mul i16 %tmp_5, i16 %tmp_4" [./source/lab6_z1.cpp:5]   --->   Operation 137 'mul' 'mul_ln5_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 138 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_3 = mul i16 %tmp_7, i16 %tmp_6" [./source/lab6_z1.cpp:5]   --->   Operation 138 'mul' 'mul_ln5_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 139 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_4 = mul i16 %tmp_9, i16 %tmp_8" [./source/lab6_z1.cpp:5]   --->   Operation 139 'mul' 'mul_ln5_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 140 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_5 = mul i16 %tmp_1, i16 %tmp_s" [./source/lab6_z1.cpp:5]   --->   Operation 140 'mul' 'mul_ln5_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 141 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_6 = mul i16 %tmp_11, i16 %tmp_10" [./source/lab6_z1.cpp:5]   --->   Operation 141 'mul' 'mul_ln5_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 142 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_7 = mul i16 %tmp_13, i16 %tmp_12" [./source/lab6_z1.cpp:5]   --->   Operation 142 'mul' 'mul_ln5_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 143 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_8 = mul i16 %tmp_15, i16 %tmp_14" [./source/lab6_z1.cpp:5]   --->   Operation 143 'mul' 'mul_ln5_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 144 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_9 = mul i16 %tmp_17, i16 %tmp_16" [./source/lab6_z1.cpp:5]   --->   Operation 144 'mul' 'mul_ln5_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 145 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_10 = mul i16 %tmp_19, i16 %tmp_18" [./source/lab6_z1.cpp:5]   --->   Operation 145 'mul' 'mul_ln5_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 146 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_11 = mul i16 %tmp_21, i16 %tmp_20" [./source/lab6_z1.cpp:5]   --->   Operation 146 'mul' 'mul_ln5_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 147 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_12 = mul i16 %tmp_23, i16 %tmp_22" [./source/lab6_z1.cpp:5]   --->   Operation 147 'mul' 'mul_ln5_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 148 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_13 = mul i16 %tmp_25, i16 %tmp_24" [./source/lab6_z1.cpp:5]   --->   Operation 148 'mul' 'mul_ln5_13' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 149 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_14 = mul i16 %tmp_27, i16 %tmp_26" [./source/lab6_z1.cpp:5]   --->   Operation 149 'mul' 'mul_ln5_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 150 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_15 = mul i16 %tmp_29, i16 %tmp_28" [./source/lab6_z1.cpp:5]   --->   Operation 150 'mul' 'mul_ln5_15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 151 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_16 = mul i16 %tmp_31, i16 %tmp_30" [./source/lab6_z1.cpp:5]   --->   Operation 151 'mul' 'mul_ln5_16' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 152 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_17 = mul i16 %tmp_33, i16 %tmp_32" [./source/lab6_z1.cpp:5]   --->   Operation 152 'mul' 'mul_ln5_17' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 153 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_18 = mul i16 %tmp_35, i16 %tmp_34" [./source/lab6_z1.cpp:5]   --->   Operation 153 'mul' 'mul_ln5_18' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 154 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_19 = mul i16 %tmp_37, i16 %tmp_36" [./source/lab6_z1.cpp:5]   --->   Operation 154 'mul' 'mul_ln5_19' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 155 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_20 = mul i16 %tmp_39, i16 %tmp_38" [./source/lab6_z1.cpp:5]   --->   Operation 155 'mul' 'mul_ln5_20' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 156 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_21 = mul i16 %tmp_41, i16 %tmp_40" [./source/lab6_z1.cpp:5]   --->   Operation 156 'mul' 'mul_ln5_21' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 157 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_22 = mul i16 %tmp_43, i16 %tmp_42" [./source/lab6_z1.cpp:5]   --->   Operation 157 'mul' 'mul_ln5_22' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 158 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_23 = mul i16 %tmp_45, i16 %tmp_44" [./source/lab6_z1.cpp:5]   --->   Operation 158 'mul' 'mul_ln5_23' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 159 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_24 = mul i16 %tmp_47, i16 %tmp_46" [./source/lab6_z1.cpp:5]   --->   Operation 159 'mul' 'mul_ln5_24' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 160 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_25 = mul i16 %tmp_49, i16 %tmp_48" [./source/lab6_z1.cpp:5]   --->   Operation 160 'mul' 'mul_ln5_25' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 161 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_26 = mul i16 %tmp_51, i16 %tmp_50" [./source/lab6_z1.cpp:5]   --->   Operation 161 'mul' 'mul_ln5_26' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 162 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_27 = mul i16 %tmp_53, i16 %tmp_52" [./source/lab6_z1.cpp:5]   --->   Operation 162 'mul' 'mul_ln5_27' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 163 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_28 = mul i16 %tmp_55, i16 %tmp_54" [./source/lab6_z1.cpp:5]   --->   Operation 163 'mul' 'mul_ln5_28' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 164 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_29 = mul i16 %tmp_57, i16 %tmp_56" [./source/lab6_z1.cpp:5]   --->   Operation 164 'mul' 'mul_ln5_29' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 165 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_30 = mul i16 %tmp_59, i16 %tmp_58" [./source/lab6_z1.cpp:5]   --->   Operation 165 'mul' 'mul_ln5_30' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 166 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_31 = mul i16 %tmp_61, i16 %tmp_60" [./source/lab6_z1.cpp:5]   --->   Operation 166 'mul' 'mul_ln5_31' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 167 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %a"   --->   Operation 168 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %b"   --->   Operation 170 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %c"   --->   Operation 172 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %c, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5 = mul i16 %trunc_ln5_1, i16 %trunc_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 174 'mul' 'mul_ln5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 175 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_1 = mul i16 %tmp_3, i16 %tmp_2" [./source/lab6_z1.cpp:5]   --->   Operation 175 'mul' 'mul_ln5_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 176 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_2 = mul i16 %tmp_5, i16 %tmp_4" [./source/lab6_z1.cpp:5]   --->   Operation 176 'mul' 'mul_ln5_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 177 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_3 = mul i16 %tmp_7, i16 %tmp_6" [./source/lab6_z1.cpp:5]   --->   Operation 177 'mul' 'mul_ln5_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 178 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_4 = mul i16 %tmp_9, i16 %tmp_8" [./source/lab6_z1.cpp:5]   --->   Operation 178 'mul' 'mul_ln5_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 179 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_5 = mul i16 %tmp_1, i16 %tmp_s" [./source/lab6_z1.cpp:5]   --->   Operation 179 'mul' 'mul_ln5_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 180 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_6 = mul i16 %tmp_11, i16 %tmp_10" [./source/lab6_z1.cpp:5]   --->   Operation 180 'mul' 'mul_ln5_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 181 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_7 = mul i16 %tmp_13, i16 %tmp_12" [./source/lab6_z1.cpp:5]   --->   Operation 181 'mul' 'mul_ln5_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 182 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_8 = mul i16 %tmp_15, i16 %tmp_14" [./source/lab6_z1.cpp:5]   --->   Operation 182 'mul' 'mul_ln5_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 183 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_9 = mul i16 %tmp_17, i16 %tmp_16" [./source/lab6_z1.cpp:5]   --->   Operation 183 'mul' 'mul_ln5_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 184 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_10 = mul i16 %tmp_19, i16 %tmp_18" [./source/lab6_z1.cpp:5]   --->   Operation 184 'mul' 'mul_ln5_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 185 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_11 = mul i16 %tmp_21, i16 %tmp_20" [./source/lab6_z1.cpp:5]   --->   Operation 185 'mul' 'mul_ln5_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 186 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_12 = mul i16 %tmp_23, i16 %tmp_22" [./source/lab6_z1.cpp:5]   --->   Operation 186 'mul' 'mul_ln5_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 187 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_13 = mul i16 %tmp_25, i16 %tmp_24" [./source/lab6_z1.cpp:5]   --->   Operation 187 'mul' 'mul_ln5_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 188 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_14 = mul i16 %tmp_27, i16 %tmp_26" [./source/lab6_z1.cpp:5]   --->   Operation 188 'mul' 'mul_ln5_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 189 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_15 = mul i16 %tmp_29, i16 %tmp_28" [./source/lab6_z1.cpp:5]   --->   Operation 189 'mul' 'mul_ln5_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 190 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_16 = mul i16 %tmp_31, i16 %tmp_30" [./source/lab6_z1.cpp:5]   --->   Operation 190 'mul' 'mul_ln5_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 191 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_17 = mul i16 %tmp_33, i16 %tmp_32" [./source/lab6_z1.cpp:5]   --->   Operation 191 'mul' 'mul_ln5_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 192 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_18 = mul i16 %tmp_35, i16 %tmp_34" [./source/lab6_z1.cpp:5]   --->   Operation 192 'mul' 'mul_ln5_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 193 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_19 = mul i16 %tmp_37, i16 %tmp_36" [./source/lab6_z1.cpp:5]   --->   Operation 193 'mul' 'mul_ln5_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 194 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_20 = mul i16 %tmp_39, i16 %tmp_38" [./source/lab6_z1.cpp:5]   --->   Operation 194 'mul' 'mul_ln5_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 195 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_21 = mul i16 %tmp_41, i16 %tmp_40" [./source/lab6_z1.cpp:5]   --->   Operation 195 'mul' 'mul_ln5_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 196 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_22 = mul i16 %tmp_43, i16 %tmp_42" [./source/lab6_z1.cpp:5]   --->   Operation 196 'mul' 'mul_ln5_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 197 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_23 = mul i16 %tmp_45, i16 %tmp_44" [./source/lab6_z1.cpp:5]   --->   Operation 197 'mul' 'mul_ln5_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 198 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_24 = mul i16 %tmp_47, i16 %tmp_46" [./source/lab6_z1.cpp:5]   --->   Operation 198 'mul' 'mul_ln5_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 199 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_25 = mul i16 %tmp_49, i16 %tmp_48" [./source/lab6_z1.cpp:5]   --->   Operation 199 'mul' 'mul_ln5_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 200 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_26 = mul i16 %tmp_51, i16 %tmp_50" [./source/lab6_z1.cpp:5]   --->   Operation 200 'mul' 'mul_ln5_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 201 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_27 = mul i16 %tmp_53, i16 %tmp_52" [./source/lab6_z1.cpp:5]   --->   Operation 201 'mul' 'mul_ln5_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 202 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_28 = mul i16 %tmp_55, i16 %tmp_54" [./source/lab6_z1.cpp:5]   --->   Operation 202 'mul' 'mul_ln5_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 203 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_29 = mul i16 %tmp_57, i16 %tmp_56" [./source/lab6_z1.cpp:5]   --->   Operation 203 'mul' 'mul_ln5_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 204 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_30 = mul i16 %tmp_59, i16 %tmp_58" [./source/lab6_z1.cpp:5]   --->   Operation 204 'mul' 'mul_ln5_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 205 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_31 = mul i16 %tmp_61, i16 %tmp_60" [./source/lab6_z1.cpp:5]   --->   Operation 205 'mul' 'mul_ln5_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%or_ln5_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %mul_ln5_31, i16 %mul_ln5_30, i16 %mul_ln5_29, i16 %mul_ln5_28, i16 %mul_ln5_27, i16 %mul_ln5_26, i16 %mul_ln5_25, i16 %mul_ln5_24, i16 %mul_ln5_23, i16 %mul_ln5_22, i16 %mul_ln5_21, i16 %mul_ln5_20, i16 %mul_ln5_19, i16 %mul_ln5_18, i16 %mul_ln5_17, i16 %mul_ln5_16, i16 %mul_ln5_15, i16 %mul_ln5_14, i16 %mul_ln5_13, i16 %mul_ln5_12, i16 %mul_ln5_11, i16 %mul_ln5_10, i16 %mul_ln5_9, i16 %mul_ln5_8, i16 %mul_ln5_7, i16 %mul_ln5_6, i16 %mul_ln5_5, i16 %mul_ln5_4, i16 %mul_ln5_3, i16 %mul_ln5_2, i16 %mul_ln5_1, i16 %mul_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 206 'bitconcatenate' 'or_ln5_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%write_ln5 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %a, i512 %or_ln5_s" [./source/lab6_z1.cpp:5]   --->   Operation 207 'write' 'write_ln5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%ret_ln7 = ret" [./source/lab6_z1.cpp:7]   --->   Operation 208 'ret' 'ret_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 2.15ns
The critical path consists of the following:
	wire read operation ('b_read', ./source/lab6_z1.cpp:5) on port 'b' (./source/lab6_z1.cpp:5) [11]  (0 ns)
	'mul' operation of DSP[15] ('mul_ln5', ./source/lab6_z1.cpp:5) [15]  (2.15 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[15] ('mul_ln5', ./source/lab6_z1.cpp:5) [15]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[15] ('mul_ln5', ./source/lab6_z1.cpp:5) [15]  (2.15 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
