<dec f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='335' type='void llvm::ScheduleDAGMI::schedule()'/>
<inh f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='334' c='_ZN4llvm17ScheduleDAGInstrs8scheduleEv'/>
<def f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='766' ll='837' type='void llvm::ScheduleDAGMI::schedule()'/>
<ovr f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1216' c='_ZN4llvm17ScheduleDAGMILive8scheduleEv'/>
<doc f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='762'>/// Per-region scheduling driver, called back from
/// MachineScheduler::runOnMachineFunction. This is a simplified driver that
/// does not consider liveness or register pressure. It is useful for PostRA
/// scheduling and potentially other custom schedulers.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='333'>/// Implement ScheduleDAGInstrs interface for scheduling a sequence of
  /// reorderable instructions.</doc>
