
// Library name: 563_final
// Cell name: d_flop_test
// View name: schematic
I6 (net2 net5 net6 net3 net4) d_flop
V3 (net4 0) vsource type=pulse val0=0 val1=5 period=2u delay=1.25u \
        width=500.0n
V2 (net3 0) vsource type=pulse val0=0 val1=5 period=2u width=1u
V0 (net2 0) vsource type=pulse val0=0 val1=5 period=8u
V1 (vdd! 0) vsource type=dc dc=5
C1 (net5 0) capacitor c=100f m=1
C0 (net6 0) capacitor c=100f m=1
