<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Oct 24 20:11:12 2024" VIVADOVERSION="2023.1">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:arty-a7-35:part0:1.1" DEVICE="7a35ti" NAME="seq_probe" PACKAGE="csg324" SPEEDGRADE="-1L"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="btn_0" SIGIS="data" SIGNAME="External_Ports_btn_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="External_Ports" PORT="led_1"/>
        <CONNECTION INSTANCE="encoding_sequencer_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led_1" SIGIS="data" SIGNAME="External_Ports_btn_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="External_Ports" PORT="btn_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clk_in_100mhz" SIGIS="undef" SIGNAME="External_Ports_clk_in_100mhz">
      <CONNECTIONS>
        <CONNECTION INSTANCE="c_counter_binary_0" PORT="CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch_a_out" SIGIS="data" SIGNAME="encoding_sequencer_0_ch_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="encoding_sequencer_0" PORT="ch_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch_b_out" SIGIS="data" SIGNAME="encoding_sequencer_0_ch_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="encoding_sequencer_0" PORT="ch_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led_3" SIGIS="undef" SIGNAME="encoding_sequencer_0_ch_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="encoding_sequencer_0" PORT="ch_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led_2" SIGIS="undef" SIGNAME="encoding_sequencer_0_ch_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="encoding_sequencer_0" PORT="ch_b"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="16" FULLNAME="/c_counter_binary_0" HWVERSION="12.0" INSTANCE="c_counter_binary_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_counter_binary" VLNV="xilinx.com:ip:c_counter_binary:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_counter_binary;v=v12_0;d=pg121-c-counter-binary.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_RESTRICT_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TO" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_BY" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_THRESH0_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_THRESH0" VALUE="0"/>
        <PARAMETER NAME="C_HAS_LOAD" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_LOW" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_FB_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="seq_probe_c_counter_binary_0_0"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="Output_Width" VALUE="32"/>
        <PARAMETER NAME="Increment_Value" VALUE="1"/>
        <PARAMETER NAME="Restrict_Count" VALUE="false"/>
        <PARAMETER NAME="Final_Count_Value" VALUE="1"/>
        <PARAMETER NAME="Count_Mode" VALUE="UP"/>
        <PARAMETER NAME="Sync_Threshold_Output" VALUE="false"/>
        <PARAMETER NAME="Threshold_Value" VALUE="1"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Load" VALUE="false"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Fb_Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Fb_Latency" VALUE="0"/>
        <PARAMETER NAME="Load_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_clk_in_100mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_in_100mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="c_counter_binary_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="divider_0" PORT="counter"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/divider_0" HWVERSION="1.0" INSTANCE="divider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="divider" VLNV="xilinx.com:module_ref:divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="seq_probe_divider_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="counter" RIGHT="0" SIGIS="undef" SIGNAME="c_counter_binary_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_out" SIGIS="undef" SIGNAME="divider_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoding_sequencer_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/encoding_sequencer_0" HWVERSION="1.0" INSTANCE="encoding_sequencer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="encoding_sequencer" VLNV="xilinx.com:module_ref:encoding_sequencer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="seq_probe_encoding_sequencer_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="divider_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="divider_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_btn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch_a" SIGIS="undef" SIGNAME="encoding_sequencer_0_ch_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ch_a_out"/>
            <CONNECTION INSTANCE="External_Ports" PORT="led_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch_b" SIGIS="undef" SIGNAME="encoding_sequencer_0_ch_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ch_b_out"/>
            <CONNECTION INSTANCE="External_Ports" PORT="led_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
