$date
	Thu Dec 08 21:41:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module bcd_to_7_seg_7448_decoder_tb $end
$var wire 1 ! g_out $end
$var wire 1 " f_out $end
$var wire 1 # e_out $end
$var wire 1 $ d_out $end
$var wire 1 % c_out $end
$var wire 1 & b_out $end
$var wire 1 ' a_out $end
$var reg 1 ( A_in $end
$var reg 1 ) B_in $end
$var reg 1 * C_in $end
$var reg 1 + D_in $end
$scope module uut $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * C $end
$var wire 1 + D $end
$var wire 1 ' a $end
$var wire 1 & b $end
$var wire 1 % c $end
$var wire 1 $ d $end
$var wire 1 # e $end
$var wire 1 " f $end
$var wire 1 ! g $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
0*
0)
0(
1'
1&
1%
1$
1#
1"
0!
$end
#10000
0'
0$
0"
0#
1+
#20000
1$
1#
1!
0%
1'
0+
1*
#30000
0#
1%
1+
#40000
1"
0$
0'
1&
0+
0*
1)
#50000
1'
0&
1$
1+
#60000
0'
1#
0+
1*
#70000
1'
0"
0$
0#
0!
1&
1+
#80000
1$
1#
1!
1"
0+
0*
0)
1(
#90000
0$
0#
1+
#100000
