# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../register.srcs/sources_1/new/reg.vhd" \
"../../../../register.srcs/sources_1/new/register_tb.vhd" \

# Do not sort compile order
nosort
