;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LCD
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; SCL
SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL__0__MASK EQU 0x01
SCL__0__PC EQU CYREG_PRT12_PC0
SCL__0__PORT EQU 12
SCL__0__SHIFT EQU 0
SCL__AG EQU CYREG_PRT12_AG
SCL__BIE EQU CYREG_PRT12_BIE
SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL__BYP EQU CYREG_PRT12_BYP
SCL__DM0 EQU CYREG_PRT12_DM0
SCL__DM1 EQU CYREG_PRT12_DM1
SCL__DM2 EQU CYREG_PRT12_DM2
SCL__DR EQU CYREG_PRT12_DR
SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL__MASK EQU 0x01
SCL__PORT EQU 12
SCL__PRT EQU CYREG_PRT12_PRT
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL__PS EQU CYREG_PRT12_PS
SCL__SHIFT EQU 0
SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL__SLW EQU CYREG_PRT12_SLW

; SDA
SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA__0__MASK EQU 0x02
SDA__0__PC EQU CYREG_PRT12_PC1
SDA__0__PORT EQU 12
SDA__0__SHIFT EQU 1
SDA__AG EQU CYREG_PRT12_AG
SDA__BIE EQU CYREG_PRT12_BIE
SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA__BYP EQU CYREG_PRT12_BYP
SDA__DM0 EQU CYREG_PRT12_DM0
SDA__DM1 EQU CYREG_PRT12_DM1
SDA__DM2 EQU CYREG_PRT12_DM2
SDA__DR EQU CYREG_PRT12_DR
SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA__MASK EQU 0x02
SDA__PORT EQU 12
SDA__PRT EQU CYREG_PRT12_PRT
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA__PS EQU CYREG_PRT12_PS
SDA__SHIFT EQU 1
SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA__SLW EQU CYREG_PRT12_SLW

; X_PWM
X_PWM_OUT__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
X_PWM_OUT__0__MASK EQU 0x02
X_PWM_OUT__0__PC EQU CYREG_PRT0_PC1
X_PWM_OUT__0__PORT EQU 0
X_PWM_OUT__0__SHIFT EQU 1
X_PWM_OUT__AG EQU CYREG_PRT0_AG
X_PWM_OUT__AMUX EQU CYREG_PRT0_AMUX
X_PWM_OUT__BIE EQU CYREG_PRT0_BIE
X_PWM_OUT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
X_PWM_OUT__BYP EQU CYREG_PRT0_BYP
X_PWM_OUT__CTL EQU CYREG_PRT0_CTL
X_PWM_OUT__DM0 EQU CYREG_PRT0_DM0
X_PWM_OUT__DM1 EQU CYREG_PRT0_DM1
X_PWM_OUT__DM2 EQU CYREG_PRT0_DM2
X_PWM_OUT__DR EQU CYREG_PRT0_DR
X_PWM_OUT__INP_DIS EQU CYREG_PRT0_INP_DIS
X_PWM_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
X_PWM_OUT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
X_PWM_OUT__LCD_EN EQU CYREG_PRT0_LCD_EN
X_PWM_OUT__MASK EQU 0x02
X_PWM_OUT__PORT EQU 0
X_PWM_OUT__PRT EQU CYREG_PRT0_PRT
X_PWM_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
X_PWM_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
X_PWM_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
X_PWM_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
X_PWM_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
X_PWM_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
X_PWM_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
X_PWM_OUT__PS EQU CYREG_PRT0_PS
X_PWM_OUT__SHIFT EQU 1
X_PWM_OUT__SLW EQU CYREG_PRT0_SLW
X_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
X_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
X_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
X_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
X_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
X_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
X_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
X_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
X_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
X_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
X_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
X_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
X_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
X_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
X_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
X_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
X_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
X_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
X_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
X_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
X_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
X_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
X_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
X_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
X_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
X_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
X_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
X_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
X_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
X_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
X_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
X_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
X_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
X_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
X_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
X_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
X_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
X_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
X_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
X_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
X_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
X_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
X_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
X_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
X_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
X_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
X_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
X_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
X_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
X_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
X_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
X_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
X_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
X_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
X_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
X_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
X_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
X_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
X_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
X_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
X_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
X_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
X_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
X_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
X_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
X_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
X_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
X_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
X_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
X_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
X_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
X_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
X_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
X_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; Y_PWM
Y_PWM_OUT__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Y_PWM_OUT__0__MASK EQU 0x08
Y_PWM_OUT__0__PC EQU CYREG_PRT0_PC3
Y_PWM_OUT__0__PORT EQU 0
Y_PWM_OUT__0__SHIFT EQU 3
Y_PWM_OUT__AG EQU CYREG_PRT0_AG
Y_PWM_OUT__AMUX EQU CYREG_PRT0_AMUX
Y_PWM_OUT__BIE EQU CYREG_PRT0_BIE
Y_PWM_OUT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Y_PWM_OUT__BYP EQU CYREG_PRT0_BYP
Y_PWM_OUT__CTL EQU CYREG_PRT0_CTL
Y_PWM_OUT__DM0 EQU CYREG_PRT0_DM0
Y_PWM_OUT__DM1 EQU CYREG_PRT0_DM1
Y_PWM_OUT__DM2 EQU CYREG_PRT0_DM2
Y_PWM_OUT__DR EQU CYREG_PRT0_DR
Y_PWM_OUT__INP_DIS EQU CYREG_PRT0_INP_DIS
Y_PWM_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Y_PWM_OUT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Y_PWM_OUT__LCD_EN EQU CYREG_PRT0_LCD_EN
Y_PWM_OUT__MASK EQU 0x08
Y_PWM_OUT__PORT EQU 0
Y_PWM_OUT__PRT EQU CYREG_PRT0_PRT
Y_PWM_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Y_PWM_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Y_PWM_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Y_PWM_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Y_PWM_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Y_PWM_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Y_PWM_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Y_PWM_OUT__PS EQU CYREG_PRT0_PS
Y_PWM_OUT__SHIFT EQU 3
Y_PWM_OUT__SLW EQU CYREG_PRT0_SLW
Y_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Y_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Y_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Y_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Y_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Y_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Y_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Y_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Y_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Y_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Y_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Y_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Y_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Y_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Y_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
Y_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Y_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Y_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Y_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Y_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
Y_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Y_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
Y_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Y_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Y_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Y_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
Y_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Y_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
Y_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
Y_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
Y_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Y_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Y_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Y_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
Y_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
Y_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
Y_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Y_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Y_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Y_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Y_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Y_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Y_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Y_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Y_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
Y_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
Y_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Y_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
Y_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
Y_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Y_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Y_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
Y_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
Y_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Y_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Y_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Y_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Y_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Y_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Y_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Y_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Y_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
Y_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
Y_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Y_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
Y_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
Y_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Y_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Y_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
Y_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
Y_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Y_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

; Z_PWM
Z_PWM_OUT__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Z_PWM_OUT__0__MASK EQU 0x20
Z_PWM_OUT__0__PC EQU CYREG_PRT0_PC5
Z_PWM_OUT__0__PORT EQU 0
Z_PWM_OUT__0__SHIFT EQU 5
Z_PWM_OUT__AG EQU CYREG_PRT0_AG
Z_PWM_OUT__AMUX EQU CYREG_PRT0_AMUX
Z_PWM_OUT__BIE EQU CYREG_PRT0_BIE
Z_PWM_OUT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Z_PWM_OUT__BYP EQU CYREG_PRT0_BYP
Z_PWM_OUT__CTL EQU CYREG_PRT0_CTL
Z_PWM_OUT__DM0 EQU CYREG_PRT0_DM0
Z_PWM_OUT__DM1 EQU CYREG_PRT0_DM1
Z_PWM_OUT__DM2 EQU CYREG_PRT0_DM2
Z_PWM_OUT__DR EQU CYREG_PRT0_DR
Z_PWM_OUT__INP_DIS EQU CYREG_PRT0_INP_DIS
Z_PWM_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Z_PWM_OUT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Z_PWM_OUT__LCD_EN EQU CYREG_PRT0_LCD_EN
Z_PWM_OUT__MASK EQU 0x20
Z_PWM_OUT__PORT EQU 0
Z_PWM_OUT__PRT EQU CYREG_PRT0_PRT
Z_PWM_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Z_PWM_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Z_PWM_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Z_PWM_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Z_PWM_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Z_PWM_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Z_PWM_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Z_PWM_OUT__PS EQU CYREG_PRT0_PS
Z_PWM_OUT__SHIFT EQU 5
Z_PWM_OUT__SLW EQU CYREG_PRT0_SLW
Z_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Z_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Z_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Z_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Z_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Z_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Z_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Z_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Z_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Z_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Z_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Z_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Z_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Z_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Z_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
Z_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Z_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Z_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Z_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Z_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
Z_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Z_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
Z_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Z_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
Z_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Z_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
Z_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Z_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
Z_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
Z_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
Z_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Z_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Z_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Z_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
Z_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
Z_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
Z_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Z_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Z_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Z_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Z_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Z_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Z_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Z_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Z_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
Z_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
Z_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Z_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
Z_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
Z_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Z_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Z_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
Z_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
Z_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Z_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Z_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Z_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Z_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Z_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Z_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Z_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Z_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Z_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Z_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
Z_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
Z_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Z_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
Z_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
Z_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Z_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Z_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
Z_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
Z_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Z_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

; QUAD_A
QUAD_A__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
QUAD_A__0__MASK EQU 0x08
QUAD_A__0__PC EQU CYREG_PRT3_PC3
QUAD_A__0__PORT EQU 3
QUAD_A__0__SHIFT EQU 3
QUAD_A__AG EQU CYREG_PRT3_AG
QUAD_A__AMUX EQU CYREG_PRT3_AMUX
QUAD_A__BIE EQU CYREG_PRT3_BIE
QUAD_A__BIT_MASK EQU CYREG_PRT3_BIT_MASK
QUAD_A__BYP EQU CYREG_PRT3_BYP
QUAD_A__CTL EQU CYREG_PRT3_CTL
QUAD_A__DM0 EQU CYREG_PRT3_DM0
QUAD_A__DM1 EQU CYREG_PRT3_DM1
QUAD_A__DM2 EQU CYREG_PRT3_DM2
QUAD_A__DR EQU CYREG_PRT3_DR
QUAD_A__INP_DIS EQU CYREG_PRT3_INP_DIS
QUAD_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
QUAD_A__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
QUAD_A__LCD_EN EQU CYREG_PRT3_LCD_EN
QUAD_A__MASK EQU 0x08
QUAD_A__PORT EQU 3
QUAD_A__PRT EQU CYREG_PRT3_PRT
QUAD_A__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
QUAD_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
QUAD_A__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
QUAD_A__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
QUAD_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
QUAD_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
QUAD_A__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
QUAD_A__PS EQU CYREG_PRT3_PS
QUAD_A__SHIFT EQU 3
QUAD_A__SLW EQU CYREG_PRT3_SLW

; QUAD_B
QUAD_B__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
QUAD_B__0__MASK EQU 0x10
QUAD_B__0__PC EQU CYREG_PRT3_PC4
QUAD_B__0__PORT EQU 3
QUAD_B__0__SHIFT EQU 4
QUAD_B__AG EQU CYREG_PRT3_AG
QUAD_B__AMUX EQU CYREG_PRT3_AMUX
QUAD_B__BIE EQU CYREG_PRT3_BIE
QUAD_B__BIT_MASK EQU CYREG_PRT3_BIT_MASK
QUAD_B__BYP EQU CYREG_PRT3_BYP
QUAD_B__CTL EQU CYREG_PRT3_CTL
QUAD_B__DM0 EQU CYREG_PRT3_DM0
QUAD_B__DM1 EQU CYREG_PRT3_DM1
QUAD_B__DM2 EQU CYREG_PRT3_DM2
QUAD_B__DR EQU CYREG_PRT3_DR
QUAD_B__INP_DIS EQU CYREG_PRT3_INP_DIS
QUAD_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
QUAD_B__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
QUAD_B__LCD_EN EQU CYREG_PRT3_LCD_EN
QUAD_B__MASK EQU 0x10
QUAD_B__PORT EQU 3
QUAD_B__PRT EQU CYREG_PRT3_PRT
QUAD_B__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
QUAD_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
QUAD_B__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
QUAD_B__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
QUAD_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
QUAD_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
QUAD_B__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
QUAD_B__PS EQU CYREG_PRT3_PS
QUAD_B__SHIFT EQU 4
QUAD_B__SLW EQU CYREG_PRT3_SLW

; QuadDec
QuadDec_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
QuadDec_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
QuadDec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
QuadDec_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_isr__INTC_MASK EQU 0x02
QuadDec_isr__INTC_NUMBER EQU 1
QuadDec_isr__INTC_PRIOR_NUM EQU 7
QuadDec_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
QuadDec_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UPDATE_UI
UPDATE_UI__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UPDATE_UI__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UPDATE_UI__INTC_MASK EQU 0x01
UPDATE_UI__INTC_NUMBER EQU 0
UPDATE_UI__INTC_PRIOR_NUM EQU 7
UPDATE_UI__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UPDATE_UI__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UPDATE_UI__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; X_DIR_OUT
X_DIR_OUT__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
X_DIR_OUT__0__MASK EQU 0x01
X_DIR_OUT__0__PC EQU CYREG_PRT0_PC0
X_DIR_OUT__0__PORT EQU 0
X_DIR_OUT__0__SHIFT EQU 0
X_DIR_OUT__AG EQU CYREG_PRT0_AG
X_DIR_OUT__AMUX EQU CYREG_PRT0_AMUX
X_DIR_OUT__BIE EQU CYREG_PRT0_BIE
X_DIR_OUT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
X_DIR_OUT__BYP EQU CYREG_PRT0_BYP
X_DIR_OUT__CTL EQU CYREG_PRT0_CTL
X_DIR_OUT__DM0 EQU CYREG_PRT0_DM0
X_DIR_OUT__DM1 EQU CYREG_PRT0_DM1
X_DIR_OUT__DM2 EQU CYREG_PRT0_DM2
X_DIR_OUT__DR EQU CYREG_PRT0_DR
X_DIR_OUT__INP_DIS EQU CYREG_PRT0_INP_DIS
X_DIR_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
X_DIR_OUT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
X_DIR_OUT__LCD_EN EQU CYREG_PRT0_LCD_EN
X_DIR_OUT__MASK EQU 0x01
X_DIR_OUT__PORT EQU 0
X_DIR_OUT__PRT EQU CYREG_PRT0_PRT
X_DIR_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
X_DIR_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
X_DIR_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
X_DIR_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
X_DIR_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
X_DIR_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
X_DIR_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
X_DIR_OUT__PS EQU CYREG_PRT0_PS
X_DIR_OUT__SHIFT EQU 0
X_DIR_OUT__SLW EQU CYREG_PRT0_SLW

; Y_DIR_OUT
Y_DIR_OUT__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Y_DIR_OUT__0__MASK EQU 0x04
Y_DIR_OUT__0__PC EQU CYREG_PRT0_PC2
Y_DIR_OUT__0__PORT EQU 0
Y_DIR_OUT__0__SHIFT EQU 2
Y_DIR_OUT__AG EQU CYREG_PRT0_AG
Y_DIR_OUT__AMUX EQU CYREG_PRT0_AMUX
Y_DIR_OUT__BIE EQU CYREG_PRT0_BIE
Y_DIR_OUT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Y_DIR_OUT__BYP EQU CYREG_PRT0_BYP
Y_DIR_OUT__CTL EQU CYREG_PRT0_CTL
Y_DIR_OUT__DM0 EQU CYREG_PRT0_DM0
Y_DIR_OUT__DM1 EQU CYREG_PRT0_DM1
Y_DIR_OUT__DM2 EQU CYREG_PRT0_DM2
Y_DIR_OUT__DR EQU CYREG_PRT0_DR
Y_DIR_OUT__INP_DIS EQU CYREG_PRT0_INP_DIS
Y_DIR_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Y_DIR_OUT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Y_DIR_OUT__LCD_EN EQU CYREG_PRT0_LCD_EN
Y_DIR_OUT__MASK EQU 0x04
Y_DIR_OUT__PORT EQU 0
Y_DIR_OUT__PRT EQU CYREG_PRT0_PRT
Y_DIR_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Y_DIR_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Y_DIR_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Y_DIR_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Y_DIR_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Y_DIR_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Y_DIR_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Y_DIR_OUT__PS EQU CYREG_PRT0_PS
Y_DIR_OUT__SHIFT EQU 2
Y_DIR_OUT__SLW EQU CYREG_PRT0_SLW

; Z_DIR_OUT
Z_DIR_OUT__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Z_DIR_OUT__0__MASK EQU 0x10
Z_DIR_OUT__0__PC EQU CYREG_PRT0_PC4
Z_DIR_OUT__0__PORT EQU 0
Z_DIR_OUT__0__SHIFT EQU 4
Z_DIR_OUT__AG EQU CYREG_PRT0_AG
Z_DIR_OUT__AMUX EQU CYREG_PRT0_AMUX
Z_DIR_OUT__BIE EQU CYREG_PRT0_BIE
Z_DIR_OUT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Z_DIR_OUT__BYP EQU CYREG_PRT0_BYP
Z_DIR_OUT__CTL EQU CYREG_PRT0_CTL
Z_DIR_OUT__DM0 EQU CYREG_PRT0_DM0
Z_DIR_OUT__DM1 EQU CYREG_PRT0_DM1
Z_DIR_OUT__DM2 EQU CYREG_PRT0_DM2
Z_DIR_OUT__DR EQU CYREG_PRT0_DR
Z_DIR_OUT__INP_DIS EQU CYREG_PRT0_INP_DIS
Z_DIR_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Z_DIR_OUT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Z_DIR_OUT__LCD_EN EQU CYREG_PRT0_LCD_EN
Z_DIR_OUT__MASK EQU 0x10
Z_DIR_OUT__PORT EQU 0
Z_DIR_OUT__PRT EQU CYREG_PRT0_PRT
Z_DIR_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Z_DIR_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Z_DIR_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Z_DIR_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Z_DIR_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Z_DIR_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Z_DIR_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Z_DIR_OUT__PS EQU CYREG_PRT0_PS
Z_DIR_OUT__SHIFT EQU 4
Z_DIR_OUT__SLW EQU CYREG_PRT0_SLW

; I2C_Module
I2C_Module_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_Module_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_Module_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_Module_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_Module_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_Module_I2C_FF__D EQU CYREG_I2C_D
I2C_Module_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_Module_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_Module_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_Module_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_Module_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_Module_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_Module_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_Module_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_Module_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_Module_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_Module_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_Module_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_Module_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_Module_I2C_IRQ__INTC_NUMBER EQU 15
I2C_Module_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_Module_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_Module_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_Module_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x00
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x01
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x01

; Output_Enable
Output_Enable_Sync_ctrl_reg__0__MASK EQU 0x01
Output_Enable_Sync_ctrl_reg__0__POS EQU 0
Output_Enable_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Output_Enable_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Output_Enable_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Output_Enable_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Output_Enable_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Output_Enable_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Output_Enable_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Output_Enable_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Output_Enable_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Output_Enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Output_Enable_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Output_Enable_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Output_Enable_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Output_Enable_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Output_Enable_Sync_ctrl_reg__MASK EQU 0x01
Output_Enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Output_Enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Output_Enable_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

; Encoder_Button
Encoder_Button__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Encoder_Button__0__MASK EQU 0x04
Encoder_Button__0__PC EQU CYREG_PRT3_PC2
Encoder_Button__0__PORT EQU 3
Encoder_Button__0__SHIFT EQU 2
Encoder_Button__AG EQU CYREG_PRT3_AG
Encoder_Button__AMUX EQU CYREG_PRT3_AMUX
Encoder_Button__BIE EQU CYREG_PRT3_BIE
Encoder_Button__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Encoder_Button__BYP EQU CYREG_PRT3_BYP
Encoder_Button__CTL EQU CYREG_PRT3_CTL
Encoder_Button__DM0 EQU CYREG_PRT3_DM0
Encoder_Button__DM1 EQU CYREG_PRT3_DM1
Encoder_Button__DM2 EQU CYREG_PRT3_DM2
Encoder_Button__DR EQU CYREG_PRT3_DR
Encoder_Button__INP_DIS EQU CYREG_PRT3_INP_DIS
Encoder_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Encoder_Button__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Encoder_Button__LCD_EN EQU CYREG_PRT3_LCD_EN
Encoder_Button__MASK EQU 0x04
Encoder_Button__PORT EQU 3
Encoder_Button__PRT EQU CYREG_PRT3_PRT
Encoder_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Encoder_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Encoder_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Encoder_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Encoder_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Encoder_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Encoder_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Encoder_Button__PS EQU CYREG_PRT3_PS
Encoder_Button__SHIFT EQU 2
Encoder_Button__SLW EQU CYREG_PRT3_SLW

; UpdateTimer_UI
UpdateTimer_UI_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
UpdateTimer_UI_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
UpdateTimer_UI_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
UpdateTimer_UI_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
UpdateTimer_UI_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
UpdateTimer_UI_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
UpdateTimer_UI_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
UpdateTimer_UI_TimerHW__PER0 EQU CYREG_TMR0_PER0
UpdateTimer_UI_TimerHW__PER1 EQU CYREG_TMR0_PER1
UpdateTimer_UI_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
UpdateTimer_UI_TimerHW__PM_ACT_MSK EQU 0x01
UpdateTimer_UI_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
UpdateTimer_UI_TimerHW__PM_STBY_MSK EQU 0x01
UpdateTimer_UI_TimerHW__RT0 EQU CYREG_TMR0_RT0
UpdateTimer_UI_TimerHW__RT1 EQU CYREG_TMR0_RT1
UpdateTimer_UI_TimerHW__SR0 EQU CYREG_TMR0_SR0

; XYZ_Direction_Select
XYZ_Direction_Select_Sync_ctrl_reg__0__MASK EQU 0x01
XYZ_Direction_Select_Sync_ctrl_reg__0__POS EQU 0
XYZ_Direction_Select_Sync_ctrl_reg__1__MASK EQU 0x02
XYZ_Direction_Select_Sync_ctrl_reg__1__POS EQU 1
XYZ_Direction_Select_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
XYZ_Direction_Select_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
XYZ_Direction_Select_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
XYZ_Direction_Select_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
XYZ_Direction_Select_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
XYZ_Direction_Select_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
XYZ_Direction_Select_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
XYZ_Direction_Select_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
XYZ_Direction_Select_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
XYZ_Direction_Select_Sync_ctrl_reg__2__MASK EQU 0x04
XYZ_Direction_Select_Sync_ctrl_reg__2__POS EQU 2
XYZ_Direction_Select_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
XYZ_Direction_Select_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
XYZ_Direction_Select_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
XYZ_Direction_Select_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
XYZ_Direction_Select_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
XYZ_Direction_Select_Sync_ctrl_reg__MASK EQU 0x07
XYZ_Direction_Select_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
XYZ_Direction_Select_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
XYZ_Direction_Select_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008002
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
