{"file":{"path":"F:\\DOCUMENT\\DVD\\DVD-024\\Wu_Z.,_Wolf_W._Parallel_Architectures_for_Programmable_Video_Signal_Processing_(2002)(en)(56s).pdf","name":"Wu_Z.,_Wolf_W._Parallel_Architectures_for_Programmable_Video_Signal_Processing_(2002)(en)(56s).pdf","ext":".pdf","length":1766296,"dir":"F:\\DOCUMENT\\DVD\\DVD-024","creation":"2019-12-18T03:26:58","lastaccess":"2020-03-05T00:05:14","lastwrite":"2019-12-18T03:27:22"},"hash":{"md5":"C9FCD62795F66CC76A20E77C86A85A21","sha1":"8F427241C806AC2B18453B8A0073C5ABB55B96B2"},"tika":{"content-type":"application/pdf","creation-date":"2002-08-14T05:46:11","last-modified":"2005-11-14T21:06:16","last-save-date":"2005-11-14T21:06:16","x-parsed-by":["org.apache.tika.parser.DefaultParser","org.apache.tika.parser.pdf.PDFParser"],"access_permission.assemble_document":"true","access_permission.can_modify":"true","access_permission.can_print":"true","access_permission.can_print_degraded":"true","access_permission.extract_content":"true","access_permission.extract_for_accessibility":"true","access_permission.fill_in_form":"true","access_permission.modify_annotations":"true","cp.subject":"Chapter 5 Parallel Architectures for Programmable Video Signal Processing","created":"2002-08-14T05:46:11","date":"2005-11-14T21:06:16","dc.description":"Chapter 5 Parallel Architectures for Programmable Video Signal Processing","dc.format":"application/pdf; version=1.5","dcterms.created":"2002-08-14T05:46:11","dcterms.modified":"2005-11-14T21:06:16","description":"Chapter 5 Parallel Architectures for Programmable Video Signal Processing","meta.creation-date":"2002-08-14T05:46:11","meta.save-date":"2005-11-14T21:06:16","modified":"2005-11-14T21:06:16","pdf.pdfversion":"2020-01-05T00:00:00","pdf.charsperpage":["1424","2338","1362","2461","2399","1897","1832","1627","1913","1297","2000","1684","2305","1236","1272","1403","1589","543","663","756","1280","2461","2193","2206","763","2505","2532","695","903","645","1490","1741","2493","897","840","1752","1580","1584","1448","1536","2456","560","2222","2094","2272","2439","1413","1738","1190","65","2187","2740","2282","2574","2381","535"],"pdf.docinfo.created":"2002-08-14T05:46:11","pdf.docinfo.modified":"2005-11-14T21:06:16","pdf.docinfo.producer":"Acrobat Distiller 5.0 (Windows)","pdf.docinfo.subject":"Chapter 5 Parallel Architectures for Programmable Video Signal Processing","pdf.encrypted":"false","pdf.hasacroformfields":"true","pdf.hasmarkedcontent":"false","pdf.hasxfa":"false","pdf.hasxmp":"true","pdf.producer":"Acrobat Distiller 5.0 (Windows)","pdf.unmappedunicodecharsperpage":["0","1","4","0","0","0","1","2","4","0","2","4","4","3","0","3","0","9","15","2","1","1","5","6","27","0","0","0","0","20","0","0","3","7","3","0","0","3","0","3","0","1","0","0","0","0","0","1","0","0","0","0","0","1","0","0"],"producer":"Acrobat Distiller 5.0 (Windows)","subject":"Chapter 5 Parallel Architectures for Programmable Video Signal Processing","xmp.about":"uuid:c1e25f15-7c2b-480d-9360-3501a25e235f","xmp.createdate":"2002-08-14T05:46:11","xmp.metadatadate":"2005-11-14T16:06:16","xmp.modifydate":"2005-11-14T16:06:16","xmpmm.documentid":"uuid:f72d6bb9-7854-487f-b3c4-c08ae14835e4"},"pdf":{"info":{"creationdate":"D:20020814054611Z","subject":"Chapter 5 Parallel Architectures for Programmable Video Signal Processing","producer":"Acrobat Distiller 5.0 (Windows)","moddate":"D:20051114160616-05'00'"},"pdfversion":"5","metadata":{"about":["uuid:c1e25f15-7c2b-480d-9360-3501a25e235f"],"producer":["Acrobat Distiller 5.0 (Windows)"],"createdate":["8/14/2002 5:46:11 AM"],"modifydate":["11/14/2005 1:06:16 PM"],"metadatadate":["11/14/2005 1:06:16 PM"],"documentid":["uuid:f72d6bb9-7854-487f-b3c4-c08ae14835e4"],"instanceid":["uuid:ebecee04-4e9b-461c-8e1f-8d2011186019"],"format":["application/pdf"],"text":["Programmable Digital Signal Processors Architecture, Programming, and Applications","Chapter 5 Parallel Architectures for Programmable Video Signal Processing"],"seq":["Zhao Wu and Wayne Wolf"]},"tampered":false,"appendable":false,"cryptomode":-1},"sha256":"4D2D3B3AAACB331194652B0F6957176F3CFFBF15F2CC0B7D18F654188E88B411","clean.language":"en","clean.title":"programmable digital signal processors architecture, programming, and applications","clean.pageCount":"56","clean.author":"zhao wu and wayne wolf","clean.creator":"zhao wu and wayne wolf"}