INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ish/verilog/vivadoWS/240526_stopwatch_systemverilog/240526_stopwatch_systemverilog.srcs/sources_1/new/stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopWatch
INFO: [VRFC 10-2458] undeclared symbol w_clk_100hz, assumed default net type wire [D:/ish/verilog/vivadoWS/240526_stopwatch_systemverilog/240526_stopwatch_systemverilog.srcs/sources_1/new/stopwatch.v:23]
INFO: [VRFC 10-311] analyzing module prjStopWatch
INFO: [VRFC 10-311] analyzing module clkDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ish/verilog/vivadoWS/240526_stopwatch_systemverilog/240526_stopwatch_systemverilog.srcs/sim_1/new/tb_stopwatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_stopWatch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ish/verilog/vivadoWS/240526_stopwatch_systemverilog/240526_stopwatch_systemverilog.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
