
TestICSLED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f28  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080081c0  080081c0  000091c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080081d8  080081d8  000091d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  080081dc  080081dc  000091dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  24000000  080081e0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000053c  24000010  080081f0  0000a010  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2400054c  080081f0  0000a54c  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
  9 .debug_info   000106cb  00000000  00000000  0000a03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00002176  00000000  00000000  0001a709  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000ec0  00000000  00000000  0001c880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000b6d  00000000  00000000  0001d740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00036636  00000000  00000000  0001e2ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00013467  00000000  00000000  000548e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0015db99  00000000  00000000  00067d4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001c58e3  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003e44  00000000  00000000  001c5928  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000005d  00000000  00000000  001c976c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080081a8 	.word	0x080081a8

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	080081a8 	.word	0x080081a8

080002d8 <main>:
/*
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80002dc:	b084      	sub	sp, #16
 80002de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80002e0:	f000 fa22 	bl	8000728 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002e4:	f000 fc7e 	bl	8000be4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002e8:	f000 f898 	bl	800041c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ec:	f000 f9d4 	bl	8000698 <MX_GPIO_Init>
  MX_DMA_Init();
 80002f0:	f000 f9b2 	bl	8000658 <MX_DMA_Init>
  MX_I2S1_Init();
 80002f4:	f000 f90e 	bl	8000514 <MX_I2S1_Init>
  MX_TIM2_Init();
 80002f8:	f000 f93e 	bl	8000578 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80002fc:	2100      	movs	r1, #0
 80002fe:	4843      	ldr	r0, [pc, #268]	@ (800040c <main+0x134>)
 8000300:	f007 f8da 	bl	80074b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000304:	2108      	movs	r1, #8
 8000306:	4841      	ldr	r0, [pc, #260]	@ (800040c <main+0x134>)
 8000308:	f007 f8d6 	bl	80074b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800030c:	210c      	movs	r1, #12
 800030e:	483f      	ldr	r0, [pc, #252]	@ (800040c <main+0x134>)
 8000310:	f007 f8d2 	bl	80074b8 <HAL_TIM_PWM_Start>

  if (HAL_I2S_Receive_DMA(&hi2s1, (uint16_t *)audio_buffer, AUDIO_BUFFER_SIZE) != HAL_OK)
 8000314:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000318:	493d      	ldr	r1, [pc, #244]	@ (8000410 <main+0x138>)
 800031a:	483e      	ldr	r0, [pc, #248]	@ (8000414 <main+0x13c>)
 800031c:	f003 fa56 	bl	80037cc <HAL_I2S_Receive_DMA>
 8000320:	4603      	mov	r3, r0
 8000322:	2b00      	cmp	r3, #0
 8000324:	d001      	beq.n	800032a <main+0x52>
  {
      Error_Handler();
 8000326:	f000 fa2b 	bl	8000780 <Error_Handler>
  while (1)
  {
      // ---- Đổi kênh SEL ----

      // ---- Tính mức âm thanh ----
      uint64_t sum = 0;
 800032a:	f04f 0200 	mov.w	r2, #0
 800032e:	f04f 0300 	mov.w	r3, #0
 8000332:	e9c7 2302 	strd	r2, r3, [r7, #8]
      for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 8000336:	2300      	movs	r3, #0
 8000338:	607b      	str	r3, [r7, #4]
 800033a:	e016      	b.n	800036a <main+0x92>
          sum += abs(audio_buffer[i]);
 800033c:	4a34      	ldr	r2, [pc, #208]	@ (8000410 <main+0x138>)
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000344:	2b00      	cmp	r3, #0
 8000346:	bfb8      	it	lt
 8000348:	425b      	neglt	r3, r3
 800034a:	b29b      	uxth	r3, r3
 800034c:	b29b      	uxth	r3, r3
 800034e:	2200      	movs	r2, #0
 8000350:	461c      	mov	r4, r3
 8000352:	4615      	mov	r5, r2
 8000354:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000358:	eb12 0804 	adds.w	r8, r2, r4
 800035c:	eb43 0905 	adc.w	r9, r3, r5
 8000360:	e9c7 8902 	strd	r8, r9, [r7, #8]
      for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	3301      	adds	r3, #1
 8000368:	607b      	str	r3, [r7, #4]
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000370:	dbe4      	blt.n	800033c <main+0x64>
      audio_level = sum / AUDIO_BUFFER_SIZE;
 8000372:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000376:	f04f 0200 	mov.w	r2, #0
 800037a:	f04f 0300 	mov.w	r3, #0
 800037e:	0a42      	lsrs	r2, r0, #9
 8000380:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 8000384:	0a4b      	lsrs	r3, r1, #9
 8000386:	4b24      	ldr	r3, [pc, #144]	@ (8000418 <main+0x140>)
 8000388:	601a      	str	r2, [r3, #0]

      if (audio_level > 1000) audio_level = 1000;
 800038a:	4b23      	ldr	r3, [pc, #140]	@ (8000418 <main+0x140>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000392:	d903      	bls.n	800039c <main+0xc4>
 8000394:	4b20      	ldr	r3, [pc, #128]	@ (8000418 <main+0x140>)
 8000396:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800039a:	601a      	str	r2, [r3, #0]
// ---- LED RGB theo mức âm ----
      if (audio_level < 10)
 800039c:	4b1e      	ldr	r3, [pc, #120]	@ (8000418 <main+0x140>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	2b09      	cmp	r3, #9
 80003a2:	d80d      	bhi.n	80003c0 <main+0xe8>
      {
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80003a4:	4b19      	ldr	r3, [pc, #100]	@ (800040c <main+0x134>)
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	2200      	movs	r2, #0
 80003aa:	635a      	str	r2, [r3, #52]	@ 0x34
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 80003ac:	4b17      	ldr	r3, [pc, #92]	@ (800040c <main+0x134>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	2200      	movs	r2, #0
 80003b2:	63da      	str	r2, [r3, #60]	@ 0x3c
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, audio_level);
 80003b4:	4b15      	ldr	r3, [pc, #84]	@ (800040c <main+0x134>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	4a17      	ldr	r2, [pc, #92]	@ (8000418 <main+0x140>)
 80003ba:	6812      	ldr	r2, [r2, #0]
 80003bc:	641a      	str	r2, [r3, #64]	@ 0x40
 80003be:	e021      	b.n	8000404 <main+0x12c>
      }
      else if (audio_level < 100)
 80003c0:	4b15      	ldr	r3, [pc, #84]	@ (8000418 <main+0x140>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	2b63      	cmp	r3, #99	@ 0x63
 80003c6:	d810      	bhi.n	80003ea <main+0x112>
      {
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, audio_level / 2);
 80003c8:	4b13      	ldr	r3, [pc, #76]	@ (8000418 <main+0x140>)
 80003ca:	681a      	ldr	r2, [r3, #0]
 80003cc:	4b0f      	ldr	r3, [pc, #60]	@ (800040c <main+0x134>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	0852      	lsrs	r2, r2, #1
 80003d2:	635a      	str	r2, [r3, #52]	@ 0x34
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 80003d4:	4b0d      	ldr	r3, [pc, #52]	@ (800040c <main+0x134>)
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	2200      	movs	r2, #0
 80003da:	63da      	str	r2, [r3, #60]	@ 0x3c
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, audio_level / 2);
 80003dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000418 <main+0x140>)
 80003de:	681a      	ldr	r2, [r3, #0]
 80003e0:	4b0a      	ldr	r3, [pc, #40]	@ (800040c <main+0x134>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	0852      	lsrs	r2, r2, #1
 80003e6:	641a      	str	r2, [r3, #64]	@ 0x40
 80003e8:	e00c      	b.n	8000404 <main+0x12c>
      }
      else
      {
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, audio_level);
 80003ea:	4b08      	ldr	r3, [pc, #32]	@ (800040c <main+0x134>)
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	4a0a      	ldr	r2, [pc, #40]	@ (8000418 <main+0x140>)
 80003f0:	6812      	ldr	r2, [r2, #0]
 80003f2:	635a      	str	r2, [r3, #52]	@ 0x34
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 80003f4:	4b05      	ldr	r3, [pc, #20]	@ (800040c <main+0x134>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	2200      	movs	r2, #0
 80003fa:	63da      	str	r2, [r3, #60]	@ 0x3c
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 80003fc:	4b03      	ldr	r3, [pc, #12]	@ (800040c <main+0x134>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	2200      	movs	r2, #0
 8000402:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      HAL_Delay(50);
 8000404:	2032      	movs	r0, #50	@ 0x32
 8000406:	f000 fc7f 	bl	8000d08 <HAL_Delay>
  {
 800040a:	e78e      	b.n	800032a <main+0x52>
 800040c:	240000f8 	.word	0x240000f8
 8000410:	24000144 	.word	0x24000144
 8000414:	2400002c 	.word	0x2400002c
 8000418:	24000544 	.word	0x24000544

0800041c <SystemClock_Config>:
/*
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b09c      	sub	sp, #112	@ 0x70
 8000420:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000422:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000426:	224c      	movs	r2, #76	@ 0x4c
 8000428:	2100      	movs	r1, #0
 800042a:	4618      	mov	r0, r3
 800042c:	f007 fe90 	bl	8008150 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000430:	1d3b      	adds	r3, r7, #4
 8000432:	2220      	movs	r2, #32
 8000434:	2100      	movs	r1, #0
 8000436:	4618      	mov	r0, r3
 8000438:	f007 fe8a 	bl	8008150 <memset>

  /* Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800043c:	2002      	movs	r0, #2
 800043e:	f003 fadb 	bl	80039f8 <HAL_PWREx_ConfigSupply>

  /* Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000442:	2300      	movs	r3, #0
 8000444:	603b      	str	r3, [r7, #0]
 8000446:	4b31      	ldr	r3, [pc, #196]	@ (800050c <SystemClock_Config+0xf0>)
 8000448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800044a:	4a30      	ldr	r2, [pc, #192]	@ (800050c <SystemClock_Config+0xf0>)
 800044c:	f023 0301 	bic.w	r3, r3, #1
 8000450:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000452:	4b2e      	ldr	r3, [pc, #184]	@ (800050c <SystemClock_Config+0xf0>)
 8000454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000456:	f003 0301 	and.w	r3, r3, #1
 800045a:	603b      	str	r3, [r7, #0]
 800045c:	4b2c      	ldr	r3, [pc, #176]	@ (8000510 <SystemClock_Config+0xf4>)
 800045e:	699b      	ldr	r3, [r3, #24]
 8000460:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000464:	4a2a      	ldr	r2, [pc, #168]	@ (8000510 <SystemClock_Config+0xf4>)
 8000466:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800046a:	6193      	str	r3, [r2, #24]
 800046c:	4b28      	ldr	r3, [pc, #160]	@ (8000510 <SystemClock_Config+0xf4>)
 800046e:	699b      	ldr	r3, [r3, #24]
 8000470:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000474:	603b      	str	r3, [r7, #0]
 8000476:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000478:	bf00      	nop
 800047a:	4b25      	ldr	r3, [pc, #148]	@ (8000510 <SystemClock_Config+0xf4>)
 800047c:	699b      	ldr	r3, [r3, #24]
 800047e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000482:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000486:	d1f8      	bne.n	800047a <SystemClock_Config+0x5e>

  /* Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000488:	2301      	movs	r3, #1
 800048a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800048c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000490:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000492:	2302      	movs	r3, #2
 8000494:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000496:	2302      	movs	r3, #2
 8000498:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 800049a:	2302      	movs	r3, #2
 800049c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 800049e:	230c      	movs	r3, #12
 80004a0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80004a2:	2302      	movs	r3, #2
 80004a4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80004a6:	2302      	movs	r3, #2
 80004a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80004aa:	2302      	movs	r3, #2
 80004ac:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80004ae:	230c      	movs	r3, #12
 80004b0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80004b2:	2302      	movs	r3, #2
 80004b4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80004b6:	2300      	movs	r3, #0
 80004b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80004be:	4618      	mov	r0, r3
 80004c0:	f003 fad4 	bl	8003a6c <HAL_RCC_OscConfig>
 80004c4:	4603      	mov	r3, r0
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d001      	beq.n	80004ce <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80004ca:	f000 f959 	bl	8000780 <Error_Handler>
  }

  /* Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004ce:	233f      	movs	r3, #63	@ 0x3f
 80004d0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80004d2:	2302      	movs	r3, #2
 80004d4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80004d6:	2300      	movs	r3, #0
 80004d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80004da:	2300      	movs	r3, #0
 80004dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80004de:	2300      	movs	r3, #0
 80004e0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80004e2:	2300      	movs	r3, #0
 80004e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80004e6:	2300      	movs	r3, #0
 80004e8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80004ea:	2300      	movs	r3, #0
 80004ec:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004ee:	1d3b      	adds	r3, r7, #4
 80004f0:	2100      	movs	r1, #0
 80004f2:	4618      	mov	r0, r3
 80004f4:	f003 ff14 	bl	8004320 <HAL_RCC_ClockConfig>
 80004f8:	4603      	mov	r3, r0
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d001      	beq.n	8000502 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 80004fe:	f000 f93f 	bl	8000780 <Error_Handler>
  }
}
 8000502:	bf00      	nop
 8000504:	3770      	adds	r7, #112	@ 0x70
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	58000400 	.word	0x58000400
 8000510:	58024800 	.word	0x58024800

08000514 <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8000518:	4b15      	ldr	r3, [pc, #84]	@ (8000570 <MX_I2S1_Init+0x5c>)
 800051a:	4a16      	ldr	r2, [pc, #88]	@ (8000574 <MX_I2S1_Init+0x60>)
 800051c:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_RX;
 800051e:	4b14      	ldr	r3, [pc, #80]	@ (8000570 <MX_I2S1_Init+0x5c>)
 8000520:	2206      	movs	r2, #6
 8000522:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8000524:	4b12      	ldr	r3, [pc, #72]	@ (8000570 <MX_I2S1_Init+0x5c>)
 8000526:	2200      	movs	r2, #0
 8000528:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 800052a:	4b11      	ldr	r3, [pc, #68]	@ (8000570 <MX_I2S1_Init+0x5c>)
 800052c:	2200      	movs	r2, #0
 800052e:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000530:	4b0f      	ldr	r3, [pc, #60]	@ (8000570 <MX_I2S1_Init+0x5c>)
 8000532:	2200      	movs	r2, #0
 8000534:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8000536:	4b0e      	ldr	r3, [pc, #56]	@ (8000570 <MX_I2S1_Init+0x5c>)
 8000538:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800053c:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 800053e:	4b0c      	ldr	r3, [pc, #48]	@ (8000570 <MX_I2S1_Init+0x5c>)
 8000540:	2200      	movs	r2, #0
 8000542:	619a      	str	r2, [r3, #24]
  hi2s1.Init.FirstBit = I2S_FIRSTBIT_MSB;
 8000544:	4b0a      	ldr	r3, [pc, #40]	@ (8000570 <MX_I2S1_Init+0x5c>)
 8000546:	2200      	movs	r2, #0
 8000548:	61da      	str	r2, [r3, #28]
  hi2s1.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 800054a:	4b09      	ldr	r3, [pc, #36]	@ (8000570 <MX_I2S1_Init+0x5c>)
 800054c:	2200      	movs	r2, #0
 800054e:	621a      	str	r2, [r3, #32]
  hi2s1.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 8000550:	4b07      	ldr	r3, [pc, #28]	@ (8000570 <MX_I2S1_Init+0x5c>)
 8000552:	2200      	movs	r2, #0
 8000554:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s1.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 8000556:	4b06      	ldr	r3, [pc, #24]	@ (8000570 <MX_I2S1_Init+0x5c>)
 8000558:	2200      	movs	r2, #0
 800055a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 800055c:	4804      	ldr	r0, [pc, #16]	@ (8000570 <MX_I2S1_Init+0x5c>)
 800055e:	f003 f813 	bl	8003588 <HAL_I2S_Init>
 8000562:	4603      	mov	r3, r0
 8000564:	2b00      	cmp	r3, #0
 8000566:	d001      	beq.n	800056c <MX_I2S1_Init+0x58>
  {
    Error_Handler();
 8000568:	f000 f90a 	bl	8000780 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 800056c:	bf00      	nop
 800056e:	bd80      	pop	{r7, pc}
 8000570:	2400002c 	.word	0x2400002c
 8000574:	40013000 	.word	0x40013000

08000578 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b08a      	sub	sp, #40	@ 0x28
 800057c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800057e:	f107 031c 	add.w	r3, r7, #28
 8000582:	2200      	movs	r2, #0
 8000584:	601a      	str	r2, [r3, #0]
 8000586:	605a      	str	r2, [r3, #4]
 8000588:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800058a:	463b      	mov	r3, r7
 800058c:	2200      	movs	r2, #0
 800058e:	601a      	str	r2, [r3, #0]
 8000590:	605a      	str	r2, [r3, #4]
 8000592:	609a      	str	r2, [r3, #8]
 8000594:	60da      	str	r2, [r3, #12]
 8000596:	611a      	str	r2, [r3, #16]
 8000598:	615a      	str	r2, [r3, #20]
 800059a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800059c:	4b2d      	ldr	r3, [pc, #180]	@ (8000654 <MX_TIM2_Init+0xdc>)
 800059e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005a2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 480-1;
 80005a4:	4b2b      	ldr	r3, [pc, #172]	@ (8000654 <MX_TIM2_Init+0xdc>)
 80005a6:	f240 12df 	movw	r2, #479	@ 0x1df
 80005aa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005ac:	4b29      	ldr	r3, [pc, #164]	@ (8000654 <MX_TIM2_Init+0xdc>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 80005b2:	4b28      	ldr	r3, [pc, #160]	@ (8000654 <MX_TIM2_Init+0xdc>)
 80005b4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80005b8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005ba:	4b26      	ldr	r3, [pc, #152]	@ (8000654 <MX_TIM2_Init+0xdc>)
 80005bc:	2200      	movs	r2, #0
 80005be:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005c0:	4b24      	ldr	r3, [pc, #144]	@ (8000654 <MX_TIM2_Init+0xdc>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80005c6:	4823      	ldr	r0, [pc, #140]	@ (8000654 <MX_TIM2_Init+0xdc>)
 80005c8:	f006 ff1e 	bl	8007408 <HAL_TIM_PWM_Init>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d001      	beq.n	80005d6 <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 80005d2:	f000 f8d5 	bl	8000780 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005d6:	2300      	movs	r3, #0
 80005d8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005da:	2300      	movs	r3, #0
 80005dc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80005de:	f107 031c 	add.w	r3, r7, #28
 80005e2:	4619      	mov	r1, r3
 80005e4:	481b      	ldr	r0, [pc, #108]	@ (8000654 <MX_TIM2_Init+0xdc>)
 80005e6:	f007 fd25 	bl	8008034 <HAL_TIMEx_MasterConfigSynchronization>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d001      	beq.n	80005f4 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 80005f0:	f000 f8c6 	bl	8000780 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005f4:	2360      	movs	r3, #96	@ 0x60
 80005f6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80005f8:	2300      	movs	r3, #0
 80005fa:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80005fc:	2300      	movs	r3, #0
 80005fe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000600:	2300      	movs	r3, #0
 8000602:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000604:	463b      	mov	r3, r7
 8000606:	2200      	movs	r2, #0
 8000608:	4619      	mov	r1, r3
 800060a:	4812      	ldr	r0, [pc, #72]	@ (8000654 <MX_TIM2_Init+0xdc>)
 800060c:	f007 f862 	bl	80076d4 <HAL_TIM_PWM_ConfigChannel>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8000616:	f000 f8b3 	bl	8000780 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800061a:	463b      	mov	r3, r7
 800061c:	2208      	movs	r2, #8
 800061e:	4619      	mov	r1, r3
 8000620:	480c      	ldr	r0, [pc, #48]	@ (8000654 <MX_TIM2_Init+0xdc>)
 8000622:	f007 f857 	bl	80076d4 <HAL_TIM_PWM_ConfigChannel>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 800062c:	f000 f8a8 	bl	8000780 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000630:	463b      	mov	r3, r7
 8000632:	220c      	movs	r2, #12
 8000634:	4619      	mov	r1, r3
 8000636:	4807      	ldr	r0, [pc, #28]	@ (8000654 <MX_TIM2_Init+0xdc>)
 8000638:	f007 f84c 	bl	80076d4 <HAL_TIM_PWM_ConfigChannel>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <MX_TIM2_Init+0xce>
  {
    Error_Handler();
 8000642:	f000 f89d 	bl	8000780 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000646:	4803      	ldr	r0, [pc, #12]	@ (8000654 <MX_TIM2_Init+0xdc>)
 8000648:	f000 f976 	bl	8000938 <HAL_TIM_MspPostInit>

}
 800064c:	bf00      	nop
 800064e:	3728      	adds	r7, #40	@ 0x28
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}
 8000654:	240000f8 	.word	0x240000f8

08000658 <MX_DMA_Init>:

/*
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800065e:	4b0d      	ldr	r3, [pc, #52]	@ (8000694 <MX_DMA_Init+0x3c>)
 8000660:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000664:	4a0b      	ldr	r2, [pc, #44]	@ (8000694 <MX_DMA_Init+0x3c>)
 8000666:	f043 0301 	orr.w	r3, r3, #1
 800066a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800066e:	4b09      	ldr	r3, [pc, #36]	@ (8000694 <MX_DMA_Init+0x3c>)
 8000670:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000674:	f003 0301 	and.w	r3, r3, #1
 8000678:	607b      	str	r3, [r7, #4]
 800067a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800067c:	2200      	movs	r2, #0
 800067e:	2100      	movs	r1, #0
 8000680:	200b      	movs	r0, #11
 8000682:	f000 fc4c 	bl	8000f1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000686:	200b      	movs	r0, #11
 8000688:	f000 fc63 	bl	8000f52 <HAL_NVIC_EnableIRQ>

}
 800068c:	bf00      	nop
 800068e:	3708      	adds	r7, #8
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	58024400 	.word	0x58024400

08000698 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000698:	b480      	push	{r7}
 800069a:	b085      	sub	sp, #20
 800069c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800069e:	4b21      	ldr	r3, [pc, #132]	@ (8000724 <MX_GPIO_Init+0x8c>)
 80006a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006a4:	4a1f      	ldr	r2, [pc, #124]	@ (8000724 <MX_GPIO_Init+0x8c>)
 80006a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006aa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006ae:	4b1d      	ldr	r3, [pc, #116]	@ (8000724 <MX_GPIO_Init+0x8c>)
 80006b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006b8:	60fb      	str	r3, [r7, #12]
 80006ba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006bc:	4b19      	ldr	r3, [pc, #100]	@ (8000724 <MX_GPIO_Init+0x8c>)
 80006be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006c2:	4a18      	ldr	r2, [pc, #96]	@ (8000724 <MX_GPIO_Init+0x8c>)
 80006c4:	f043 0301 	orr.w	r3, r3, #1
 80006c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006cc:	4b15      	ldr	r3, [pc, #84]	@ (8000724 <MX_GPIO_Init+0x8c>)
 80006ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006d2:	f003 0301 	and.w	r3, r3, #1
 80006d6:	60bb      	str	r3, [r7, #8]
 80006d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006da:	4b12      	ldr	r3, [pc, #72]	@ (8000724 <MX_GPIO_Init+0x8c>)
 80006dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006e0:	4a10      	ldr	r2, [pc, #64]	@ (8000724 <MX_GPIO_Init+0x8c>)
 80006e2:	f043 0304 	orr.w	r3, r3, #4
 80006e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000724 <MX_GPIO_Init+0x8c>)
 80006ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006f0:	f003 0304 	and.w	r3, r3, #4
 80006f4:	607b      	str	r3, [r7, #4]
 80006f6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000724 <MX_GPIO_Init+0x8c>)
 80006fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006fe:	4a09      	ldr	r2, [pc, #36]	@ (8000724 <MX_GPIO_Init+0x8c>)
 8000700:	f043 0308 	orr.w	r3, r3, #8
 8000704:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000708:	4b06      	ldr	r3, [pc, #24]	@ (8000724 <MX_GPIO_Init+0x8c>)
 800070a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800070e:	f003 0308 	and.w	r3, r3, #8
 8000712:	603b      	str	r3, [r7, #0]
 8000714:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000716:	bf00      	nop
 8000718:	3714      	adds	r7, #20
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	58024400 	.word	0x58024400

08000728 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b084      	sub	sp, #16
 800072c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800072e:	463b      	mov	r3, r7
 8000730:	2200      	movs	r2, #0
 8000732:	601a      	str	r2, [r3, #0]
 8000734:	605a      	str	r2, [r3, #4]
 8000736:	609a      	str	r2, [r3, #8]
 8000738:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800073a:	f000 fc25 	bl	8000f88 <HAL_MPU_Disable>
/* Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800073e:	2301      	movs	r3, #1
 8000740:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000742:	2300      	movs	r3, #0
 8000744:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000746:	2300      	movs	r3, #0
 8000748:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800074a:	231f      	movs	r3, #31
 800074c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800074e:	2387      	movs	r3, #135	@ 0x87
 8000750:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000752:	2300      	movs	r3, #0
 8000754:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000756:	2300      	movs	r3, #0
 8000758:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800075a:	2301      	movs	r3, #1
 800075c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800075e:	2301      	movs	r3, #1
 8000760:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000762:	2300      	movs	r3, #0
 8000764:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000766:	2300      	movs	r3, #0
 8000768:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800076a:	463b      	mov	r3, r7
 800076c:	4618      	mov	r0, r3
 800076e:	f000 fc43 	bl	8000ff8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000772:	2004      	movs	r0, #4
 8000774:	f000 fc20 	bl	8000fb8 <HAL_MPU_Enable>

}
 8000778:	bf00      	nop
 800077a:	3710      	adds	r7, #16
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}

08000780 <Error_Handler>:
/*
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000784:	b672      	cpsid	i
}
 8000786:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000788:	bf00      	nop
 800078a:	e7fd      	b.n	8000788 <Error_Handler+0x8>

0800078c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800078c:	b480      	push	{r7}
 800078e:	b083      	sub	sp, #12
 8000790:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000792:	4b0a      	ldr	r3, [pc, #40]	@ (80007bc <HAL_MspInit+0x30>)
 8000794:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000798:	4a08      	ldr	r2, [pc, #32]	@ (80007bc <HAL_MspInit+0x30>)
 800079a:	f043 0302 	orr.w	r3, r3, #2
 800079e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80007a2:	4b06      	ldr	r3, [pc, #24]	@ (80007bc <HAL_MspInit+0x30>)
 80007a4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80007a8:	f003 0302 	and.w	r3, r3, #2
 80007ac:	607b      	str	r3, [r7, #4]
 80007ae:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007b0:	bf00      	nop
 80007b2:	370c      	adds	r7, #12
 80007b4:	46bd      	mov	sp, r7
 80007b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ba:	4770      	bx	lr
 80007bc:	58024400 	.word	0x58024400

080007c0 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b0ba      	sub	sp, #232	@ 0xe8
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80007cc:	2200      	movs	r2, #0
 80007ce:	601a      	str	r2, [r3, #0]
 80007d0:	605a      	str	r2, [r3, #4]
 80007d2:	609a      	str	r2, [r3, #8]
 80007d4:	60da      	str	r2, [r3, #12]
 80007d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007d8:	f107 0310 	add.w	r3, r7, #16
 80007dc:	22c0      	movs	r2, #192	@ 0xc0
 80007de:	2100      	movs	r1, #0
 80007e0:	4618      	mov	r0, r3
 80007e2:	f007 fcb5 	bl	8008150 <memset>
  if(hi2s->Instance==SPI1)
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	4a3e      	ldr	r2, [pc, #248]	@ (80008e4 <HAL_I2S_MspInit+0x124>)
 80007ec:	4293      	cmp	r3, r2
 80007ee:	d174      	bne.n	80008da <HAL_I2S_MspInit+0x11a>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80007f0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80007f4:	f04f 0300 	mov.w	r3, #0
 80007f8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80007fc:	2300      	movs	r3, #0
 80007fe:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000800:	f107 0310 	add.w	r3, r7, #16
 8000804:	4618      	mov	r0, r3
 8000806:	f004 f901 	bl	8004a0c <HAL_RCCEx_PeriphCLKConfig>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <HAL_I2S_MspInit+0x54>
    {
      Error_Handler();
 8000810:	f7ff ffb6 	bl	8000780 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000814:	4b34      	ldr	r3, [pc, #208]	@ (80008e8 <HAL_I2S_MspInit+0x128>)
 8000816:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800081a:	4a33      	ldr	r2, [pc, #204]	@ (80008e8 <HAL_I2S_MspInit+0x128>)
 800081c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000820:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000824:	4b30      	ldr	r3, [pc, #192]	@ (80008e8 <HAL_I2S_MspInit+0x128>)
 8000826:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800082a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800082e:	60fb      	str	r3, [r7, #12]
 8000830:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000832:	4b2d      	ldr	r3, [pc, #180]	@ (80008e8 <HAL_I2S_MspInit+0x128>)
 8000834:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000838:	4a2b      	ldr	r2, [pc, #172]	@ (80008e8 <HAL_I2S_MspInit+0x128>)
 800083a:	f043 0301 	orr.w	r3, r3, #1
 800083e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000842:	4b29      	ldr	r3, [pc, #164]	@ (80008e8 <HAL_I2S_MspInit+0x128>)
 8000844:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000848:	f003 0301 	and.w	r3, r3, #1
 800084c:	60bb      	str	r3, [r7, #8]
 800084e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA6     ------> I2S1_SDI
    PA7     ------> I2S1_SDO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000850:	23f0      	movs	r3, #240	@ 0xf0
 8000852:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000856:	2302      	movs	r3, #2
 8000858:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085c:	2300      	movs	r3, #0
 800085e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000862:	2300      	movs	r3, #0
 8000864:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000868:	2305      	movs	r3, #5
 800086a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800086e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000872:	4619      	mov	r1, r3
 8000874:	481d      	ldr	r0, [pc, #116]	@ (80008ec <HAL_I2S_MspInit+0x12c>)
 8000876:	f002 fcd7 	bl	8003228 <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream0;
 800087a:	4b1d      	ldr	r3, [pc, #116]	@ (80008f0 <HAL_I2S_MspInit+0x130>)
 800087c:	4a1d      	ldr	r2, [pc, #116]	@ (80008f4 <HAL_I2S_MspInit+0x134>)
 800087e:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8000880:	4b1b      	ldr	r3, [pc, #108]	@ (80008f0 <HAL_I2S_MspInit+0x130>)
 8000882:	2225      	movs	r2, #37	@ 0x25
 8000884:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000886:	4b1a      	ldr	r3, [pc, #104]	@ (80008f0 <HAL_I2S_MspInit+0x130>)
 8000888:	2200      	movs	r2, #0
 800088a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800088c:	4b18      	ldr	r3, [pc, #96]	@ (80008f0 <HAL_I2S_MspInit+0x130>)
 800088e:	2200      	movs	r2, #0
 8000890:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000892:	4b17      	ldr	r3, [pc, #92]	@ (80008f0 <HAL_I2S_MspInit+0x130>)
 8000894:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000898:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800089a:	4b15      	ldr	r3, [pc, #84]	@ (80008f0 <HAL_I2S_MspInit+0x130>)
 800089c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80008a0:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80008a2:	4b13      	ldr	r3, [pc, #76]	@ (80008f0 <HAL_I2S_MspInit+0x130>)
 80008a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80008a8:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 80008aa:	4b11      	ldr	r3, [pc, #68]	@ (80008f0 <HAL_I2S_MspInit+0x130>)
 80008ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80008b0:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80008b2:	4b0f      	ldr	r3, [pc, #60]	@ (80008f0 <HAL_I2S_MspInit+0x130>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80008b8:	4b0d      	ldr	r3, [pc, #52]	@ (80008f0 <HAL_I2S_MspInit+0x130>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80008be:	480c      	ldr	r0, [pc, #48]	@ (80008f0 <HAL_I2S_MspInit+0x130>)
 80008c0:	f000 fbda 	bl	8001078 <HAL_DMA_Init>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <HAL_I2S_MspInit+0x10e>
    {
      Error_Handler();
 80008ca:	f7ff ff59 	bl	8000780 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi1_rx);
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	4a07      	ldr	r2, [pc, #28]	@ (80008f0 <HAL_I2S_MspInit+0x130>)
 80008d2:	649a      	str	r2, [r3, #72]	@ 0x48
 80008d4:	4a06      	ldr	r2, [pc, #24]	@ (80008f0 <HAL_I2S_MspInit+0x130>)
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80008da:	bf00      	nop
 80008dc:	37e8      	adds	r7, #232	@ 0xe8
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	40013000 	.word	0x40013000
 80008e8:	58024400 	.word	0x58024400
 80008ec:	58020000 	.word	0x58020000
 80008f0:	24000080 	.word	0x24000080
 80008f4:	40020010 	.word	0x40020010

080008f8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b085      	sub	sp, #20
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000908:	d10e      	bne.n	8000928 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800090a:	4b0a      	ldr	r3, [pc, #40]	@ (8000934 <HAL_TIM_PWM_MspInit+0x3c>)
 800090c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000910:	4a08      	ldr	r2, [pc, #32]	@ (8000934 <HAL_TIM_PWM_MspInit+0x3c>)
 8000912:	f043 0301 	orr.w	r3, r3, #1
 8000916:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800091a:	4b06      	ldr	r3, [pc, #24]	@ (8000934 <HAL_TIM_PWM_MspInit+0x3c>)
 800091c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000920:	f003 0301 	and.w	r3, r3, #1
 8000924:	60fb      	str	r3, [r7, #12]
 8000926:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000928:	bf00      	nop
 800092a:	3714      	adds	r7, #20
 800092c:	46bd      	mov	sp, r7
 800092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000932:	4770      	bx	lr
 8000934:	58024400 	.word	0x58024400

08000938 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b088      	sub	sp, #32
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000940:	f107 030c 	add.w	r3, r7, #12
 8000944:	2200      	movs	r2, #0
 8000946:	601a      	str	r2, [r3, #0]
 8000948:	605a      	str	r2, [r3, #4]
 800094a:	609a      	str	r2, [r3, #8]
 800094c:	60da      	str	r2, [r3, #12]
 800094e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000958:	d11e      	bne.n	8000998 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800095a:	4b11      	ldr	r3, [pc, #68]	@ (80009a0 <HAL_TIM_MspPostInit+0x68>)
 800095c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000960:	4a0f      	ldr	r2, [pc, #60]	@ (80009a0 <HAL_TIM_MspPostInit+0x68>)
 8000962:	f043 0301 	orr.w	r3, r3, #1
 8000966:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800096a:	4b0d      	ldr	r3, [pc, #52]	@ (80009a0 <HAL_TIM_MspPostInit+0x68>)
 800096c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000970:	f003 0301 	and.w	r3, r3, #1
 8000974:	60bb      	str	r3, [r7, #8]
 8000976:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8000978:	230d      	movs	r3, #13
 800097a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097c:	2302      	movs	r3, #2
 800097e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000980:	2300      	movs	r3, #0
 8000982:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000984:	2300      	movs	r3, #0
 8000986:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000988:	2301      	movs	r3, #1
 800098a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800098c:	f107 030c 	add.w	r3, r7, #12
 8000990:	4619      	mov	r1, r3
 8000992:	4804      	ldr	r0, [pc, #16]	@ (80009a4 <HAL_TIM_MspPostInit+0x6c>)
 8000994:	f002 fc48 	bl	8003228 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000998:	bf00      	nop
 800099a:	3720      	adds	r7, #32
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	58024400 	.word	0x58024400
 80009a4:	58020000 	.word	0x58020000

080009a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009ac:	bf00      	nop
 80009ae:	e7fd      	b.n	80009ac <NMI_Handler+0x4>

080009b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009b4:	bf00      	nop
 80009b6:	e7fd      	b.n	80009b4 <HardFault_Handler+0x4>

080009b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009bc:	bf00      	nop
 80009be:	e7fd      	b.n	80009bc <MemManage_Handler+0x4>

080009c0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009c4:	bf00      	nop
 80009c6:	e7fd      	b.n	80009c4 <BusFault_Handler+0x4>

080009c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009cc:	bf00      	nop
 80009ce:	e7fd      	b.n	80009cc <UsageFault_Handler+0x4>

080009d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009d4:	bf00      	nop
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr

080009de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009de:	b480      	push	{r7}
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009e2:	bf00      	nop
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr

080009ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009f0:	bf00      	nop
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr

080009fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009fa:	b580      	push	{r7, lr}
 80009fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009fe:	f000 f963 	bl	8000cc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a02:	bf00      	nop
 8000a04:	bd80      	pop	{r7, pc}
	...

08000a08 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000a0c:	4802      	ldr	r0, [pc, #8]	@ (8000a18 <DMA1_Stream0_IRQHandler+0x10>)
 8000a0e:	f001 f8f9 	bl	8001c04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8000a12:	bf00      	nop
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	24000080 	.word	0x24000080

08000a1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000a20:	4b43      	ldr	r3, [pc, #268]	@ (8000b30 <SystemInit+0x114>)
 8000a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a26:	4a42      	ldr	r2, [pc, #264]	@ (8000b30 <SystemInit+0x114>)
 8000a28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000a30:	4b40      	ldr	r3, [pc, #256]	@ (8000b34 <SystemInit+0x118>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	f003 030f 	and.w	r3, r3, #15
 8000a38:	2b06      	cmp	r3, #6
 8000a3a:	d807      	bhi.n	8000a4c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000a3c:	4b3d      	ldr	r3, [pc, #244]	@ (8000b34 <SystemInit+0x118>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	f023 030f 	bic.w	r3, r3, #15
 8000a44:	4a3b      	ldr	r2, [pc, #236]	@ (8000b34 <SystemInit+0x118>)
 8000a46:	f043 0307 	orr.w	r3, r3, #7
 8000a4a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000a4c:	4b3a      	ldr	r3, [pc, #232]	@ (8000b38 <SystemInit+0x11c>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a39      	ldr	r2, [pc, #228]	@ (8000b38 <SystemInit+0x11c>)
 8000a52:	f043 0301 	orr.w	r3, r3, #1
 8000a56:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000a58:	4b37      	ldr	r3, [pc, #220]	@ (8000b38 <SystemInit+0x11c>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000a5e:	4b36      	ldr	r3, [pc, #216]	@ (8000b38 <SystemInit+0x11c>)
 8000a60:	681a      	ldr	r2, [r3, #0]
 8000a62:	4935      	ldr	r1, [pc, #212]	@ (8000b38 <SystemInit+0x11c>)
 8000a64:	4b35      	ldr	r3, [pc, #212]	@ (8000b3c <SystemInit+0x120>)
 8000a66:	4013      	ands	r3, r2
 8000a68:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000a6a:	4b32      	ldr	r3, [pc, #200]	@ (8000b34 <SystemInit+0x118>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	f003 0308 	and.w	r3, r3, #8
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d007      	beq.n	8000a86 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000a76:	4b2f      	ldr	r3, [pc, #188]	@ (8000b34 <SystemInit+0x118>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	f023 030f 	bic.w	r3, r3, #15
 8000a7e:	4a2d      	ldr	r2, [pc, #180]	@ (8000b34 <SystemInit+0x118>)
 8000a80:	f043 0307 	orr.w	r3, r3, #7
 8000a84:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000a86:	4b2c      	ldr	r3, [pc, #176]	@ (8000b38 <SystemInit+0x11c>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000a8c:	4b2a      	ldr	r3, [pc, #168]	@ (8000b38 <SystemInit+0x11c>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000a92:	4b29      	ldr	r3, [pc, #164]	@ (8000b38 <SystemInit+0x11c>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000a98:	4b27      	ldr	r3, [pc, #156]	@ (8000b38 <SystemInit+0x11c>)
 8000a9a:	4a29      	ldr	r2, [pc, #164]	@ (8000b40 <SystemInit+0x124>)
 8000a9c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000a9e:	4b26      	ldr	r3, [pc, #152]	@ (8000b38 <SystemInit+0x11c>)
 8000aa0:	4a28      	ldr	r2, [pc, #160]	@ (8000b44 <SystemInit+0x128>)
 8000aa2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000aa4:	4b24      	ldr	r3, [pc, #144]	@ (8000b38 <SystemInit+0x11c>)
 8000aa6:	4a28      	ldr	r2, [pc, #160]	@ (8000b48 <SystemInit+0x12c>)
 8000aa8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000aaa:	4b23      	ldr	r3, [pc, #140]	@ (8000b38 <SystemInit+0x11c>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000ab0:	4b21      	ldr	r3, [pc, #132]	@ (8000b38 <SystemInit+0x11c>)
 8000ab2:	4a25      	ldr	r2, [pc, #148]	@ (8000b48 <SystemInit+0x12c>)
 8000ab4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000ab6:	4b20      	ldr	r3, [pc, #128]	@ (8000b38 <SystemInit+0x11c>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000abc:	4b1e      	ldr	r3, [pc, #120]	@ (8000b38 <SystemInit+0x11c>)
 8000abe:	4a22      	ldr	r2, [pc, #136]	@ (8000b48 <SystemInit+0x12c>)
 8000ac0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000ac2:	4b1d      	ldr	r3, [pc, #116]	@ (8000b38 <SystemInit+0x11c>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000ac8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b38 <SystemInit+0x11c>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a1a      	ldr	r2, [pc, #104]	@ (8000b38 <SystemInit+0x11c>)
 8000ace:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ad2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000ad4:	4b18      	ldr	r3, [pc, #96]	@ (8000b38 <SystemInit+0x11c>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000ada:	4b1c      	ldr	r3, [pc, #112]	@ (8000b4c <SystemInit+0x130>)
 8000adc:	681a      	ldr	r2, [r3, #0]
 8000ade:	4b1c      	ldr	r3, [pc, #112]	@ (8000b50 <SystemInit+0x134>)
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000ae6:	d202      	bcs.n	8000aee <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000ae8:	4b1a      	ldr	r3, [pc, #104]	@ (8000b54 <SystemInit+0x138>)
 8000aea:	2201      	movs	r2, #1
 8000aec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000aee:	4b12      	ldr	r3, [pc, #72]	@ (8000b38 <SystemInit+0x11c>)
 8000af0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000af4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d113      	bne.n	8000b24 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000afc:	4b0e      	ldr	r3, [pc, #56]	@ (8000b38 <SystemInit+0x11c>)
 8000afe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000b02:	4a0d      	ldr	r2, [pc, #52]	@ (8000b38 <SystemInit+0x11c>)
 8000b04:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b08:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000b0c:	4b12      	ldr	r3, [pc, #72]	@ (8000b58 <SystemInit+0x13c>)
 8000b0e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000b12:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000b14:	4b08      	ldr	r3, [pc, #32]	@ (8000b38 <SystemInit+0x11c>)
 8000b16:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000b1a:	4a07      	ldr	r2, [pc, #28]	@ (8000b38 <SystemInit+0x11c>)
 8000b1c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000b20:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000b24:	bf00      	nop
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	e000ed00 	.word	0xe000ed00
 8000b34:	52002000 	.word	0x52002000
 8000b38:	58024400 	.word	0x58024400
 8000b3c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000b40:	02020200 	.word	0x02020200
 8000b44:	01ff0000 	.word	0x01ff0000
 8000b48:	01010280 	.word	0x01010280
 8000b4c:	5c001000 	.word	0x5c001000
 8000b50:	ffff0000 	.word	0xffff0000
 8000b54:	51008108 	.word	0x51008108
 8000b58:	52004000 	.word	0x52004000

08000b5c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000b60:	4b09      	ldr	r3, [pc, #36]	@ (8000b88 <ExitRun0Mode+0x2c>)
 8000b62:	68db      	ldr	r3, [r3, #12]
 8000b64:	4a08      	ldr	r2, [pc, #32]	@ (8000b88 <ExitRun0Mode+0x2c>)
 8000b66:	f043 0302 	orr.w	r3, r3, #2
 8000b6a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000b6c:	bf00      	nop
 8000b6e:	4b06      	ldr	r3, [pc, #24]	@ (8000b88 <ExitRun0Mode+0x2c>)
 8000b70:	685b      	ldr	r3, [r3, #4]
 8000b72:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d0f9      	beq.n	8000b6e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000b7a:	bf00      	nop
 8000b7c:	bf00      	nop
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	58024800 	.word	0x58024800

08000b8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000b8c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000bc8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000b90:	f7ff ffe4 	bl	8000b5c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b94:	f7ff ff42 	bl	8000a1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b98:	480c      	ldr	r0, [pc, #48]	@ (8000bcc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b9a:	490d      	ldr	r1, [pc, #52]	@ (8000bd0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000bd4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ba0:	e002      	b.n	8000ba8 <LoopCopyDataInit>

08000ba2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ba2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ba4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ba6:	3304      	adds	r3, #4

08000ba8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ba8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000baa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bac:	d3f9      	bcc.n	8000ba2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bae:	4a0a      	ldr	r2, [pc, #40]	@ (8000bd8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000bb0:	4c0a      	ldr	r4, [pc, #40]	@ (8000bdc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000bb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bb4:	e001      	b.n	8000bba <LoopFillZerobss>

08000bb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bb8:	3204      	adds	r2, #4

08000bba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bbc:	d3fb      	bcc.n	8000bb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bbe:	f007 facf 	bl	8008160 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bc2:	f7ff fb89 	bl	80002d8 <main>
  bx  lr
 8000bc6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000bc8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000bcc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000bd0:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000bd4:	080081e0 	.word	0x080081e0
  ldr r2, =_sbss
 8000bd8:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000bdc:	2400054c 	.word	0x2400054c

08000be0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000be0:	e7fe      	b.n	8000be0 <ADC3_IRQHandler>
	...

08000be4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bea:	2003      	movs	r0, #3
 8000bec:	f000 f98c 	bl	8000f08 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000bf0:	f003 fd4c 	bl	800468c <HAL_RCC_GetSysClockFreq>
 8000bf4:	4602      	mov	r2, r0
 8000bf6:	4b15      	ldr	r3, [pc, #84]	@ (8000c4c <HAL_Init+0x68>)
 8000bf8:	699b      	ldr	r3, [r3, #24]
 8000bfa:	0a1b      	lsrs	r3, r3, #8
 8000bfc:	f003 030f 	and.w	r3, r3, #15
 8000c00:	4913      	ldr	r1, [pc, #76]	@ (8000c50 <HAL_Init+0x6c>)
 8000c02:	5ccb      	ldrb	r3, [r1, r3]
 8000c04:	f003 031f 	and.w	r3, r3, #31
 8000c08:	fa22 f303 	lsr.w	r3, r2, r3
 8000c0c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000c0e:	4b0f      	ldr	r3, [pc, #60]	@ (8000c4c <HAL_Init+0x68>)
 8000c10:	699b      	ldr	r3, [r3, #24]
 8000c12:	f003 030f 	and.w	r3, r3, #15
 8000c16:	4a0e      	ldr	r2, [pc, #56]	@ (8000c50 <HAL_Init+0x6c>)
 8000c18:	5cd3      	ldrb	r3, [r2, r3]
 8000c1a:	f003 031f 	and.w	r3, r3, #31
 8000c1e:	687a      	ldr	r2, [r7, #4]
 8000c20:	fa22 f303 	lsr.w	r3, r2, r3
 8000c24:	4a0b      	ldr	r2, [pc, #44]	@ (8000c54 <HAL_Init+0x70>)
 8000c26:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000c28:	4a0b      	ldr	r2, [pc, #44]	@ (8000c58 <HAL_Init+0x74>)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c2e:	200f      	movs	r0, #15
 8000c30:	f000 f814 	bl	8000c5c <HAL_InitTick>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	e002      	b.n	8000c44 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000c3e:	f7ff fda5 	bl	800078c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c42:	2300      	movs	r3, #0
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	3708      	adds	r7, #8
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	58024400 	.word	0x58024400
 8000c50:	080081c0 	.word	0x080081c0
 8000c54:	24000004 	.word	0x24000004
 8000c58:	24000000 	.word	0x24000000

08000c5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000c64:	4b15      	ldr	r3, [pc, #84]	@ (8000cbc <HAL_InitTick+0x60>)
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d101      	bne.n	8000c70 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	e021      	b.n	8000cb4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000c70:	4b13      	ldr	r3, [pc, #76]	@ (8000cc0 <HAL_InitTick+0x64>)
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	4b11      	ldr	r3, [pc, #68]	@ (8000cbc <HAL_InitTick+0x60>)
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	4619      	mov	r1, r3
 8000c7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c86:	4618      	mov	r0, r3
 8000c88:	f000 f971 	bl	8000f6e <HAL_SYSTICK_Config>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000c92:	2301      	movs	r3, #1
 8000c94:	e00e      	b.n	8000cb4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	2b0f      	cmp	r3, #15
 8000c9a:	d80a      	bhi.n	8000cb2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	6879      	ldr	r1, [r7, #4]
 8000ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ca4:	f000 f93b 	bl	8000f1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ca8:	4a06      	ldr	r2, [pc, #24]	@ (8000cc4 <HAL_InitTick+0x68>)
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	e000      	b.n	8000cb4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000cb2:	2301      	movs	r3, #1
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	3708      	adds	r7, #8
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	2400000c 	.word	0x2400000c
 8000cc0:	24000000 	.word	0x24000000
 8000cc4:	24000008 	.word	0x24000008

08000cc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ccc:	4b06      	ldr	r3, [pc, #24]	@ (8000ce8 <HAL_IncTick+0x20>)
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	4b06      	ldr	r3, [pc, #24]	@ (8000cec <HAL_IncTick+0x24>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4413      	add	r3, r2
 8000cd8:	4a04      	ldr	r2, [pc, #16]	@ (8000cec <HAL_IncTick+0x24>)
 8000cda:	6013      	str	r3, [r2, #0]
}
 8000cdc:	bf00      	nop
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	2400000c 	.word	0x2400000c
 8000cec:	24000548 	.word	0x24000548

08000cf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  return uwTick;
 8000cf4:	4b03      	ldr	r3, [pc, #12]	@ (8000d04 <HAL_GetTick+0x14>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	24000548 	.word	0x24000548

08000d08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d10:	f7ff ffee 	bl	8000cf0 <HAL_GetTick>
 8000d14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d20:	d005      	beq.n	8000d2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d22:	4b0a      	ldr	r3, [pc, #40]	@ (8000d4c <HAL_Delay+0x44>)
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	461a      	mov	r2, r3
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	4413      	add	r3, r2
 8000d2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d2e:	bf00      	nop
 8000d30:	f7ff ffde 	bl	8000cf0 <HAL_GetTick>
 8000d34:	4602      	mov	r2, r0
 8000d36:	68bb      	ldr	r3, [r7, #8]
 8000d38:	1ad3      	subs	r3, r2, r3
 8000d3a:	68fa      	ldr	r2, [r7, #12]
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	d8f7      	bhi.n	8000d30 <HAL_Delay+0x28>
  {
  }
}
 8000d40:	bf00      	nop
 8000d42:	bf00      	nop
 8000d44:	3710      	adds	r7, #16
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	2400000c 	.word	0x2400000c

08000d50 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000d54:	4b03      	ldr	r3, [pc, #12]	@ (8000d64 <HAL_GetREVID+0x14>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	0c1b      	lsrs	r3, r3, #16
}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d62:	4770      	bx	lr
 8000d64:	5c001000 	.word	0x5c001000

08000d68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b085      	sub	sp, #20
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	f003 0307 	and.w	r3, r3, #7
 8000d76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d78:	4b0b      	ldr	r3, [pc, #44]	@ (8000da8 <__NVIC_SetPriorityGrouping+0x40>)
 8000d7a:	68db      	ldr	r3, [r3, #12]
 8000d7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d7e:	68ba      	ldr	r2, [r7, #8]
 8000d80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d84:	4013      	ands	r3, r2
 8000d86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000d90:	4b06      	ldr	r3, [pc, #24]	@ (8000dac <__NVIC_SetPriorityGrouping+0x44>)
 8000d92:	4313      	orrs	r3, r2
 8000d94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d96:	4a04      	ldr	r2, [pc, #16]	@ (8000da8 <__NVIC_SetPriorityGrouping+0x40>)
 8000d98:	68bb      	ldr	r3, [r7, #8]
 8000d9a:	60d3      	str	r3, [r2, #12]
}
 8000d9c:	bf00      	nop
 8000d9e:	3714      	adds	r7, #20
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr
 8000da8:	e000ed00 	.word	0xe000ed00
 8000dac:	05fa0000 	.word	0x05fa0000

08000db0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000db4:	4b04      	ldr	r3, [pc, #16]	@ (8000dc8 <__NVIC_GetPriorityGrouping+0x18>)
 8000db6:	68db      	ldr	r3, [r3, #12]
 8000db8:	0a1b      	lsrs	r3, r3, #8
 8000dba:	f003 0307 	and.w	r3, r3, #7
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr
 8000dc8:	e000ed00 	.word	0xe000ed00

08000dcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000dd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	db0b      	blt.n	8000df6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dde:	88fb      	ldrh	r3, [r7, #6]
 8000de0:	f003 021f 	and.w	r2, r3, #31
 8000de4:	4907      	ldr	r1, [pc, #28]	@ (8000e04 <__NVIC_EnableIRQ+0x38>)
 8000de6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000dea:	095b      	lsrs	r3, r3, #5
 8000dec:	2001      	movs	r0, #1
 8000dee:	fa00 f202 	lsl.w	r2, r0, r2
 8000df2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000df6:	bf00      	nop
 8000df8:	370c      	adds	r7, #12
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	e000e100 	.word	0xe000e100

08000e08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b083      	sub	sp, #12
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	4603      	mov	r3, r0
 8000e10:	6039      	str	r1, [r7, #0]
 8000e12:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000e14:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	db0a      	blt.n	8000e32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	b2da      	uxtb	r2, r3
 8000e20:	490c      	ldr	r1, [pc, #48]	@ (8000e54 <__NVIC_SetPriority+0x4c>)
 8000e22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e26:	0112      	lsls	r2, r2, #4
 8000e28:	b2d2      	uxtb	r2, r2
 8000e2a:	440b      	add	r3, r1
 8000e2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e30:	e00a      	b.n	8000e48 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	b2da      	uxtb	r2, r3
 8000e36:	4908      	ldr	r1, [pc, #32]	@ (8000e58 <__NVIC_SetPriority+0x50>)
 8000e38:	88fb      	ldrh	r3, [r7, #6]
 8000e3a:	f003 030f 	and.w	r3, r3, #15
 8000e3e:	3b04      	subs	r3, #4
 8000e40:	0112      	lsls	r2, r2, #4
 8000e42:	b2d2      	uxtb	r2, r2
 8000e44:	440b      	add	r3, r1
 8000e46:	761a      	strb	r2, [r3, #24]
}
 8000e48:	bf00      	nop
 8000e4a:	370c      	adds	r7, #12
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr
 8000e54:	e000e100 	.word	0xe000e100
 8000e58:	e000ed00 	.word	0xe000ed00

08000e5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b089      	sub	sp, #36	@ 0x24
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	60f8      	str	r0, [r7, #12]
 8000e64:	60b9      	str	r1, [r7, #8]
 8000e66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	f003 0307 	and.w	r3, r3, #7
 8000e6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e70:	69fb      	ldr	r3, [r7, #28]
 8000e72:	f1c3 0307 	rsb	r3, r3, #7
 8000e76:	2b04      	cmp	r3, #4
 8000e78:	bf28      	it	cs
 8000e7a:	2304      	movcs	r3, #4
 8000e7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	3304      	adds	r3, #4
 8000e82:	2b06      	cmp	r3, #6
 8000e84:	d902      	bls.n	8000e8c <NVIC_EncodePriority+0x30>
 8000e86:	69fb      	ldr	r3, [r7, #28]
 8000e88:	3b03      	subs	r3, #3
 8000e8a:	e000      	b.n	8000e8e <NVIC_EncodePriority+0x32>
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e90:	f04f 32ff 	mov.w	r2, #4294967295
 8000e94:	69bb      	ldr	r3, [r7, #24]
 8000e96:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9a:	43da      	mvns	r2, r3
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	401a      	ands	r2, r3
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ea4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	fa01 f303 	lsl.w	r3, r1, r3
 8000eae:	43d9      	mvns	r1, r3
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eb4:	4313      	orrs	r3, r2
         );
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3724      	adds	r7, #36	@ 0x24
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
	...

08000ec4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	3b01      	subs	r3, #1
 8000ed0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ed4:	d301      	bcc.n	8000eda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	e00f      	b.n	8000efa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eda:	4a0a      	ldr	r2, [pc, #40]	@ (8000f04 <SysTick_Config+0x40>)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	3b01      	subs	r3, #1
 8000ee0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ee2:	210f      	movs	r1, #15
 8000ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ee8:	f7ff ff8e 	bl	8000e08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000eec:	4b05      	ldr	r3, [pc, #20]	@ (8000f04 <SysTick_Config+0x40>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ef2:	4b04      	ldr	r3, [pc, #16]	@ (8000f04 <SysTick_Config+0x40>)
 8000ef4:	2207      	movs	r2, #7
 8000ef6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ef8:	2300      	movs	r3, #0
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	e000e010 	.word	0xe000e010

08000f08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f10:	6878      	ldr	r0, [r7, #4]
 8000f12:	f7ff ff29 	bl	8000d68 <__NVIC_SetPriorityGrouping>
}
 8000f16:	bf00      	nop
 8000f18:	3708      	adds	r7, #8
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	b086      	sub	sp, #24
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	4603      	mov	r3, r0
 8000f26:	60b9      	str	r1, [r7, #8]
 8000f28:	607a      	str	r2, [r7, #4]
 8000f2a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f2c:	f7ff ff40 	bl	8000db0 <__NVIC_GetPriorityGrouping>
 8000f30:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f32:	687a      	ldr	r2, [r7, #4]
 8000f34:	68b9      	ldr	r1, [r7, #8]
 8000f36:	6978      	ldr	r0, [r7, #20]
 8000f38:	f7ff ff90 	bl	8000e5c <NVIC_EncodePriority>
 8000f3c:	4602      	mov	r2, r0
 8000f3e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f42:	4611      	mov	r1, r2
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff ff5f 	bl	8000e08 <__NVIC_SetPriority>
}
 8000f4a:	bf00      	nop
 8000f4c:	3718      	adds	r7, #24
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b082      	sub	sp, #8
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	4603      	mov	r3, r0
 8000f5a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f5c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f60:	4618      	mov	r0, r3
 8000f62:	f7ff ff33 	bl	8000dcc <__NVIC_EnableIRQ>
}
 8000f66:	bf00      	nop
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}

08000f6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	b082      	sub	sp, #8
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f76:	6878      	ldr	r0, [r7, #4]
 8000f78:	f7ff ffa4 	bl	8000ec4 <SysTick_Config>
 8000f7c:	4603      	mov	r3, r0
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
	...

08000f88 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000f8c:	f3bf 8f5f 	dmb	sy
}
 8000f90:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000f92:	4b07      	ldr	r3, [pc, #28]	@ (8000fb0 <HAL_MPU_Disable+0x28>)
 8000f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f96:	4a06      	ldr	r2, [pc, #24]	@ (8000fb0 <HAL_MPU_Disable+0x28>)
 8000f98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f9c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000f9e:	4b05      	ldr	r3, [pc, #20]	@ (8000fb4 <HAL_MPU_Disable+0x2c>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	605a      	str	r2, [r3, #4]
}
 8000fa4:	bf00      	nop
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	e000ed00 	.word	0xe000ed00
 8000fb4:	e000ed90 	.word	0xe000ed90

08000fb8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000fc0:	4a0b      	ldr	r2, [pc, #44]	@ (8000ff0 <HAL_MPU_Enable+0x38>)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	f043 0301 	orr.w	r3, r3, #1
 8000fc8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000fca:	4b0a      	ldr	r3, [pc, #40]	@ (8000ff4 <HAL_MPU_Enable+0x3c>)
 8000fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fce:	4a09      	ldr	r2, [pc, #36]	@ (8000ff4 <HAL_MPU_Enable+0x3c>)
 8000fd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fd4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000fd6:	f3bf 8f4f 	dsb	sy
}
 8000fda:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000fdc:	f3bf 8f6f 	isb	sy
}
 8000fe0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000fe2:	bf00      	nop
 8000fe4:	370c      	adds	r7, #12
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	e000ed90 	.word	0xe000ed90
 8000ff4:	e000ed00 	.word	0xe000ed00

08000ff8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	785a      	ldrb	r2, [r3, #1]
 8001004:	4b1b      	ldr	r3, [pc, #108]	@ (8001074 <HAL_MPU_ConfigRegion+0x7c>)
 8001006:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001008:	4b1a      	ldr	r3, [pc, #104]	@ (8001074 <HAL_MPU_ConfigRegion+0x7c>)
 800100a:	691b      	ldr	r3, [r3, #16]
 800100c:	4a19      	ldr	r2, [pc, #100]	@ (8001074 <HAL_MPU_ConfigRegion+0x7c>)
 800100e:	f023 0301 	bic.w	r3, r3, #1
 8001012:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001014:	4a17      	ldr	r2, [pc, #92]	@ (8001074 <HAL_MPU_ConfigRegion+0x7c>)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	7b1b      	ldrb	r3, [r3, #12]
 8001020:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	7adb      	ldrb	r3, [r3, #11]
 8001026:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001028:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	7a9b      	ldrb	r3, [r3, #10]
 800102e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001030:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	7b5b      	ldrb	r3, [r3, #13]
 8001036:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001038:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	7b9b      	ldrb	r3, [r3, #14]
 800103e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001040:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	7bdb      	ldrb	r3, [r3, #15]
 8001046:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001048:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	7a5b      	ldrb	r3, [r3, #9]
 800104e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001050:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	7a1b      	ldrb	r3, [r3, #8]
 8001056:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001058:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800105a:	687a      	ldr	r2, [r7, #4]
 800105c:	7812      	ldrb	r2, [r2, #0]
 800105e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001060:	4a04      	ldr	r2, [pc, #16]	@ (8001074 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001062:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001064:	6113      	str	r3, [r2, #16]
}
 8001066:	bf00      	nop
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	e000ed90 	.word	0xe000ed90

08001078 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b086      	sub	sp, #24
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001080:	f7ff fe36 	bl	8000cf0 <HAL_GetTick>
 8001084:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d101      	bne.n	8001090 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800108c:	2301      	movs	r3, #1
 800108e:	e316      	b.n	80016be <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a66      	ldr	r2, [pc, #408]	@ (8001230 <HAL_DMA_Init+0x1b8>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d04a      	beq.n	8001130 <HAL_DMA_Init+0xb8>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4a65      	ldr	r2, [pc, #404]	@ (8001234 <HAL_DMA_Init+0x1bc>)
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d045      	beq.n	8001130 <HAL_DMA_Init+0xb8>
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a63      	ldr	r2, [pc, #396]	@ (8001238 <HAL_DMA_Init+0x1c0>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d040      	beq.n	8001130 <HAL_DMA_Init+0xb8>
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4a62      	ldr	r2, [pc, #392]	@ (800123c <HAL_DMA_Init+0x1c4>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d03b      	beq.n	8001130 <HAL_DMA_Init+0xb8>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a60      	ldr	r2, [pc, #384]	@ (8001240 <HAL_DMA_Init+0x1c8>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d036      	beq.n	8001130 <HAL_DMA_Init+0xb8>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a5f      	ldr	r2, [pc, #380]	@ (8001244 <HAL_DMA_Init+0x1cc>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d031      	beq.n	8001130 <HAL_DMA_Init+0xb8>
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a5d      	ldr	r2, [pc, #372]	@ (8001248 <HAL_DMA_Init+0x1d0>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d02c      	beq.n	8001130 <HAL_DMA_Init+0xb8>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4a5c      	ldr	r2, [pc, #368]	@ (800124c <HAL_DMA_Init+0x1d4>)
 80010dc:	4293      	cmp	r3, r2
 80010de:	d027      	beq.n	8001130 <HAL_DMA_Init+0xb8>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a5a      	ldr	r2, [pc, #360]	@ (8001250 <HAL_DMA_Init+0x1d8>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d022      	beq.n	8001130 <HAL_DMA_Init+0xb8>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a59      	ldr	r2, [pc, #356]	@ (8001254 <HAL_DMA_Init+0x1dc>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d01d      	beq.n	8001130 <HAL_DMA_Init+0xb8>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a57      	ldr	r2, [pc, #348]	@ (8001258 <HAL_DMA_Init+0x1e0>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d018      	beq.n	8001130 <HAL_DMA_Init+0xb8>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a56      	ldr	r2, [pc, #344]	@ (800125c <HAL_DMA_Init+0x1e4>)
 8001104:	4293      	cmp	r3, r2
 8001106:	d013      	beq.n	8001130 <HAL_DMA_Init+0xb8>
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a54      	ldr	r2, [pc, #336]	@ (8001260 <HAL_DMA_Init+0x1e8>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d00e      	beq.n	8001130 <HAL_DMA_Init+0xb8>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a53      	ldr	r2, [pc, #332]	@ (8001264 <HAL_DMA_Init+0x1ec>)
 8001118:	4293      	cmp	r3, r2
 800111a:	d009      	beq.n	8001130 <HAL_DMA_Init+0xb8>
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a51      	ldr	r2, [pc, #324]	@ (8001268 <HAL_DMA_Init+0x1f0>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d004      	beq.n	8001130 <HAL_DMA_Init+0xb8>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a50      	ldr	r2, [pc, #320]	@ (800126c <HAL_DMA_Init+0x1f4>)
 800112c:	4293      	cmp	r3, r2
 800112e:	d101      	bne.n	8001134 <HAL_DMA_Init+0xbc>
 8001130:	2301      	movs	r3, #1
 8001132:	e000      	b.n	8001136 <HAL_DMA_Init+0xbe>
 8001134:	2300      	movs	r3, #0
 8001136:	2b00      	cmp	r3, #0
 8001138:	f000 813b 	beq.w	80013b2 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	2202      	movs	r2, #2
 8001140:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2200      	movs	r2, #0
 8001148:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a37      	ldr	r2, [pc, #220]	@ (8001230 <HAL_DMA_Init+0x1b8>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d04a      	beq.n	80011ec <HAL_DMA_Init+0x174>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a36      	ldr	r2, [pc, #216]	@ (8001234 <HAL_DMA_Init+0x1bc>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d045      	beq.n	80011ec <HAL_DMA_Init+0x174>
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a34      	ldr	r2, [pc, #208]	@ (8001238 <HAL_DMA_Init+0x1c0>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d040      	beq.n	80011ec <HAL_DMA_Init+0x174>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a33      	ldr	r2, [pc, #204]	@ (800123c <HAL_DMA_Init+0x1c4>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d03b      	beq.n	80011ec <HAL_DMA_Init+0x174>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a31      	ldr	r2, [pc, #196]	@ (8001240 <HAL_DMA_Init+0x1c8>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d036      	beq.n	80011ec <HAL_DMA_Init+0x174>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4a30      	ldr	r2, [pc, #192]	@ (8001244 <HAL_DMA_Init+0x1cc>)
 8001184:	4293      	cmp	r3, r2
 8001186:	d031      	beq.n	80011ec <HAL_DMA_Init+0x174>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a2e      	ldr	r2, [pc, #184]	@ (8001248 <HAL_DMA_Init+0x1d0>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d02c      	beq.n	80011ec <HAL_DMA_Init+0x174>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a2d      	ldr	r2, [pc, #180]	@ (800124c <HAL_DMA_Init+0x1d4>)
 8001198:	4293      	cmp	r3, r2
 800119a:	d027      	beq.n	80011ec <HAL_DMA_Init+0x174>
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a2b      	ldr	r2, [pc, #172]	@ (8001250 <HAL_DMA_Init+0x1d8>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d022      	beq.n	80011ec <HAL_DMA_Init+0x174>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a2a      	ldr	r2, [pc, #168]	@ (8001254 <HAL_DMA_Init+0x1dc>)
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d01d      	beq.n	80011ec <HAL_DMA_Init+0x174>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a28      	ldr	r2, [pc, #160]	@ (8001258 <HAL_DMA_Init+0x1e0>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d018      	beq.n	80011ec <HAL_DMA_Init+0x174>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a27      	ldr	r2, [pc, #156]	@ (800125c <HAL_DMA_Init+0x1e4>)
 80011c0:	4293      	cmp	r3, r2
 80011c2:	d013      	beq.n	80011ec <HAL_DMA_Init+0x174>
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a25      	ldr	r2, [pc, #148]	@ (8001260 <HAL_DMA_Init+0x1e8>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d00e      	beq.n	80011ec <HAL_DMA_Init+0x174>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a24      	ldr	r2, [pc, #144]	@ (8001264 <HAL_DMA_Init+0x1ec>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d009      	beq.n	80011ec <HAL_DMA_Init+0x174>
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a22      	ldr	r2, [pc, #136]	@ (8001268 <HAL_DMA_Init+0x1f0>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d004      	beq.n	80011ec <HAL_DMA_Init+0x174>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a21      	ldr	r2, [pc, #132]	@ (800126c <HAL_DMA_Init+0x1f4>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d108      	bne.n	80011fe <HAL_DMA_Init+0x186>
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f022 0201 	bic.w	r2, r2, #1
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	e007      	b.n	800120e <HAL_DMA_Init+0x196>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f022 0201 	bic.w	r2, r2, #1
 800120c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800120e:	e02f      	b.n	8001270 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001210:	f7ff fd6e 	bl	8000cf0 <HAL_GetTick>
 8001214:	4602      	mov	r2, r0
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	1ad3      	subs	r3, r2, r3
 800121a:	2b05      	cmp	r3, #5
 800121c:	d928      	bls.n	8001270 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2220      	movs	r2, #32
 8001222:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2203      	movs	r2, #3
 8001228:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800122c:	2301      	movs	r3, #1
 800122e:	e246      	b.n	80016be <HAL_DMA_Init+0x646>
 8001230:	40020010 	.word	0x40020010
 8001234:	40020028 	.word	0x40020028
 8001238:	40020040 	.word	0x40020040
 800123c:	40020058 	.word	0x40020058
 8001240:	40020070 	.word	0x40020070
 8001244:	40020088 	.word	0x40020088
 8001248:	400200a0 	.word	0x400200a0
 800124c:	400200b8 	.word	0x400200b8
 8001250:	40020410 	.word	0x40020410
 8001254:	40020428 	.word	0x40020428
 8001258:	40020440 	.word	0x40020440
 800125c:	40020458 	.word	0x40020458
 8001260:	40020470 	.word	0x40020470
 8001264:	40020488 	.word	0x40020488
 8001268:	400204a0 	.word	0x400204a0
 800126c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	2b00      	cmp	r3, #0
 800127c:	d1c8      	bne.n	8001210 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001286:	697a      	ldr	r2, [r7, #20]
 8001288:	4b83      	ldr	r3, [pc, #524]	@ (8001498 <HAL_DMA_Init+0x420>)
 800128a:	4013      	ands	r3, r2
 800128c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001296:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	691b      	ldr	r3, [r3, #16]
 800129c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012a2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	699b      	ldr	r3, [r3, #24]
 80012a8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012ae:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6a1b      	ldr	r3, [r3, #32]
 80012b4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80012b6:	697a      	ldr	r2, [r7, #20]
 80012b8:	4313      	orrs	r3, r2
 80012ba:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012c0:	2b04      	cmp	r3, #4
 80012c2:	d107      	bne.n	80012d4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012cc:	4313      	orrs	r3, r2
 80012ce:	697a      	ldr	r2, [r7, #20]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80012d4:	4b71      	ldr	r3, [pc, #452]	@ (800149c <HAL_DMA_Init+0x424>)
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	4b71      	ldr	r3, [pc, #452]	@ (80014a0 <HAL_DMA_Init+0x428>)
 80012da:	4013      	ands	r3, r2
 80012dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80012e0:	d328      	bcc.n	8001334 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	2b28      	cmp	r3, #40	@ 0x28
 80012e8:	d903      	bls.n	80012f2 <HAL_DMA_Init+0x27a>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80012f0:	d917      	bls.n	8001322 <HAL_DMA_Init+0x2aa>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	2b3e      	cmp	r3, #62	@ 0x3e
 80012f8:	d903      	bls.n	8001302 <HAL_DMA_Init+0x28a>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	2b42      	cmp	r3, #66	@ 0x42
 8001300:	d90f      	bls.n	8001322 <HAL_DMA_Init+0x2aa>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	2b46      	cmp	r3, #70	@ 0x46
 8001308:	d903      	bls.n	8001312 <HAL_DMA_Init+0x29a>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	2b48      	cmp	r3, #72	@ 0x48
 8001310:	d907      	bls.n	8001322 <HAL_DMA_Init+0x2aa>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	2b4e      	cmp	r3, #78	@ 0x4e
 8001318:	d905      	bls.n	8001326 <HAL_DMA_Init+0x2ae>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	2b52      	cmp	r3, #82	@ 0x52
 8001320:	d801      	bhi.n	8001326 <HAL_DMA_Init+0x2ae>
 8001322:	2301      	movs	r3, #1
 8001324:	e000      	b.n	8001328 <HAL_DMA_Init+0x2b0>
 8001326:	2300      	movs	r3, #0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d003      	beq.n	8001334 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001332:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	697a      	ldr	r2, [r7, #20]
 800133a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	695b      	ldr	r3, [r3, #20]
 8001342:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	f023 0307 	bic.w	r3, r3, #7
 800134a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001350:	697a      	ldr	r2, [r7, #20]
 8001352:	4313      	orrs	r3, r2
 8001354:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800135a:	2b04      	cmp	r3, #4
 800135c:	d117      	bne.n	800138e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001362:	697a      	ldr	r2, [r7, #20]
 8001364:	4313      	orrs	r3, r2
 8001366:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800136c:	2b00      	cmp	r3, #0
 800136e:	d00e      	beq.n	800138e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f001 fdcf 	bl	8002f14 <DMA_CheckFifoParam>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d008      	beq.n	800138e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2240      	movs	r2, #64	@ 0x40
 8001380:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2201      	movs	r2, #1
 8001386:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e197      	b.n	80016be <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	697a      	ldr	r2, [r7, #20]
 8001394:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001396:	6878      	ldr	r0, [r7, #4]
 8001398:	f001 fd0a 	bl	8002db0 <DMA_CalcBaseAndBitshift>
 800139c:	4603      	mov	r3, r0
 800139e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013a4:	f003 031f 	and.w	r3, r3, #31
 80013a8:	223f      	movs	r2, #63	@ 0x3f
 80013aa:	409a      	lsls	r2, r3
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	609a      	str	r2, [r3, #8]
 80013b0:	e0cd      	b.n	800154e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4a3b      	ldr	r2, [pc, #236]	@ (80014a4 <HAL_DMA_Init+0x42c>)
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d022      	beq.n	8001402 <HAL_DMA_Init+0x38a>
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a39      	ldr	r2, [pc, #228]	@ (80014a8 <HAL_DMA_Init+0x430>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d01d      	beq.n	8001402 <HAL_DMA_Init+0x38a>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a38      	ldr	r2, [pc, #224]	@ (80014ac <HAL_DMA_Init+0x434>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d018      	beq.n	8001402 <HAL_DMA_Init+0x38a>
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a36      	ldr	r2, [pc, #216]	@ (80014b0 <HAL_DMA_Init+0x438>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d013      	beq.n	8001402 <HAL_DMA_Init+0x38a>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a35      	ldr	r2, [pc, #212]	@ (80014b4 <HAL_DMA_Init+0x43c>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d00e      	beq.n	8001402 <HAL_DMA_Init+0x38a>
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a33      	ldr	r2, [pc, #204]	@ (80014b8 <HAL_DMA_Init+0x440>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d009      	beq.n	8001402 <HAL_DMA_Init+0x38a>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4a32      	ldr	r2, [pc, #200]	@ (80014bc <HAL_DMA_Init+0x444>)
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d004      	beq.n	8001402 <HAL_DMA_Init+0x38a>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a30      	ldr	r2, [pc, #192]	@ (80014c0 <HAL_DMA_Init+0x448>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d101      	bne.n	8001406 <HAL_DMA_Init+0x38e>
 8001402:	2301      	movs	r3, #1
 8001404:	e000      	b.n	8001408 <HAL_DMA_Init+0x390>
 8001406:	2300      	movs	r3, #0
 8001408:	2b00      	cmp	r3, #0
 800140a:	f000 8097 	beq.w	800153c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a24      	ldr	r2, [pc, #144]	@ (80014a4 <HAL_DMA_Init+0x42c>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d021      	beq.n	800145c <HAL_DMA_Init+0x3e4>
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a22      	ldr	r2, [pc, #136]	@ (80014a8 <HAL_DMA_Init+0x430>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d01c      	beq.n	800145c <HAL_DMA_Init+0x3e4>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a21      	ldr	r2, [pc, #132]	@ (80014ac <HAL_DMA_Init+0x434>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d017      	beq.n	800145c <HAL_DMA_Init+0x3e4>
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a1f      	ldr	r2, [pc, #124]	@ (80014b0 <HAL_DMA_Init+0x438>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d012      	beq.n	800145c <HAL_DMA_Init+0x3e4>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a1e      	ldr	r2, [pc, #120]	@ (80014b4 <HAL_DMA_Init+0x43c>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d00d      	beq.n	800145c <HAL_DMA_Init+0x3e4>
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a1c      	ldr	r2, [pc, #112]	@ (80014b8 <HAL_DMA_Init+0x440>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d008      	beq.n	800145c <HAL_DMA_Init+0x3e4>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a1b      	ldr	r2, [pc, #108]	@ (80014bc <HAL_DMA_Init+0x444>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d003      	beq.n	800145c <HAL_DMA_Init+0x3e4>
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a19      	ldr	r2, [pc, #100]	@ (80014c0 <HAL_DMA_Init+0x448>)
 800145a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2202      	movs	r2, #2
 8001460:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2200      	movs	r2, #0
 8001468:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001474:	697a      	ldr	r2, [r7, #20]
 8001476:	4b13      	ldr	r3, [pc, #76]	@ (80014c4 <HAL_DMA_Init+0x44c>)
 8001478:	4013      	ands	r3, r2
 800147a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	2b40      	cmp	r3, #64	@ 0x40
 8001482:	d021      	beq.n	80014c8 <HAL_DMA_Init+0x450>
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	2b80      	cmp	r3, #128	@ 0x80
 800148a:	d102      	bne.n	8001492 <HAL_DMA_Init+0x41a>
 800148c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001490:	e01b      	b.n	80014ca <HAL_DMA_Init+0x452>
 8001492:	2300      	movs	r3, #0
 8001494:	e019      	b.n	80014ca <HAL_DMA_Init+0x452>
 8001496:	bf00      	nop
 8001498:	fe10803f 	.word	0xfe10803f
 800149c:	5c001000 	.word	0x5c001000
 80014a0:	ffff0000 	.word	0xffff0000
 80014a4:	58025408 	.word	0x58025408
 80014a8:	5802541c 	.word	0x5802541c
 80014ac:	58025430 	.word	0x58025430
 80014b0:	58025444 	.word	0x58025444
 80014b4:	58025458 	.word	0x58025458
 80014b8:	5802546c 	.word	0x5802546c
 80014bc:	58025480 	.word	0x58025480
 80014c0:	58025494 	.word	0x58025494
 80014c4:	fffe000f 	.word	0xfffe000f
 80014c8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	68d2      	ldr	r2, [r2, #12]
 80014ce:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80014d0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	691b      	ldr	r3, [r3, #16]
 80014d6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80014d8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	695b      	ldr	r3, [r3, #20]
 80014de:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80014e0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	699b      	ldr	r3, [r3, #24]
 80014e6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80014e8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	69db      	ldr	r3, [r3, #28]
 80014ee:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80014f0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6a1b      	ldr	r3, [r3, #32]
 80014f6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80014f8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80014fa:	697a      	ldr	r2, [r7, #20]
 80014fc:	4313      	orrs	r3, r2
 80014fe:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	697a      	ldr	r2, [r7, #20]
 8001506:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	461a      	mov	r2, r3
 800150e:	4b6e      	ldr	r3, [pc, #440]	@ (80016c8 <HAL_DMA_Init+0x650>)
 8001510:	4413      	add	r3, r2
 8001512:	4a6e      	ldr	r2, [pc, #440]	@ (80016cc <HAL_DMA_Init+0x654>)
 8001514:	fba2 2303 	umull	r2, r3, r2, r3
 8001518:	091b      	lsrs	r3, r3, #4
 800151a:	009a      	lsls	r2, r3, #2
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	f001 fc45 	bl	8002db0 <DMA_CalcBaseAndBitshift>
 8001526:	4603      	mov	r3, r0
 8001528:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800152e:	f003 031f 	and.w	r3, r3, #31
 8001532:	2201      	movs	r2, #1
 8001534:	409a      	lsls	r2, r3
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	e008      	b.n	800154e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2240      	movs	r2, #64	@ 0x40
 8001540:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2203      	movs	r2, #3
 8001546:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e0b7      	b.n	80016be <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a5f      	ldr	r2, [pc, #380]	@ (80016d0 <HAL_DMA_Init+0x658>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d072      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a5d      	ldr	r2, [pc, #372]	@ (80016d4 <HAL_DMA_Init+0x65c>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d06d      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a5c      	ldr	r2, [pc, #368]	@ (80016d8 <HAL_DMA_Init+0x660>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d068      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a5a      	ldr	r2, [pc, #360]	@ (80016dc <HAL_DMA_Init+0x664>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d063      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a59      	ldr	r2, [pc, #356]	@ (80016e0 <HAL_DMA_Init+0x668>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d05e      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a57      	ldr	r2, [pc, #348]	@ (80016e4 <HAL_DMA_Init+0x66c>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d059      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a56      	ldr	r2, [pc, #344]	@ (80016e8 <HAL_DMA_Init+0x670>)
 8001590:	4293      	cmp	r3, r2
 8001592:	d054      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a54      	ldr	r2, [pc, #336]	@ (80016ec <HAL_DMA_Init+0x674>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d04f      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a53      	ldr	r2, [pc, #332]	@ (80016f0 <HAL_DMA_Init+0x678>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d04a      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a51      	ldr	r2, [pc, #324]	@ (80016f4 <HAL_DMA_Init+0x67c>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d045      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a50      	ldr	r2, [pc, #320]	@ (80016f8 <HAL_DMA_Init+0x680>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d040      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a4e      	ldr	r2, [pc, #312]	@ (80016fc <HAL_DMA_Init+0x684>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d03b      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4a4d      	ldr	r2, [pc, #308]	@ (8001700 <HAL_DMA_Init+0x688>)
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d036      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a4b      	ldr	r2, [pc, #300]	@ (8001704 <HAL_DMA_Init+0x68c>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d031      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a4a      	ldr	r2, [pc, #296]	@ (8001708 <HAL_DMA_Init+0x690>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d02c      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a48      	ldr	r2, [pc, #288]	@ (800170c <HAL_DMA_Init+0x694>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d027      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4a47      	ldr	r2, [pc, #284]	@ (8001710 <HAL_DMA_Init+0x698>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d022      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a45      	ldr	r2, [pc, #276]	@ (8001714 <HAL_DMA_Init+0x69c>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d01d      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a44      	ldr	r2, [pc, #272]	@ (8001718 <HAL_DMA_Init+0x6a0>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d018      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a42      	ldr	r2, [pc, #264]	@ (800171c <HAL_DMA_Init+0x6a4>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d013      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a41      	ldr	r2, [pc, #260]	@ (8001720 <HAL_DMA_Init+0x6a8>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d00e      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a3f      	ldr	r2, [pc, #252]	@ (8001724 <HAL_DMA_Init+0x6ac>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d009      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4a3e      	ldr	r2, [pc, #248]	@ (8001728 <HAL_DMA_Init+0x6b0>)
 8001630:	4293      	cmp	r3, r2
 8001632:	d004      	beq.n	800163e <HAL_DMA_Init+0x5c6>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a3c      	ldr	r2, [pc, #240]	@ (800172c <HAL_DMA_Init+0x6b4>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d101      	bne.n	8001642 <HAL_DMA_Init+0x5ca>
 800163e:	2301      	movs	r3, #1
 8001640:	e000      	b.n	8001644 <HAL_DMA_Init+0x5cc>
 8001642:	2300      	movs	r3, #0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d032      	beq.n	80016ae <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	f001 fcdf 	bl	800300c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	2b80      	cmp	r3, #128	@ 0x80
 8001654:	d102      	bne.n	800165c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2200      	movs	r2, #0
 800165a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	685a      	ldr	r2, [r3, #4]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001664:	b2d2      	uxtb	r2, r2
 8001666:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001670:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d010      	beq.n	800169c <HAL_DMA_Init+0x624>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	2b08      	cmp	r3, #8
 8001680:	d80c      	bhi.n	800169c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f001 fd5c 	bl	8003140 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001698:	605a      	str	r2, [r3, #4]
 800169a:	e008      	b.n	80016ae <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2200      	movs	r2, #0
 80016a0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2200      	movs	r2, #0
 80016a6:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2200      	movs	r2, #0
 80016ac:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2200      	movs	r2, #0
 80016b2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2201      	movs	r2, #1
 80016b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80016bc:	2300      	movs	r3, #0
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3718      	adds	r7, #24
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	a7fdabf8 	.word	0xa7fdabf8
 80016cc:	cccccccd 	.word	0xcccccccd
 80016d0:	40020010 	.word	0x40020010
 80016d4:	40020028 	.word	0x40020028
 80016d8:	40020040 	.word	0x40020040
 80016dc:	40020058 	.word	0x40020058
 80016e0:	40020070 	.word	0x40020070
 80016e4:	40020088 	.word	0x40020088
 80016e8:	400200a0 	.word	0x400200a0
 80016ec:	400200b8 	.word	0x400200b8
 80016f0:	40020410 	.word	0x40020410
 80016f4:	40020428 	.word	0x40020428
 80016f8:	40020440 	.word	0x40020440
 80016fc:	40020458 	.word	0x40020458
 8001700:	40020470 	.word	0x40020470
 8001704:	40020488 	.word	0x40020488
 8001708:	400204a0 	.word	0x400204a0
 800170c:	400204b8 	.word	0x400204b8
 8001710:	58025408 	.word	0x58025408
 8001714:	5802541c 	.word	0x5802541c
 8001718:	58025430 	.word	0x58025430
 800171c:	58025444 	.word	0x58025444
 8001720:	58025458 	.word	0x58025458
 8001724:	5802546c 	.word	0x5802546c
 8001728:	58025480 	.word	0x58025480
 800172c:	58025494 	.word	0x58025494

08001730 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b086      	sub	sp, #24
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	607a      	str	r2, [r7, #4]
 800173c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800173e:	2300      	movs	r3, #0
 8001740:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d101      	bne.n	800174c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8001748:	2301      	movs	r3, #1
 800174a:	e226      	b.n	8001b9a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001752:	2b01      	cmp	r3, #1
 8001754:	d101      	bne.n	800175a <HAL_DMA_Start_IT+0x2a>
 8001756:	2302      	movs	r3, #2
 8001758:	e21f      	b.n	8001b9a <HAL_DMA_Start_IT+0x46a>
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	2201      	movs	r2, #1
 800175e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001768:	b2db      	uxtb	r3, r3
 800176a:	2b01      	cmp	r3, #1
 800176c:	f040 820a 	bne.w	8001b84 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	2202      	movs	r2, #2
 8001774:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	2200      	movs	r2, #0
 800177c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a68      	ldr	r2, [pc, #416]	@ (8001924 <HAL_DMA_Start_IT+0x1f4>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d04a      	beq.n	800181e <HAL_DMA_Start_IT+0xee>
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a66      	ldr	r2, [pc, #408]	@ (8001928 <HAL_DMA_Start_IT+0x1f8>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d045      	beq.n	800181e <HAL_DMA_Start_IT+0xee>
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a65      	ldr	r2, [pc, #404]	@ (800192c <HAL_DMA_Start_IT+0x1fc>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d040      	beq.n	800181e <HAL_DMA_Start_IT+0xee>
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a63      	ldr	r2, [pc, #396]	@ (8001930 <HAL_DMA_Start_IT+0x200>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d03b      	beq.n	800181e <HAL_DMA_Start_IT+0xee>
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4a62      	ldr	r2, [pc, #392]	@ (8001934 <HAL_DMA_Start_IT+0x204>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d036      	beq.n	800181e <HAL_DMA_Start_IT+0xee>
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a60      	ldr	r2, [pc, #384]	@ (8001938 <HAL_DMA_Start_IT+0x208>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d031      	beq.n	800181e <HAL_DMA_Start_IT+0xee>
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a5f      	ldr	r2, [pc, #380]	@ (800193c <HAL_DMA_Start_IT+0x20c>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d02c      	beq.n	800181e <HAL_DMA_Start_IT+0xee>
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a5d      	ldr	r2, [pc, #372]	@ (8001940 <HAL_DMA_Start_IT+0x210>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d027      	beq.n	800181e <HAL_DMA_Start_IT+0xee>
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a5c      	ldr	r2, [pc, #368]	@ (8001944 <HAL_DMA_Start_IT+0x214>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d022      	beq.n	800181e <HAL_DMA_Start_IT+0xee>
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a5a      	ldr	r2, [pc, #360]	@ (8001948 <HAL_DMA_Start_IT+0x218>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d01d      	beq.n	800181e <HAL_DMA_Start_IT+0xee>
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a59      	ldr	r2, [pc, #356]	@ (800194c <HAL_DMA_Start_IT+0x21c>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d018      	beq.n	800181e <HAL_DMA_Start_IT+0xee>
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a57      	ldr	r2, [pc, #348]	@ (8001950 <HAL_DMA_Start_IT+0x220>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d013      	beq.n	800181e <HAL_DMA_Start_IT+0xee>
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a56      	ldr	r2, [pc, #344]	@ (8001954 <HAL_DMA_Start_IT+0x224>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d00e      	beq.n	800181e <HAL_DMA_Start_IT+0xee>
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a54      	ldr	r2, [pc, #336]	@ (8001958 <HAL_DMA_Start_IT+0x228>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d009      	beq.n	800181e <HAL_DMA_Start_IT+0xee>
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a53      	ldr	r2, [pc, #332]	@ (800195c <HAL_DMA_Start_IT+0x22c>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d004      	beq.n	800181e <HAL_DMA_Start_IT+0xee>
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a51      	ldr	r2, [pc, #324]	@ (8001960 <HAL_DMA_Start_IT+0x230>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d108      	bne.n	8001830 <HAL_DMA_Start_IT+0x100>
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f022 0201 	bic.w	r2, r2, #1
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	e007      	b.n	8001840 <HAL_DMA_Start_IT+0x110>
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f022 0201 	bic.w	r2, r2, #1
 800183e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	687a      	ldr	r2, [r7, #4]
 8001844:	68b9      	ldr	r1, [r7, #8]
 8001846:	68f8      	ldr	r0, [r7, #12]
 8001848:	f001 f906 	bl	8002a58 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a34      	ldr	r2, [pc, #208]	@ (8001924 <HAL_DMA_Start_IT+0x1f4>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d04a      	beq.n	80018ec <HAL_DMA_Start_IT+0x1bc>
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a33      	ldr	r2, [pc, #204]	@ (8001928 <HAL_DMA_Start_IT+0x1f8>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d045      	beq.n	80018ec <HAL_DMA_Start_IT+0x1bc>
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a31      	ldr	r2, [pc, #196]	@ (800192c <HAL_DMA_Start_IT+0x1fc>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d040      	beq.n	80018ec <HAL_DMA_Start_IT+0x1bc>
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a30      	ldr	r2, [pc, #192]	@ (8001930 <HAL_DMA_Start_IT+0x200>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d03b      	beq.n	80018ec <HAL_DMA_Start_IT+0x1bc>
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a2e      	ldr	r2, [pc, #184]	@ (8001934 <HAL_DMA_Start_IT+0x204>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d036      	beq.n	80018ec <HAL_DMA_Start_IT+0x1bc>
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a2d      	ldr	r2, [pc, #180]	@ (8001938 <HAL_DMA_Start_IT+0x208>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d031      	beq.n	80018ec <HAL_DMA_Start_IT+0x1bc>
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a2b      	ldr	r2, [pc, #172]	@ (800193c <HAL_DMA_Start_IT+0x20c>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d02c      	beq.n	80018ec <HAL_DMA_Start_IT+0x1bc>
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a2a      	ldr	r2, [pc, #168]	@ (8001940 <HAL_DMA_Start_IT+0x210>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d027      	beq.n	80018ec <HAL_DMA_Start_IT+0x1bc>
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a28      	ldr	r2, [pc, #160]	@ (8001944 <HAL_DMA_Start_IT+0x214>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d022      	beq.n	80018ec <HAL_DMA_Start_IT+0x1bc>
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a27      	ldr	r2, [pc, #156]	@ (8001948 <HAL_DMA_Start_IT+0x218>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d01d      	beq.n	80018ec <HAL_DMA_Start_IT+0x1bc>
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a25      	ldr	r2, [pc, #148]	@ (800194c <HAL_DMA_Start_IT+0x21c>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d018      	beq.n	80018ec <HAL_DMA_Start_IT+0x1bc>
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a24      	ldr	r2, [pc, #144]	@ (8001950 <HAL_DMA_Start_IT+0x220>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d013      	beq.n	80018ec <HAL_DMA_Start_IT+0x1bc>
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a22      	ldr	r2, [pc, #136]	@ (8001954 <HAL_DMA_Start_IT+0x224>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d00e      	beq.n	80018ec <HAL_DMA_Start_IT+0x1bc>
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a21      	ldr	r2, [pc, #132]	@ (8001958 <HAL_DMA_Start_IT+0x228>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d009      	beq.n	80018ec <HAL_DMA_Start_IT+0x1bc>
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a1f      	ldr	r2, [pc, #124]	@ (800195c <HAL_DMA_Start_IT+0x22c>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d004      	beq.n	80018ec <HAL_DMA_Start_IT+0x1bc>
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a1e      	ldr	r2, [pc, #120]	@ (8001960 <HAL_DMA_Start_IT+0x230>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d101      	bne.n	80018f0 <HAL_DMA_Start_IT+0x1c0>
 80018ec:	2301      	movs	r3, #1
 80018ee:	e000      	b.n	80018f2 <HAL_DMA_Start_IT+0x1c2>
 80018f0:	2300      	movs	r3, #0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d036      	beq.n	8001964 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f023 021e 	bic.w	r2, r3, #30
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f042 0216 	orr.w	r2, r2, #22
 8001908:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800190e:	2b00      	cmp	r3, #0
 8001910:	d03e      	beq.n	8001990 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f042 0208 	orr.w	r2, r2, #8
 8001920:	601a      	str	r2, [r3, #0]
 8001922:	e035      	b.n	8001990 <HAL_DMA_Start_IT+0x260>
 8001924:	40020010 	.word	0x40020010
 8001928:	40020028 	.word	0x40020028
 800192c:	40020040 	.word	0x40020040
 8001930:	40020058 	.word	0x40020058
 8001934:	40020070 	.word	0x40020070
 8001938:	40020088 	.word	0x40020088
 800193c:	400200a0 	.word	0x400200a0
 8001940:	400200b8 	.word	0x400200b8
 8001944:	40020410 	.word	0x40020410
 8001948:	40020428 	.word	0x40020428
 800194c:	40020440 	.word	0x40020440
 8001950:	40020458 	.word	0x40020458
 8001954:	40020470 	.word	0x40020470
 8001958:	40020488 	.word	0x40020488
 800195c:	400204a0 	.word	0x400204a0
 8001960:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f023 020e 	bic.w	r2, r3, #14
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f042 020a 	orr.w	r2, r2, #10
 8001976:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197c:	2b00      	cmp	r3, #0
 800197e:	d007      	beq.n	8001990 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f042 0204 	orr.w	r2, r2, #4
 800198e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a83      	ldr	r2, [pc, #524]	@ (8001ba4 <HAL_DMA_Start_IT+0x474>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d072      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a82      	ldr	r2, [pc, #520]	@ (8001ba8 <HAL_DMA_Start_IT+0x478>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d06d      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a80      	ldr	r2, [pc, #512]	@ (8001bac <HAL_DMA_Start_IT+0x47c>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d068      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a7f      	ldr	r2, [pc, #508]	@ (8001bb0 <HAL_DMA_Start_IT+0x480>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d063      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a7d      	ldr	r2, [pc, #500]	@ (8001bb4 <HAL_DMA_Start_IT+0x484>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d05e      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a7c      	ldr	r2, [pc, #496]	@ (8001bb8 <HAL_DMA_Start_IT+0x488>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d059      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a7a      	ldr	r2, [pc, #488]	@ (8001bbc <HAL_DMA_Start_IT+0x48c>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d054      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a79      	ldr	r2, [pc, #484]	@ (8001bc0 <HAL_DMA_Start_IT+0x490>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d04f      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a77      	ldr	r2, [pc, #476]	@ (8001bc4 <HAL_DMA_Start_IT+0x494>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d04a      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a76      	ldr	r2, [pc, #472]	@ (8001bc8 <HAL_DMA_Start_IT+0x498>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d045      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a74      	ldr	r2, [pc, #464]	@ (8001bcc <HAL_DMA_Start_IT+0x49c>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d040      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a73      	ldr	r2, [pc, #460]	@ (8001bd0 <HAL_DMA_Start_IT+0x4a0>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d03b      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a71      	ldr	r2, [pc, #452]	@ (8001bd4 <HAL_DMA_Start_IT+0x4a4>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d036      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a70      	ldr	r2, [pc, #448]	@ (8001bd8 <HAL_DMA_Start_IT+0x4a8>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d031      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a6e      	ldr	r2, [pc, #440]	@ (8001bdc <HAL_DMA_Start_IT+0x4ac>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d02c      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a6d      	ldr	r2, [pc, #436]	@ (8001be0 <HAL_DMA_Start_IT+0x4b0>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d027      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a6b      	ldr	r2, [pc, #428]	@ (8001be4 <HAL_DMA_Start_IT+0x4b4>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d022      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a6a      	ldr	r2, [pc, #424]	@ (8001be8 <HAL_DMA_Start_IT+0x4b8>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d01d      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a68      	ldr	r2, [pc, #416]	@ (8001bec <HAL_DMA_Start_IT+0x4bc>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d018      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a67      	ldr	r2, [pc, #412]	@ (8001bf0 <HAL_DMA_Start_IT+0x4c0>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d013      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a65      	ldr	r2, [pc, #404]	@ (8001bf4 <HAL_DMA_Start_IT+0x4c4>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d00e      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a64      	ldr	r2, [pc, #400]	@ (8001bf8 <HAL_DMA_Start_IT+0x4c8>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d009      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a62      	ldr	r2, [pc, #392]	@ (8001bfc <HAL_DMA_Start_IT+0x4cc>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d004      	beq.n	8001a80 <HAL_DMA_Start_IT+0x350>
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a61      	ldr	r2, [pc, #388]	@ (8001c00 <HAL_DMA_Start_IT+0x4d0>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d101      	bne.n	8001a84 <HAL_DMA_Start_IT+0x354>
 8001a80:	2301      	movs	r3, #1
 8001a82:	e000      	b.n	8001a86 <HAL_DMA_Start_IT+0x356>
 8001a84:	2300      	movs	r3, #0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d01a      	beq.n	8001ac0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d007      	beq.n	8001aa8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aa2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001aa6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d007      	beq.n	8001ac0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001aba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001abe:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a37      	ldr	r2, [pc, #220]	@ (8001ba4 <HAL_DMA_Start_IT+0x474>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d04a      	beq.n	8001b60 <HAL_DMA_Start_IT+0x430>
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a36      	ldr	r2, [pc, #216]	@ (8001ba8 <HAL_DMA_Start_IT+0x478>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d045      	beq.n	8001b60 <HAL_DMA_Start_IT+0x430>
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a34      	ldr	r2, [pc, #208]	@ (8001bac <HAL_DMA_Start_IT+0x47c>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d040      	beq.n	8001b60 <HAL_DMA_Start_IT+0x430>
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a33      	ldr	r2, [pc, #204]	@ (8001bb0 <HAL_DMA_Start_IT+0x480>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d03b      	beq.n	8001b60 <HAL_DMA_Start_IT+0x430>
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a31      	ldr	r2, [pc, #196]	@ (8001bb4 <HAL_DMA_Start_IT+0x484>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d036      	beq.n	8001b60 <HAL_DMA_Start_IT+0x430>
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a30      	ldr	r2, [pc, #192]	@ (8001bb8 <HAL_DMA_Start_IT+0x488>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d031      	beq.n	8001b60 <HAL_DMA_Start_IT+0x430>
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a2e      	ldr	r2, [pc, #184]	@ (8001bbc <HAL_DMA_Start_IT+0x48c>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d02c      	beq.n	8001b60 <HAL_DMA_Start_IT+0x430>
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a2d      	ldr	r2, [pc, #180]	@ (8001bc0 <HAL_DMA_Start_IT+0x490>)
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d027      	beq.n	8001b60 <HAL_DMA_Start_IT+0x430>
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a2b      	ldr	r2, [pc, #172]	@ (8001bc4 <HAL_DMA_Start_IT+0x494>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d022      	beq.n	8001b60 <HAL_DMA_Start_IT+0x430>
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a2a      	ldr	r2, [pc, #168]	@ (8001bc8 <HAL_DMA_Start_IT+0x498>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d01d      	beq.n	8001b60 <HAL_DMA_Start_IT+0x430>
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a28      	ldr	r2, [pc, #160]	@ (8001bcc <HAL_DMA_Start_IT+0x49c>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d018      	beq.n	8001b60 <HAL_DMA_Start_IT+0x430>
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a27      	ldr	r2, [pc, #156]	@ (8001bd0 <HAL_DMA_Start_IT+0x4a0>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d013      	beq.n	8001b60 <HAL_DMA_Start_IT+0x430>
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a25      	ldr	r2, [pc, #148]	@ (8001bd4 <HAL_DMA_Start_IT+0x4a4>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d00e      	beq.n	8001b60 <HAL_DMA_Start_IT+0x430>
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a24      	ldr	r2, [pc, #144]	@ (8001bd8 <HAL_DMA_Start_IT+0x4a8>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d009      	beq.n	8001b60 <HAL_DMA_Start_IT+0x430>
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a22      	ldr	r2, [pc, #136]	@ (8001bdc <HAL_DMA_Start_IT+0x4ac>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d004      	beq.n	8001b60 <HAL_DMA_Start_IT+0x430>
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4a21      	ldr	r2, [pc, #132]	@ (8001be0 <HAL_DMA_Start_IT+0x4b0>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d108      	bne.n	8001b72 <HAL_DMA_Start_IT+0x442>
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f042 0201 	orr.w	r2, r2, #1
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	e012      	b.n	8001b98 <HAL_DMA_Start_IT+0x468>
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f042 0201 	orr.w	r2, r2, #1
 8001b80:	601a      	str	r2, [r3, #0]
 8001b82:	e009      	b.n	8001b98 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001b8a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001b98:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3718      	adds	r7, #24
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	40020010 	.word	0x40020010
 8001ba8:	40020028 	.word	0x40020028
 8001bac:	40020040 	.word	0x40020040
 8001bb0:	40020058 	.word	0x40020058
 8001bb4:	40020070 	.word	0x40020070
 8001bb8:	40020088 	.word	0x40020088
 8001bbc:	400200a0 	.word	0x400200a0
 8001bc0:	400200b8 	.word	0x400200b8
 8001bc4:	40020410 	.word	0x40020410
 8001bc8:	40020428 	.word	0x40020428
 8001bcc:	40020440 	.word	0x40020440
 8001bd0:	40020458 	.word	0x40020458
 8001bd4:	40020470 	.word	0x40020470
 8001bd8:	40020488 	.word	0x40020488
 8001bdc:	400204a0 	.word	0x400204a0
 8001be0:	400204b8 	.word	0x400204b8
 8001be4:	58025408 	.word	0x58025408
 8001be8:	5802541c 	.word	0x5802541c
 8001bec:	58025430 	.word	0x58025430
 8001bf0:	58025444 	.word	0x58025444
 8001bf4:	58025458 	.word	0x58025458
 8001bf8:	5802546c 	.word	0x5802546c
 8001bfc:	58025480 	.word	0x58025480
 8001c00:	58025494 	.word	0x58025494

08001c04 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b08a      	sub	sp, #40	@ 0x28
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001c10:	4b67      	ldr	r3, [pc, #412]	@ (8001db0 <HAL_DMA_IRQHandler+0x1ac>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a67      	ldr	r2, [pc, #412]	@ (8001db4 <HAL_DMA_IRQHandler+0x1b0>)
 8001c16:	fba2 2303 	umull	r2, r3, r2, r3
 8001c1a:	0a9b      	lsrs	r3, r3, #10
 8001c1c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c22:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c28:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8001c2a:	6a3b      	ldr	r3, [r7, #32]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a5f      	ldr	r2, [pc, #380]	@ (8001db8 <HAL_DMA_IRQHandler+0x1b4>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d04a      	beq.n	8001cd6 <HAL_DMA_IRQHandler+0xd2>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a5d      	ldr	r2, [pc, #372]	@ (8001dbc <HAL_DMA_IRQHandler+0x1b8>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d045      	beq.n	8001cd6 <HAL_DMA_IRQHandler+0xd2>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a5c      	ldr	r2, [pc, #368]	@ (8001dc0 <HAL_DMA_IRQHandler+0x1bc>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d040      	beq.n	8001cd6 <HAL_DMA_IRQHandler+0xd2>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a5a      	ldr	r2, [pc, #360]	@ (8001dc4 <HAL_DMA_IRQHandler+0x1c0>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d03b      	beq.n	8001cd6 <HAL_DMA_IRQHandler+0xd2>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a59      	ldr	r2, [pc, #356]	@ (8001dc8 <HAL_DMA_IRQHandler+0x1c4>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d036      	beq.n	8001cd6 <HAL_DMA_IRQHandler+0xd2>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a57      	ldr	r2, [pc, #348]	@ (8001dcc <HAL_DMA_IRQHandler+0x1c8>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d031      	beq.n	8001cd6 <HAL_DMA_IRQHandler+0xd2>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a56      	ldr	r2, [pc, #344]	@ (8001dd0 <HAL_DMA_IRQHandler+0x1cc>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d02c      	beq.n	8001cd6 <HAL_DMA_IRQHandler+0xd2>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a54      	ldr	r2, [pc, #336]	@ (8001dd4 <HAL_DMA_IRQHandler+0x1d0>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d027      	beq.n	8001cd6 <HAL_DMA_IRQHandler+0xd2>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a53      	ldr	r2, [pc, #332]	@ (8001dd8 <HAL_DMA_IRQHandler+0x1d4>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d022      	beq.n	8001cd6 <HAL_DMA_IRQHandler+0xd2>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a51      	ldr	r2, [pc, #324]	@ (8001ddc <HAL_DMA_IRQHandler+0x1d8>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d01d      	beq.n	8001cd6 <HAL_DMA_IRQHandler+0xd2>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a50      	ldr	r2, [pc, #320]	@ (8001de0 <HAL_DMA_IRQHandler+0x1dc>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d018      	beq.n	8001cd6 <HAL_DMA_IRQHandler+0xd2>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a4e      	ldr	r2, [pc, #312]	@ (8001de4 <HAL_DMA_IRQHandler+0x1e0>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d013      	beq.n	8001cd6 <HAL_DMA_IRQHandler+0xd2>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a4d      	ldr	r2, [pc, #308]	@ (8001de8 <HAL_DMA_IRQHandler+0x1e4>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d00e      	beq.n	8001cd6 <HAL_DMA_IRQHandler+0xd2>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a4b      	ldr	r2, [pc, #300]	@ (8001dec <HAL_DMA_IRQHandler+0x1e8>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d009      	beq.n	8001cd6 <HAL_DMA_IRQHandler+0xd2>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a4a      	ldr	r2, [pc, #296]	@ (8001df0 <HAL_DMA_IRQHandler+0x1ec>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d004      	beq.n	8001cd6 <HAL_DMA_IRQHandler+0xd2>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a48      	ldr	r2, [pc, #288]	@ (8001df4 <HAL_DMA_IRQHandler+0x1f0>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d101      	bne.n	8001cda <HAL_DMA_IRQHandler+0xd6>
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	e000      	b.n	8001cdc <HAL_DMA_IRQHandler+0xd8>
 8001cda:	2300      	movs	r3, #0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	f000 842b 	beq.w	8002538 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ce6:	f003 031f 	and.w	r3, r3, #31
 8001cea:	2208      	movs	r2, #8
 8001cec:	409a      	lsls	r2, r3
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	f000 80a2 	beq.w	8001e3c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a2e      	ldr	r2, [pc, #184]	@ (8001db8 <HAL_DMA_IRQHandler+0x1b4>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d04a      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x194>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a2d      	ldr	r2, [pc, #180]	@ (8001dbc <HAL_DMA_IRQHandler+0x1b8>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d045      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x194>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a2b      	ldr	r2, [pc, #172]	@ (8001dc0 <HAL_DMA_IRQHandler+0x1bc>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d040      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x194>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a2a      	ldr	r2, [pc, #168]	@ (8001dc4 <HAL_DMA_IRQHandler+0x1c0>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d03b      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x194>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a28      	ldr	r2, [pc, #160]	@ (8001dc8 <HAL_DMA_IRQHandler+0x1c4>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d036      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x194>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a27      	ldr	r2, [pc, #156]	@ (8001dcc <HAL_DMA_IRQHandler+0x1c8>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d031      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x194>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a25      	ldr	r2, [pc, #148]	@ (8001dd0 <HAL_DMA_IRQHandler+0x1cc>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d02c      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x194>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a24      	ldr	r2, [pc, #144]	@ (8001dd4 <HAL_DMA_IRQHandler+0x1d0>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d027      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x194>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a22      	ldr	r2, [pc, #136]	@ (8001dd8 <HAL_DMA_IRQHandler+0x1d4>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d022      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x194>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a21      	ldr	r2, [pc, #132]	@ (8001ddc <HAL_DMA_IRQHandler+0x1d8>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d01d      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x194>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a1f      	ldr	r2, [pc, #124]	@ (8001de0 <HAL_DMA_IRQHandler+0x1dc>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d018      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x194>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a1e      	ldr	r2, [pc, #120]	@ (8001de4 <HAL_DMA_IRQHandler+0x1e0>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d013      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x194>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a1c      	ldr	r2, [pc, #112]	@ (8001de8 <HAL_DMA_IRQHandler+0x1e4>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d00e      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x194>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a1b      	ldr	r2, [pc, #108]	@ (8001dec <HAL_DMA_IRQHandler+0x1e8>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d009      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x194>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a19      	ldr	r2, [pc, #100]	@ (8001df0 <HAL_DMA_IRQHandler+0x1ec>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d004      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x194>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a18      	ldr	r2, [pc, #96]	@ (8001df4 <HAL_DMA_IRQHandler+0x1f0>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d12f      	bne.n	8001df8 <HAL_DMA_IRQHandler+0x1f4>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0304 	and.w	r3, r3, #4
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	bf14      	ite	ne
 8001da6:	2301      	movne	r3, #1
 8001da8:	2300      	moveq	r3, #0
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	e02e      	b.n	8001e0c <HAL_DMA_IRQHandler+0x208>
 8001dae:	bf00      	nop
 8001db0:	24000000 	.word	0x24000000
 8001db4:	1b4e81b5 	.word	0x1b4e81b5
 8001db8:	40020010 	.word	0x40020010
 8001dbc:	40020028 	.word	0x40020028
 8001dc0:	40020040 	.word	0x40020040
 8001dc4:	40020058 	.word	0x40020058
 8001dc8:	40020070 	.word	0x40020070
 8001dcc:	40020088 	.word	0x40020088
 8001dd0:	400200a0 	.word	0x400200a0
 8001dd4:	400200b8 	.word	0x400200b8
 8001dd8:	40020410 	.word	0x40020410
 8001ddc:	40020428 	.word	0x40020428
 8001de0:	40020440 	.word	0x40020440
 8001de4:	40020458 	.word	0x40020458
 8001de8:	40020470 	.word	0x40020470
 8001dec:	40020488 	.word	0x40020488
 8001df0:	400204a0 	.word	0x400204a0
 8001df4:	400204b8 	.word	0x400204b8
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f003 0308 	and.w	r3, r3, #8
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	bf14      	ite	ne
 8001e06:	2301      	movne	r3, #1
 8001e08:	2300      	moveq	r3, #0
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d015      	beq.n	8001e3c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f022 0204 	bic.w	r2, r2, #4
 8001e1e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e24:	f003 031f 	and.w	r3, r3, #31
 8001e28:	2208      	movs	r2, #8
 8001e2a:	409a      	lsls	r2, r3
 8001e2c:	6a3b      	ldr	r3, [r7, #32]
 8001e2e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e34:	f043 0201 	orr.w	r2, r3, #1
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e40:	f003 031f 	and.w	r3, r3, #31
 8001e44:	69ba      	ldr	r2, [r7, #24]
 8001e46:	fa22 f303 	lsr.w	r3, r2, r3
 8001e4a:	f003 0301 	and.w	r3, r3, #1
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d06e      	beq.n	8001f30 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a69      	ldr	r2, [pc, #420]	@ (8001ffc <HAL_DMA_IRQHandler+0x3f8>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d04a      	beq.n	8001ef2 <HAL_DMA_IRQHandler+0x2ee>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a67      	ldr	r2, [pc, #412]	@ (8002000 <HAL_DMA_IRQHandler+0x3fc>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d045      	beq.n	8001ef2 <HAL_DMA_IRQHandler+0x2ee>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a66      	ldr	r2, [pc, #408]	@ (8002004 <HAL_DMA_IRQHandler+0x400>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d040      	beq.n	8001ef2 <HAL_DMA_IRQHandler+0x2ee>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a64      	ldr	r2, [pc, #400]	@ (8002008 <HAL_DMA_IRQHandler+0x404>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d03b      	beq.n	8001ef2 <HAL_DMA_IRQHandler+0x2ee>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a63      	ldr	r2, [pc, #396]	@ (800200c <HAL_DMA_IRQHandler+0x408>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d036      	beq.n	8001ef2 <HAL_DMA_IRQHandler+0x2ee>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a61      	ldr	r2, [pc, #388]	@ (8002010 <HAL_DMA_IRQHandler+0x40c>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d031      	beq.n	8001ef2 <HAL_DMA_IRQHandler+0x2ee>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a60      	ldr	r2, [pc, #384]	@ (8002014 <HAL_DMA_IRQHandler+0x410>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d02c      	beq.n	8001ef2 <HAL_DMA_IRQHandler+0x2ee>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a5e      	ldr	r2, [pc, #376]	@ (8002018 <HAL_DMA_IRQHandler+0x414>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d027      	beq.n	8001ef2 <HAL_DMA_IRQHandler+0x2ee>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a5d      	ldr	r2, [pc, #372]	@ (800201c <HAL_DMA_IRQHandler+0x418>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d022      	beq.n	8001ef2 <HAL_DMA_IRQHandler+0x2ee>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a5b      	ldr	r2, [pc, #364]	@ (8002020 <HAL_DMA_IRQHandler+0x41c>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d01d      	beq.n	8001ef2 <HAL_DMA_IRQHandler+0x2ee>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a5a      	ldr	r2, [pc, #360]	@ (8002024 <HAL_DMA_IRQHandler+0x420>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d018      	beq.n	8001ef2 <HAL_DMA_IRQHandler+0x2ee>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a58      	ldr	r2, [pc, #352]	@ (8002028 <HAL_DMA_IRQHandler+0x424>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d013      	beq.n	8001ef2 <HAL_DMA_IRQHandler+0x2ee>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a57      	ldr	r2, [pc, #348]	@ (800202c <HAL_DMA_IRQHandler+0x428>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d00e      	beq.n	8001ef2 <HAL_DMA_IRQHandler+0x2ee>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a55      	ldr	r2, [pc, #340]	@ (8002030 <HAL_DMA_IRQHandler+0x42c>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d009      	beq.n	8001ef2 <HAL_DMA_IRQHandler+0x2ee>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a54      	ldr	r2, [pc, #336]	@ (8002034 <HAL_DMA_IRQHandler+0x430>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d004      	beq.n	8001ef2 <HAL_DMA_IRQHandler+0x2ee>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a52      	ldr	r2, [pc, #328]	@ (8002038 <HAL_DMA_IRQHandler+0x434>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d10a      	bne.n	8001f08 <HAL_DMA_IRQHandler+0x304>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	695b      	ldr	r3, [r3, #20]
 8001ef8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	bf14      	ite	ne
 8001f00:	2301      	movne	r3, #1
 8001f02:	2300      	moveq	r3, #0
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	e003      	b.n	8001f10 <HAL_DMA_IRQHandler+0x30c>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	2300      	movs	r3, #0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d00d      	beq.n	8001f30 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f18:	f003 031f 	and.w	r3, r3, #31
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	409a      	lsls	r2, r3
 8001f20:	6a3b      	ldr	r3, [r7, #32]
 8001f22:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f28:	f043 0202 	orr.w	r2, r3, #2
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f34:	f003 031f 	and.w	r3, r3, #31
 8001f38:	2204      	movs	r2, #4
 8001f3a:	409a      	lsls	r2, r3
 8001f3c:	69bb      	ldr	r3, [r7, #24]
 8001f3e:	4013      	ands	r3, r2
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	f000 808f 	beq.w	8002064 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a2c      	ldr	r2, [pc, #176]	@ (8001ffc <HAL_DMA_IRQHandler+0x3f8>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d04a      	beq.n	8001fe6 <HAL_DMA_IRQHandler+0x3e2>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a2a      	ldr	r2, [pc, #168]	@ (8002000 <HAL_DMA_IRQHandler+0x3fc>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d045      	beq.n	8001fe6 <HAL_DMA_IRQHandler+0x3e2>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a29      	ldr	r2, [pc, #164]	@ (8002004 <HAL_DMA_IRQHandler+0x400>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d040      	beq.n	8001fe6 <HAL_DMA_IRQHandler+0x3e2>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a27      	ldr	r2, [pc, #156]	@ (8002008 <HAL_DMA_IRQHandler+0x404>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d03b      	beq.n	8001fe6 <HAL_DMA_IRQHandler+0x3e2>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a26      	ldr	r2, [pc, #152]	@ (800200c <HAL_DMA_IRQHandler+0x408>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d036      	beq.n	8001fe6 <HAL_DMA_IRQHandler+0x3e2>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a24      	ldr	r2, [pc, #144]	@ (8002010 <HAL_DMA_IRQHandler+0x40c>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d031      	beq.n	8001fe6 <HAL_DMA_IRQHandler+0x3e2>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a23      	ldr	r2, [pc, #140]	@ (8002014 <HAL_DMA_IRQHandler+0x410>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d02c      	beq.n	8001fe6 <HAL_DMA_IRQHandler+0x3e2>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a21      	ldr	r2, [pc, #132]	@ (8002018 <HAL_DMA_IRQHandler+0x414>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d027      	beq.n	8001fe6 <HAL_DMA_IRQHandler+0x3e2>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a20      	ldr	r2, [pc, #128]	@ (800201c <HAL_DMA_IRQHandler+0x418>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d022      	beq.n	8001fe6 <HAL_DMA_IRQHandler+0x3e2>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a1e      	ldr	r2, [pc, #120]	@ (8002020 <HAL_DMA_IRQHandler+0x41c>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d01d      	beq.n	8001fe6 <HAL_DMA_IRQHandler+0x3e2>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a1d      	ldr	r2, [pc, #116]	@ (8002024 <HAL_DMA_IRQHandler+0x420>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d018      	beq.n	8001fe6 <HAL_DMA_IRQHandler+0x3e2>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a1b      	ldr	r2, [pc, #108]	@ (8002028 <HAL_DMA_IRQHandler+0x424>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d013      	beq.n	8001fe6 <HAL_DMA_IRQHandler+0x3e2>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a1a      	ldr	r2, [pc, #104]	@ (800202c <HAL_DMA_IRQHandler+0x428>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d00e      	beq.n	8001fe6 <HAL_DMA_IRQHandler+0x3e2>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a18      	ldr	r2, [pc, #96]	@ (8002030 <HAL_DMA_IRQHandler+0x42c>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d009      	beq.n	8001fe6 <HAL_DMA_IRQHandler+0x3e2>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a17      	ldr	r2, [pc, #92]	@ (8002034 <HAL_DMA_IRQHandler+0x430>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d004      	beq.n	8001fe6 <HAL_DMA_IRQHandler+0x3e2>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a15      	ldr	r2, [pc, #84]	@ (8002038 <HAL_DMA_IRQHandler+0x434>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d12a      	bne.n	800203c <HAL_DMA_IRQHandler+0x438>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 0302 	and.w	r3, r3, #2
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	bf14      	ite	ne
 8001ff4:	2301      	movne	r3, #1
 8001ff6:	2300      	moveq	r3, #0
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	e023      	b.n	8002044 <HAL_DMA_IRQHandler+0x440>
 8001ffc:	40020010 	.word	0x40020010
 8002000:	40020028 	.word	0x40020028
 8002004:	40020040 	.word	0x40020040
 8002008:	40020058 	.word	0x40020058
 800200c:	40020070 	.word	0x40020070
 8002010:	40020088 	.word	0x40020088
 8002014:	400200a0 	.word	0x400200a0
 8002018:	400200b8 	.word	0x400200b8
 800201c:	40020410 	.word	0x40020410
 8002020:	40020428 	.word	0x40020428
 8002024:	40020440 	.word	0x40020440
 8002028:	40020458 	.word	0x40020458
 800202c:	40020470 	.word	0x40020470
 8002030:	40020488 	.word	0x40020488
 8002034:	400204a0 	.word	0x400204a0
 8002038:	400204b8 	.word	0x400204b8
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	2300      	movs	r3, #0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d00d      	beq.n	8002064 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800204c:	f003 031f 	and.w	r3, r3, #31
 8002050:	2204      	movs	r2, #4
 8002052:	409a      	lsls	r2, r3
 8002054:	6a3b      	ldr	r3, [r7, #32]
 8002056:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800205c:	f043 0204 	orr.w	r2, r3, #4
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002068:	f003 031f 	and.w	r3, r3, #31
 800206c:	2210      	movs	r2, #16
 800206e:	409a      	lsls	r2, r3
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	4013      	ands	r3, r2
 8002074:	2b00      	cmp	r3, #0
 8002076:	f000 80a6 	beq.w	80021c6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a85      	ldr	r2, [pc, #532]	@ (8002294 <HAL_DMA_IRQHandler+0x690>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d04a      	beq.n	800211a <HAL_DMA_IRQHandler+0x516>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a83      	ldr	r2, [pc, #524]	@ (8002298 <HAL_DMA_IRQHandler+0x694>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d045      	beq.n	800211a <HAL_DMA_IRQHandler+0x516>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a82      	ldr	r2, [pc, #520]	@ (800229c <HAL_DMA_IRQHandler+0x698>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d040      	beq.n	800211a <HAL_DMA_IRQHandler+0x516>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a80      	ldr	r2, [pc, #512]	@ (80022a0 <HAL_DMA_IRQHandler+0x69c>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d03b      	beq.n	800211a <HAL_DMA_IRQHandler+0x516>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a7f      	ldr	r2, [pc, #508]	@ (80022a4 <HAL_DMA_IRQHandler+0x6a0>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d036      	beq.n	800211a <HAL_DMA_IRQHandler+0x516>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a7d      	ldr	r2, [pc, #500]	@ (80022a8 <HAL_DMA_IRQHandler+0x6a4>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d031      	beq.n	800211a <HAL_DMA_IRQHandler+0x516>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a7c      	ldr	r2, [pc, #496]	@ (80022ac <HAL_DMA_IRQHandler+0x6a8>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d02c      	beq.n	800211a <HAL_DMA_IRQHandler+0x516>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a7a      	ldr	r2, [pc, #488]	@ (80022b0 <HAL_DMA_IRQHandler+0x6ac>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d027      	beq.n	800211a <HAL_DMA_IRQHandler+0x516>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a79      	ldr	r2, [pc, #484]	@ (80022b4 <HAL_DMA_IRQHandler+0x6b0>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d022      	beq.n	800211a <HAL_DMA_IRQHandler+0x516>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a77      	ldr	r2, [pc, #476]	@ (80022b8 <HAL_DMA_IRQHandler+0x6b4>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d01d      	beq.n	800211a <HAL_DMA_IRQHandler+0x516>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a76      	ldr	r2, [pc, #472]	@ (80022bc <HAL_DMA_IRQHandler+0x6b8>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d018      	beq.n	800211a <HAL_DMA_IRQHandler+0x516>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a74      	ldr	r2, [pc, #464]	@ (80022c0 <HAL_DMA_IRQHandler+0x6bc>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d013      	beq.n	800211a <HAL_DMA_IRQHandler+0x516>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a73      	ldr	r2, [pc, #460]	@ (80022c4 <HAL_DMA_IRQHandler+0x6c0>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d00e      	beq.n	800211a <HAL_DMA_IRQHandler+0x516>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a71      	ldr	r2, [pc, #452]	@ (80022c8 <HAL_DMA_IRQHandler+0x6c4>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d009      	beq.n	800211a <HAL_DMA_IRQHandler+0x516>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a70      	ldr	r2, [pc, #448]	@ (80022cc <HAL_DMA_IRQHandler+0x6c8>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d004      	beq.n	800211a <HAL_DMA_IRQHandler+0x516>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a6e      	ldr	r2, [pc, #440]	@ (80022d0 <HAL_DMA_IRQHandler+0x6cc>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d10a      	bne.n	8002130 <HAL_DMA_IRQHandler+0x52c>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0308 	and.w	r3, r3, #8
 8002124:	2b00      	cmp	r3, #0
 8002126:	bf14      	ite	ne
 8002128:	2301      	movne	r3, #1
 800212a:	2300      	moveq	r3, #0
 800212c:	b2db      	uxtb	r3, r3
 800212e:	e009      	b.n	8002144 <HAL_DMA_IRQHandler+0x540>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 0304 	and.w	r3, r3, #4
 800213a:	2b00      	cmp	r3, #0
 800213c:	bf14      	ite	ne
 800213e:	2301      	movne	r3, #1
 8002140:	2300      	moveq	r3, #0
 8002142:	b2db      	uxtb	r3, r3
 8002144:	2b00      	cmp	r3, #0
 8002146:	d03e      	beq.n	80021c6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800214c:	f003 031f 	and.w	r3, r3, #31
 8002150:	2210      	movs	r2, #16
 8002152:	409a      	lsls	r2, r3
 8002154:	6a3b      	ldr	r3, [r7, #32]
 8002156:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d018      	beq.n	8002198 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002170:	2b00      	cmp	r3, #0
 8002172:	d108      	bne.n	8002186 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002178:	2b00      	cmp	r3, #0
 800217a:	d024      	beq.n	80021c6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	4798      	blx	r3
 8002184:	e01f      	b.n	80021c6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800218a:	2b00      	cmp	r3, #0
 800218c:	d01b      	beq.n	80021c6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	4798      	blx	r3
 8002196:	e016      	b.n	80021c6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d107      	bne.n	80021b6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f022 0208 	bic.w	r2, r2, #8
 80021b4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d003      	beq.n	80021c6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021ca:	f003 031f 	and.w	r3, r3, #31
 80021ce:	2220      	movs	r2, #32
 80021d0:	409a      	lsls	r2, r3
 80021d2:	69bb      	ldr	r3, [r7, #24]
 80021d4:	4013      	ands	r3, r2
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	f000 8110 	beq.w	80023fc <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a2c      	ldr	r2, [pc, #176]	@ (8002294 <HAL_DMA_IRQHandler+0x690>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d04a      	beq.n	800227c <HAL_DMA_IRQHandler+0x678>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a2b      	ldr	r2, [pc, #172]	@ (8002298 <HAL_DMA_IRQHandler+0x694>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d045      	beq.n	800227c <HAL_DMA_IRQHandler+0x678>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a29      	ldr	r2, [pc, #164]	@ (800229c <HAL_DMA_IRQHandler+0x698>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d040      	beq.n	800227c <HAL_DMA_IRQHandler+0x678>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a28      	ldr	r2, [pc, #160]	@ (80022a0 <HAL_DMA_IRQHandler+0x69c>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d03b      	beq.n	800227c <HAL_DMA_IRQHandler+0x678>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a26      	ldr	r2, [pc, #152]	@ (80022a4 <HAL_DMA_IRQHandler+0x6a0>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d036      	beq.n	800227c <HAL_DMA_IRQHandler+0x678>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a25      	ldr	r2, [pc, #148]	@ (80022a8 <HAL_DMA_IRQHandler+0x6a4>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d031      	beq.n	800227c <HAL_DMA_IRQHandler+0x678>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a23      	ldr	r2, [pc, #140]	@ (80022ac <HAL_DMA_IRQHandler+0x6a8>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d02c      	beq.n	800227c <HAL_DMA_IRQHandler+0x678>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a22      	ldr	r2, [pc, #136]	@ (80022b0 <HAL_DMA_IRQHandler+0x6ac>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d027      	beq.n	800227c <HAL_DMA_IRQHandler+0x678>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a20      	ldr	r2, [pc, #128]	@ (80022b4 <HAL_DMA_IRQHandler+0x6b0>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d022      	beq.n	800227c <HAL_DMA_IRQHandler+0x678>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a1f      	ldr	r2, [pc, #124]	@ (80022b8 <HAL_DMA_IRQHandler+0x6b4>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d01d      	beq.n	800227c <HAL_DMA_IRQHandler+0x678>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a1d      	ldr	r2, [pc, #116]	@ (80022bc <HAL_DMA_IRQHandler+0x6b8>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d018      	beq.n	800227c <HAL_DMA_IRQHandler+0x678>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a1c      	ldr	r2, [pc, #112]	@ (80022c0 <HAL_DMA_IRQHandler+0x6bc>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d013      	beq.n	800227c <HAL_DMA_IRQHandler+0x678>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a1a      	ldr	r2, [pc, #104]	@ (80022c4 <HAL_DMA_IRQHandler+0x6c0>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d00e      	beq.n	800227c <HAL_DMA_IRQHandler+0x678>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a19      	ldr	r2, [pc, #100]	@ (80022c8 <HAL_DMA_IRQHandler+0x6c4>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d009      	beq.n	800227c <HAL_DMA_IRQHandler+0x678>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a17      	ldr	r2, [pc, #92]	@ (80022cc <HAL_DMA_IRQHandler+0x6c8>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d004      	beq.n	800227c <HAL_DMA_IRQHandler+0x678>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a16      	ldr	r2, [pc, #88]	@ (80022d0 <HAL_DMA_IRQHandler+0x6cc>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d12b      	bne.n	80022d4 <HAL_DMA_IRQHandler+0x6d0>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0310 	and.w	r3, r3, #16
 8002286:	2b00      	cmp	r3, #0
 8002288:	bf14      	ite	ne
 800228a:	2301      	movne	r3, #1
 800228c:	2300      	moveq	r3, #0
 800228e:	b2db      	uxtb	r3, r3
 8002290:	e02a      	b.n	80022e8 <HAL_DMA_IRQHandler+0x6e4>
 8002292:	bf00      	nop
 8002294:	40020010 	.word	0x40020010
 8002298:	40020028 	.word	0x40020028
 800229c:	40020040 	.word	0x40020040
 80022a0:	40020058 	.word	0x40020058
 80022a4:	40020070 	.word	0x40020070
 80022a8:	40020088 	.word	0x40020088
 80022ac:	400200a0 	.word	0x400200a0
 80022b0:	400200b8 	.word	0x400200b8
 80022b4:	40020410 	.word	0x40020410
 80022b8:	40020428 	.word	0x40020428
 80022bc:	40020440 	.word	0x40020440
 80022c0:	40020458 	.word	0x40020458
 80022c4:	40020470 	.word	0x40020470
 80022c8:	40020488 	.word	0x40020488
 80022cc:	400204a0 	.word	0x400204a0
 80022d0:	400204b8 	.word	0x400204b8
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0302 	and.w	r3, r3, #2
 80022de:	2b00      	cmp	r3, #0
 80022e0:	bf14      	ite	ne
 80022e2:	2301      	movne	r3, #1
 80022e4:	2300      	moveq	r3, #0
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	f000 8087 	beq.w	80023fc <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022f2:	f003 031f 	and.w	r3, r3, #31
 80022f6:	2220      	movs	r2, #32
 80022f8:	409a      	lsls	r2, r3
 80022fa:	6a3b      	ldr	r3, [r7, #32]
 80022fc:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002304:	b2db      	uxtb	r3, r3
 8002306:	2b04      	cmp	r3, #4
 8002308:	d139      	bne.n	800237e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f022 0216 	bic.w	r2, r2, #22
 8002318:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	695a      	ldr	r2, [r3, #20]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002328:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232e:	2b00      	cmp	r3, #0
 8002330:	d103      	bne.n	800233a <HAL_DMA_IRQHandler+0x736>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002336:	2b00      	cmp	r3, #0
 8002338:	d007      	beq.n	800234a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f022 0208 	bic.w	r2, r2, #8
 8002348:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800234e:	f003 031f 	and.w	r3, r3, #31
 8002352:	223f      	movs	r2, #63	@ 0x3f
 8002354:	409a      	lsls	r2, r3
 8002356:	6a3b      	ldr	r3, [r7, #32]
 8002358:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2201      	movs	r2, #1
 800235e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2200      	movs	r2, #0
 8002366:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800236e:	2b00      	cmp	r3, #0
 8002370:	f000 834a 	beq.w	8002a08 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	4798      	blx	r3
          }
          return;
 800237c:	e344      	b.n	8002a08 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002388:	2b00      	cmp	r3, #0
 800238a:	d018      	beq.n	80023be <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d108      	bne.n	80023ac <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d02c      	beq.n	80023fc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	4798      	blx	r3
 80023aa:	e027      	b.n	80023fc <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d023      	beq.n	80023fc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	4798      	blx	r3
 80023bc:	e01e      	b.n	80023fc <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d10f      	bne.n	80023ec <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f022 0210 	bic.w	r2, r2, #16
 80023da:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2201      	movs	r2, #1
 80023e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d003      	beq.n	80023fc <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002400:	2b00      	cmp	r3, #0
 8002402:	f000 8306 	beq.w	8002a12 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	2b00      	cmp	r3, #0
 8002410:	f000 8088 	beq.w	8002524 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2204      	movs	r2, #4
 8002418:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a7a      	ldr	r2, [pc, #488]	@ (800260c <HAL_DMA_IRQHandler+0xa08>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d04a      	beq.n	80024bc <HAL_DMA_IRQHandler+0x8b8>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a79      	ldr	r2, [pc, #484]	@ (8002610 <HAL_DMA_IRQHandler+0xa0c>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d045      	beq.n	80024bc <HAL_DMA_IRQHandler+0x8b8>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a77      	ldr	r2, [pc, #476]	@ (8002614 <HAL_DMA_IRQHandler+0xa10>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d040      	beq.n	80024bc <HAL_DMA_IRQHandler+0x8b8>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a76      	ldr	r2, [pc, #472]	@ (8002618 <HAL_DMA_IRQHandler+0xa14>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d03b      	beq.n	80024bc <HAL_DMA_IRQHandler+0x8b8>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a74      	ldr	r2, [pc, #464]	@ (800261c <HAL_DMA_IRQHandler+0xa18>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d036      	beq.n	80024bc <HAL_DMA_IRQHandler+0x8b8>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a73      	ldr	r2, [pc, #460]	@ (8002620 <HAL_DMA_IRQHandler+0xa1c>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d031      	beq.n	80024bc <HAL_DMA_IRQHandler+0x8b8>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a71      	ldr	r2, [pc, #452]	@ (8002624 <HAL_DMA_IRQHandler+0xa20>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d02c      	beq.n	80024bc <HAL_DMA_IRQHandler+0x8b8>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a70      	ldr	r2, [pc, #448]	@ (8002628 <HAL_DMA_IRQHandler+0xa24>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d027      	beq.n	80024bc <HAL_DMA_IRQHandler+0x8b8>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a6e      	ldr	r2, [pc, #440]	@ (800262c <HAL_DMA_IRQHandler+0xa28>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d022      	beq.n	80024bc <HAL_DMA_IRQHandler+0x8b8>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a6d      	ldr	r2, [pc, #436]	@ (8002630 <HAL_DMA_IRQHandler+0xa2c>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d01d      	beq.n	80024bc <HAL_DMA_IRQHandler+0x8b8>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a6b      	ldr	r2, [pc, #428]	@ (8002634 <HAL_DMA_IRQHandler+0xa30>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d018      	beq.n	80024bc <HAL_DMA_IRQHandler+0x8b8>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a6a      	ldr	r2, [pc, #424]	@ (8002638 <HAL_DMA_IRQHandler+0xa34>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d013      	beq.n	80024bc <HAL_DMA_IRQHandler+0x8b8>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a68      	ldr	r2, [pc, #416]	@ (800263c <HAL_DMA_IRQHandler+0xa38>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d00e      	beq.n	80024bc <HAL_DMA_IRQHandler+0x8b8>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a67      	ldr	r2, [pc, #412]	@ (8002640 <HAL_DMA_IRQHandler+0xa3c>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d009      	beq.n	80024bc <HAL_DMA_IRQHandler+0x8b8>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a65      	ldr	r2, [pc, #404]	@ (8002644 <HAL_DMA_IRQHandler+0xa40>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d004      	beq.n	80024bc <HAL_DMA_IRQHandler+0x8b8>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a64      	ldr	r2, [pc, #400]	@ (8002648 <HAL_DMA_IRQHandler+0xa44>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d108      	bne.n	80024ce <HAL_DMA_IRQHandler+0x8ca>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f022 0201 	bic.w	r2, r2, #1
 80024ca:	601a      	str	r2, [r3, #0]
 80024cc:	e007      	b.n	80024de <HAL_DMA_IRQHandler+0x8da>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f022 0201 	bic.w	r2, r2, #1
 80024dc:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	3301      	adds	r3, #1
 80024e2:	60fb      	str	r3, [r7, #12]
 80024e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d307      	bcc.n	80024fa <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 0301 	and.w	r3, r3, #1
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d1f2      	bne.n	80024de <HAL_DMA_IRQHandler+0x8da>
 80024f8:	e000      	b.n	80024fc <HAL_DMA_IRQHandler+0x8f8>
            break;
 80024fa:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f003 0301 	and.w	r3, r3, #1
 8002506:	2b00      	cmp	r3, #0
 8002508:	d004      	beq.n	8002514 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2203      	movs	r2, #3
 800250e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8002512:	e003      	b.n	800251c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002528:	2b00      	cmp	r3, #0
 800252a:	f000 8272 	beq.w	8002a12 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	4798      	blx	r3
 8002536:	e26c      	b.n	8002a12 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a43      	ldr	r2, [pc, #268]	@ (800264c <HAL_DMA_IRQHandler+0xa48>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d022      	beq.n	8002588 <HAL_DMA_IRQHandler+0x984>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a42      	ldr	r2, [pc, #264]	@ (8002650 <HAL_DMA_IRQHandler+0xa4c>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d01d      	beq.n	8002588 <HAL_DMA_IRQHandler+0x984>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a40      	ldr	r2, [pc, #256]	@ (8002654 <HAL_DMA_IRQHandler+0xa50>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d018      	beq.n	8002588 <HAL_DMA_IRQHandler+0x984>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a3f      	ldr	r2, [pc, #252]	@ (8002658 <HAL_DMA_IRQHandler+0xa54>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d013      	beq.n	8002588 <HAL_DMA_IRQHandler+0x984>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a3d      	ldr	r2, [pc, #244]	@ (800265c <HAL_DMA_IRQHandler+0xa58>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d00e      	beq.n	8002588 <HAL_DMA_IRQHandler+0x984>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a3c      	ldr	r2, [pc, #240]	@ (8002660 <HAL_DMA_IRQHandler+0xa5c>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d009      	beq.n	8002588 <HAL_DMA_IRQHandler+0x984>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a3a      	ldr	r2, [pc, #232]	@ (8002664 <HAL_DMA_IRQHandler+0xa60>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d004      	beq.n	8002588 <HAL_DMA_IRQHandler+0x984>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a39      	ldr	r2, [pc, #228]	@ (8002668 <HAL_DMA_IRQHandler+0xa64>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d101      	bne.n	800258c <HAL_DMA_IRQHandler+0x988>
 8002588:	2301      	movs	r3, #1
 800258a:	e000      	b.n	800258e <HAL_DMA_IRQHandler+0x98a>
 800258c:	2300      	movs	r3, #0
 800258e:	2b00      	cmp	r3, #0
 8002590:	f000 823f 	beq.w	8002a12 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025a0:	f003 031f 	and.w	r3, r3, #31
 80025a4:	2204      	movs	r2, #4
 80025a6:	409a      	lsls	r2, r3
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	4013      	ands	r3, r2
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	f000 80cd 	beq.w	800274c <HAL_DMA_IRQHandler+0xb48>
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	f003 0304 	and.w	r3, r3, #4
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	f000 80c7 	beq.w	800274c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025c2:	f003 031f 	and.w	r3, r3, #31
 80025c6:	2204      	movs	r2, #4
 80025c8:	409a      	lsls	r2, r3
 80025ca:	69fb      	ldr	r3, [r7, #28]
 80025cc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d049      	beq.n	800266c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d109      	bne.n	80025f6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	f000 8210 	beq.w	8002a0c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025f0:	6878      	ldr	r0, [r7, #4]
 80025f2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80025f4:	e20a      	b.n	8002a0c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	f000 8206 	beq.w	8002a0c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002608:	e200      	b.n	8002a0c <HAL_DMA_IRQHandler+0xe08>
 800260a:	bf00      	nop
 800260c:	40020010 	.word	0x40020010
 8002610:	40020028 	.word	0x40020028
 8002614:	40020040 	.word	0x40020040
 8002618:	40020058 	.word	0x40020058
 800261c:	40020070 	.word	0x40020070
 8002620:	40020088 	.word	0x40020088
 8002624:	400200a0 	.word	0x400200a0
 8002628:	400200b8 	.word	0x400200b8
 800262c:	40020410 	.word	0x40020410
 8002630:	40020428 	.word	0x40020428
 8002634:	40020440 	.word	0x40020440
 8002638:	40020458 	.word	0x40020458
 800263c:	40020470 	.word	0x40020470
 8002640:	40020488 	.word	0x40020488
 8002644:	400204a0 	.word	0x400204a0
 8002648:	400204b8 	.word	0x400204b8
 800264c:	58025408 	.word	0x58025408
 8002650:	5802541c 	.word	0x5802541c
 8002654:	58025430 	.word	0x58025430
 8002658:	58025444 	.word	0x58025444
 800265c:	58025458 	.word	0x58025458
 8002660:	5802546c 	.word	0x5802546c
 8002664:	58025480 	.word	0x58025480
 8002668:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	f003 0320 	and.w	r3, r3, #32
 8002672:	2b00      	cmp	r3, #0
 8002674:	d160      	bne.n	8002738 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a7f      	ldr	r2, [pc, #508]	@ (8002878 <HAL_DMA_IRQHandler+0xc74>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d04a      	beq.n	8002716 <HAL_DMA_IRQHandler+0xb12>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a7d      	ldr	r2, [pc, #500]	@ (800287c <HAL_DMA_IRQHandler+0xc78>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d045      	beq.n	8002716 <HAL_DMA_IRQHandler+0xb12>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a7c      	ldr	r2, [pc, #496]	@ (8002880 <HAL_DMA_IRQHandler+0xc7c>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d040      	beq.n	8002716 <HAL_DMA_IRQHandler+0xb12>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a7a      	ldr	r2, [pc, #488]	@ (8002884 <HAL_DMA_IRQHandler+0xc80>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d03b      	beq.n	8002716 <HAL_DMA_IRQHandler+0xb12>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a79      	ldr	r2, [pc, #484]	@ (8002888 <HAL_DMA_IRQHandler+0xc84>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d036      	beq.n	8002716 <HAL_DMA_IRQHandler+0xb12>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a77      	ldr	r2, [pc, #476]	@ (800288c <HAL_DMA_IRQHandler+0xc88>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d031      	beq.n	8002716 <HAL_DMA_IRQHandler+0xb12>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a76      	ldr	r2, [pc, #472]	@ (8002890 <HAL_DMA_IRQHandler+0xc8c>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d02c      	beq.n	8002716 <HAL_DMA_IRQHandler+0xb12>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a74      	ldr	r2, [pc, #464]	@ (8002894 <HAL_DMA_IRQHandler+0xc90>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d027      	beq.n	8002716 <HAL_DMA_IRQHandler+0xb12>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a73      	ldr	r2, [pc, #460]	@ (8002898 <HAL_DMA_IRQHandler+0xc94>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d022      	beq.n	8002716 <HAL_DMA_IRQHandler+0xb12>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a71      	ldr	r2, [pc, #452]	@ (800289c <HAL_DMA_IRQHandler+0xc98>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d01d      	beq.n	8002716 <HAL_DMA_IRQHandler+0xb12>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a70      	ldr	r2, [pc, #448]	@ (80028a0 <HAL_DMA_IRQHandler+0xc9c>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d018      	beq.n	8002716 <HAL_DMA_IRQHandler+0xb12>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a6e      	ldr	r2, [pc, #440]	@ (80028a4 <HAL_DMA_IRQHandler+0xca0>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d013      	beq.n	8002716 <HAL_DMA_IRQHandler+0xb12>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a6d      	ldr	r2, [pc, #436]	@ (80028a8 <HAL_DMA_IRQHandler+0xca4>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d00e      	beq.n	8002716 <HAL_DMA_IRQHandler+0xb12>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a6b      	ldr	r2, [pc, #428]	@ (80028ac <HAL_DMA_IRQHandler+0xca8>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d009      	beq.n	8002716 <HAL_DMA_IRQHandler+0xb12>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a6a      	ldr	r2, [pc, #424]	@ (80028b0 <HAL_DMA_IRQHandler+0xcac>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d004      	beq.n	8002716 <HAL_DMA_IRQHandler+0xb12>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a68      	ldr	r2, [pc, #416]	@ (80028b4 <HAL_DMA_IRQHandler+0xcb0>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d108      	bne.n	8002728 <HAL_DMA_IRQHandler+0xb24>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f022 0208 	bic.w	r2, r2, #8
 8002724:	601a      	str	r2, [r3, #0]
 8002726:	e007      	b.n	8002738 <HAL_DMA_IRQHandler+0xb34>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f022 0204 	bic.w	r2, r2, #4
 8002736:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273c:	2b00      	cmp	r3, #0
 800273e:	f000 8165 	beq.w	8002a0c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800274a:	e15f      	b.n	8002a0c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002750:	f003 031f 	and.w	r3, r3, #31
 8002754:	2202      	movs	r2, #2
 8002756:	409a      	lsls	r2, r3
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	4013      	ands	r3, r2
 800275c:	2b00      	cmp	r3, #0
 800275e:	f000 80c5 	beq.w	80028ec <HAL_DMA_IRQHandler+0xce8>
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	f003 0302 	and.w	r3, r3, #2
 8002768:	2b00      	cmp	r3, #0
 800276a:	f000 80bf 	beq.w	80028ec <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002772:	f003 031f 	and.w	r3, r3, #31
 8002776:	2202      	movs	r2, #2
 8002778:	409a      	lsls	r2, r3
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002784:	2b00      	cmp	r3, #0
 8002786:	d018      	beq.n	80027ba <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d109      	bne.n	80027a6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002796:	2b00      	cmp	r3, #0
 8002798:	f000 813a 	beq.w	8002a10 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80027a4:	e134      	b.n	8002a10 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	f000 8130 	beq.w	8002a10 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80027b8:	e12a      	b.n	8002a10 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	f003 0320 	and.w	r3, r3, #32
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	f040 8089 	bne.w	80028d8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a2b      	ldr	r2, [pc, #172]	@ (8002878 <HAL_DMA_IRQHandler+0xc74>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d04a      	beq.n	8002866 <HAL_DMA_IRQHandler+0xc62>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a29      	ldr	r2, [pc, #164]	@ (800287c <HAL_DMA_IRQHandler+0xc78>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d045      	beq.n	8002866 <HAL_DMA_IRQHandler+0xc62>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a28      	ldr	r2, [pc, #160]	@ (8002880 <HAL_DMA_IRQHandler+0xc7c>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d040      	beq.n	8002866 <HAL_DMA_IRQHandler+0xc62>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a26      	ldr	r2, [pc, #152]	@ (8002884 <HAL_DMA_IRQHandler+0xc80>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d03b      	beq.n	8002866 <HAL_DMA_IRQHandler+0xc62>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a25      	ldr	r2, [pc, #148]	@ (8002888 <HAL_DMA_IRQHandler+0xc84>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d036      	beq.n	8002866 <HAL_DMA_IRQHandler+0xc62>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a23      	ldr	r2, [pc, #140]	@ (800288c <HAL_DMA_IRQHandler+0xc88>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d031      	beq.n	8002866 <HAL_DMA_IRQHandler+0xc62>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a22      	ldr	r2, [pc, #136]	@ (8002890 <HAL_DMA_IRQHandler+0xc8c>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d02c      	beq.n	8002866 <HAL_DMA_IRQHandler+0xc62>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a20      	ldr	r2, [pc, #128]	@ (8002894 <HAL_DMA_IRQHandler+0xc90>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d027      	beq.n	8002866 <HAL_DMA_IRQHandler+0xc62>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a1f      	ldr	r2, [pc, #124]	@ (8002898 <HAL_DMA_IRQHandler+0xc94>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d022      	beq.n	8002866 <HAL_DMA_IRQHandler+0xc62>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a1d      	ldr	r2, [pc, #116]	@ (800289c <HAL_DMA_IRQHandler+0xc98>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d01d      	beq.n	8002866 <HAL_DMA_IRQHandler+0xc62>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a1c      	ldr	r2, [pc, #112]	@ (80028a0 <HAL_DMA_IRQHandler+0xc9c>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d018      	beq.n	8002866 <HAL_DMA_IRQHandler+0xc62>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a1a      	ldr	r2, [pc, #104]	@ (80028a4 <HAL_DMA_IRQHandler+0xca0>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d013      	beq.n	8002866 <HAL_DMA_IRQHandler+0xc62>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a19      	ldr	r2, [pc, #100]	@ (80028a8 <HAL_DMA_IRQHandler+0xca4>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d00e      	beq.n	8002866 <HAL_DMA_IRQHandler+0xc62>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a17      	ldr	r2, [pc, #92]	@ (80028ac <HAL_DMA_IRQHandler+0xca8>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d009      	beq.n	8002866 <HAL_DMA_IRQHandler+0xc62>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a16      	ldr	r2, [pc, #88]	@ (80028b0 <HAL_DMA_IRQHandler+0xcac>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d004      	beq.n	8002866 <HAL_DMA_IRQHandler+0xc62>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a14      	ldr	r2, [pc, #80]	@ (80028b4 <HAL_DMA_IRQHandler+0xcb0>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d128      	bne.n	80028b8 <HAL_DMA_IRQHandler+0xcb4>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f022 0214 	bic.w	r2, r2, #20
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	e027      	b.n	80028c8 <HAL_DMA_IRQHandler+0xcc4>
 8002878:	40020010 	.word	0x40020010
 800287c:	40020028 	.word	0x40020028
 8002880:	40020040 	.word	0x40020040
 8002884:	40020058 	.word	0x40020058
 8002888:	40020070 	.word	0x40020070
 800288c:	40020088 	.word	0x40020088
 8002890:	400200a0 	.word	0x400200a0
 8002894:	400200b8 	.word	0x400200b8
 8002898:	40020410 	.word	0x40020410
 800289c:	40020428 	.word	0x40020428
 80028a0:	40020440 	.word	0x40020440
 80028a4:	40020458 	.word	0x40020458
 80028a8:	40020470 	.word	0x40020470
 80028ac:	40020488 	.word	0x40020488
 80028b0:	400204a0 	.word	0x400204a0
 80028b4:	400204b8 	.word	0x400204b8
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f022 020a 	bic.w	r2, r2, #10
 80028c6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2201      	movs	r2, #1
 80028cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2200      	movs	r2, #0
 80028d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028dc:	2b00      	cmp	r3, #0
 80028de:	f000 8097 	beq.w	8002a10 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80028ea:	e091      	b.n	8002a10 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028f0:	f003 031f 	and.w	r3, r3, #31
 80028f4:	2208      	movs	r2, #8
 80028f6:	409a      	lsls	r2, r3
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	4013      	ands	r3, r2
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	f000 8088 	beq.w	8002a12 <HAL_DMA_IRQHandler+0xe0e>
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	f003 0308 	and.w	r3, r3, #8
 8002908:	2b00      	cmp	r3, #0
 800290a:	f000 8082 	beq.w	8002a12 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a41      	ldr	r2, [pc, #260]	@ (8002a18 <HAL_DMA_IRQHandler+0xe14>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d04a      	beq.n	80029ae <HAL_DMA_IRQHandler+0xdaa>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a3f      	ldr	r2, [pc, #252]	@ (8002a1c <HAL_DMA_IRQHandler+0xe18>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d045      	beq.n	80029ae <HAL_DMA_IRQHandler+0xdaa>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a3e      	ldr	r2, [pc, #248]	@ (8002a20 <HAL_DMA_IRQHandler+0xe1c>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d040      	beq.n	80029ae <HAL_DMA_IRQHandler+0xdaa>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a3c      	ldr	r2, [pc, #240]	@ (8002a24 <HAL_DMA_IRQHandler+0xe20>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d03b      	beq.n	80029ae <HAL_DMA_IRQHandler+0xdaa>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a3b      	ldr	r2, [pc, #236]	@ (8002a28 <HAL_DMA_IRQHandler+0xe24>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d036      	beq.n	80029ae <HAL_DMA_IRQHandler+0xdaa>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a39      	ldr	r2, [pc, #228]	@ (8002a2c <HAL_DMA_IRQHandler+0xe28>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d031      	beq.n	80029ae <HAL_DMA_IRQHandler+0xdaa>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a38      	ldr	r2, [pc, #224]	@ (8002a30 <HAL_DMA_IRQHandler+0xe2c>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d02c      	beq.n	80029ae <HAL_DMA_IRQHandler+0xdaa>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a36      	ldr	r2, [pc, #216]	@ (8002a34 <HAL_DMA_IRQHandler+0xe30>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d027      	beq.n	80029ae <HAL_DMA_IRQHandler+0xdaa>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a35      	ldr	r2, [pc, #212]	@ (8002a38 <HAL_DMA_IRQHandler+0xe34>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d022      	beq.n	80029ae <HAL_DMA_IRQHandler+0xdaa>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a33      	ldr	r2, [pc, #204]	@ (8002a3c <HAL_DMA_IRQHandler+0xe38>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d01d      	beq.n	80029ae <HAL_DMA_IRQHandler+0xdaa>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a32      	ldr	r2, [pc, #200]	@ (8002a40 <HAL_DMA_IRQHandler+0xe3c>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d018      	beq.n	80029ae <HAL_DMA_IRQHandler+0xdaa>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a30      	ldr	r2, [pc, #192]	@ (8002a44 <HAL_DMA_IRQHandler+0xe40>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d013      	beq.n	80029ae <HAL_DMA_IRQHandler+0xdaa>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a2f      	ldr	r2, [pc, #188]	@ (8002a48 <HAL_DMA_IRQHandler+0xe44>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d00e      	beq.n	80029ae <HAL_DMA_IRQHandler+0xdaa>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a2d      	ldr	r2, [pc, #180]	@ (8002a4c <HAL_DMA_IRQHandler+0xe48>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d009      	beq.n	80029ae <HAL_DMA_IRQHandler+0xdaa>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a2c      	ldr	r2, [pc, #176]	@ (8002a50 <HAL_DMA_IRQHandler+0xe4c>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d004      	beq.n	80029ae <HAL_DMA_IRQHandler+0xdaa>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a2a      	ldr	r2, [pc, #168]	@ (8002a54 <HAL_DMA_IRQHandler+0xe50>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d108      	bne.n	80029c0 <HAL_DMA_IRQHandler+0xdbc>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f022 021c 	bic.w	r2, r2, #28
 80029bc:	601a      	str	r2, [r3, #0]
 80029be:	e007      	b.n	80029d0 <HAL_DMA_IRQHandler+0xdcc>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f022 020e 	bic.w	r2, r2, #14
 80029ce:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029d4:	f003 031f 	and.w	r3, r3, #31
 80029d8:	2201      	movs	r2, #1
 80029da:	409a      	lsls	r2, r3
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2201      	movs	r2, #1
 80029e4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2201      	movs	r2, #1
 80029ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2200      	movs	r2, #0
 80029f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d009      	beq.n	8002a12 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	4798      	blx	r3
 8002a06:	e004      	b.n	8002a12 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8002a08:	bf00      	nop
 8002a0a:	e002      	b.n	8002a12 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002a0c:	bf00      	nop
 8002a0e:	e000      	b.n	8002a12 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002a10:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002a12:	3728      	adds	r7, #40	@ 0x28
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	40020010 	.word	0x40020010
 8002a1c:	40020028 	.word	0x40020028
 8002a20:	40020040 	.word	0x40020040
 8002a24:	40020058 	.word	0x40020058
 8002a28:	40020070 	.word	0x40020070
 8002a2c:	40020088 	.word	0x40020088
 8002a30:	400200a0 	.word	0x400200a0
 8002a34:	400200b8 	.word	0x400200b8
 8002a38:	40020410 	.word	0x40020410
 8002a3c:	40020428 	.word	0x40020428
 8002a40:	40020440 	.word	0x40020440
 8002a44:	40020458 	.word	0x40020458
 8002a48:	40020470 	.word	0x40020470
 8002a4c:	40020488 	.word	0x40020488
 8002a50:	400204a0 	.word	0x400204a0
 8002a54:	400204b8 	.word	0x400204b8

08002a58 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b087      	sub	sp, #28
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	60f8      	str	r0, [r7, #12]
 8002a60:	60b9      	str	r1, [r7, #8]
 8002a62:	607a      	str	r2, [r7, #4]
 8002a64:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a6a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a70:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a7f      	ldr	r2, [pc, #508]	@ (8002c74 <DMA_SetConfig+0x21c>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d072      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a7d      	ldr	r2, [pc, #500]	@ (8002c78 <DMA_SetConfig+0x220>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d06d      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a7c      	ldr	r2, [pc, #496]	@ (8002c7c <DMA_SetConfig+0x224>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d068      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a7a      	ldr	r2, [pc, #488]	@ (8002c80 <DMA_SetConfig+0x228>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d063      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a79      	ldr	r2, [pc, #484]	@ (8002c84 <DMA_SetConfig+0x22c>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d05e      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a77      	ldr	r2, [pc, #476]	@ (8002c88 <DMA_SetConfig+0x230>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d059      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a76      	ldr	r2, [pc, #472]	@ (8002c8c <DMA_SetConfig+0x234>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d054      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a74      	ldr	r2, [pc, #464]	@ (8002c90 <DMA_SetConfig+0x238>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d04f      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a73      	ldr	r2, [pc, #460]	@ (8002c94 <DMA_SetConfig+0x23c>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d04a      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a71      	ldr	r2, [pc, #452]	@ (8002c98 <DMA_SetConfig+0x240>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d045      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a70      	ldr	r2, [pc, #448]	@ (8002c9c <DMA_SetConfig+0x244>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d040      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a6e      	ldr	r2, [pc, #440]	@ (8002ca0 <DMA_SetConfig+0x248>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d03b      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a6d      	ldr	r2, [pc, #436]	@ (8002ca4 <DMA_SetConfig+0x24c>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d036      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a6b      	ldr	r2, [pc, #428]	@ (8002ca8 <DMA_SetConfig+0x250>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d031      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a6a      	ldr	r2, [pc, #424]	@ (8002cac <DMA_SetConfig+0x254>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d02c      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a68      	ldr	r2, [pc, #416]	@ (8002cb0 <DMA_SetConfig+0x258>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d027      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a67      	ldr	r2, [pc, #412]	@ (8002cb4 <DMA_SetConfig+0x25c>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d022      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a65      	ldr	r2, [pc, #404]	@ (8002cb8 <DMA_SetConfig+0x260>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d01d      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a64      	ldr	r2, [pc, #400]	@ (8002cbc <DMA_SetConfig+0x264>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d018      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a62      	ldr	r2, [pc, #392]	@ (8002cc0 <DMA_SetConfig+0x268>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d013      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a61      	ldr	r2, [pc, #388]	@ (8002cc4 <DMA_SetConfig+0x26c>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d00e      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a5f      	ldr	r2, [pc, #380]	@ (8002cc8 <DMA_SetConfig+0x270>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d009      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a5e      	ldr	r2, [pc, #376]	@ (8002ccc <DMA_SetConfig+0x274>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d004      	beq.n	8002b62 <DMA_SetConfig+0x10a>
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a5c      	ldr	r2, [pc, #368]	@ (8002cd0 <DMA_SetConfig+0x278>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d101      	bne.n	8002b66 <DMA_SetConfig+0x10e>
 8002b62:	2301      	movs	r3, #1
 8002b64:	e000      	b.n	8002b68 <DMA_SetConfig+0x110>
 8002b66:	2300      	movs	r3, #0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d00d      	beq.n	8002b88 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b70:	68fa      	ldr	r2, [r7, #12]
 8002b72:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002b74:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d004      	beq.n	8002b88 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b82:	68fa      	ldr	r2, [r7, #12]
 8002b84:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002b86:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a39      	ldr	r2, [pc, #228]	@ (8002c74 <DMA_SetConfig+0x21c>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d04a      	beq.n	8002c28 <DMA_SetConfig+0x1d0>
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a38      	ldr	r2, [pc, #224]	@ (8002c78 <DMA_SetConfig+0x220>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d045      	beq.n	8002c28 <DMA_SetConfig+0x1d0>
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a36      	ldr	r2, [pc, #216]	@ (8002c7c <DMA_SetConfig+0x224>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d040      	beq.n	8002c28 <DMA_SetConfig+0x1d0>
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a35      	ldr	r2, [pc, #212]	@ (8002c80 <DMA_SetConfig+0x228>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d03b      	beq.n	8002c28 <DMA_SetConfig+0x1d0>
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a33      	ldr	r2, [pc, #204]	@ (8002c84 <DMA_SetConfig+0x22c>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d036      	beq.n	8002c28 <DMA_SetConfig+0x1d0>
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a32      	ldr	r2, [pc, #200]	@ (8002c88 <DMA_SetConfig+0x230>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d031      	beq.n	8002c28 <DMA_SetConfig+0x1d0>
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a30      	ldr	r2, [pc, #192]	@ (8002c8c <DMA_SetConfig+0x234>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d02c      	beq.n	8002c28 <DMA_SetConfig+0x1d0>
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a2f      	ldr	r2, [pc, #188]	@ (8002c90 <DMA_SetConfig+0x238>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d027      	beq.n	8002c28 <DMA_SetConfig+0x1d0>
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a2d      	ldr	r2, [pc, #180]	@ (8002c94 <DMA_SetConfig+0x23c>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d022      	beq.n	8002c28 <DMA_SetConfig+0x1d0>
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a2c      	ldr	r2, [pc, #176]	@ (8002c98 <DMA_SetConfig+0x240>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d01d      	beq.n	8002c28 <DMA_SetConfig+0x1d0>
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a2a      	ldr	r2, [pc, #168]	@ (8002c9c <DMA_SetConfig+0x244>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d018      	beq.n	8002c28 <DMA_SetConfig+0x1d0>
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a29      	ldr	r2, [pc, #164]	@ (8002ca0 <DMA_SetConfig+0x248>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d013      	beq.n	8002c28 <DMA_SetConfig+0x1d0>
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a27      	ldr	r2, [pc, #156]	@ (8002ca4 <DMA_SetConfig+0x24c>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d00e      	beq.n	8002c28 <DMA_SetConfig+0x1d0>
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a26      	ldr	r2, [pc, #152]	@ (8002ca8 <DMA_SetConfig+0x250>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d009      	beq.n	8002c28 <DMA_SetConfig+0x1d0>
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a24      	ldr	r2, [pc, #144]	@ (8002cac <DMA_SetConfig+0x254>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d004      	beq.n	8002c28 <DMA_SetConfig+0x1d0>
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a23      	ldr	r2, [pc, #140]	@ (8002cb0 <DMA_SetConfig+0x258>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d101      	bne.n	8002c2c <DMA_SetConfig+0x1d4>
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e000      	b.n	8002c2e <DMA_SetConfig+0x1d6>
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d059      	beq.n	8002ce6 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c36:	f003 031f 	and.w	r3, r3, #31
 8002c3a:	223f      	movs	r2, #63	@ 0x3f
 8002c3c:	409a      	lsls	r2, r3
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002c50:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	683a      	ldr	r2, [r7, #0]
 8002c58:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	2b40      	cmp	r3, #64	@ 0x40
 8002c60:	d138      	bne.n	8002cd4 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	687a      	ldr	r2, [r7, #4]
 8002c68:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	68ba      	ldr	r2, [r7, #8]
 8002c70:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002c72:	e086      	b.n	8002d82 <DMA_SetConfig+0x32a>
 8002c74:	40020010 	.word	0x40020010
 8002c78:	40020028 	.word	0x40020028
 8002c7c:	40020040 	.word	0x40020040
 8002c80:	40020058 	.word	0x40020058
 8002c84:	40020070 	.word	0x40020070
 8002c88:	40020088 	.word	0x40020088
 8002c8c:	400200a0 	.word	0x400200a0
 8002c90:	400200b8 	.word	0x400200b8
 8002c94:	40020410 	.word	0x40020410
 8002c98:	40020428 	.word	0x40020428
 8002c9c:	40020440 	.word	0x40020440
 8002ca0:	40020458 	.word	0x40020458
 8002ca4:	40020470 	.word	0x40020470
 8002ca8:	40020488 	.word	0x40020488
 8002cac:	400204a0 	.word	0x400204a0
 8002cb0:	400204b8 	.word	0x400204b8
 8002cb4:	58025408 	.word	0x58025408
 8002cb8:	5802541c 	.word	0x5802541c
 8002cbc:	58025430 	.word	0x58025430
 8002cc0:	58025444 	.word	0x58025444
 8002cc4:	58025458 	.word	0x58025458
 8002cc8:	5802546c 	.word	0x5802546c
 8002ccc:	58025480 	.word	0x58025480
 8002cd0:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	68ba      	ldr	r2, [r7, #8]
 8002cda:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	687a      	ldr	r2, [r7, #4]
 8002ce2:	60da      	str	r2, [r3, #12]
}
 8002ce4:	e04d      	b.n	8002d82 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a29      	ldr	r2, [pc, #164]	@ (8002d90 <DMA_SetConfig+0x338>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d022      	beq.n	8002d36 <DMA_SetConfig+0x2de>
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a27      	ldr	r2, [pc, #156]	@ (8002d94 <DMA_SetConfig+0x33c>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d01d      	beq.n	8002d36 <DMA_SetConfig+0x2de>
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a26      	ldr	r2, [pc, #152]	@ (8002d98 <DMA_SetConfig+0x340>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d018      	beq.n	8002d36 <DMA_SetConfig+0x2de>
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a24      	ldr	r2, [pc, #144]	@ (8002d9c <DMA_SetConfig+0x344>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d013      	beq.n	8002d36 <DMA_SetConfig+0x2de>
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a23      	ldr	r2, [pc, #140]	@ (8002da0 <DMA_SetConfig+0x348>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d00e      	beq.n	8002d36 <DMA_SetConfig+0x2de>
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a21      	ldr	r2, [pc, #132]	@ (8002da4 <DMA_SetConfig+0x34c>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d009      	beq.n	8002d36 <DMA_SetConfig+0x2de>
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a20      	ldr	r2, [pc, #128]	@ (8002da8 <DMA_SetConfig+0x350>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d004      	beq.n	8002d36 <DMA_SetConfig+0x2de>
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a1e      	ldr	r2, [pc, #120]	@ (8002dac <DMA_SetConfig+0x354>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d101      	bne.n	8002d3a <DMA_SetConfig+0x2e2>
 8002d36:	2301      	movs	r3, #1
 8002d38:	e000      	b.n	8002d3c <DMA_SetConfig+0x2e4>
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d020      	beq.n	8002d82 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d44:	f003 031f 	and.w	r3, r3, #31
 8002d48:	2201      	movs	r2, #1
 8002d4a:	409a      	lsls	r2, r3
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	683a      	ldr	r2, [r7, #0]
 8002d56:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	2b40      	cmp	r3, #64	@ 0x40
 8002d5e:	d108      	bne.n	8002d72 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	687a      	ldr	r2, [r7, #4]
 8002d66:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	68ba      	ldr	r2, [r7, #8]
 8002d6e:	60da      	str	r2, [r3, #12]
}
 8002d70:	e007      	b.n	8002d82 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	68ba      	ldr	r2, [r7, #8]
 8002d78:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	60da      	str	r2, [r3, #12]
}
 8002d82:	bf00      	nop
 8002d84:	371c      	adds	r7, #28
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr
 8002d8e:	bf00      	nop
 8002d90:	58025408 	.word	0x58025408
 8002d94:	5802541c 	.word	0x5802541c
 8002d98:	58025430 	.word	0x58025430
 8002d9c:	58025444 	.word	0x58025444
 8002da0:	58025458 	.word	0x58025458
 8002da4:	5802546c 	.word	0x5802546c
 8002da8:	58025480 	.word	0x58025480
 8002dac:	58025494 	.word	0x58025494

08002db0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b085      	sub	sp, #20
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a42      	ldr	r2, [pc, #264]	@ (8002ec8 <DMA_CalcBaseAndBitshift+0x118>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d04a      	beq.n	8002e58 <DMA_CalcBaseAndBitshift+0xa8>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a41      	ldr	r2, [pc, #260]	@ (8002ecc <DMA_CalcBaseAndBitshift+0x11c>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d045      	beq.n	8002e58 <DMA_CalcBaseAndBitshift+0xa8>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a3f      	ldr	r2, [pc, #252]	@ (8002ed0 <DMA_CalcBaseAndBitshift+0x120>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d040      	beq.n	8002e58 <DMA_CalcBaseAndBitshift+0xa8>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a3e      	ldr	r2, [pc, #248]	@ (8002ed4 <DMA_CalcBaseAndBitshift+0x124>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d03b      	beq.n	8002e58 <DMA_CalcBaseAndBitshift+0xa8>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a3c      	ldr	r2, [pc, #240]	@ (8002ed8 <DMA_CalcBaseAndBitshift+0x128>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d036      	beq.n	8002e58 <DMA_CalcBaseAndBitshift+0xa8>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a3b      	ldr	r2, [pc, #236]	@ (8002edc <DMA_CalcBaseAndBitshift+0x12c>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d031      	beq.n	8002e58 <DMA_CalcBaseAndBitshift+0xa8>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a39      	ldr	r2, [pc, #228]	@ (8002ee0 <DMA_CalcBaseAndBitshift+0x130>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d02c      	beq.n	8002e58 <DMA_CalcBaseAndBitshift+0xa8>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a38      	ldr	r2, [pc, #224]	@ (8002ee4 <DMA_CalcBaseAndBitshift+0x134>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d027      	beq.n	8002e58 <DMA_CalcBaseAndBitshift+0xa8>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a36      	ldr	r2, [pc, #216]	@ (8002ee8 <DMA_CalcBaseAndBitshift+0x138>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d022      	beq.n	8002e58 <DMA_CalcBaseAndBitshift+0xa8>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a35      	ldr	r2, [pc, #212]	@ (8002eec <DMA_CalcBaseAndBitshift+0x13c>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d01d      	beq.n	8002e58 <DMA_CalcBaseAndBitshift+0xa8>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a33      	ldr	r2, [pc, #204]	@ (8002ef0 <DMA_CalcBaseAndBitshift+0x140>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d018      	beq.n	8002e58 <DMA_CalcBaseAndBitshift+0xa8>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a32      	ldr	r2, [pc, #200]	@ (8002ef4 <DMA_CalcBaseAndBitshift+0x144>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d013      	beq.n	8002e58 <DMA_CalcBaseAndBitshift+0xa8>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a30      	ldr	r2, [pc, #192]	@ (8002ef8 <DMA_CalcBaseAndBitshift+0x148>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d00e      	beq.n	8002e58 <DMA_CalcBaseAndBitshift+0xa8>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a2f      	ldr	r2, [pc, #188]	@ (8002efc <DMA_CalcBaseAndBitshift+0x14c>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d009      	beq.n	8002e58 <DMA_CalcBaseAndBitshift+0xa8>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a2d      	ldr	r2, [pc, #180]	@ (8002f00 <DMA_CalcBaseAndBitshift+0x150>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d004      	beq.n	8002e58 <DMA_CalcBaseAndBitshift+0xa8>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a2c      	ldr	r2, [pc, #176]	@ (8002f04 <DMA_CalcBaseAndBitshift+0x154>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d101      	bne.n	8002e5c <DMA_CalcBaseAndBitshift+0xac>
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e000      	b.n	8002e5e <DMA_CalcBaseAndBitshift+0xae>
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d024      	beq.n	8002eac <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	b2db      	uxtb	r3, r3
 8002e68:	3b10      	subs	r3, #16
 8002e6a:	4a27      	ldr	r2, [pc, #156]	@ (8002f08 <DMA_CalcBaseAndBitshift+0x158>)
 8002e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e70:	091b      	lsrs	r3, r3, #4
 8002e72:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f003 0307 	and.w	r3, r3, #7
 8002e7a:	4a24      	ldr	r2, [pc, #144]	@ (8002f0c <DMA_CalcBaseAndBitshift+0x15c>)
 8002e7c:	5cd3      	ldrb	r3, [r2, r3]
 8002e7e:	461a      	mov	r2, r3
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2b03      	cmp	r3, #3
 8002e88:	d908      	bls.n	8002e9c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	461a      	mov	r2, r3
 8002e90:	4b1f      	ldr	r3, [pc, #124]	@ (8002f10 <DMA_CalcBaseAndBitshift+0x160>)
 8002e92:	4013      	ands	r3, r2
 8002e94:	1d1a      	adds	r2, r3, #4
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	659a      	str	r2, [r3, #88]	@ 0x58
 8002e9a:	e00d      	b.n	8002eb8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	4b1b      	ldr	r3, [pc, #108]	@ (8002f10 <DMA_CalcBaseAndBitshift+0x160>)
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	6593      	str	r3, [r2, #88]	@ 0x58
 8002eaa:	e005      	b.n	8002eb8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3714      	adds	r7, #20
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr
 8002ec8:	40020010 	.word	0x40020010
 8002ecc:	40020028 	.word	0x40020028
 8002ed0:	40020040 	.word	0x40020040
 8002ed4:	40020058 	.word	0x40020058
 8002ed8:	40020070 	.word	0x40020070
 8002edc:	40020088 	.word	0x40020088
 8002ee0:	400200a0 	.word	0x400200a0
 8002ee4:	400200b8 	.word	0x400200b8
 8002ee8:	40020410 	.word	0x40020410
 8002eec:	40020428 	.word	0x40020428
 8002ef0:	40020440 	.word	0x40020440
 8002ef4:	40020458 	.word	0x40020458
 8002ef8:	40020470 	.word	0x40020470
 8002efc:	40020488 	.word	0x40020488
 8002f00:	400204a0 	.word	0x400204a0
 8002f04:	400204b8 	.word	0x400204b8
 8002f08:	aaaaaaab 	.word	0xaaaaaaab
 8002f0c:	080081d0 	.word	0x080081d0
 8002f10:	fffffc00 	.word	0xfffffc00

08002f14 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b085      	sub	sp, #20
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	699b      	ldr	r3, [r3, #24]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d120      	bne.n	8002f6a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f2c:	2b03      	cmp	r3, #3
 8002f2e:	d858      	bhi.n	8002fe2 <DMA_CheckFifoParam+0xce>
 8002f30:	a201      	add	r2, pc, #4	@ (adr r2, 8002f38 <DMA_CheckFifoParam+0x24>)
 8002f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f36:	bf00      	nop
 8002f38:	08002f49 	.word	0x08002f49
 8002f3c:	08002f5b 	.word	0x08002f5b
 8002f40:	08002f49 	.word	0x08002f49
 8002f44:	08002fe3 	.word	0x08002fe3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d048      	beq.n	8002fe6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002f58:	e045      	b.n	8002fe6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f5e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002f62:	d142      	bne.n	8002fea <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002f68:	e03f      	b.n	8002fea <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	699b      	ldr	r3, [r3, #24]
 8002f6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f72:	d123      	bne.n	8002fbc <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f78:	2b03      	cmp	r3, #3
 8002f7a:	d838      	bhi.n	8002fee <DMA_CheckFifoParam+0xda>
 8002f7c:	a201      	add	r2, pc, #4	@ (adr r2, 8002f84 <DMA_CheckFifoParam+0x70>)
 8002f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f82:	bf00      	nop
 8002f84:	08002f95 	.word	0x08002f95
 8002f88:	08002f9b 	.word	0x08002f9b
 8002f8c:	08002f95 	.word	0x08002f95
 8002f90:	08002fad 	.word	0x08002fad
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	73fb      	strb	r3, [r7, #15]
        break;
 8002f98:	e030      	b.n	8002ffc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f9e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d025      	beq.n	8002ff2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002faa:	e022      	b.n	8002ff2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fb0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002fb4:	d11f      	bne.n	8002ff6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002fba:	e01c      	b.n	8002ff6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	d902      	bls.n	8002fca <DMA_CheckFifoParam+0xb6>
 8002fc4:	2b03      	cmp	r3, #3
 8002fc6:	d003      	beq.n	8002fd0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8002fc8:	e018      	b.n	8002ffc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	73fb      	strb	r3, [r7, #15]
        break;
 8002fce:	e015      	b.n	8002ffc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fd4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d00e      	beq.n	8002ffa <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	73fb      	strb	r3, [r7, #15]
    break;
 8002fe0:	e00b      	b.n	8002ffa <DMA_CheckFifoParam+0xe6>
        break;
 8002fe2:	bf00      	nop
 8002fe4:	e00a      	b.n	8002ffc <DMA_CheckFifoParam+0xe8>
        break;
 8002fe6:	bf00      	nop
 8002fe8:	e008      	b.n	8002ffc <DMA_CheckFifoParam+0xe8>
        break;
 8002fea:	bf00      	nop
 8002fec:	e006      	b.n	8002ffc <DMA_CheckFifoParam+0xe8>
        break;
 8002fee:	bf00      	nop
 8002ff0:	e004      	b.n	8002ffc <DMA_CheckFifoParam+0xe8>
        break;
 8002ff2:	bf00      	nop
 8002ff4:	e002      	b.n	8002ffc <DMA_CheckFifoParam+0xe8>
        break;
 8002ff6:	bf00      	nop
 8002ff8:	e000      	b.n	8002ffc <DMA_CheckFifoParam+0xe8>
    break;
 8002ffa:	bf00      	nop
    }
  }

  return status;
 8002ffc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3714      	adds	r7, #20
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop

0800300c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800300c:	b480      	push	{r7}
 800300e:	b085      	sub	sp, #20
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a38      	ldr	r2, [pc, #224]	@ (8003100 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d022      	beq.n	800306a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a36      	ldr	r2, [pc, #216]	@ (8003104 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d01d      	beq.n	800306a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a35      	ldr	r2, [pc, #212]	@ (8003108 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d018      	beq.n	800306a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a33      	ldr	r2, [pc, #204]	@ (800310c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d013      	beq.n	800306a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a32      	ldr	r2, [pc, #200]	@ (8003110 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d00e      	beq.n	800306a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a30      	ldr	r2, [pc, #192]	@ (8003114 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d009      	beq.n	800306a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a2f      	ldr	r2, [pc, #188]	@ (8003118 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d004      	beq.n	800306a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a2d      	ldr	r2, [pc, #180]	@ (800311c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d101      	bne.n	800306e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800306a:	2301      	movs	r3, #1
 800306c:	e000      	b.n	8003070 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800306e:	2300      	movs	r3, #0
 8003070:	2b00      	cmp	r3, #0
 8003072:	d01a      	beq.n	80030aa <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	b2db      	uxtb	r3, r3
 800307a:	3b08      	subs	r3, #8
 800307c:	4a28      	ldr	r2, [pc, #160]	@ (8003120 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800307e:	fba2 2303 	umull	r2, r3, r2, r3
 8003082:	091b      	lsrs	r3, r3, #4
 8003084:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003086:	68fa      	ldr	r2, [r7, #12]
 8003088:	4b26      	ldr	r3, [pc, #152]	@ (8003124 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800308a:	4413      	add	r3, r2
 800308c:	009b      	lsls	r3, r3, #2
 800308e:	461a      	mov	r2, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	4a24      	ldr	r2, [pc, #144]	@ (8003128 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003098:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f003 031f 	and.w	r3, r3, #31
 80030a0:	2201      	movs	r2, #1
 80030a2:	409a      	lsls	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80030a8:	e024      	b.n	80030f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	3b10      	subs	r3, #16
 80030b2:	4a1e      	ldr	r2, [pc, #120]	@ (800312c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80030b4:	fba2 2303 	umull	r2, r3, r2, r3
 80030b8:	091b      	lsrs	r3, r3, #4
 80030ba:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	4a1c      	ldr	r2, [pc, #112]	@ (8003130 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d806      	bhi.n	80030d2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	4a1b      	ldr	r2, [pc, #108]	@ (8003134 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d902      	bls.n	80030d2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	3308      	adds	r3, #8
 80030d0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80030d2:	68fa      	ldr	r2, [r7, #12]
 80030d4:	4b18      	ldr	r3, [pc, #96]	@ (8003138 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80030d6:	4413      	add	r3, r2
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	461a      	mov	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	4a16      	ldr	r2, [pc, #88]	@ (800313c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80030e4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	f003 031f 	and.w	r3, r3, #31
 80030ec:	2201      	movs	r2, #1
 80030ee:	409a      	lsls	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80030f4:	bf00      	nop
 80030f6:	3714      	adds	r7, #20
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr
 8003100:	58025408 	.word	0x58025408
 8003104:	5802541c 	.word	0x5802541c
 8003108:	58025430 	.word	0x58025430
 800310c:	58025444 	.word	0x58025444
 8003110:	58025458 	.word	0x58025458
 8003114:	5802546c 	.word	0x5802546c
 8003118:	58025480 	.word	0x58025480
 800311c:	58025494 	.word	0x58025494
 8003120:	cccccccd 	.word	0xcccccccd
 8003124:	16009600 	.word	0x16009600
 8003128:	58025880 	.word	0x58025880
 800312c:	aaaaaaab 	.word	0xaaaaaaab
 8003130:	400204b8 	.word	0x400204b8
 8003134:	4002040f 	.word	0x4002040f
 8003138:	10008200 	.word	0x10008200
 800313c:	40020880 	.word	0x40020880

08003140 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003140:	b480      	push	{r7}
 8003142:	b085      	sub	sp, #20
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	b2db      	uxtb	r3, r3
 800314e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d04a      	beq.n	80031ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2b08      	cmp	r3, #8
 800315a:	d847      	bhi.n	80031ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a25      	ldr	r2, [pc, #148]	@ (80031f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d022      	beq.n	80031ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a24      	ldr	r2, [pc, #144]	@ (80031fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d01d      	beq.n	80031ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a22      	ldr	r2, [pc, #136]	@ (8003200 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d018      	beq.n	80031ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a21      	ldr	r2, [pc, #132]	@ (8003204 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d013      	beq.n	80031ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a1f      	ldr	r2, [pc, #124]	@ (8003208 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d00e      	beq.n	80031ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a1e      	ldr	r2, [pc, #120]	@ (800320c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d009      	beq.n	80031ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a1c      	ldr	r2, [pc, #112]	@ (8003210 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d004      	beq.n	80031ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a1b      	ldr	r2, [pc, #108]	@ (8003214 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d101      	bne.n	80031b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80031ac:	2301      	movs	r3, #1
 80031ae:	e000      	b.n	80031b2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80031b0:	2300      	movs	r3, #0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d00a      	beq.n	80031cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80031b6:	68fa      	ldr	r2, [r7, #12]
 80031b8:	4b17      	ldr	r3, [pc, #92]	@ (8003218 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80031ba:	4413      	add	r3, r2
 80031bc:	009b      	lsls	r3, r3, #2
 80031be:	461a      	mov	r2, r3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4a15      	ldr	r2, [pc, #84]	@ (800321c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80031c8:	671a      	str	r2, [r3, #112]	@ 0x70
 80031ca:	e009      	b.n	80031e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80031cc:	68fa      	ldr	r2, [r7, #12]
 80031ce:	4b14      	ldr	r3, [pc, #80]	@ (8003220 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80031d0:	4413      	add	r3, r2
 80031d2:	009b      	lsls	r3, r3, #2
 80031d4:	461a      	mov	r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a11      	ldr	r2, [pc, #68]	@ (8003224 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80031de:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	3b01      	subs	r3, #1
 80031e4:	2201      	movs	r2, #1
 80031e6:	409a      	lsls	r2, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80031ec:	bf00      	nop
 80031ee:	3714      	adds	r7, #20
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr
 80031f8:	58025408 	.word	0x58025408
 80031fc:	5802541c 	.word	0x5802541c
 8003200:	58025430 	.word	0x58025430
 8003204:	58025444 	.word	0x58025444
 8003208:	58025458 	.word	0x58025458
 800320c:	5802546c 	.word	0x5802546c
 8003210:	58025480 	.word	0x58025480
 8003214:	58025494 	.word	0x58025494
 8003218:	1600963f 	.word	0x1600963f
 800321c:	58025940 	.word	0x58025940
 8003220:	1000823f 	.word	0x1000823f
 8003224:	40020940 	.word	0x40020940

08003228 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003228:	b480      	push	{r7}
 800322a:	b089      	sub	sp, #36	@ 0x24
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003232:	2300      	movs	r3, #0
 8003234:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003236:	4b89      	ldr	r3, [pc, #548]	@ (800345c <HAL_GPIO_Init+0x234>)
 8003238:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800323a:	e194      	b.n	8003566 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	2101      	movs	r1, #1
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	fa01 f303 	lsl.w	r3, r1, r3
 8003248:	4013      	ands	r3, r2
 800324a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	2b00      	cmp	r3, #0
 8003250:	f000 8186 	beq.w	8003560 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	f003 0303 	and.w	r3, r3, #3
 800325c:	2b01      	cmp	r3, #1
 800325e:	d005      	beq.n	800326c <HAL_GPIO_Init+0x44>
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	f003 0303 	and.w	r3, r3, #3
 8003268:	2b02      	cmp	r3, #2
 800326a:	d130      	bne.n	80032ce <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	005b      	lsls	r3, r3, #1
 8003276:	2203      	movs	r2, #3
 8003278:	fa02 f303 	lsl.w	r3, r2, r3
 800327c:	43db      	mvns	r3, r3
 800327e:	69ba      	ldr	r2, [r7, #24]
 8003280:	4013      	ands	r3, r2
 8003282:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	68da      	ldr	r2, [r3, #12]
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	005b      	lsls	r3, r3, #1
 800328c:	fa02 f303 	lsl.w	r3, r2, r3
 8003290:	69ba      	ldr	r2, [r7, #24]
 8003292:	4313      	orrs	r3, r2
 8003294:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	69ba      	ldr	r2, [r7, #24]
 800329a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80032a2:	2201      	movs	r2, #1
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	fa02 f303 	lsl.w	r3, r2, r3
 80032aa:	43db      	mvns	r3, r3
 80032ac:	69ba      	ldr	r2, [r7, #24]
 80032ae:	4013      	ands	r3, r2
 80032b0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	091b      	lsrs	r3, r3, #4
 80032b8:	f003 0201 	and.w	r2, r3, #1
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	fa02 f303 	lsl.w	r3, r2, r3
 80032c2:	69ba      	ldr	r2, [r7, #24]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	69ba      	ldr	r2, [r7, #24]
 80032cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	f003 0303 	and.w	r3, r3, #3
 80032d6:	2b03      	cmp	r3, #3
 80032d8:	d017      	beq.n	800330a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	005b      	lsls	r3, r3, #1
 80032e4:	2203      	movs	r2, #3
 80032e6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ea:	43db      	mvns	r3, r3
 80032ec:	69ba      	ldr	r2, [r7, #24]
 80032ee:	4013      	ands	r3, r2
 80032f0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	689a      	ldr	r2, [r3, #8]
 80032f6:	69fb      	ldr	r3, [r7, #28]
 80032f8:	005b      	lsls	r3, r3, #1
 80032fa:	fa02 f303 	lsl.w	r3, r2, r3
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	4313      	orrs	r3, r2
 8003302:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	69ba      	ldr	r2, [r7, #24]
 8003308:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f003 0303 	and.w	r3, r3, #3
 8003312:	2b02      	cmp	r3, #2
 8003314:	d123      	bne.n	800335e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	08da      	lsrs	r2, r3, #3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	3208      	adds	r2, #8
 800331e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003322:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003324:	69fb      	ldr	r3, [r7, #28]
 8003326:	f003 0307 	and.w	r3, r3, #7
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	220f      	movs	r2, #15
 800332e:	fa02 f303 	lsl.w	r3, r2, r3
 8003332:	43db      	mvns	r3, r3
 8003334:	69ba      	ldr	r2, [r7, #24]
 8003336:	4013      	ands	r3, r2
 8003338:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	691a      	ldr	r2, [r3, #16]
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	f003 0307 	and.w	r3, r3, #7
 8003344:	009b      	lsls	r3, r3, #2
 8003346:	fa02 f303 	lsl.w	r3, r2, r3
 800334a:	69ba      	ldr	r2, [r7, #24]
 800334c:	4313      	orrs	r3, r2
 800334e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	08da      	lsrs	r2, r3, #3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	3208      	adds	r2, #8
 8003358:	69b9      	ldr	r1, [r7, #24]
 800335a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003364:	69fb      	ldr	r3, [r7, #28]
 8003366:	005b      	lsls	r3, r3, #1
 8003368:	2203      	movs	r2, #3
 800336a:	fa02 f303 	lsl.w	r3, r2, r3
 800336e:	43db      	mvns	r3, r3
 8003370:	69ba      	ldr	r2, [r7, #24]
 8003372:	4013      	ands	r3, r2
 8003374:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	f003 0203 	and.w	r2, r3, #3
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	005b      	lsls	r3, r3, #1
 8003382:	fa02 f303 	lsl.w	r3, r2, r3
 8003386:	69ba      	ldr	r2, [r7, #24]
 8003388:	4313      	orrs	r3, r2
 800338a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	69ba      	ldr	r2, [r7, #24]
 8003390:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800339a:	2b00      	cmp	r3, #0
 800339c:	f000 80e0 	beq.w	8003560 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033a0:	4b2f      	ldr	r3, [pc, #188]	@ (8003460 <HAL_GPIO_Init+0x238>)
 80033a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80033a6:	4a2e      	ldr	r2, [pc, #184]	@ (8003460 <HAL_GPIO_Init+0x238>)
 80033a8:	f043 0302 	orr.w	r3, r3, #2
 80033ac:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80033b0:	4b2b      	ldr	r3, [pc, #172]	@ (8003460 <HAL_GPIO_Init+0x238>)
 80033b2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80033b6:	f003 0302 	and.w	r3, r3, #2
 80033ba:	60fb      	str	r3, [r7, #12]
 80033bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033be:	4a29      	ldr	r2, [pc, #164]	@ (8003464 <HAL_GPIO_Init+0x23c>)
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	089b      	lsrs	r3, r3, #2
 80033c4:	3302      	adds	r3, #2
 80033c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	f003 0303 	and.w	r3, r3, #3
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	220f      	movs	r2, #15
 80033d6:	fa02 f303 	lsl.w	r3, r2, r3
 80033da:	43db      	mvns	r3, r3
 80033dc:	69ba      	ldr	r2, [r7, #24]
 80033de:	4013      	ands	r3, r2
 80033e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a20      	ldr	r2, [pc, #128]	@ (8003468 <HAL_GPIO_Init+0x240>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d052      	beq.n	8003490 <HAL_GPIO_Init+0x268>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4a1f      	ldr	r2, [pc, #124]	@ (800346c <HAL_GPIO_Init+0x244>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d031      	beq.n	8003456 <HAL_GPIO_Init+0x22e>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a1e      	ldr	r2, [pc, #120]	@ (8003470 <HAL_GPIO_Init+0x248>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d02b      	beq.n	8003452 <HAL_GPIO_Init+0x22a>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a1d      	ldr	r2, [pc, #116]	@ (8003474 <HAL_GPIO_Init+0x24c>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d025      	beq.n	800344e <HAL_GPIO_Init+0x226>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a1c      	ldr	r2, [pc, #112]	@ (8003478 <HAL_GPIO_Init+0x250>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d01f      	beq.n	800344a <HAL_GPIO_Init+0x222>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4a1b      	ldr	r2, [pc, #108]	@ (800347c <HAL_GPIO_Init+0x254>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d019      	beq.n	8003446 <HAL_GPIO_Init+0x21e>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a1a      	ldr	r2, [pc, #104]	@ (8003480 <HAL_GPIO_Init+0x258>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d013      	beq.n	8003442 <HAL_GPIO_Init+0x21a>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a19      	ldr	r2, [pc, #100]	@ (8003484 <HAL_GPIO_Init+0x25c>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d00d      	beq.n	800343e <HAL_GPIO_Init+0x216>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a18      	ldr	r2, [pc, #96]	@ (8003488 <HAL_GPIO_Init+0x260>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d007      	beq.n	800343a <HAL_GPIO_Init+0x212>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a17      	ldr	r2, [pc, #92]	@ (800348c <HAL_GPIO_Init+0x264>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d101      	bne.n	8003436 <HAL_GPIO_Init+0x20e>
 8003432:	2309      	movs	r3, #9
 8003434:	e02d      	b.n	8003492 <HAL_GPIO_Init+0x26a>
 8003436:	230a      	movs	r3, #10
 8003438:	e02b      	b.n	8003492 <HAL_GPIO_Init+0x26a>
 800343a:	2308      	movs	r3, #8
 800343c:	e029      	b.n	8003492 <HAL_GPIO_Init+0x26a>
 800343e:	2307      	movs	r3, #7
 8003440:	e027      	b.n	8003492 <HAL_GPIO_Init+0x26a>
 8003442:	2306      	movs	r3, #6
 8003444:	e025      	b.n	8003492 <HAL_GPIO_Init+0x26a>
 8003446:	2305      	movs	r3, #5
 8003448:	e023      	b.n	8003492 <HAL_GPIO_Init+0x26a>
 800344a:	2304      	movs	r3, #4
 800344c:	e021      	b.n	8003492 <HAL_GPIO_Init+0x26a>
 800344e:	2303      	movs	r3, #3
 8003450:	e01f      	b.n	8003492 <HAL_GPIO_Init+0x26a>
 8003452:	2302      	movs	r3, #2
 8003454:	e01d      	b.n	8003492 <HAL_GPIO_Init+0x26a>
 8003456:	2301      	movs	r3, #1
 8003458:	e01b      	b.n	8003492 <HAL_GPIO_Init+0x26a>
 800345a:	bf00      	nop
 800345c:	58000080 	.word	0x58000080
 8003460:	58024400 	.word	0x58024400
 8003464:	58000400 	.word	0x58000400
 8003468:	58020000 	.word	0x58020000
 800346c:	58020400 	.word	0x58020400
 8003470:	58020800 	.word	0x58020800
 8003474:	58020c00 	.word	0x58020c00
 8003478:	58021000 	.word	0x58021000
 800347c:	58021400 	.word	0x58021400
 8003480:	58021800 	.word	0x58021800
 8003484:	58021c00 	.word	0x58021c00
 8003488:	58022000 	.word	0x58022000
 800348c:	58022400 	.word	0x58022400
 8003490:	2300      	movs	r3, #0
 8003492:	69fa      	ldr	r2, [r7, #28]
 8003494:	f002 0203 	and.w	r2, r2, #3
 8003498:	0092      	lsls	r2, r2, #2
 800349a:	4093      	lsls	r3, r2
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	4313      	orrs	r3, r2
 80034a0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034a2:	4938      	ldr	r1, [pc, #224]	@ (8003584 <HAL_GPIO_Init+0x35c>)
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	089b      	lsrs	r3, r3, #2
 80034a8:	3302      	adds	r3, #2
 80034aa:	69ba      	ldr	r2, [r7, #24]
 80034ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80034b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	43db      	mvns	r3, r3
 80034bc:	69ba      	ldr	r2, [r7, #24]
 80034be:	4013      	ands	r3, r2
 80034c0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d003      	beq.n	80034d6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80034ce:	69ba      	ldr	r2, [r7, #24]
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80034d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80034de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	43db      	mvns	r3, r3
 80034ea:	69ba      	ldr	r2, [r7, #24]
 80034ec:	4013      	ands	r3, r2
 80034ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d003      	beq.n	8003504 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80034fc:	69ba      	ldr	r2, [r7, #24]
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	4313      	orrs	r3, r2
 8003502:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003504:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003508:	69bb      	ldr	r3, [r7, #24]
 800350a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	43db      	mvns	r3, r3
 8003516:	69ba      	ldr	r2, [r7, #24]
 8003518:	4013      	ands	r3, r2
 800351a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d003      	beq.n	8003530 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	4313      	orrs	r3, r2
 800352e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	69ba      	ldr	r2, [r7, #24]
 8003534:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	43db      	mvns	r3, r3
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	4013      	ands	r3, r2
 8003544:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800354e:	2b00      	cmp	r3, #0
 8003550:	d003      	beq.n	800355a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003552:	69ba      	ldr	r2, [r7, #24]
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	4313      	orrs	r3, r2
 8003558:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	69ba      	ldr	r2, [r7, #24]
 800355e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	3301      	adds	r3, #1
 8003564:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	fa22 f303 	lsr.w	r3, r2, r3
 8003570:	2b00      	cmp	r3, #0
 8003572:	f47f ae63 	bne.w	800323c <HAL_GPIO_Init+0x14>
  }
}
 8003576:	bf00      	nop
 8003578:	bf00      	nop
 800357a:	3724      	adds	r7, #36	@ 0x24
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr
 8003584:	58000400 	.word	0x58000400

08003588 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b088      	sub	sp, #32
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t i2sclk;
  uint32_t ispcm;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d101      	bne.n	800359a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e10d      	b.n	80037b6 <HAL_I2S_Init+0x22e>
  assert_param(IS_I2S_FIRST_BIT(hi2s->Init.FirstBit));
  assert_param(IS_I2S_WS_INVERSION(hi2s->Init.WSInversion));
  assert_param(IS_I2S_DATA_24BIT_ALIGNMENT(hi2s->Init.Data24BitAlignment));
  assert_param(IS_I2S_MASTER_KEEP_IO_STATE(hi2s->Init.MasterKeepIOState));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d106      	bne.n	80035b4 <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f7fd f906 	bl	80007c0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2202      	movs	r2, #2
 80035b8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Disable the selected I2S peripheral */
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0301 	and.w	r3, r3, #1
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d107      	bne.n	80035da <HAL_I2S_Init+0x52>
  {
    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f022 0201 	bic.w	r2, r2, #1
 80035d8:	601a      	str	r2, [r3, #0]
  }

  /* Clear I2S configuration register */
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	2200      	movs	r2, #0
 80035e0:	651a      	str	r2, [r3, #80]	@ 0x50

  if (IS_I2S_MASTER(hi2s->Init.Mode))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	2b04      	cmp	r3, #4
 80035e8:	d008      	beq.n	80035fc <HAL_I2S_Init+0x74>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	2b06      	cmp	r3, #6
 80035f0:	d004      	beq.n	80035fc <HAL_I2S_Init+0x74>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	2b0a      	cmp	r3, #10
 80035f8:	f040 8087 	bne.w	800370a <HAL_I2S_Init+0x182>
  {
    /*------------------------- I2SDIV and ODD Calculation ---------------------*/
    /* If the requested audio frequency is not the default, compute the prescaler */
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	695b      	ldr	r3, [r3, #20]
 8003600:	2b02      	cmp	r3, #2
 8003602:	d05a      	beq.n	80036ba <HAL_I2S_Init+0x132>
    {
      /* Check the frame length (For the Prescaler computing) ********************/
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d002      	beq.n	8003612 <HAL_I2S_Init+0x8a>
      {
        /* Channel length is 32 bits */
        packetlength = 2UL;
 800360c:	2302      	movs	r3, #2
 800360e:	617b      	str	r3, [r7, #20]
 8003610:	e001      	b.n	8003616 <HAL_I2S_Init+0x8e>
      }
      else
      {
        /* Channel length is 16 bits */
        packetlength = 1UL;
 8003612:	2301      	movs	r3, #1
 8003614:	617b      	str	r3, [r7, #20]
      }

      /* Check if PCM standard is used */
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	2b30      	cmp	r3, #48	@ 0x30
 800361c:	d003      	beq.n	8003626 <HAL_I2S_Init+0x9e>
          (hi2s->Init.Standard == I2S_STANDARD_PCM_LONG))
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	689b      	ldr	r3, [r3, #8]
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8003622:	2bb0      	cmp	r3, #176	@ 0xb0
 8003624:	d102      	bne.n	800362c <HAL_I2S_Init+0xa4>
      {
        ispcm = 1UL;
 8003626:	2301      	movs	r3, #1
 8003628:	60fb      	str	r3, [r7, #12]
 800362a:	e001      	b.n	8003630 <HAL_I2S_Init+0xa8>
      }
      else
      {
        ispcm = 0UL;
 800362c:	2300      	movs	r3, #0
 800362e:	60fb      	str	r3, [r7, #12]
        /* SPI1,SPI2 and SPI3 share the same source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
      }
#else
      /* SPI1,SPI2 and SPI3 share the same source clock */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 8003630:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003634:	f04f 0100 	mov.w	r1, #0
 8003638:	f002 fbf2 	bl	8005e20 <HAL_RCCEx_GetPeriphCLKFreq>
 800363c:	60b8      	str	r0, [r7, #8]
#endif  /* SPI_SPI6I2S_SUPPORT */

      /* Compute the Real divider depending on the MCLK output state, with a floating point */
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	691b      	ldr	r3, [r3, #16]
 8003642:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003646:	d113      	bne.n	8003670 <HAL_I2S_Init+0xe8>
      {
        /* MCLK output is enabled */
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8003648:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	fa22 f303 	lsr.w	r3, r2, r3
 8003652:	68ba      	ldr	r2, [r7, #8]
 8003654:	fbb2 f2f3 	udiv	r2, r2, r3
 8003658:	4613      	mov	r3, r2
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	4413      	add	r3, r2
 800365e:	005b      	lsls	r3, r3, #1
 8003660:	461a      	mov	r2, r3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	695b      	ldr	r3, [r3, #20]
 8003666:	fbb2 f3f3 	udiv	r3, r2, r3
 800366a:	3305      	adds	r3, #5
 800366c:	613b      	str	r3, [r7, #16]
 800366e:	e014      	b.n	800369a <HAL_I2S_Init+0x112>
      }
      else
      {
        /* MCLK output is disabled */
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8003670:	2220      	movs	r2, #32
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	fa22 f303 	lsr.w	r3, r2, r3
 8003678:	697a      	ldr	r2, [r7, #20]
 800367a:	fb02 f303 	mul.w	r3, r2, r3
 800367e:	68ba      	ldr	r2, [r7, #8]
 8003680:	fbb2 f2f3 	udiv	r2, r2, r3
 8003684:	4613      	mov	r3, r2
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	4413      	add	r3, r2
 800368a:	005b      	lsls	r3, r3, #1
 800368c:	461a      	mov	r2, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	695b      	ldr	r3, [r3, #20]
 8003692:	fbb2 f3f3 	udiv	r3, r2, r3
 8003696:	3305      	adds	r3, #5
 8003698:	613b      	str	r3, [r7, #16]
      }

      /* Remove the flatting point */
      tmp = tmp / 10UL;
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	4a48      	ldr	r2, [pc, #288]	@ (80037c0 <HAL_I2S_Init+0x238>)
 800369e:	fba2 2303 	umull	r2, r3, r2, r3
 80036a2:	08db      	lsrs	r3, r3, #3
 80036a4:	613b      	str	r3, [r7, #16]

      /* Check the parity of the divider */
      i2sodd = (uint32_t)(tmp & (uint32_t)1UL);
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	f003 0301 	and.w	r3, r3, #1
 80036ac:	61bb      	str	r3, [r7, #24]

      /* Compute the i2sdiv prescaler */
      i2sdiv = (uint32_t)((tmp - i2sodd) / 2UL);
 80036ae:	693a      	ldr	r2, [r7, #16]
 80036b0:	69bb      	ldr	r3, [r7, #24]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	085b      	lsrs	r3, r3, #1
 80036b6:	61fb      	str	r3, [r7, #28]
 80036b8:	e003      	b.n	80036c2 <HAL_I2S_Init+0x13a>
    }
    else
    {
      /* Set the default values */
      i2sdiv = 2UL;
 80036ba:	2302      	movs	r3, #2
 80036bc:	61fb      	str	r3, [r7, #28]
      i2sodd = 0UL;
 80036be:	2300      	movs	r3, #0
 80036c0:	61bb      	str	r3, [r7, #24]
    }

    /* Test if the obtain values are forbidden or out of range */
    if (((i2sodd == 1UL) && (i2sdiv == 1UL)) || (i2sdiv > 0xFFUL))
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d102      	bne.n	80036ce <HAL_I2S_Init+0x146>
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	d002      	beq.n	80036d4 <HAL_I2S_Init+0x14c>
 80036ce:	69fb      	ldr	r3, [r7, #28]
 80036d0:	2bff      	cmp	r3, #255	@ 0xff
 80036d2:	d907      	bls.n	80036e4 <HAL_I2S_Init+0x15c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036d8:	f043 0210 	orr.w	r2, r3, #16
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	651a      	str	r2, [r3, #80]	@ 0x50
      return  HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e068      	b.n	80037b6 <HAL_I2S_Init+0x22e>
    }

    /* Force i2smod to 1 just to be sure that (2xi2sdiv + i2sodd) is always higher than 0 */
    if (i2sdiv == 0UL)
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d101      	bne.n	80036ee <HAL_I2S_Init+0x166>
    {
      i2sodd = 1UL;
 80036ea:	2301      	movs	r3, #1
 80036ec:	61bb      	str	r3, [r7, #24]
    }

    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80036f4:	4b33      	ldr	r3, [pc, #204]	@ (80037c4 <HAL_I2S_Init+0x23c>)
 80036f6:	4013      	ands	r3, r2
 80036f8:	69fa      	ldr	r2, [r7, #28]
 80036fa:	0411      	lsls	r1, r2, #16
 80036fc:	69ba      	ldr	r2, [r7, #24]
 80036fe:	0612      	lsls	r2, r2, #24
 8003700:	4311      	orrs	r1, r2
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	6812      	ldr	r2, [r2, #0]
 8003706:	430b      	orrs	r3, r1
 8003708:	6513      	str	r3, [r2, #80]	@ 0x50
  }

  /*-------------------------- I2Sx I2SCFGR Configuration --------------------*/
  /* Configure I2SMOD, I2SCFG, I2SSTD, PCMSYNC, DATLEN ,CHLEN ,CKPOL, WSINV, DATAFMT, I2SDIV, ODD and MCKOE bits bits */
  /* And configure the I2S with the I2S_InitStruct values */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003710:	4b2d      	ldr	r3, [pc, #180]	@ (80037c8 <HAL_I2S_Init+0x240>)
 8003712:	4013      	ands	r3, r2
 8003714:	687a      	ldr	r2, [r7, #4]
 8003716:	6851      	ldr	r1, [r2, #4]
 8003718:	687a      	ldr	r2, [r7, #4]
 800371a:	6892      	ldr	r2, [r2, #8]
 800371c:	4311      	orrs	r1, r2
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	68d2      	ldr	r2, [r2, #12]
 8003722:	4311      	orrs	r1, r2
 8003724:	687a      	ldr	r2, [r7, #4]
 8003726:	6992      	ldr	r2, [r2, #24]
 8003728:	4311      	orrs	r1, r2
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	6a12      	ldr	r2, [r2, #32]
 800372e:	4311      	orrs	r1, r2
 8003730:	687a      	ldr	r2, [r7, #4]
 8003732:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003734:	4311      	orrs	r1, r2
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	6912      	ldr	r2, [r2, #16]
 800373a:	430a      	orrs	r2, r1
 800373c:	431a      	orrs	r2, r3
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f042 0201 	orr.w	r2, r2, #1
 8003746:	651a      	str	r2, [r3, #80]	@ 0x50
             (SPI_I2SCFGR_I2SMOD   | hi2s->Init.Mode        | \
              hi2s->Init.Standard  | hi2s->Init.DataFormat  | \
              hi2s->Init.CPOL      | hi2s->Init.WSInversion | \
              hi2s->Init.Data24BitAlignment | hi2s->Init.MCLKOutput));
  /*Clear status register*/
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f640 72f8 	movw	r2, #4088	@ 0xff8
 8003750:	619a      	str	r2, [r3, #24]

  /*---------------------------- I2Sx CFG2 Configuration ----------------------*/

  /* Unlock the AF configuration to configure CFG2 register*/
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003760:	601a      	str	r2, [r3, #0]

  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	f423 0100 	bic.w	r1, r3, #8388608	@ 0x800000
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	69da      	ldr	r2, [r3, #28]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	430a      	orrs	r2, r1
 8003776:	60da      	str	r2, [r3, #12]

  /* Insure that AFCNTR is managed only by Master */
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	2b04      	cmp	r3, #4
 800377e:	d007      	beq.n	8003790 <HAL_I2S_Init+0x208>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	2b06      	cmp	r3, #6
 8003786:	d003      	beq.n	8003790 <HAL_I2S_Init+0x208>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	2b0a      	cmp	r3, #10
 800378e:	d10a      	bne.n	80037a6 <HAL_I2S_Init+0x21e>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_AFCNTR, (hi2s->Init.MasterKeepIOState));
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	430a      	orrs	r2, r1
 80037a4:	60da      	str	r2, [r3, #12]
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2200      	movs	r2, #0
 80037aa:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->State     = HAL_I2S_STATE_READY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2201      	movs	r2, #1
 80037b0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  return HAL_OK;
 80037b4:	2300      	movs	r3, #0
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3720      	adds	r7, #32
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	cccccccd 	.word	0xcccccccd
 80037c4:	fe00ffff 	.word	0xfe00ffff
 80037c8:	fdff9040 	.word	0xfdff9040

080037cc <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b086      	sub	sp, #24
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	60b9      	str	r1, [r7, #8]
 80037d6:	4613      	mov	r3, r2
 80037d8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80037da:	2300      	movs	r3, #0
 80037dc:	75fb      	strb	r3, [r7, #23]

  if ((pData == NULL) || (Size == 0UL))
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d002      	beq.n	80037ea <HAL_I2S_Receive_DMA+0x1e>
 80037e4:	88fb      	ldrh	r3, [r7, #6]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d101      	bne.n	80037ee <HAL_I2S_Receive_DMA+0x22>
  {
    return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e086      	b.n	80038fc <HAL_I2S_Receive_DMA+0x130>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	2b01      	cmp	r3, #1
 80037f8:	d001      	beq.n	80037fe <HAL_I2S_Receive_DMA+0x32>
  {
    return HAL_BUSY;
 80037fa:	2302      	movs	r3, #2
 80037fc:	e07e      	b.n	80038fc <HAL_I2S_Receive_DMA+0x130>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003804:	b2db      	uxtb	r3, r3
 8003806:	2b01      	cmp	r3, #1
 8003808:	d101      	bne.n	800380e <HAL_I2S_Receive_DMA+0x42>
 800380a:	2302      	movs	r3, #2
 800380c:	e076      	b.n	80038fc <HAL_I2S_Receive_DMA+0x130>
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2201      	movs	r2, #1
 8003812:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Set state and reset error code */
  hi2s->State       = HAL_I2S_STATE_BUSY_RX;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2204      	movs	r2, #4
 800381a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
  hi2s->ErrorCode   = HAL_I2S_ERROR_NONE;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2200      	movs	r2, #0
 8003822:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->pRxBuffPtr  = pData;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	68ba      	ldr	r2, [r7, #8]
 8003828:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2s->RxXferSize  = Size;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	88fa      	ldrh	r2, [r7, #6]
 800382e:	871a      	strh	r2, [r3, #56]	@ 0x38
  hi2s->RxXferCount = Size;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	88fa      	ldrh	r2, [r7, #6]
 8003834:	875a      	strh	r2, [r3, #58]	@ 0x3a

  /* Init field not used in handle to zero */
  hi2s->pTxBuffPtr  = NULL;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2200      	movs	r2, #0
 800383a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->TxXferSize  = (uint16_t)0UL;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2200      	movs	r2, #0
 8003840:	861a      	strh	r2, [r3, #48]	@ 0x30
  hi2s->TxXferCount = (uint16_t)0UL;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2200      	movs	r2, #0
 8003846:	865a      	strh	r2, [r3, #50]	@ 0x32


  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800384c:	4a2d      	ldr	r2, [pc, #180]	@ (8003904 <HAL_I2S_Receive_DMA+0x138>)
 800384e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003854:	4a2c      	ldr	r2, [pc, #176]	@ (8003908 <HAL_I2S_Receive_DMA+0x13c>)
 8003856:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800385c:	4a2b      	ldr	r2, [pc, #172]	@ (800390c <HAL_I2S_Receive_DMA+0x140>)
 800385e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	3330      	adds	r3, #48	@ 0x30
 800386a:	4619      	mov	r1, r3
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003870:	461a      	mov	r2, r3
                                 hi2s->RxXferCount))
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8003876:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 8003878:	f7fd ff5a 	bl	8001730 <HAL_DMA_Start_IT>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d011      	beq.n	80038a6 <HAL_I2S_Receive_DMA+0xda>
  {
    /* Update I2S error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003886:	f043 0208 	orr.w	r2, r3, #8
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	651a      	str	r2, [r3, #80]	@ 0x50
    hi2s->State = HAL_I2S_STATE_READY;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2201      	movs	r2, #1
 8003892:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    errorcode = HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hi2s);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return errorcode;
 80038a2:	7dfb      	ldrb	r3, [r7, #23]
 80038a4:	e02a      	b.n	80038fc <HAL_I2S_Receive_DMA+0x130>
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN))
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d107      	bne.n	80038c4 <HAL_I2S_Receive_DMA+0xf8>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	689a      	ldr	r2, [r3, #8]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80038c2:	609a      	str	r2, [r3, #8]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR1, SPI_CR1_SPE))
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0301 	and.w	r3, r3, #1
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d107      	bne.n	80038e2 <HAL_I2S_Receive_DMA+0x116>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f042 0201 	orr.w	r2, r2, #1
 80038e0:	601a      	str	r2, [r3, #0]
  }

  /* Start the transfer */
  SET_BIT(hi2s->Instance->CR1, SPI_CR1_CSTART);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038f0:	601a      	str	r2, [r3, #0]

  __HAL_UNLOCK(hi2s);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2200      	movs	r2, #0
 80038f6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  return errorcode;
 80038fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3718      	adds	r7, #24
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}
 8003904:	0800398f 	.word	0x0800398f
 8003908:	0800394d 	.word	0x0800394d
 800390c:	080039ab 	.word	0x080039ab

08003910 <HAL_I2S_RxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003910:	b480      	push	{r7}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003918:	bf00      	nop
 800391a:	370c      	adds	r7, #12
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr

08003924 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003924:	b480      	push	{r7}
 8003926:	b083      	sub	sp, #12
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800392c:	bf00      	nop
 800392e:	370c      	adds	r7, #12
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr

08003938 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003940:	bf00      	nop
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003958:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	69db      	ldr	r3, [r3, #28]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d10e      	bne.n	8003980 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	689a      	ldr	r2, [r3, #8]
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003970:	609a      	str	r2, [r3, #8]
    hi2s->RxXferCount = (uint16_t)0UL;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2200      	movs	r2, #0
 8003976:	875a      	strh	r2, [r3, #58]	@ 0x3a
    hi2s->State = HAL_I2S_STATE_READY;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8003980:	68f8      	ldr	r0, [r7, #12]
 8003982:	f7ff ffcf 	bl	8003924 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003986:	bf00      	nop
 8003988:	3710      	adds	r7, #16
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800398e:	b580      	push	{r7, lr}
 8003990:	b084      	sub	sp, #16
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800399a:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 800399c:	68f8      	ldr	r0, [r7, #12]
 800399e:	f7ff ffb7 	bl	8003910 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80039a2:	bf00      	nop
 80039a4:	3710      	adds	r7, #16
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}

080039aa <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80039aa:	b580      	push	{r7, lr}
 80039ac:	b084      	sub	sp, #16
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039b6:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CFG1, (SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN));
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	689a      	ldr	r2, [r3, #8]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80039c6:	609a      	str	r2, [r3, #8]
  hi2s->TxXferCount = (uint16_t) 0UL;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2200      	movs	r2, #0
 80039cc:	865a      	strh	r2, [r3, #50]	@ 0x32
  hi2s->RxXferCount = (uint16_t) 0UL;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2200      	movs	r2, #0
 80039d2:	875a      	strh	r2, [r3, #58]	@ 0x3a

  hi2s->State = HAL_I2S_STATE_READY;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039e0:	f043 0208 	orr.w	r2, r3, #8
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80039e8:	68f8      	ldr	r0, [r7, #12]
 80039ea:	f7ff ffa5 	bl	8003938 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80039ee:	bf00      	nop
 80039f0:	3710      	adds	r7, #16
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
	...

080039f8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b084      	sub	sp, #16
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003a00:	4b19      	ldr	r3, [pc, #100]	@ (8003a68 <HAL_PWREx_ConfigSupply+0x70>)
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	f003 0304 	and.w	r3, r3, #4
 8003a08:	2b04      	cmp	r3, #4
 8003a0a:	d00a      	beq.n	8003a22 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003a0c:	4b16      	ldr	r3, [pc, #88]	@ (8003a68 <HAL_PWREx_ConfigSupply+0x70>)
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	f003 0307 	and.w	r3, r3, #7
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d001      	beq.n	8003a1e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e01f      	b.n	8003a5e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	e01d      	b.n	8003a5e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003a22:	4b11      	ldr	r3, [pc, #68]	@ (8003a68 <HAL_PWREx_ConfigSupply+0x70>)
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	f023 0207 	bic.w	r2, r3, #7
 8003a2a:	490f      	ldr	r1, [pc, #60]	@ (8003a68 <HAL_PWREx_ConfigSupply+0x70>)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003a32:	f7fd f95d 	bl	8000cf0 <HAL_GetTick>
 8003a36:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003a38:	e009      	b.n	8003a4e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003a3a:	f7fd f959 	bl	8000cf0 <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003a48:	d901      	bls.n	8003a4e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e007      	b.n	8003a5e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003a4e:	4b06      	ldr	r3, [pc, #24]	@ (8003a68 <HAL_PWREx_ConfigSupply+0x70>)
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a5a:	d1ee      	bne.n	8003a3a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003a5c:	2300      	movs	r3, #0
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3710      	adds	r7, #16
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop
 8003a68:	58024800 	.word	0x58024800

08003a6c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b08c      	sub	sp, #48	@ 0x30
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d102      	bne.n	8003a80 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	f000 bc48 	b.w	8004310 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0301 	and.w	r3, r3, #1
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	f000 8088 	beq.w	8003b9e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a8e:	4b99      	ldr	r3, [pc, #612]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003a90:	691b      	ldr	r3, [r3, #16]
 8003a92:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003a98:	4b96      	ldr	r3, [pc, #600]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003a9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003aa0:	2b10      	cmp	r3, #16
 8003aa2:	d007      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x48>
 8003aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003aa6:	2b18      	cmp	r3, #24
 8003aa8:	d111      	bne.n	8003ace <HAL_RCC_OscConfig+0x62>
 8003aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aac:	f003 0303 	and.w	r3, r3, #3
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	d10c      	bne.n	8003ace <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ab4:	4b8f      	ldr	r3, [pc, #572]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d06d      	beq.n	8003b9c <HAL_RCC_OscConfig+0x130>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d169      	bne.n	8003b9c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	f000 bc21 	b.w	8004310 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ad6:	d106      	bne.n	8003ae6 <HAL_RCC_OscConfig+0x7a>
 8003ad8:	4b86      	ldr	r3, [pc, #536]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a85      	ldr	r2, [pc, #532]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003ade:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ae2:	6013      	str	r3, [r2, #0]
 8003ae4:	e02e      	b.n	8003b44 <HAL_RCC_OscConfig+0xd8>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d10c      	bne.n	8003b08 <HAL_RCC_OscConfig+0x9c>
 8003aee:	4b81      	ldr	r3, [pc, #516]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a80      	ldr	r2, [pc, #512]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003af4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003af8:	6013      	str	r3, [r2, #0]
 8003afa:	4b7e      	ldr	r3, [pc, #504]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a7d      	ldr	r2, [pc, #500]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003b00:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b04:	6013      	str	r3, [r2, #0]
 8003b06:	e01d      	b.n	8003b44 <HAL_RCC_OscConfig+0xd8>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b10:	d10c      	bne.n	8003b2c <HAL_RCC_OscConfig+0xc0>
 8003b12:	4b78      	ldr	r3, [pc, #480]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a77      	ldr	r2, [pc, #476]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003b18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b1c:	6013      	str	r3, [r2, #0]
 8003b1e:	4b75      	ldr	r3, [pc, #468]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a74      	ldr	r2, [pc, #464]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003b24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b28:	6013      	str	r3, [r2, #0]
 8003b2a:	e00b      	b.n	8003b44 <HAL_RCC_OscConfig+0xd8>
 8003b2c:	4b71      	ldr	r3, [pc, #452]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a70      	ldr	r2, [pc, #448]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003b32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b36:	6013      	str	r3, [r2, #0]
 8003b38:	4b6e      	ldr	r3, [pc, #440]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a6d      	ldr	r2, [pc, #436]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003b3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d013      	beq.n	8003b74 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b4c:	f7fd f8d0 	bl	8000cf0 <HAL_GetTick>
 8003b50:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003b52:	e008      	b.n	8003b66 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b54:	f7fd f8cc 	bl	8000cf0 <HAL_GetTick>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	2b64      	cmp	r3, #100	@ 0x64
 8003b60:	d901      	bls.n	8003b66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e3d4      	b.n	8004310 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003b66:	4b63      	ldr	r3, [pc, #396]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d0f0      	beq.n	8003b54 <HAL_RCC_OscConfig+0xe8>
 8003b72:	e014      	b.n	8003b9e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b74:	f7fd f8bc 	bl	8000cf0 <HAL_GetTick>
 8003b78:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003b7a:	e008      	b.n	8003b8e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b7c:	f7fd f8b8 	bl	8000cf0 <HAL_GetTick>
 8003b80:	4602      	mov	r2, r0
 8003b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	2b64      	cmp	r3, #100	@ 0x64
 8003b88:	d901      	bls.n	8003b8e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	e3c0      	b.n	8004310 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003b8e:	4b59      	ldr	r3, [pc, #356]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d1f0      	bne.n	8003b7c <HAL_RCC_OscConfig+0x110>
 8003b9a:	e000      	b.n	8003b9e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 0302 	and.w	r3, r3, #2
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	f000 80ca 	beq.w	8003d40 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bac:	4b51      	ldr	r3, [pc, #324]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003bae:	691b      	ldr	r3, [r3, #16]
 8003bb0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003bb4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003bb6:	4b4f      	ldr	r3, [pc, #316]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bba:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003bbc:	6a3b      	ldr	r3, [r7, #32]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d007      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x166>
 8003bc2:	6a3b      	ldr	r3, [r7, #32]
 8003bc4:	2b18      	cmp	r3, #24
 8003bc6:	d156      	bne.n	8003c76 <HAL_RCC_OscConfig+0x20a>
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	f003 0303 	and.w	r3, r3, #3
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d151      	bne.n	8003c76 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003bd2:	4b48      	ldr	r3, [pc, #288]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f003 0304 	and.w	r3, r3, #4
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d005      	beq.n	8003bea <HAL_RCC_OscConfig+0x17e>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d101      	bne.n	8003bea <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e392      	b.n	8004310 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003bea:	4b42      	ldr	r3, [pc, #264]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f023 0219 	bic.w	r2, r3, #25
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	68db      	ldr	r3, [r3, #12]
 8003bf6:	493f      	ldr	r1, [pc, #252]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bfc:	f7fd f878 	bl	8000cf0 <HAL_GetTick>
 8003c00:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c02:	e008      	b.n	8003c16 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c04:	f7fd f874 	bl	8000cf0 <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	2b02      	cmp	r3, #2
 8003c10:	d901      	bls.n	8003c16 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e37c      	b.n	8004310 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c16:	4b37      	ldr	r3, [pc, #220]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0304 	and.w	r3, r3, #4
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d0f0      	beq.n	8003c04 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c22:	f7fd f895 	bl	8000d50 <HAL_GetREVID>
 8003c26:	4603      	mov	r3, r0
 8003c28:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d817      	bhi.n	8003c60 <HAL_RCC_OscConfig+0x1f4>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	691b      	ldr	r3, [r3, #16]
 8003c34:	2b40      	cmp	r3, #64	@ 0x40
 8003c36:	d108      	bne.n	8003c4a <HAL_RCC_OscConfig+0x1de>
 8003c38:	4b2e      	ldr	r3, [pc, #184]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003c40:	4a2c      	ldr	r2, [pc, #176]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003c42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c46:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c48:	e07a      	b.n	8003d40 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c4a:	4b2a      	ldr	r3, [pc, #168]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	691b      	ldr	r3, [r3, #16]
 8003c56:	031b      	lsls	r3, r3, #12
 8003c58:	4926      	ldr	r1, [pc, #152]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c5e:	e06f      	b.n	8003d40 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c60:	4b24      	ldr	r3, [pc, #144]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	691b      	ldr	r3, [r3, #16]
 8003c6c:	061b      	lsls	r3, r3, #24
 8003c6e:	4921      	ldr	r1, [pc, #132]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003c70:	4313      	orrs	r3, r2
 8003c72:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c74:	e064      	b.n	8003d40 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d047      	beq.n	8003d0e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003c7e:	4b1d      	ldr	r3, [pc, #116]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f023 0219 	bic.w	r2, r3, #25
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	68db      	ldr	r3, [r3, #12]
 8003c8a:	491a      	ldr	r1, [pc, #104]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c90:	f7fd f82e 	bl	8000cf0 <HAL_GetTick>
 8003c94:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c96:	e008      	b.n	8003caa <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c98:	f7fd f82a 	bl	8000cf0 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d901      	bls.n	8003caa <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e332      	b.n	8004310 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003caa:	4b12      	ldr	r3, [pc, #72]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0304 	and.w	r3, r3, #4
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d0f0      	beq.n	8003c98 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cb6:	f7fd f84b 	bl	8000d50 <HAL_GetREVID>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d819      	bhi.n	8003cf8 <HAL_RCC_OscConfig+0x28c>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	2b40      	cmp	r3, #64	@ 0x40
 8003cca:	d108      	bne.n	8003cde <HAL_RCC_OscConfig+0x272>
 8003ccc:	4b09      	ldr	r3, [pc, #36]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003cd4:	4a07      	ldr	r2, [pc, #28]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003cd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cda:	6053      	str	r3, [r2, #4]
 8003cdc:	e030      	b.n	8003d40 <HAL_RCC_OscConfig+0x2d4>
 8003cde:	4b05      	ldr	r3, [pc, #20]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	691b      	ldr	r3, [r3, #16]
 8003cea:	031b      	lsls	r3, r3, #12
 8003cec:	4901      	ldr	r1, [pc, #4]	@ (8003cf4 <HAL_RCC_OscConfig+0x288>)
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	604b      	str	r3, [r1, #4]
 8003cf2:	e025      	b.n	8003d40 <HAL_RCC_OscConfig+0x2d4>
 8003cf4:	58024400 	.word	0x58024400
 8003cf8:	4b9a      	ldr	r3, [pc, #616]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	061b      	lsls	r3, r3, #24
 8003d06:	4997      	ldr	r1, [pc, #604]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	604b      	str	r3, [r1, #4]
 8003d0c:	e018      	b.n	8003d40 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d0e:	4b95      	ldr	r3, [pc, #596]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a94      	ldr	r2, [pc, #592]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003d14:	f023 0301 	bic.w	r3, r3, #1
 8003d18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d1a:	f7fc ffe9 	bl	8000cf0 <HAL_GetTick>
 8003d1e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003d20:	e008      	b.n	8003d34 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d22:	f7fc ffe5 	bl	8000cf0 <HAL_GetTick>
 8003d26:	4602      	mov	r2, r0
 8003d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d2a:	1ad3      	subs	r3, r2, r3
 8003d2c:	2b02      	cmp	r3, #2
 8003d2e:	d901      	bls.n	8003d34 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003d30:	2303      	movs	r3, #3
 8003d32:	e2ed      	b.n	8004310 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003d34:	4b8b      	ldr	r3, [pc, #556]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0304 	and.w	r3, r3, #4
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d1f0      	bne.n	8003d22 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0310 	and.w	r3, r3, #16
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	f000 80a9 	beq.w	8003ea0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d4e:	4b85      	ldr	r3, [pc, #532]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003d50:	691b      	ldr	r3, [r3, #16]
 8003d52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003d56:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003d58:	4b82      	ldr	r3, [pc, #520]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d5c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003d5e:	69bb      	ldr	r3, [r7, #24]
 8003d60:	2b08      	cmp	r3, #8
 8003d62:	d007      	beq.n	8003d74 <HAL_RCC_OscConfig+0x308>
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	2b18      	cmp	r3, #24
 8003d68:	d13a      	bne.n	8003de0 <HAL_RCC_OscConfig+0x374>
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	f003 0303 	and.w	r3, r3, #3
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d135      	bne.n	8003de0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003d74:	4b7b      	ldr	r3, [pc, #492]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d005      	beq.n	8003d8c <HAL_RCC_OscConfig+0x320>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	69db      	ldr	r3, [r3, #28]
 8003d84:	2b80      	cmp	r3, #128	@ 0x80
 8003d86:	d001      	beq.n	8003d8c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e2c1      	b.n	8004310 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003d8c:	f7fc ffe0 	bl	8000d50 <HAL_GetREVID>
 8003d90:	4603      	mov	r3, r0
 8003d92:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d817      	bhi.n	8003dca <HAL_RCC_OscConfig+0x35e>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6a1b      	ldr	r3, [r3, #32]
 8003d9e:	2b20      	cmp	r3, #32
 8003da0:	d108      	bne.n	8003db4 <HAL_RCC_OscConfig+0x348>
 8003da2:	4b70      	ldr	r3, [pc, #448]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003daa:	4a6e      	ldr	r2, [pc, #440]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003dac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003db0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003db2:	e075      	b.n	8003ea0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003db4:	4b6b      	ldr	r3, [pc, #428]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6a1b      	ldr	r3, [r3, #32]
 8003dc0:	069b      	lsls	r3, r3, #26
 8003dc2:	4968      	ldr	r1, [pc, #416]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003dc8:	e06a      	b.n	8003ea0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003dca:	4b66      	ldr	r3, [pc, #408]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003dcc:	68db      	ldr	r3, [r3, #12]
 8003dce:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	061b      	lsls	r3, r3, #24
 8003dd8:	4962      	ldr	r1, [pc, #392]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003dde:	e05f      	b.n	8003ea0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	69db      	ldr	r3, [r3, #28]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d042      	beq.n	8003e6e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003de8:	4b5e      	ldr	r3, [pc, #376]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a5d      	ldr	r2, [pc, #372]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003dee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003df2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df4:	f7fc ff7c 	bl	8000cf0 <HAL_GetTick>
 8003df8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003dfa:	e008      	b.n	8003e0e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003dfc:	f7fc ff78 	bl	8000cf0 <HAL_GetTick>
 8003e00:	4602      	mov	r2, r0
 8003e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	2b02      	cmp	r3, #2
 8003e08:	d901      	bls.n	8003e0e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	e280      	b.n	8004310 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003e0e:	4b55      	ldr	r3, [pc, #340]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d0f0      	beq.n	8003dfc <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003e1a:	f7fc ff99 	bl	8000d50 <HAL_GetREVID>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d817      	bhi.n	8003e58 <HAL_RCC_OscConfig+0x3ec>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6a1b      	ldr	r3, [r3, #32]
 8003e2c:	2b20      	cmp	r3, #32
 8003e2e:	d108      	bne.n	8003e42 <HAL_RCC_OscConfig+0x3d6>
 8003e30:	4b4c      	ldr	r3, [pc, #304]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003e38:	4a4a      	ldr	r2, [pc, #296]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003e3a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003e3e:	6053      	str	r3, [r2, #4]
 8003e40:	e02e      	b.n	8003ea0 <HAL_RCC_OscConfig+0x434>
 8003e42:	4b48      	ldr	r3, [pc, #288]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6a1b      	ldr	r3, [r3, #32]
 8003e4e:	069b      	lsls	r3, r3, #26
 8003e50:	4944      	ldr	r1, [pc, #272]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003e52:	4313      	orrs	r3, r2
 8003e54:	604b      	str	r3, [r1, #4]
 8003e56:	e023      	b.n	8003ea0 <HAL_RCC_OscConfig+0x434>
 8003e58:	4b42      	ldr	r3, [pc, #264]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6a1b      	ldr	r3, [r3, #32]
 8003e64:	061b      	lsls	r3, r3, #24
 8003e66:	493f      	ldr	r1, [pc, #252]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	60cb      	str	r3, [r1, #12]
 8003e6c:	e018      	b.n	8003ea0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003e6e:	4b3d      	ldr	r3, [pc, #244]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a3c      	ldr	r2, [pc, #240]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003e74:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e7a:	f7fc ff39 	bl	8000cf0 <HAL_GetTick>
 8003e7e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003e80:	e008      	b.n	8003e94 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003e82:	f7fc ff35 	bl	8000cf0 <HAL_GetTick>
 8003e86:	4602      	mov	r2, r0
 8003e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e8a:	1ad3      	subs	r3, r2, r3
 8003e8c:	2b02      	cmp	r3, #2
 8003e8e:	d901      	bls.n	8003e94 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e90:	2303      	movs	r3, #3
 8003e92:	e23d      	b.n	8004310 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003e94:	4b33      	ldr	r3, [pc, #204]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d1f0      	bne.n	8003e82 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0308 	and.w	r3, r3, #8
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d036      	beq.n	8003f1a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	695b      	ldr	r3, [r3, #20]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d019      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003eb4:	4b2b      	ldr	r3, [pc, #172]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003eb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003eb8:	4a2a      	ldr	r2, [pc, #168]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003eba:	f043 0301 	orr.w	r3, r3, #1
 8003ebe:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ec0:	f7fc ff16 	bl	8000cf0 <HAL_GetTick>
 8003ec4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003ec6:	e008      	b.n	8003eda <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ec8:	f7fc ff12 	bl	8000cf0 <HAL_GetTick>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d901      	bls.n	8003eda <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e21a      	b.n	8004310 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003eda:	4b22      	ldr	r3, [pc, #136]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003edc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ede:	f003 0302 	and.w	r3, r3, #2
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d0f0      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x45c>
 8003ee6:	e018      	b.n	8003f1a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ee8:	4b1e      	ldr	r3, [pc, #120]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003eea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003eec:	4a1d      	ldr	r2, [pc, #116]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003eee:	f023 0301 	bic.w	r3, r3, #1
 8003ef2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ef4:	f7fc fefc 	bl	8000cf0 <HAL_GetTick>
 8003ef8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003efa:	e008      	b.n	8003f0e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003efc:	f7fc fef8 	bl	8000cf0 <HAL_GetTick>
 8003f00:	4602      	mov	r2, r0
 8003f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f04:	1ad3      	subs	r3, r2, r3
 8003f06:	2b02      	cmp	r3, #2
 8003f08:	d901      	bls.n	8003f0e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003f0a:	2303      	movs	r3, #3
 8003f0c:	e200      	b.n	8004310 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003f0e:	4b15      	ldr	r3, [pc, #84]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003f10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f12:	f003 0302 	and.w	r3, r3, #2
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d1f0      	bne.n	8003efc <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0320 	and.w	r3, r3, #32
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d039      	beq.n	8003f9a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	699b      	ldr	r3, [r3, #24]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d01c      	beq.n	8003f68 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a0c      	ldr	r2, [pc, #48]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003f34:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003f38:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003f3a:	f7fc fed9 	bl	8000cf0 <HAL_GetTick>
 8003f3e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003f40:	e008      	b.n	8003f54 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f42:	f7fc fed5 	bl	8000cf0 <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d901      	bls.n	8003f54 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e1dd      	b.n	8004310 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003f54:	4b03      	ldr	r3, [pc, #12]	@ (8003f64 <HAL_RCC_OscConfig+0x4f8>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d0f0      	beq.n	8003f42 <HAL_RCC_OscConfig+0x4d6>
 8003f60:	e01b      	b.n	8003f9a <HAL_RCC_OscConfig+0x52e>
 8003f62:	bf00      	nop
 8003f64:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003f68:	4b9b      	ldr	r3, [pc, #620]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a9a      	ldr	r2, [pc, #616]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8003f6e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003f72:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003f74:	f7fc febc 	bl	8000cf0 <HAL_GetTick>
 8003f78:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003f7a:	e008      	b.n	8003f8e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f7c:	f7fc feb8 	bl	8000cf0 <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	2b02      	cmp	r3, #2
 8003f88:	d901      	bls.n	8003f8e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e1c0      	b.n	8004310 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003f8e:	4b92      	ldr	r3, [pc, #584]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d1f0      	bne.n	8003f7c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f003 0304 	and.w	r3, r3, #4
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	f000 8081 	beq.w	80040aa <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003fa8:	4b8c      	ldr	r3, [pc, #560]	@ (80041dc <HAL_RCC_OscConfig+0x770>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a8b      	ldr	r2, [pc, #556]	@ (80041dc <HAL_RCC_OscConfig+0x770>)
 8003fae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fb2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003fb4:	f7fc fe9c 	bl	8000cf0 <HAL_GetTick>
 8003fb8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003fba:	e008      	b.n	8003fce <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fbc:	f7fc fe98 	bl	8000cf0 <HAL_GetTick>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	2b64      	cmp	r3, #100	@ 0x64
 8003fc8:	d901      	bls.n	8003fce <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003fca:	2303      	movs	r3, #3
 8003fcc:	e1a0      	b.n	8004310 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003fce:	4b83      	ldr	r3, [pc, #524]	@ (80041dc <HAL_RCC_OscConfig+0x770>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d0f0      	beq.n	8003fbc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d106      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x584>
 8003fe2:	4b7d      	ldr	r3, [pc, #500]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8003fe4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fe6:	4a7c      	ldr	r2, [pc, #496]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8003fe8:	f043 0301 	orr.w	r3, r3, #1
 8003fec:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fee:	e02d      	b.n	800404c <HAL_RCC_OscConfig+0x5e0>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d10c      	bne.n	8004012 <HAL_RCC_OscConfig+0x5a6>
 8003ff8:	4b77      	ldr	r3, [pc, #476]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8003ffa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ffc:	4a76      	ldr	r2, [pc, #472]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8003ffe:	f023 0301 	bic.w	r3, r3, #1
 8004002:	6713      	str	r3, [r2, #112]	@ 0x70
 8004004:	4b74      	ldr	r3, [pc, #464]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8004006:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004008:	4a73      	ldr	r2, [pc, #460]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 800400a:	f023 0304 	bic.w	r3, r3, #4
 800400e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004010:	e01c      	b.n	800404c <HAL_RCC_OscConfig+0x5e0>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	2b05      	cmp	r3, #5
 8004018:	d10c      	bne.n	8004034 <HAL_RCC_OscConfig+0x5c8>
 800401a:	4b6f      	ldr	r3, [pc, #444]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 800401c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800401e:	4a6e      	ldr	r2, [pc, #440]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8004020:	f043 0304 	orr.w	r3, r3, #4
 8004024:	6713      	str	r3, [r2, #112]	@ 0x70
 8004026:	4b6c      	ldr	r3, [pc, #432]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8004028:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800402a:	4a6b      	ldr	r2, [pc, #428]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 800402c:	f043 0301 	orr.w	r3, r3, #1
 8004030:	6713      	str	r3, [r2, #112]	@ 0x70
 8004032:	e00b      	b.n	800404c <HAL_RCC_OscConfig+0x5e0>
 8004034:	4b68      	ldr	r3, [pc, #416]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8004036:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004038:	4a67      	ldr	r2, [pc, #412]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 800403a:	f023 0301 	bic.w	r3, r3, #1
 800403e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004040:	4b65      	ldr	r3, [pc, #404]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8004042:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004044:	4a64      	ldr	r2, [pc, #400]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8004046:	f023 0304 	bic.w	r3, r3, #4
 800404a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d015      	beq.n	8004080 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004054:	f7fc fe4c 	bl	8000cf0 <HAL_GetTick>
 8004058:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800405a:	e00a      	b.n	8004072 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800405c:	f7fc fe48 	bl	8000cf0 <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	f241 3288 	movw	r2, #5000	@ 0x1388
 800406a:	4293      	cmp	r3, r2
 800406c:	d901      	bls.n	8004072 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e14e      	b.n	8004310 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004072:	4b59      	ldr	r3, [pc, #356]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8004074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004076:	f003 0302 	and.w	r3, r3, #2
 800407a:	2b00      	cmp	r3, #0
 800407c:	d0ee      	beq.n	800405c <HAL_RCC_OscConfig+0x5f0>
 800407e:	e014      	b.n	80040aa <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004080:	f7fc fe36 	bl	8000cf0 <HAL_GetTick>
 8004084:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004086:	e00a      	b.n	800409e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004088:	f7fc fe32 	bl	8000cf0 <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004096:	4293      	cmp	r3, r2
 8004098:	d901      	bls.n	800409e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e138      	b.n	8004310 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800409e:	4b4e      	ldr	r3, [pc, #312]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 80040a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040a2:	f003 0302 	and.w	r3, r3, #2
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d1ee      	bne.n	8004088 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	f000 812d 	beq.w	800430e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80040b4:	4b48      	ldr	r3, [pc, #288]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 80040b6:	691b      	ldr	r3, [r3, #16]
 80040b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80040bc:	2b18      	cmp	r3, #24
 80040be:	f000 80bd 	beq.w	800423c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c6:	2b02      	cmp	r3, #2
 80040c8:	f040 809e 	bne.w	8004208 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040cc:	4b42      	ldr	r3, [pc, #264]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a41      	ldr	r2, [pc, #260]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 80040d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80040d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040d8:	f7fc fe0a 	bl	8000cf0 <HAL_GetTick>
 80040dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80040de:	e008      	b.n	80040f2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040e0:	f7fc fe06 	bl	8000cf0 <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	2b02      	cmp	r3, #2
 80040ec:	d901      	bls.n	80040f2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80040ee:	2303      	movs	r3, #3
 80040f0:	e10e      	b.n	8004310 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80040f2:	4b39      	ldr	r3, [pc, #228]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d1f0      	bne.n	80040e0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040fe:	4b36      	ldr	r3, [pc, #216]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8004100:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004102:	4b37      	ldr	r3, [pc, #220]	@ (80041e0 <HAL_RCC_OscConfig+0x774>)
 8004104:	4013      	ands	r3, r2
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800410e:	0112      	lsls	r2, r2, #4
 8004110:	430a      	orrs	r2, r1
 8004112:	4931      	ldr	r1, [pc, #196]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8004114:	4313      	orrs	r3, r2
 8004116:	628b      	str	r3, [r1, #40]	@ 0x28
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800411c:	3b01      	subs	r3, #1
 800411e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004126:	3b01      	subs	r3, #1
 8004128:	025b      	lsls	r3, r3, #9
 800412a:	b29b      	uxth	r3, r3
 800412c:	431a      	orrs	r2, r3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004132:	3b01      	subs	r3, #1
 8004134:	041b      	lsls	r3, r3, #16
 8004136:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800413a:	431a      	orrs	r2, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004140:	3b01      	subs	r3, #1
 8004142:	061b      	lsls	r3, r3, #24
 8004144:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004148:	4923      	ldr	r1, [pc, #140]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 800414a:	4313      	orrs	r3, r2
 800414c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800414e:	4b22      	ldr	r3, [pc, #136]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8004150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004152:	4a21      	ldr	r2, [pc, #132]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8004154:	f023 0301 	bic.w	r3, r3, #1
 8004158:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800415a:	4b1f      	ldr	r3, [pc, #124]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 800415c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800415e:	4b21      	ldr	r3, [pc, #132]	@ (80041e4 <HAL_RCC_OscConfig+0x778>)
 8004160:	4013      	ands	r3, r2
 8004162:	687a      	ldr	r2, [r7, #4]
 8004164:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004166:	00d2      	lsls	r2, r2, #3
 8004168:	491b      	ldr	r1, [pc, #108]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 800416a:	4313      	orrs	r3, r2
 800416c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800416e:	4b1a      	ldr	r3, [pc, #104]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8004170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004172:	f023 020c 	bic.w	r2, r3, #12
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800417a:	4917      	ldr	r1, [pc, #92]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 800417c:	4313      	orrs	r3, r2
 800417e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004180:	4b15      	ldr	r3, [pc, #84]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8004182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004184:	f023 0202 	bic.w	r2, r3, #2
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800418c:	4912      	ldr	r1, [pc, #72]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 800418e:	4313      	orrs	r3, r2
 8004190:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004192:	4b11      	ldr	r3, [pc, #68]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8004194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004196:	4a10      	ldr	r2, [pc, #64]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 8004198:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800419c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800419e:	4b0e      	ldr	r3, [pc, #56]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 80041a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041a2:	4a0d      	ldr	r2, [pc, #52]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 80041a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80041aa:	4b0b      	ldr	r3, [pc, #44]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 80041ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ae:	4a0a      	ldr	r2, [pc, #40]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 80041b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80041b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80041b6:	4b08      	ldr	r3, [pc, #32]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 80041b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ba:	4a07      	ldr	r2, [pc, #28]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 80041bc:	f043 0301 	orr.w	r3, r3, #1
 80041c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041c2:	4b05      	ldr	r3, [pc, #20]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a04      	ldr	r2, [pc, #16]	@ (80041d8 <HAL_RCC_OscConfig+0x76c>)
 80041c8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ce:	f7fc fd8f 	bl	8000cf0 <HAL_GetTick>
 80041d2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80041d4:	e011      	b.n	80041fa <HAL_RCC_OscConfig+0x78e>
 80041d6:	bf00      	nop
 80041d8:	58024400 	.word	0x58024400
 80041dc:	58024800 	.word	0x58024800
 80041e0:	fffffc0c 	.word	0xfffffc0c
 80041e4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041e8:	f7fc fd82 	bl	8000cf0 <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d901      	bls.n	80041fa <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e08a      	b.n	8004310 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80041fa:	4b47      	ldr	r3, [pc, #284]	@ (8004318 <HAL_RCC_OscConfig+0x8ac>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004202:	2b00      	cmp	r3, #0
 8004204:	d0f0      	beq.n	80041e8 <HAL_RCC_OscConfig+0x77c>
 8004206:	e082      	b.n	800430e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004208:	4b43      	ldr	r3, [pc, #268]	@ (8004318 <HAL_RCC_OscConfig+0x8ac>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a42      	ldr	r2, [pc, #264]	@ (8004318 <HAL_RCC_OscConfig+0x8ac>)
 800420e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004212:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004214:	f7fc fd6c 	bl	8000cf0 <HAL_GetTick>
 8004218:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800421a:	e008      	b.n	800422e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800421c:	f7fc fd68 	bl	8000cf0 <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	2b02      	cmp	r3, #2
 8004228:	d901      	bls.n	800422e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e070      	b.n	8004310 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800422e:	4b3a      	ldr	r3, [pc, #232]	@ (8004318 <HAL_RCC_OscConfig+0x8ac>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1f0      	bne.n	800421c <HAL_RCC_OscConfig+0x7b0>
 800423a:	e068      	b.n	800430e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800423c:	4b36      	ldr	r3, [pc, #216]	@ (8004318 <HAL_RCC_OscConfig+0x8ac>)
 800423e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004240:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004242:	4b35      	ldr	r3, [pc, #212]	@ (8004318 <HAL_RCC_OscConfig+0x8ac>)
 8004244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004246:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800424c:	2b01      	cmp	r3, #1
 800424e:	d031      	beq.n	80042b4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	f003 0203 	and.w	r2, r3, #3
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800425a:	429a      	cmp	r2, r3
 800425c:	d12a      	bne.n	80042b4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	091b      	lsrs	r3, r3, #4
 8004262:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800426a:	429a      	cmp	r2, r3
 800426c:	d122      	bne.n	80042b4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004278:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800427a:	429a      	cmp	r2, r3
 800427c:	d11a      	bne.n	80042b4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	0a5b      	lsrs	r3, r3, #9
 8004282:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800428a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800428c:	429a      	cmp	r2, r3
 800428e:	d111      	bne.n	80042b4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	0c1b      	lsrs	r3, r3, #16
 8004294:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800429c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800429e:	429a      	cmp	r2, r3
 80042a0:	d108      	bne.n	80042b4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	0e1b      	lsrs	r3, r3, #24
 80042a6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ae:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d001      	beq.n	80042b8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	e02b      	b.n	8004310 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80042b8:	4b17      	ldr	r3, [pc, #92]	@ (8004318 <HAL_RCC_OscConfig+0x8ac>)
 80042ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042bc:	08db      	lsrs	r3, r3, #3
 80042be:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80042c2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042c8:	693a      	ldr	r2, [r7, #16]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d01f      	beq.n	800430e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80042ce:	4b12      	ldr	r3, [pc, #72]	@ (8004318 <HAL_RCC_OscConfig+0x8ac>)
 80042d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d2:	4a11      	ldr	r2, [pc, #68]	@ (8004318 <HAL_RCC_OscConfig+0x8ac>)
 80042d4:	f023 0301 	bic.w	r3, r3, #1
 80042d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80042da:	f7fc fd09 	bl	8000cf0 <HAL_GetTick>
 80042de:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80042e0:	bf00      	nop
 80042e2:	f7fc fd05 	bl	8000cf0 <HAL_GetTick>
 80042e6:	4602      	mov	r2, r0
 80042e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d0f9      	beq.n	80042e2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80042ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004318 <HAL_RCC_OscConfig+0x8ac>)
 80042f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042f2:	4b0a      	ldr	r3, [pc, #40]	@ (800431c <HAL_RCC_OscConfig+0x8b0>)
 80042f4:	4013      	ands	r3, r2
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80042fa:	00d2      	lsls	r2, r2, #3
 80042fc:	4906      	ldr	r1, [pc, #24]	@ (8004318 <HAL_RCC_OscConfig+0x8ac>)
 80042fe:	4313      	orrs	r3, r2
 8004300:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004302:	4b05      	ldr	r3, [pc, #20]	@ (8004318 <HAL_RCC_OscConfig+0x8ac>)
 8004304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004306:	4a04      	ldr	r2, [pc, #16]	@ (8004318 <HAL_RCC_OscConfig+0x8ac>)
 8004308:	f043 0301 	orr.w	r3, r3, #1
 800430c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800430e:	2300      	movs	r3, #0
}
 8004310:	4618      	mov	r0, r3
 8004312:	3730      	adds	r7, #48	@ 0x30
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}
 8004318:	58024400 	.word	0x58024400
 800431c:	ffff0007 	.word	0xffff0007

08004320 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b086      	sub	sp, #24
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d101      	bne.n	8004334 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e19c      	b.n	800466e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004334:	4b8a      	ldr	r3, [pc, #552]	@ (8004560 <HAL_RCC_ClockConfig+0x240>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 030f 	and.w	r3, r3, #15
 800433c:	683a      	ldr	r2, [r7, #0]
 800433e:	429a      	cmp	r2, r3
 8004340:	d910      	bls.n	8004364 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004342:	4b87      	ldr	r3, [pc, #540]	@ (8004560 <HAL_RCC_ClockConfig+0x240>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f023 020f 	bic.w	r2, r3, #15
 800434a:	4985      	ldr	r1, [pc, #532]	@ (8004560 <HAL_RCC_ClockConfig+0x240>)
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	4313      	orrs	r3, r2
 8004350:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004352:	4b83      	ldr	r3, [pc, #524]	@ (8004560 <HAL_RCC_ClockConfig+0x240>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 030f 	and.w	r3, r3, #15
 800435a:	683a      	ldr	r2, [r7, #0]
 800435c:	429a      	cmp	r2, r3
 800435e:	d001      	beq.n	8004364 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e184      	b.n	800466e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 0304 	and.w	r3, r3, #4
 800436c:	2b00      	cmp	r3, #0
 800436e:	d010      	beq.n	8004392 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	691a      	ldr	r2, [r3, #16]
 8004374:	4b7b      	ldr	r3, [pc, #492]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 8004376:	699b      	ldr	r3, [r3, #24]
 8004378:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800437c:	429a      	cmp	r2, r3
 800437e:	d908      	bls.n	8004392 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004380:	4b78      	ldr	r3, [pc, #480]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 8004382:	699b      	ldr	r3, [r3, #24]
 8004384:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	691b      	ldr	r3, [r3, #16]
 800438c:	4975      	ldr	r1, [pc, #468]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 800438e:	4313      	orrs	r3, r2
 8004390:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f003 0308 	and.w	r3, r3, #8
 800439a:	2b00      	cmp	r3, #0
 800439c:	d010      	beq.n	80043c0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	695a      	ldr	r2, [r3, #20]
 80043a2:	4b70      	ldr	r3, [pc, #448]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 80043a4:	69db      	ldr	r3, [r3, #28]
 80043a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80043aa:	429a      	cmp	r2, r3
 80043ac:	d908      	bls.n	80043c0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80043ae:	4b6d      	ldr	r3, [pc, #436]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 80043b0:	69db      	ldr	r3, [r3, #28]
 80043b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	695b      	ldr	r3, [r3, #20]
 80043ba:	496a      	ldr	r1, [pc, #424]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 80043bc:	4313      	orrs	r3, r2
 80043be:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0310 	and.w	r3, r3, #16
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d010      	beq.n	80043ee <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	699a      	ldr	r2, [r3, #24]
 80043d0:	4b64      	ldr	r3, [pc, #400]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 80043d2:	69db      	ldr	r3, [r3, #28]
 80043d4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80043d8:	429a      	cmp	r2, r3
 80043da:	d908      	bls.n	80043ee <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80043dc:	4b61      	ldr	r3, [pc, #388]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 80043de:	69db      	ldr	r3, [r3, #28]
 80043e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	699b      	ldr	r3, [r3, #24]
 80043e8:	495e      	ldr	r1, [pc, #376]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 80043ea:	4313      	orrs	r3, r2
 80043ec:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0320 	and.w	r3, r3, #32
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d010      	beq.n	800441c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	69da      	ldr	r2, [r3, #28]
 80043fe:	4b59      	ldr	r3, [pc, #356]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 8004400:	6a1b      	ldr	r3, [r3, #32]
 8004402:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004406:	429a      	cmp	r2, r3
 8004408:	d908      	bls.n	800441c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800440a:	4b56      	ldr	r3, [pc, #344]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 800440c:	6a1b      	ldr	r3, [r3, #32]
 800440e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	69db      	ldr	r3, [r3, #28]
 8004416:	4953      	ldr	r1, [pc, #332]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 8004418:	4313      	orrs	r3, r2
 800441a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 0302 	and.w	r3, r3, #2
 8004424:	2b00      	cmp	r3, #0
 8004426:	d010      	beq.n	800444a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	68da      	ldr	r2, [r3, #12]
 800442c:	4b4d      	ldr	r3, [pc, #308]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 800442e:	699b      	ldr	r3, [r3, #24]
 8004430:	f003 030f 	and.w	r3, r3, #15
 8004434:	429a      	cmp	r2, r3
 8004436:	d908      	bls.n	800444a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004438:	4b4a      	ldr	r3, [pc, #296]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 800443a:	699b      	ldr	r3, [r3, #24]
 800443c:	f023 020f 	bic.w	r2, r3, #15
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	4947      	ldr	r1, [pc, #284]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 8004446:	4313      	orrs	r3, r2
 8004448:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0301 	and.w	r3, r3, #1
 8004452:	2b00      	cmp	r3, #0
 8004454:	d055      	beq.n	8004502 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004456:	4b43      	ldr	r3, [pc, #268]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 8004458:	699b      	ldr	r3, [r3, #24]
 800445a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	4940      	ldr	r1, [pc, #256]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 8004464:	4313      	orrs	r3, r2
 8004466:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	2b02      	cmp	r3, #2
 800446e:	d107      	bne.n	8004480 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004470:	4b3c      	ldr	r3, [pc, #240]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004478:	2b00      	cmp	r3, #0
 800447a:	d121      	bne.n	80044c0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e0f6      	b.n	800466e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	2b03      	cmp	r3, #3
 8004486:	d107      	bne.n	8004498 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004488:	4b36      	ldr	r3, [pc, #216]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004490:	2b00      	cmp	r3, #0
 8004492:	d115      	bne.n	80044c0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e0ea      	b.n	800466e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	2b01      	cmp	r3, #1
 800449e:	d107      	bne.n	80044b0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80044a0:	4b30      	ldr	r3, [pc, #192]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d109      	bne.n	80044c0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	e0de      	b.n	800466e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044b0:	4b2c      	ldr	r3, [pc, #176]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 0304 	and.w	r3, r3, #4
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d101      	bne.n	80044c0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e0d6      	b.n	800466e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80044c0:	4b28      	ldr	r3, [pc, #160]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 80044c2:	691b      	ldr	r3, [r3, #16]
 80044c4:	f023 0207 	bic.w	r2, r3, #7
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	4925      	ldr	r1, [pc, #148]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 80044ce:	4313      	orrs	r3, r2
 80044d0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044d2:	f7fc fc0d 	bl	8000cf0 <HAL_GetTick>
 80044d6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044d8:	e00a      	b.n	80044f0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044da:	f7fc fc09 	bl	8000cf0 <HAL_GetTick>
 80044de:	4602      	mov	r2, r0
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d901      	bls.n	80044f0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80044ec:	2303      	movs	r3, #3
 80044ee:	e0be      	b.n	800466e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044f0:	4b1c      	ldr	r3, [pc, #112]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 80044f2:	691b      	ldr	r3, [r3, #16]
 80044f4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	00db      	lsls	r3, r3, #3
 80044fe:	429a      	cmp	r2, r3
 8004500:	d1eb      	bne.n	80044da <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0302 	and.w	r3, r3, #2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d010      	beq.n	8004530 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	68da      	ldr	r2, [r3, #12]
 8004512:	4b14      	ldr	r3, [pc, #80]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 8004514:	699b      	ldr	r3, [r3, #24]
 8004516:	f003 030f 	and.w	r3, r3, #15
 800451a:	429a      	cmp	r2, r3
 800451c:	d208      	bcs.n	8004530 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800451e:	4b11      	ldr	r3, [pc, #68]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 8004520:	699b      	ldr	r3, [r3, #24]
 8004522:	f023 020f 	bic.w	r2, r3, #15
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	68db      	ldr	r3, [r3, #12]
 800452a:	490e      	ldr	r1, [pc, #56]	@ (8004564 <HAL_RCC_ClockConfig+0x244>)
 800452c:	4313      	orrs	r3, r2
 800452e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004530:	4b0b      	ldr	r3, [pc, #44]	@ (8004560 <HAL_RCC_ClockConfig+0x240>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 030f 	and.w	r3, r3, #15
 8004538:	683a      	ldr	r2, [r7, #0]
 800453a:	429a      	cmp	r2, r3
 800453c:	d214      	bcs.n	8004568 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800453e:	4b08      	ldr	r3, [pc, #32]	@ (8004560 <HAL_RCC_ClockConfig+0x240>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f023 020f 	bic.w	r2, r3, #15
 8004546:	4906      	ldr	r1, [pc, #24]	@ (8004560 <HAL_RCC_ClockConfig+0x240>)
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	4313      	orrs	r3, r2
 800454c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800454e:	4b04      	ldr	r3, [pc, #16]	@ (8004560 <HAL_RCC_ClockConfig+0x240>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f003 030f 	and.w	r3, r3, #15
 8004556:	683a      	ldr	r2, [r7, #0]
 8004558:	429a      	cmp	r2, r3
 800455a:	d005      	beq.n	8004568 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e086      	b.n	800466e <HAL_RCC_ClockConfig+0x34e>
 8004560:	52002000 	.word	0x52002000
 8004564:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0304 	and.w	r3, r3, #4
 8004570:	2b00      	cmp	r3, #0
 8004572:	d010      	beq.n	8004596 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	691a      	ldr	r2, [r3, #16]
 8004578:	4b3f      	ldr	r3, [pc, #252]	@ (8004678 <HAL_RCC_ClockConfig+0x358>)
 800457a:	699b      	ldr	r3, [r3, #24]
 800457c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004580:	429a      	cmp	r2, r3
 8004582:	d208      	bcs.n	8004596 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004584:	4b3c      	ldr	r3, [pc, #240]	@ (8004678 <HAL_RCC_ClockConfig+0x358>)
 8004586:	699b      	ldr	r3, [r3, #24]
 8004588:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	691b      	ldr	r3, [r3, #16]
 8004590:	4939      	ldr	r1, [pc, #228]	@ (8004678 <HAL_RCC_ClockConfig+0x358>)
 8004592:	4313      	orrs	r3, r2
 8004594:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0308 	and.w	r3, r3, #8
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d010      	beq.n	80045c4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	695a      	ldr	r2, [r3, #20]
 80045a6:	4b34      	ldr	r3, [pc, #208]	@ (8004678 <HAL_RCC_ClockConfig+0x358>)
 80045a8:	69db      	ldr	r3, [r3, #28]
 80045aa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d208      	bcs.n	80045c4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80045b2:	4b31      	ldr	r3, [pc, #196]	@ (8004678 <HAL_RCC_ClockConfig+0x358>)
 80045b4:	69db      	ldr	r3, [r3, #28]
 80045b6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	695b      	ldr	r3, [r3, #20]
 80045be:	492e      	ldr	r1, [pc, #184]	@ (8004678 <HAL_RCC_ClockConfig+0x358>)
 80045c0:	4313      	orrs	r3, r2
 80045c2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 0310 	and.w	r3, r3, #16
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d010      	beq.n	80045f2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	699a      	ldr	r2, [r3, #24]
 80045d4:	4b28      	ldr	r3, [pc, #160]	@ (8004678 <HAL_RCC_ClockConfig+0x358>)
 80045d6:	69db      	ldr	r3, [r3, #28]
 80045d8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80045dc:	429a      	cmp	r2, r3
 80045de:	d208      	bcs.n	80045f2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80045e0:	4b25      	ldr	r3, [pc, #148]	@ (8004678 <HAL_RCC_ClockConfig+0x358>)
 80045e2:	69db      	ldr	r3, [r3, #28]
 80045e4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	699b      	ldr	r3, [r3, #24]
 80045ec:	4922      	ldr	r1, [pc, #136]	@ (8004678 <HAL_RCC_ClockConfig+0x358>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0320 	and.w	r3, r3, #32
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d010      	beq.n	8004620 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	69da      	ldr	r2, [r3, #28]
 8004602:	4b1d      	ldr	r3, [pc, #116]	@ (8004678 <HAL_RCC_ClockConfig+0x358>)
 8004604:	6a1b      	ldr	r3, [r3, #32]
 8004606:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800460a:	429a      	cmp	r2, r3
 800460c:	d208      	bcs.n	8004620 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800460e:	4b1a      	ldr	r3, [pc, #104]	@ (8004678 <HAL_RCC_ClockConfig+0x358>)
 8004610:	6a1b      	ldr	r3, [r3, #32]
 8004612:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	69db      	ldr	r3, [r3, #28]
 800461a:	4917      	ldr	r1, [pc, #92]	@ (8004678 <HAL_RCC_ClockConfig+0x358>)
 800461c:	4313      	orrs	r3, r2
 800461e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004620:	f000 f834 	bl	800468c <HAL_RCC_GetSysClockFreq>
 8004624:	4602      	mov	r2, r0
 8004626:	4b14      	ldr	r3, [pc, #80]	@ (8004678 <HAL_RCC_ClockConfig+0x358>)
 8004628:	699b      	ldr	r3, [r3, #24]
 800462a:	0a1b      	lsrs	r3, r3, #8
 800462c:	f003 030f 	and.w	r3, r3, #15
 8004630:	4912      	ldr	r1, [pc, #72]	@ (800467c <HAL_RCC_ClockConfig+0x35c>)
 8004632:	5ccb      	ldrb	r3, [r1, r3]
 8004634:	f003 031f 	and.w	r3, r3, #31
 8004638:	fa22 f303 	lsr.w	r3, r2, r3
 800463c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800463e:	4b0e      	ldr	r3, [pc, #56]	@ (8004678 <HAL_RCC_ClockConfig+0x358>)
 8004640:	699b      	ldr	r3, [r3, #24]
 8004642:	f003 030f 	and.w	r3, r3, #15
 8004646:	4a0d      	ldr	r2, [pc, #52]	@ (800467c <HAL_RCC_ClockConfig+0x35c>)
 8004648:	5cd3      	ldrb	r3, [r2, r3]
 800464a:	f003 031f 	and.w	r3, r3, #31
 800464e:	693a      	ldr	r2, [r7, #16]
 8004650:	fa22 f303 	lsr.w	r3, r2, r3
 8004654:	4a0a      	ldr	r2, [pc, #40]	@ (8004680 <HAL_RCC_ClockConfig+0x360>)
 8004656:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004658:	4a0a      	ldr	r2, [pc, #40]	@ (8004684 <HAL_RCC_ClockConfig+0x364>)
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800465e:	4b0a      	ldr	r3, [pc, #40]	@ (8004688 <HAL_RCC_ClockConfig+0x368>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4618      	mov	r0, r3
 8004664:	f7fc fafa 	bl	8000c5c <HAL_InitTick>
 8004668:	4603      	mov	r3, r0
 800466a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800466c:	7bfb      	ldrb	r3, [r7, #15]
}
 800466e:	4618      	mov	r0, r3
 8004670:	3718      	adds	r7, #24
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	58024400 	.word	0x58024400
 800467c:	080081c0 	.word	0x080081c0
 8004680:	24000004 	.word	0x24000004
 8004684:	24000000 	.word	0x24000000
 8004688:	24000008 	.word	0x24000008

0800468c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800468c:	b480      	push	{r7}
 800468e:	b089      	sub	sp, #36	@ 0x24
 8004690:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004692:	4bb3      	ldr	r3, [pc, #716]	@ (8004960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800469a:	2b18      	cmp	r3, #24
 800469c:	f200 8155 	bhi.w	800494a <HAL_RCC_GetSysClockFreq+0x2be>
 80046a0:	a201      	add	r2, pc, #4	@ (adr r2, 80046a8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80046a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046a6:	bf00      	nop
 80046a8:	0800470d 	.word	0x0800470d
 80046ac:	0800494b 	.word	0x0800494b
 80046b0:	0800494b 	.word	0x0800494b
 80046b4:	0800494b 	.word	0x0800494b
 80046b8:	0800494b 	.word	0x0800494b
 80046bc:	0800494b 	.word	0x0800494b
 80046c0:	0800494b 	.word	0x0800494b
 80046c4:	0800494b 	.word	0x0800494b
 80046c8:	08004733 	.word	0x08004733
 80046cc:	0800494b 	.word	0x0800494b
 80046d0:	0800494b 	.word	0x0800494b
 80046d4:	0800494b 	.word	0x0800494b
 80046d8:	0800494b 	.word	0x0800494b
 80046dc:	0800494b 	.word	0x0800494b
 80046e0:	0800494b 	.word	0x0800494b
 80046e4:	0800494b 	.word	0x0800494b
 80046e8:	08004739 	.word	0x08004739
 80046ec:	0800494b 	.word	0x0800494b
 80046f0:	0800494b 	.word	0x0800494b
 80046f4:	0800494b 	.word	0x0800494b
 80046f8:	0800494b 	.word	0x0800494b
 80046fc:	0800494b 	.word	0x0800494b
 8004700:	0800494b 	.word	0x0800494b
 8004704:	0800494b 	.word	0x0800494b
 8004708:	0800473f 	.word	0x0800473f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800470c:	4b94      	ldr	r3, [pc, #592]	@ (8004960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0320 	and.w	r3, r3, #32
 8004714:	2b00      	cmp	r3, #0
 8004716:	d009      	beq.n	800472c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004718:	4b91      	ldr	r3, [pc, #580]	@ (8004960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	08db      	lsrs	r3, r3, #3
 800471e:	f003 0303 	and.w	r3, r3, #3
 8004722:	4a90      	ldr	r2, [pc, #576]	@ (8004964 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004724:	fa22 f303 	lsr.w	r3, r2, r3
 8004728:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800472a:	e111      	b.n	8004950 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800472c:	4b8d      	ldr	r3, [pc, #564]	@ (8004964 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800472e:	61bb      	str	r3, [r7, #24]
      break;
 8004730:	e10e      	b.n	8004950 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004732:	4b8d      	ldr	r3, [pc, #564]	@ (8004968 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004734:	61bb      	str	r3, [r7, #24]
      break;
 8004736:	e10b      	b.n	8004950 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004738:	4b8c      	ldr	r3, [pc, #560]	@ (800496c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800473a:	61bb      	str	r3, [r7, #24]
      break;
 800473c:	e108      	b.n	8004950 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800473e:	4b88      	ldr	r3, [pc, #544]	@ (8004960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004742:	f003 0303 	and.w	r3, r3, #3
 8004746:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004748:	4b85      	ldr	r3, [pc, #532]	@ (8004960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800474a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800474c:	091b      	lsrs	r3, r3, #4
 800474e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004752:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004754:	4b82      	ldr	r3, [pc, #520]	@ (8004960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004758:	f003 0301 	and.w	r3, r3, #1
 800475c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800475e:	4b80      	ldr	r3, [pc, #512]	@ (8004960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004760:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004762:	08db      	lsrs	r3, r3, #3
 8004764:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004768:	68fa      	ldr	r2, [r7, #12]
 800476a:	fb02 f303 	mul.w	r3, r2, r3
 800476e:	ee07 3a90 	vmov	s15, r3
 8004772:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004776:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	2b00      	cmp	r3, #0
 800477e:	f000 80e1 	beq.w	8004944 <HAL_RCC_GetSysClockFreq+0x2b8>
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	2b02      	cmp	r3, #2
 8004786:	f000 8083 	beq.w	8004890 <HAL_RCC_GetSysClockFreq+0x204>
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	2b02      	cmp	r3, #2
 800478e:	f200 80a1 	bhi.w	80048d4 <HAL_RCC_GetSysClockFreq+0x248>
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d003      	beq.n	80047a0 <HAL_RCC_GetSysClockFreq+0x114>
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	2b01      	cmp	r3, #1
 800479c:	d056      	beq.n	800484c <HAL_RCC_GetSysClockFreq+0x1c0>
 800479e:	e099      	b.n	80048d4 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80047a0:	4b6f      	ldr	r3, [pc, #444]	@ (8004960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 0320 	and.w	r3, r3, #32
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d02d      	beq.n	8004808 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80047ac:	4b6c      	ldr	r3, [pc, #432]	@ (8004960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	08db      	lsrs	r3, r3, #3
 80047b2:	f003 0303 	and.w	r3, r3, #3
 80047b6:	4a6b      	ldr	r2, [pc, #428]	@ (8004964 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80047b8:	fa22 f303 	lsr.w	r3, r2, r3
 80047bc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	ee07 3a90 	vmov	s15, r3
 80047c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	ee07 3a90 	vmov	s15, r3
 80047ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047d6:	4b62      	ldr	r3, [pc, #392]	@ (8004960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047de:	ee07 3a90 	vmov	s15, r3
 80047e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80047ea:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004970 <HAL_RCC_GetSysClockFreq+0x2e4>
 80047ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004802:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004806:	e087      	b.n	8004918 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	ee07 3a90 	vmov	s15, r3
 800480e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004812:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004974 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004816:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800481a:	4b51      	ldr	r3, [pc, #324]	@ (8004960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800481c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800481e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004822:	ee07 3a90 	vmov	s15, r3
 8004826:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800482a:	ed97 6a02 	vldr	s12, [r7, #8]
 800482e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004970 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004832:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004836:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800483a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800483e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004842:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004846:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800484a:	e065      	b.n	8004918 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	ee07 3a90 	vmov	s15, r3
 8004852:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004856:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004978 <HAL_RCC_GetSysClockFreq+0x2ec>
 800485a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800485e:	4b40      	ldr	r3, [pc, #256]	@ (8004960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004862:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004866:	ee07 3a90 	vmov	s15, r3
 800486a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800486e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004872:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004970 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004876:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800487a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800487e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004882:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004886:	ee67 7a27 	vmul.f32	s15, s14, s15
 800488a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800488e:	e043      	b.n	8004918 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	ee07 3a90 	vmov	s15, r3
 8004896:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800489a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800497c <HAL_RCC_GetSysClockFreq+0x2f0>
 800489e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048a2:	4b2f      	ldr	r3, [pc, #188]	@ (8004960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048aa:	ee07 3a90 	vmov	s15, r3
 80048ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80048b6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004970 <HAL_RCC_GetSysClockFreq+0x2e4>
 80048ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048ce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80048d2:	e021      	b.n	8004918 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	ee07 3a90 	vmov	s15, r3
 80048da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048de:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004978 <HAL_RCC_GetSysClockFreq+0x2ec>
 80048e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048e6:	4b1e      	ldr	r3, [pc, #120]	@ (8004960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048ee:	ee07 3a90 	vmov	s15, r3
 80048f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80048fa:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004970 <HAL_RCC_GetSysClockFreq+0x2e4>
 80048fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004902:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004906:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800490a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800490e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004912:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004916:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004918:	4b11      	ldr	r3, [pc, #68]	@ (8004960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800491a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800491c:	0a5b      	lsrs	r3, r3, #9
 800491e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004922:	3301      	adds	r3, #1
 8004924:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	ee07 3a90 	vmov	s15, r3
 800492c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004930:	edd7 6a07 	vldr	s13, [r7, #28]
 8004934:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004938:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800493c:	ee17 3a90 	vmov	r3, s15
 8004940:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004942:	e005      	b.n	8004950 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004944:	2300      	movs	r3, #0
 8004946:	61bb      	str	r3, [r7, #24]
      break;
 8004948:	e002      	b.n	8004950 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800494a:	4b07      	ldr	r3, [pc, #28]	@ (8004968 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800494c:	61bb      	str	r3, [r7, #24]
      break;
 800494e:	bf00      	nop
  }

  return sysclockfreq;
 8004950:	69bb      	ldr	r3, [r7, #24]
}
 8004952:	4618      	mov	r0, r3
 8004954:	3724      	adds	r7, #36	@ 0x24
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	58024400 	.word	0x58024400
 8004964:	03d09000 	.word	0x03d09000
 8004968:	003d0900 	.word	0x003d0900
 800496c:	018cba80 	.word	0x018cba80
 8004970:	46000000 	.word	0x46000000
 8004974:	4c742400 	.word	0x4c742400
 8004978:	4a742400 	.word	0x4a742400
 800497c:	4bc65d40 	.word	0x4bc65d40

08004980 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b082      	sub	sp, #8
 8004984:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004986:	f7ff fe81 	bl	800468c <HAL_RCC_GetSysClockFreq>
 800498a:	4602      	mov	r2, r0
 800498c:	4b10      	ldr	r3, [pc, #64]	@ (80049d0 <HAL_RCC_GetHCLKFreq+0x50>)
 800498e:	699b      	ldr	r3, [r3, #24]
 8004990:	0a1b      	lsrs	r3, r3, #8
 8004992:	f003 030f 	and.w	r3, r3, #15
 8004996:	490f      	ldr	r1, [pc, #60]	@ (80049d4 <HAL_RCC_GetHCLKFreq+0x54>)
 8004998:	5ccb      	ldrb	r3, [r1, r3]
 800499a:	f003 031f 	and.w	r3, r3, #31
 800499e:	fa22 f303 	lsr.w	r3, r2, r3
 80049a2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80049a4:	4b0a      	ldr	r3, [pc, #40]	@ (80049d0 <HAL_RCC_GetHCLKFreq+0x50>)
 80049a6:	699b      	ldr	r3, [r3, #24]
 80049a8:	f003 030f 	and.w	r3, r3, #15
 80049ac:	4a09      	ldr	r2, [pc, #36]	@ (80049d4 <HAL_RCC_GetHCLKFreq+0x54>)
 80049ae:	5cd3      	ldrb	r3, [r2, r3]
 80049b0:	f003 031f 	and.w	r3, r3, #31
 80049b4:	687a      	ldr	r2, [r7, #4]
 80049b6:	fa22 f303 	lsr.w	r3, r2, r3
 80049ba:	4a07      	ldr	r2, [pc, #28]	@ (80049d8 <HAL_RCC_GetHCLKFreq+0x58>)
 80049bc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80049be:	4a07      	ldr	r2, [pc, #28]	@ (80049dc <HAL_RCC_GetHCLKFreq+0x5c>)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80049c4:	4b04      	ldr	r3, [pc, #16]	@ (80049d8 <HAL_RCC_GetHCLKFreq+0x58>)
 80049c6:	681b      	ldr	r3, [r3, #0]
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3708      	adds	r7, #8
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}
 80049d0:	58024400 	.word	0x58024400
 80049d4:	080081c0 	.word	0x080081c0
 80049d8:	24000004 	.word	0x24000004
 80049dc:	24000000 	.word	0x24000000

080049e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80049e4:	f7ff ffcc 	bl	8004980 <HAL_RCC_GetHCLKFreq>
 80049e8:	4602      	mov	r2, r0
 80049ea:	4b06      	ldr	r3, [pc, #24]	@ (8004a04 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049ec:	69db      	ldr	r3, [r3, #28]
 80049ee:	091b      	lsrs	r3, r3, #4
 80049f0:	f003 0307 	and.w	r3, r3, #7
 80049f4:	4904      	ldr	r1, [pc, #16]	@ (8004a08 <HAL_RCC_GetPCLK1Freq+0x28>)
 80049f6:	5ccb      	ldrb	r3, [r1, r3]
 80049f8:	f003 031f 	and.w	r3, r3, #31
 80049fc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	bd80      	pop	{r7, pc}
 8004a04:	58024400 	.word	0x58024400
 8004a08:	080081c0 	.word	0x080081c0

08004a0c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a10:	b0ca      	sub	sp, #296	@ 0x128
 8004a12:	af00      	add	r7, sp, #0
 8004a14:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004a18:	2300      	movs	r3, #0
 8004a1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004a1e:	2300      	movs	r3, #0
 8004a20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004a24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a2c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004a30:	2500      	movs	r5, #0
 8004a32:	ea54 0305 	orrs.w	r3, r4, r5
 8004a36:	d049      	beq.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004a38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a3c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a3e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004a42:	d02f      	beq.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004a44:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004a48:	d828      	bhi.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004a4a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a4e:	d01a      	beq.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004a50:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a54:	d822      	bhi.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d003      	beq.n	8004a62 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004a5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a5e:	d007      	beq.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004a60:	e01c      	b.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a62:	4bb8      	ldr	r3, [pc, #736]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a66:	4ab7      	ldr	r2, [pc, #732]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004a68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004a6e:	e01a      	b.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004a70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a74:	3308      	adds	r3, #8
 8004a76:	2102      	movs	r1, #2
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f002 fb61 	bl	8007140 <RCCEx_PLL2_Config>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004a84:	e00f      	b.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004a86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a8a:	3328      	adds	r3, #40	@ 0x28
 8004a8c:	2102      	movs	r1, #2
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f002 fc08 	bl	80072a4 <RCCEx_PLL3_Config>
 8004a94:	4603      	mov	r3, r0
 8004a96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004a9a:	e004      	b.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004aa2:	e000      	b.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004aa4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004aa6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d10a      	bne.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004aae:	4ba5      	ldr	r3, [pc, #660]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ab0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ab2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004abc:	4aa1      	ldr	r2, [pc, #644]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004abe:	430b      	orrs	r3, r1
 8004ac0:	6513      	str	r3, [r2, #80]	@ 0x50
 8004ac2:	e003      	b.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ac4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ac8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004acc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004ad8:	f04f 0900 	mov.w	r9, #0
 8004adc:	ea58 0309 	orrs.w	r3, r8, r9
 8004ae0:	d047      	beq.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004ae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ae8:	2b04      	cmp	r3, #4
 8004aea:	d82a      	bhi.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004aec:	a201      	add	r2, pc, #4	@ (adr r2, 8004af4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004af2:	bf00      	nop
 8004af4:	08004b09 	.word	0x08004b09
 8004af8:	08004b17 	.word	0x08004b17
 8004afc:	08004b2d 	.word	0x08004b2d
 8004b00:	08004b4b 	.word	0x08004b4b
 8004b04:	08004b4b 	.word	0x08004b4b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b08:	4b8e      	ldr	r3, [pc, #568]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b0c:	4a8d      	ldr	r2, [pc, #564]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004b14:	e01a      	b.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b1a:	3308      	adds	r3, #8
 8004b1c:	2100      	movs	r1, #0
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f002 fb0e 	bl	8007140 <RCCEx_PLL2_Config>
 8004b24:	4603      	mov	r3, r0
 8004b26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004b2a:	e00f      	b.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b30:	3328      	adds	r3, #40	@ 0x28
 8004b32:	2100      	movs	r1, #0
 8004b34:	4618      	mov	r0, r3
 8004b36:	f002 fbb5 	bl	80072a4 <RCCEx_PLL3_Config>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004b40:	e004      	b.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b48:	e000      	b.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004b4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d10a      	bne.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004b54:	4b7b      	ldr	r3, [pc, #492]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b58:	f023 0107 	bic.w	r1, r3, #7
 8004b5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b62:	4a78      	ldr	r2, [pc, #480]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b64:	430b      	orrs	r3, r1
 8004b66:	6513      	str	r3, [r2, #80]	@ 0x50
 8004b68:	e003      	b.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004b72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b7a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004b7e:	f04f 0b00 	mov.w	fp, #0
 8004b82:	ea5a 030b 	orrs.w	r3, sl, fp
 8004b86:	d04c      	beq.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004b88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b92:	d030      	beq.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004b94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b98:	d829      	bhi.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004b9a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b9c:	d02d      	beq.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004b9e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ba0:	d825      	bhi.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004ba2:	2b80      	cmp	r3, #128	@ 0x80
 8004ba4:	d018      	beq.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004ba6:	2b80      	cmp	r3, #128	@ 0x80
 8004ba8:	d821      	bhi.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d002      	beq.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004bae:	2b40      	cmp	r3, #64	@ 0x40
 8004bb0:	d007      	beq.n	8004bc2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004bb2:	e01c      	b.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bb4:	4b63      	ldr	r3, [pc, #396]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bb8:	4a62      	ldr	r2, [pc, #392]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004bba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bbe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004bc0:	e01c      	b.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bc6:	3308      	adds	r3, #8
 8004bc8:	2100      	movs	r1, #0
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f002 fab8 	bl	8007140 <RCCEx_PLL2_Config>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004bd6:	e011      	b.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004bd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bdc:	3328      	adds	r3, #40	@ 0x28
 8004bde:	2100      	movs	r1, #0
 8004be0:	4618      	mov	r0, r3
 8004be2:	f002 fb5f 	bl	80072a4 <RCCEx_PLL3_Config>
 8004be6:	4603      	mov	r3, r0
 8004be8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004bec:	e006      	b.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004bf4:	e002      	b.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004bf6:	bf00      	nop
 8004bf8:	e000      	b.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004bfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d10a      	bne.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004c04:	4b4f      	ldr	r3, [pc, #316]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c08:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c12:	4a4c      	ldr	r2, [pc, #304]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c14:	430b      	orrs	r3, r1
 8004c16:	6513      	str	r3, [r2, #80]	@ 0x50
 8004c18:	e003      	b.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004c22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c2a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004c2e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004c32:	2300      	movs	r3, #0
 8004c34:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004c38:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004c3c:	460b      	mov	r3, r1
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	d053      	beq.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004c42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c46:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004c4a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004c4e:	d035      	beq.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004c50:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004c54:	d82e      	bhi.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004c56:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004c5a:	d031      	beq.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004c5c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004c60:	d828      	bhi.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004c62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c66:	d01a      	beq.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004c68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c6c:	d822      	bhi.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d003      	beq.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004c72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004c76:	d007      	beq.n	8004c88 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004c78:	e01c      	b.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c7a:	4b32      	ldr	r3, [pc, #200]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c7e:	4a31      	ldr	r2, [pc, #196]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004c86:	e01c      	b.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c8c:	3308      	adds	r3, #8
 8004c8e:	2100      	movs	r1, #0
 8004c90:	4618      	mov	r0, r3
 8004c92:	f002 fa55 	bl	8007140 <RCCEx_PLL2_Config>
 8004c96:	4603      	mov	r3, r0
 8004c98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004c9c:	e011      	b.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ca2:	3328      	adds	r3, #40	@ 0x28
 8004ca4:	2100      	movs	r1, #0
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f002 fafc 	bl	80072a4 <RCCEx_PLL3_Config>
 8004cac:	4603      	mov	r3, r0
 8004cae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004cb2:	e006      	b.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004cba:	e002      	b.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004cbc:	bf00      	nop
 8004cbe:	e000      	b.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004cc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d10b      	bne.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004cca:	4b1e      	ldr	r3, [pc, #120]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cce:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cd6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004cda:	4a1a      	ldr	r2, [pc, #104]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004cdc:	430b      	orrs	r3, r1
 8004cde:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ce0:	e003      	b.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ce2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ce6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004cf6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004d00:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004d04:	460b      	mov	r3, r1
 8004d06:	4313      	orrs	r3, r2
 8004d08:	d056      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d0e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004d12:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d16:	d038      	beq.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004d18:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d1c:	d831      	bhi.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004d1e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d22:	d034      	beq.n	8004d8e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004d24:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d28:	d82b      	bhi.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004d2a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d2e:	d01d      	beq.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004d30:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d34:	d825      	bhi.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d006      	beq.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004d3a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d3e:	d00a      	beq.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004d40:	e01f      	b.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004d42:	bf00      	nop
 8004d44:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d48:	4ba2      	ldr	r3, [pc, #648]	@ (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d4c:	4aa1      	ldr	r2, [pc, #644]	@ (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004d54:	e01c      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d5a:	3308      	adds	r3, #8
 8004d5c:	2100      	movs	r1, #0
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f002 f9ee 	bl	8007140 <RCCEx_PLL2_Config>
 8004d64:	4603      	mov	r3, r0
 8004d66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004d6a:	e011      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004d6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d70:	3328      	adds	r3, #40	@ 0x28
 8004d72:	2100      	movs	r1, #0
 8004d74:	4618      	mov	r0, r3
 8004d76:	f002 fa95 	bl	80072a4 <RCCEx_PLL3_Config>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004d80:	e006      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d88:	e002      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004d8a:	bf00      	nop
 8004d8c:	e000      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004d8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d10b      	bne.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004d98:	4b8e      	ldr	r3, [pc, #568]	@ (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d9c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004da0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004da4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004da8:	4a8a      	ldr	r2, [pc, #552]	@ (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004daa:	430b      	orrs	r3, r1
 8004dac:	6593      	str	r3, [r2, #88]	@ 0x58
 8004dae:	e003      	b.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004db0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004db4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004db8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004dc4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004dc8:	2300      	movs	r3, #0
 8004dca:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004dce:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004dd2:	460b      	mov	r3, r1
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	d03a      	beq.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004dd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ddc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dde:	2b30      	cmp	r3, #48	@ 0x30
 8004de0:	d01f      	beq.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004de2:	2b30      	cmp	r3, #48	@ 0x30
 8004de4:	d819      	bhi.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004de6:	2b20      	cmp	r3, #32
 8004de8:	d00c      	beq.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004dea:	2b20      	cmp	r3, #32
 8004dec:	d815      	bhi.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d019      	beq.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004df2:	2b10      	cmp	r3, #16
 8004df4:	d111      	bne.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004df6:	4b77      	ldr	r3, [pc, #476]	@ (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dfa:	4a76      	ldr	r2, [pc, #472]	@ (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004dfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e00:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004e02:	e011      	b.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004e04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e08:	3308      	adds	r3, #8
 8004e0a:	2102      	movs	r1, #2
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f002 f997 	bl	8007140 <RCCEx_PLL2_Config>
 8004e12:	4603      	mov	r3, r0
 8004e14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004e18:	e006      	b.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e20:	e002      	b.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004e22:	bf00      	nop
 8004e24:	e000      	b.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004e26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d10a      	bne.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004e30:	4b68      	ldr	r3, [pc, #416]	@ (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e34:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e3e:	4a65      	ldr	r2, [pc, #404]	@ (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e40:	430b      	orrs	r3, r1
 8004e42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004e44:	e003      	b.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004e4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e56:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004e5a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004e5e:	2300      	movs	r3, #0
 8004e60:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004e64:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004e68:	460b      	mov	r3, r1
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	d051      	beq.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e74:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e78:	d035      	beq.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004e7a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e7e:	d82e      	bhi.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004e80:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004e84:	d031      	beq.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004e86:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004e8a:	d828      	bhi.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004e8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e90:	d01a      	beq.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004e92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e96:	d822      	bhi.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d003      	beq.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004e9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ea0:	d007      	beq.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004ea2:	e01c      	b.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ea4:	4b4b      	ldr	r3, [pc, #300]	@ (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ea8:	4a4a      	ldr	r2, [pc, #296]	@ (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004eaa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004eae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004eb0:	e01c      	b.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eb6:	3308      	adds	r3, #8
 8004eb8:	2100      	movs	r1, #0
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f002 f940 	bl	8007140 <RCCEx_PLL2_Config>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004ec6:	e011      	b.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004ec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ecc:	3328      	adds	r3, #40	@ 0x28
 8004ece:	2100      	movs	r1, #0
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f002 f9e7 	bl	80072a4 <RCCEx_PLL3_Config>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004edc:	e006      	b.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ee4:	e002      	b.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004ee6:	bf00      	nop
 8004ee8:	e000      	b.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004eea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d10a      	bne.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004ef4:	4b37      	ldr	r3, [pc, #220]	@ (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ef6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ef8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004efc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f02:	4a34      	ldr	r2, [pc, #208]	@ (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f04:	430b      	orrs	r3, r1
 8004f06:	6513      	str	r3, [r2, #80]	@ 0x50
 8004f08:	e003      	b.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f1a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004f1e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004f22:	2300      	movs	r3, #0
 8004f24:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004f28:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004f2c:	460b      	mov	r3, r1
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	d056      	beq.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004f32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f3c:	d033      	beq.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004f3e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f42:	d82c      	bhi.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004f44:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f48:	d02f      	beq.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004f4a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f4e:	d826      	bhi.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004f50:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f54:	d02b      	beq.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004f56:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f5a:	d820      	bhi.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004f5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f60:	d012      	beq.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004f62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f66:	d81a      	bhi.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d022      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004f6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f70:	d115      	bne.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f76:	3308      	adds	r3, #8
 8004f78:	2101      	movs	r1, #1
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f002 f8e0 	bl	8007140 <RCCEx_PLL2_Config>
 8004f80:	4603      	mov	r3, r0
 8004f82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004f86:	e015      	b.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f8c:	3328      	adds	r3, #40	@ 0x28
 8004f8e:	2101      	movs	r1, #1
 8004f90:	4618      	mov	r0, r3
 8004f92:	f002 f987 	bl	80072a4 <RCCEx_PLL3_Config>
 8004f96:	4603      	mov	r3, r0
 8004f98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004f9c:	e00a      	b.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004fa4:	e006      	b.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004fa6:	bf00      	nop
 8004fa8:	e004      	b.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004faa:	bf00      	nop
 8004fac:	e002      	b.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004fae:	bf00      	nop
 8004fb0:	e000      	b.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004fb2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d10d      	bne.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004fbc:	4b05      	ldr	r3, [pc, #20]	@ (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004fbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fc0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004fc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004fca:	4a02      	ldr	r2, [pc, #8]	@ (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004fcc:	430b      	orrs	r3, r1
 8004fce:	6513      	str	r3, [r2, #80]	@ 0x50
 8004fd0:	e006      	b.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004fd2:	bf00      	nop
 8004fd4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fdc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004fe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fe8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004fec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004ff6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004ffa:	460b      	mov	r3, r1
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	d055      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005004:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005008:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800500c:	d033      	beq.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800500e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005012:	d82c      	bhi.n	800506e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005014:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005018:	d02f      	beq.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800501a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800501e:	d826      	bhi.n	800506e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005020:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005024:	d02b      	beq.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005026:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800502a:	d820      	bhi.n	800506e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800502c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005030:	d012      	beq.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005032:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005036:	d81a      	bhi.n	800506e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005038:	2b00      	cmp	r3, #0
 800503a:	d022      	beq.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800503c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005040:	d115      	bne.n	800506e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005042:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005046:	3308      	adds	r3, #8
 8005048:	2101      	movs	r1, #1
 800504a:	4618      	mov	r0, r3
 800504c:	f002 f878 	bl	8007140 <RCCEx_PLL2_Config>
 8005050:	4603      	mov	r3, r0
 8005052:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005056:	e015      	b.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800505c:	3328      	adds	r3, #40	@ 0x28
 800505e:	2101      	movs	r1, #1
 8005060:	4618      	mov	r0, r3
 8005062:	f002 f91f 	bl	80072a4 <RCCEx_PLL3_Config>
 8005066:	4603      	mov	r3, r0
 8005068:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800506c:	e00a      	b.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005074:	e006      	b.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005076:	bf00      	nop
 8005078:	e004      	b.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800507a:	bf00      	nop
 800507c:	e002      	b.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800507e:	bf00      	nop
 8005080:	e000      	b.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005082:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005084:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005088:	2b00      	cmp	r3, #0
 800508a:	d10b      	bne.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800508c:	4ba3      	ldr	r3, [pc, #652]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800508e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005090:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005098:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800509c:	4a9f      	ldr	r2, [pc, #636]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800509e:	430b      	orrs	r3, r1
 80050a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80050a2:	e003      	b.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80050ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050b4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80050b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80050bc:	2300      	movs	r3, #0
 80050be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80050c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80050c6:	460b      	mov	r3, r1
 80050c8:	4313      	orrs	r3, r2
 80050ca:	d037      	beq.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80050cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050d6:	d00e      	beq.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80050d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050dc:	d816      	bhi.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x700>
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d018      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80050e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80050e6:	d111      	bne.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050e8:	4b8c      	ldr	r3, [pc, #560]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80050ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ec:	4a8b      	ldr	r2, [pc, #556]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80050ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80050f4:	e00f      	b.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80050f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050fa:	3308      	adds	r3, #8
 80050fc:	2101      	movs	r1, #1
 80050fe:	4618      	mov	r0, r3
 8005100:	f002 f81e 	bl	8007140 <RCCEx_PLL2_Config>
 8005104:	4603      	mov	r3, r0
 8005106:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800510a:	e004      	b.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005112:	e000      	b.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005114:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005116:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800511a:	2b00      	cmp	r3, #0
 800511c:	d10a      	bne.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800511e:	4b7f      	ldr	r3, [pc, #508]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005120:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005122:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005126:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800512a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800512c:	4a7b      	ldr	r2, [pc, #492]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800512e:	430b      	orrs	r3, r1
 8005130:	6513      	str	r3, [r2, #80]	@ 0x50
 8005132:	e003      	b.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005134:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005138:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800513c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005144:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005148:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800514c:	2300      	movs	r3, #0
 800514e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005152:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005156:	460b      	mov	r3, r1
 8005158:	4313      	orrs	r3, r2
 800515a:	d039      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800515c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005160:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005162:	2b03      	cmp	r3, #3
 8005164:	d81c      	bhi.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8005166:	a201      	add	r2, pc, #4	@ (adr r2, 800516c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800516c:	080051a9 	.word	0x080051a9
 8005170:	0800517d 	.word	0x0800517d
 8005174:	0800518b 	.word	0x0800518b
 8005178:	080051a9 	.word	0x080051a9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800517c:	4b67      	ldr	r3, [pc, #412]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800517e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005180:	4a66      	ldr	r2, [pc, #408]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005182:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005186:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005188:	e00f      	b.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800518a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800518e:	3308      	adds	r3, #8
 8005190:	2102      	movs	r1, #2
 8005192:	4618      	mov	r0, r3
 8005194:	f001 ffd4 	bl	8007140 <RCCEx_PLL2_Config>
 8005198:	4603      	mov	r3, r0
 800519a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800519e:	e004      	b.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051a6:	e000      	b.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80051a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d10a      	bne.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80051b2:	4b5a      	ldr	r3, [pc, #360]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051b6:	f023 0103 	bic.w	r1, r3, #3
 80051ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051c0:	4a56      	ldr	r2, [pc, #344]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051c2:	430b      	orrs	r3, r1
 80051c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80051c6:	e003      	b.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80051d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80051dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80051e0:	2300      	movs	r3, #0
 80051e2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80051e6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80051ea:	460b      	mov	r3, r1
 80051ec:	4313      	orrs	r3, r2
 80051ee:	f000 809f 	beq.w	8005330 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051f2:	4b4b      	ldr	r3, [pc, #300]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a4a      	ldr	r2, [pc, #296]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80051f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80051fe:	f7fb fd77 	bl	8000cf0 <HAL_GetTick>
 8005202:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005206:	e00b      	b.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005208:	f7fb fd72 	bl	8000cf0 <HAL_GetTick>
 800520c:	4602      	mov	r2, r0
 800520e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005212:	1ad3      	subs	r3, r2, r3
 8005214:	2b64      	cmp	r3, #100	@ 0x64
 8005216:	d903      	bls.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005218:	2303      	movs	r3, #3
 800521a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800521e:	e005      	b.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005220:	4b3f      	ldr	r3, [pc, #252]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005228:	2b00      	cmp	r3, #0
 800522a:	d0ed      	beq.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800522c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005230:	2b00      	cmp	r3, #0
 8005232:	d179      	bne.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005234:	4b39      	ldr	r3, [pc, #228]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005236:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005238:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800523c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005240:	4053      	eors	r3, r2
 8005242:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005246:	2b00      	cmp	r3, #0
 8005248:	d015      	beq.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800524a:	4b34      	ldr	r3, [pc, #208]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800524c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800524e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005252:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005256:	4b31      	ldr	r3, [pc, #196]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005258:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800525a:	4a30      	ldr	r2, [pc, #192]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800525c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005260:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005262:	4b2e      	ldr	r3, [pc, #184]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005264:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005266:	4a2d      	ldr	r2, [pc, #180]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005268:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800526c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800526e:	4a2b      	ldr	r2, [pc, #172]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005270:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005274:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005276:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800527a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800527e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005282:	d118      	bne.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005284:	f7fb fd34 	bl	8000cf0 <HAL_GetTick>
 8005288:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800528c:	e00d      	b.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800528e:	f7fb fd2f 	bl	8000cf0 <HAL_GetTick>
 8005292:	4602      	mov	r2, r0
 8005294:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005298:	1ad2      	subs	r2, r2, r3
 800529a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800529e:	429a      	cmp	r2, r3
 80052a0:	d903      	bls.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80052a2:	2303      	movs	r3, #3
 80052a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80052a8:	e005      	b.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80052aa:	4b1c      	ldr	r3, [pc, #112]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052ae:	f003 0302 	and.w	r3, r3, #2
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d0eb      	beq.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80052b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d129      	bne.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052c2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80052c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052ce:	d10e      	bne.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80052d0:	4b12      	ldr	r3, [pc, #72]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052d2:	691b      	ldr	r3, [r3, #16]
 80052d4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80052d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052dc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80052e0:	091a      	lsrs	r2, r3, #4
 80052e2:	4b10      	ldr	r3, [pc, #64]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80052e4:	4013      	ands	r3, r2
 80052e6:	4a0d      	ldr	r2, [pc, #52]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052e8:	430b      	orrs	r3, r1
 80052ea:	6113      	str	r3, [r2, #16]
 80052ec:	e005      	b.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80052ee:	4b0b      	ldr	r3, [pc, #44]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052f0:	691b      	ldr	r3, [r3, #16]
 80052f2:	4a0a      	ldr	r2, [pc, #40]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052f4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80052f8:	6113      	str	r3, [r2, #16]
 80052fa:	4b08      	ldr	r3, [pc, #32]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052fc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80052fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005302:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005306:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800530a:	4a04      	ldr	r2, [pc, #16]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800530c:	430b      	orrs	r3, r1
 800530e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005310:	e00e      	b.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005312:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005316:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800531a:	e009      	b.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800531c:	58024400 	.word	0x58024400
 8005320:	58024800 	.word	0x58024800
 8005324:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005328:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800532c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005338:	f002 0301 	and.w	r3, r2, #1
 800533c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005340:	2300      	movs	r3, #0
 8005342:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005346:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800534a:	460b      	mov	r3, r1
 800534c:	4313      	orrs	r3, r2
 800534e:	f000 8089 	beq.w	8005464 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005356:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005358:	2b28      	cmp	r3, #40	@ 0x28
 800535a:	d86b      	bhi.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800535c:	a201      	add	r2, pc, #4	@ (adr r2, 8005364 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800535e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005362:	bf00      	nop
 8005364:	0800543d 	.word	0x0800543d
 8005368:	08005435 	.word	0x08005435
 800536c:	08005435 	.word	0x08005435
 8005370:	08005435 	.word	0x08005435
 8005374:	08005435 	.word	0x08005435
 8005378:	08005435 	.word	0x08005435
 800537c:	08005435 	.word	0x08005435
 8005380:	08005435 	.word	0x08005435
 8005384:	08005409 	.word	0x08005409
 8005388:	08005435 	.word	0x08005435
 800538c:	08005435 	.word	0x08005435
 8005390:	08005435 	.word	0x08005435
 8005394:	08005435 	.word	0x08005435
 8005398:	08005435 	.word	0x08005435
 800539c:	08005435 	.word	0x08005435
 80053a0:	08005435 	.word	0x08005435
 80053a4:	0800541f 	.word	0x0800541f
 80053a8:	08005435 	.word	0x08005435
 80053ac:	08005435 	.word	0x08005435
 80053b0:	08005435 	.word	0x08005435
 80053b4:	08005435 	.word	0x08005435
 80053b8:	08005435 	.word	0x08005435
 80053bc:	08005435 	.word	0x08005435
 80053c0:	08005435 	.word	0x08005435
 80053c4:	0800543d 	.word	0x0800543d
 80053c8:	08005435 	.word	0x08005435
 80053cc:	08005435 	.word	0x08005435
 80053d0:	08005435 	.word	0x08005435
 80053d4:	08005435 	.word	0x08005435
 80053d8:	08005435 	.word	0x08005435
 80053dc:	08005435 	.word	0x08005435
 80053e0:	08005435 	.word	0x08005435
 80053e4:	0800543d 	.word	0x0800543d
 80053e8:	08005435 	.word	0x08005435
 80053ec:	08005435 	.word	0x08005435
 80053f0:	08005435 	.word	0x08005435
 80053f4:	08005435 	.word	0x08005435
 80053f8:	08005435 	.word	0x08005435
 80053fc:	08005435 	.word	0x08005435
 8005400:	08005435 	.word	0x08005435
 8005404:	0800543d 	.word	0x0800543d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005408:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800540c:	3308      	adds	r3, #8
 800540e:	2101      	movs	r1, #1
 8005410:	4618      	mov	r0, r3
 8005412:	f001 fe95 	bl	8007140 <RCCEx_PLL2_Config>
 8005416:	4603      	mov	r3, r0
 8005418:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800541c:	e00f      	b.n	800543e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800541e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005422:	3328      	adds	r3, #40	@ 0x28
 8005424:	2101      	movs	r1, #1
 8005426:	4618      	mov	r0, r3
 8005428:	f001 ff3c 	bl	80072a4 <RCCEx_PLL3_Config>
 800542c:	4603      	mov	r3, r0
 800542e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005432:	e004      	b.n	800543e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800543a:	e000      	b.n	800543e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800543c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800543e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005442:	2b00      	cmp	r3, #0
 8005444:	d10a      	bne.n	800545c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005446:	4bbf      	ldr	r3, [pc, #764]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800544a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800544e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005452:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005454:	4abb      	ldr	r2, [pc, #748]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005456:	430b      	orrs	r3, r1
 8005458:	6553      	str	r3, [r2, #84]	@ 0x54
 800545a:	e003      	b.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800545c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005460:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800546c:	f002 0302 	and.w	r3, r2, #2
 8005470:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005474:	2300      	movs	r3, #0
 8005476:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800547a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800547e:	460b      	mov	r3, r1
 8005480:	4313      	orrs	r3, r2
 8005482:	d041      	beq.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005484:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005488:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800548a:	2b05      	cmp	r3, #5
 800548c:	d824      	bhi.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800548e:	a201      	add	r2, pc, #4	@ (adr r2, 8005494 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005494:	080054e1 	.word	0x080054e1
 8005498:	080054ad 	.word	0x080054ad
 800549c:	080054c3 	.word	0x080054c3
 80054a0:	080054e1 	.word	0x080054e1
 80054a4:	080054e1 	.word	0x080054e1
 80054a8:	080054e1 	.word	0x080054e1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80054ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054b0:	3308      	adds	r3, #8
 80054b2:	2101      	movs	r1, #1
 80054b4:	4618      	mov	r0, r3
 80054b6:	f001 fe43 	bl	8007140 <RCCEx_PLL2_Config>
 80054ba:	4603      	mov	r3, r0
 80054bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80054c0:	e00f      	b.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80054c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054c6:	3328      	adds	r3, #40	@ 0x28
 80054c8:	2101      	movs	r1, #1
 80054ca:	4618      	mov	r0, r3
 80054cc:	f001 feea 	bl	80072a4 <RCCEx_PLL3_Config>
 80054d0:	4603      	mov	r3, r0
 80054d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80054d6:	e004      	b.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80054de:	e000      	b.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80054e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d10a      	bne.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80054ea:	4b96      	ldr	r3, [pc, #600]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80054ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ee:	f023 0107 	bic.w	r1, r3, #7
 80054f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80054f8:	4a92      	ldr	r2, [pc, #584]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80054fa:	430b      	orrs	r3, r1
 80054fc:	6553      	str	r3, [r2, #84]	@ 0x54
 80054fe:	e003      	b.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005500:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005504:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005508:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800550c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005510:	f002 0304 	and.w	r3, r2, #4
 8005514:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005518:	2300      	movs	r3, #0
 800551a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800551e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005522:	460b      	mov	r3, r1
 8005524:	4313      	orrs	r3, r2
 8005526:	d044      	beq.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005528:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800552c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005530:	2b05      	cmp	r3, #5
 8005532:	d825      	bhi.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005534:	a201      	add	r2, pc, #4	@ (adr r2, 800553c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800553a:	bf00      	nop
 800553c:	08005589 	.word	0x08005589
 8005540:	08005555 	.word	0x08005555
 8005544:	0800556b 	.word	0x0800556b
 8005548:	08005589 	.word	0x08005589
 800554c:	08005589 	.word	0x08005589
 8005550:	08005589 	.word	0x08005589
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005554:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005558:	3308      	adds	r3, #8
 800555a:	2101      	movs	r1, #1
 800555c:	4618      	mov	r0, r3
 800555e:	f001 fdef 	bl	8007140 <RCCEx_PLL2_Config>
 8005562:	4603      	mov	r3, r0
 8005564:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005568:	e00f      	b.n	800558a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800556a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800556e:	3328      	adds	r3, #40	@ 0x28
 8005570:	2101      	movs	r1, #1
 8005572:	4618      	mov	r0, r3
 8005574:	f001 fe96 	bl	80072a4 <RCCEx_PLL3_Config>
 8005578:	4603      	mov	r3, r0
 800557a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800557e:	e004      	b.n	800558a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005580:	2301      	movs	r3, #1
 8005582:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005586:	e000      	b.n	800558a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005588:	bf00      	nop
    }

    if (ret == HAL_OK)
 800558a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800558e:	2b00      	cmp	r3, #0
 8005590:	d10b      	bne.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005592:	4b6c      	ldr	r3, [pc, #432]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005596:	f023 0107 	bic.w	r1, r3, #7
 800559a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800559e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055a2:	4a68      	ldr	r2, [pc, #416]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80055a4:	430b      	orrs	r3, r1
 80055a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80055a8:	e003      	b.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80055b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ba:	f002 0320 	and.w	r3, r2, #32
 80055be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80055c2:	2300      	movs	r3, #0
 80055c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80055c8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80055cc:	460b      	mov	r3, r1
 80055ce:	4313      	orrs	r3, r2
 80055d0:	d055      	beq.n	800567e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80055d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80055de:	d033      	beq.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80055e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80055e4:	d82c      	bhi.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80055e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055ea:	d02f      	beq.n	800564c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80055ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055f0:	d826      	bhi.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80055f2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80055f6:	d02b      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80055f8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80055fc:	d820      	bhi.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80055fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005602:	d012      	beq.n	800562a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005604:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005608:	d81a      	bhi.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800560a:	2b00      	cmp	r3, #0
 800560c:	d022      	beq.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800560e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005612:	d115      	bne.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005618:	3308      	adds	r3, #8
 800561a:	2100      	movs	r1, #0
 800561c:	4618      	mov	r0, r3
 800561e:	f001 fd8f 	bl	8007140 <RCCEx_PLL2_Config>
 8005622:	4603      	mov	r3, r0
 8005624:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005628:	e015      	b.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800562a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800562e:	3328      	adds	r3, #40	@ 0x28
 8005630:	2102      	movs	r1, #2
 8005632:	4618      	mov	r0, r3
 8005634:	f001 fe36 	bl	80072a4 <RCCEx_PLL3_Config>
 8005638:	4603      	mov	r3, r0
 800563a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800563e:	e00a      	b.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005640:	2301      	movs	r3, #1
 8005642:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005646:	e006      	b.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005648:	bf00      	nop
 800564a:	e004      	b.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800564c:	bf00      	nop
 800564e:	e002      	b.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005650:	bf00      	nop
 8005652:	e000      	b.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005654:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005656:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800565a:	2b00      	cmp	r3, #0
 800565c:	d10b      	bne.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800565e:	4b39      	ldr	r3, [pc, #228]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005660:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005662:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800566a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800566e:	4a35      	ldr	r2, [pc, #212]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005670:	430b      	orrs	r3, r1
 8005672:	6553      	str	r3, [r2, #84]	@ 0x54
 8005674:	e003      	b.n	800567e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005676:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800567a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800567e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005686:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800568a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800568e:	2300      	movs	r3, #0
 8005690:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005694:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005698:	460b      	mov	r3, r1
 800569a:	4313      	orrs	r3, r2
 800569c:	d058      	beq.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800569e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80056a6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80056aa:	d033      	beq.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80056ac:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80056b0:	d82c      	bhi.n	800570c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80056b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056b6:	d02f      	beq.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80056b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056bc:	d826      	bhi.n	800570c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80056be:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80056c2:	d02b      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80056c4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80056c8:	d820      	bhi.n	800570c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80056ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056ce:	d012      	beq.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80056d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056d4:	d81a      	bhi.n	800570c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d022      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80056da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056de:	d115      	bne.n	800570c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80056e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056e4:	3308      	adds	r3, #8
 80056e6:	2100      	movs	r1, #0
 80056e8:	4618      	mov	r0, r3
 80056ea:	f001 fd29 	bl	8007140 <RCCEx_PLL2_Config>
 80056ee:	4603      	mov	r3, r0
 80056f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80056f4:	e015      	b.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80056f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056fa:	3328      	adds	r3, #40	@ 0x28
 80056fc:	2102      	movs	r1, #2
 80056fe:	4618      	mov	r0, r3
 8005700:	f001 fdd0 	bl	80072a4 <RCCEx_PLL3_Config>
 8005704:	4603      	mov	r3, r0
 8005706:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800570a:	e00a      	b.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005712:	e006      	b.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005714:	bf00      	nop
 8005716:	e004      	b.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005718:	bf00      	nop
 800571a:	e002      	b.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800571c:	bf00      	nop
 800571e:	e000      	b.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005720:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005722:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005726:	2b00      	cmp	r3, #0
 8005728:	d10e      	bne.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800572a:	4b06      	ldr	r3, [pc, #24]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800572c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800572e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005736:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800573a:	4a02      	ldr	r2, [pc, #8]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800573c:	430b      	orrs	r3, r1
 800573e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005740:	e006      	b.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005742:	bf00      	nop
 8005744:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005748:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800574c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005750:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005758:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800575c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005760:	2300      	movs	r3, #0
 8005762:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005766:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800576a:	460b      	mov	r3, r1
 800576c:	4313      	orrs	r3, r2
 800576e:	d055      	beq.n	800581c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005770:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005774:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005778:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800577c:	d033      	beq.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800577e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005782:	d82c      	bhi.n	80057de <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005784:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005788:	d02f      	beq.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800578a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800578e:	d826      	bhi.n	80057de <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005790:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005794:	d02b      	beq.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005796:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800579a:	d820      	bhi.n	80057de <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800579c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80057a0:	d012      	beq.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80057a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80057a6:	d81a      	bhi.n	80057de <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d022      	beq.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80057ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057b0:	d115      	bne.n	80057de <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80057b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057b6:	3308      	adds	r3, #8
 80057b8:	2100      	movs	r1, #0
 80057ba:	4618      	mov	r0, r3
 80057bc:	f001 fcc0 	bl	8007140 <RCCEx_PLL2_Config>
 80057c0:	4603      	mov	r3, r0
 80057c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80057c6:	e015      	b.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80057c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057cc:	3328      	adds	r3, #40	@ 0x28
 80057ce:	2102      	movs	r1, #2
 80057d0:	4618      	mov	r0, r3
 80057d2:	f001 fd67 	bl	80072a4 <RCCEx_PLL3_Config>
 80057d6:	4603      	mov	r3, r0
 80057d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80057dc:	e00a      	b.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057de:	2301      	movs	r3, #1
 80057e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057e4:	e006      	b.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80057e6:	bf00      	nop
 80057e8:	e004      	b.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80057ea:	bf00      	nop
 80057ec:	e002      	b.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80057ee:	bf00      	nop
 80057f0:	e000      	b.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80057f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d10b      	bne.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80057fc:	4ba1      	ldr	r3, [pc, #644]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80057fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005800:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005804:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005808:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800580c:	4a9d      	ldr	r2, [pc, #628]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800580e:	430b      	orrs	r3, r1
 8005810:	6593      	str	r3, [r2, #88]	@ 0x58
 8005812:	e003      	b.n	800581c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005814:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005818:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800581c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005824:	f002 0308 	and.w	r3, r2, #8
 8005828:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800582c:	2300      	movs	r3, #0
 800582e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005832:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005836:	460b      	mov	r3, r1
 8005838:	4313      	orrs	r3, r2
 800583a:	d01e      	beq.n	800587a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800583c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005840:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005844:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005848:	d10c      	bne.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800584a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800584e:	3328      	adds	r3, #40	@ 0x28
 8005850:	2102      	movs	r1, #2
 8005852:	4618      	mov	r0, r3
 8005854:	f001 fd26 	bl	80072a4 <RCCEx_PLL3_Config>
 8005858:	4603      	mov	r3, r0
 800585a:	2b00      	cmp	r3, #0
 800585c:	d002      	beq.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005864:	4b87      	ldr	r3, [pc, #540]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005866:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005868:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800586c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005870:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005874:	4a83      	ldr	r2, [pc, #524]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005876:	430b      	orrs	r3, r1
 8005878:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800587a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800587e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005882:	f002 0310 	and.w	r3, r2, #16
 8005886:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800588a:	2300      	movs	r3, #0
 800588c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005890:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005894:	460b      	mov	r3, r1
 8005896:	4313      	orrs	r3, r2
 8005898:	d01e      	beq.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800589a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800589e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80058a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058a6:	d10c      	bne.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80058a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058ac:	3328      	adds	r3, #40	@ 0x28
 80058ae:	2102      	movs	r1, #2
 80058b0:	4618      	mov	r0, r3
 80058b2:	f001 fcf7 	bl	80072a4 <RCCEx_PLL3_Config>
 80058b6:	4603      	mov	r3, r0
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d002      	beq.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80058c2:	4b70      	ldr	r3, [pc, #448]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80058c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058c6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80058ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80058d2:	4a6c      	ldr	r2, [pc, #432]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80058d4:	430b      	orrs	r3, r1
 80058d6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80058d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058e0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80058e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80058e8:	2300      	movs	r3, #0
 80058ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80058ee:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80058f2:	460b      	mov	r3, r1
 80058f4:	4313      	orrs	r3, r2
 80058f6:	d03e      	beq.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80058f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058fc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005900:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005904:	d022      	beq.n	800594c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005906:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800590a:	d81b      	bhi.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800590c:	2b00      	cmp	r3, #0
 800590e:	d003      	beq.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005910:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005914:	d00b      	beq.n	800592e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005916:	e015      	b.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005918:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800591c:	3308      	adds	r3, #8
 800591e:	2100      	movs	r1, #0
 8005920:	4618      	mov	r0, r3
 8005922:	f001 fc0d 	bl	8007140 <RCCEx_PLL2_Config>
 8005926:	4603      	mov	r3, r0
 8005928:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800592c:	e00f      	b.n	800594e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800592e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005932:	3328      	adds	r3, #40	@ 0x28
 8005934:	2102      	movs	r1, #2
 8005936:	4618      	mov	r0, r3
 8005938:	f001 fcb4 	bl	80072a4 <RCCEx_PLL3_Config>
 800593c:	4603      	mov	r3, r0
 800593e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005942:	e004      	b.n	800594e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800594a:	e000      	b.n	800594e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800594c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800594e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005952:	2b00      	cmp	r3, #0
 8005954:	d10b      	bne.n	800596e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005956:	4b4b      	ldr	r3, [pc, #300]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005958:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800595a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800595e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005962:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005966:	4a47      	ldr	r2, [pc, #284]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005968:	430b      	orrs	r3, r1
 800596a:	6593      	str	r3, [r2, #88]	@ 0x58
 800596c:	e003      	b.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800596e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005972:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800597a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800597e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005982:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005984:	2300      	movs	r3, #0
 8005986:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005988:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800598c:	460b      	mov	r3, r1
 800598e:	4313      	orrs	r3, r2
 8005990:	d03b      	beq.n	8005a0a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005992:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800599a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800599e:	d01f      	beq.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80059a0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80059a4:	d818      	bhi.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80059a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059aa:	d003      	beq.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80059ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80059b0:	d007      	beq.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80059b2:	e011      	b.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059b4:	4b33      	ldr	r3, [pc, #204]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b8:	4a32      	ldr	r2, [pc, #200]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80059c0:	e00f      	b.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80059c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059c6:	3328      	adds	r3, #40	@ 0x28
 80059c8:	2101      	movs	r1, #1
 80059ca:	4618      	mov	r0, r3
 80059cc:	f001 fc6a 	bl	80072a4 <RCCEx_PLL3_Config>
 80059d0:	4603      	mov	r3, r0
 80059d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80059d6:	e004      	b.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059de:	e000      	b.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80059e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d10b      	bne.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80059ea:	4b26      	ldr	r3, [pc, #152]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059ee:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80059f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059fa:	4a22      	ldr	r2, [pc, #136]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059fc:	430b      	orrs	r3, r1
 80059fe:	6553      	str	r3, [r2, #84]	@ 0x54
 8005a00:	e003      	b.n	8005a0a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a12:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005a16:	673b      	str	r3, [r7, #112]	@ 0x70
 8005a18:	2300      	movs	r3, #0
 8005a1a:	677b      	str	r3, [r7, #116]	@ 0x74
 8005a1c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005a20:	460b      	mov	r3, r1
 8005a22:	4313      	orrs	r3, r2
 8005a24:	d034      	beq.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005a26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d003      	beq.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005a30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a34:	d007      	beq.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005a36:	e011      	b.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a38:	4b12      	ldr	r3, [pc, #72]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a3c:	4a11      	ldr	r2, [pc, #68]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005a44:	e00e      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a4a:	3308      	adds	r3, #8
 8005a4c:	2102      	movs	r1, #2
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f001 fb76 	bl	8007140 <RCCEx_PLL2_Config>
 8005a54:	4603      	mov	r3, r0
 8005a56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005a5a:	e003      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d10d      	bne.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005a6c:	4b05      	ldr	r3, [pc, #20]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a70:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a7a:	4a02      	ldr	r2, [pc, #8]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a7c:	430b      	orrs	r3, r1
 8005a7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005a80:	e006      	b.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005a82:	bf00      	nop
 8005a84:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a98:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005a9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005aa2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005aa6:	460b      	mov	r3, r1
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	d00c      	beq.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005aac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ab0:	3328      	adds	r3, #40	@ 0x28
 8005ab2:	2102      	movs	r1, #2
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	f001 fbf5 	bl	80072a4 <RCCEx_PLL3_Config>
 8005aba:	4603      	mov	r3, r0
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d002      	beq.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005ac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ace:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005ad2:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	667b      	str	r3, [r7, #100]	@ 0x64
 8005ad8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005adc:	460b      	mov	r3, r1
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	d038      	beq.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005ae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ae6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005aea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005aee:	d018      	beq.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005af0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005af4:	d811      	bhi.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005af6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005afa:	d014      	beq.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005afc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b00:	d80b      	bhi.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d011      	beq.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005b06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b0a:	d106      	bne.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b0c:	4bc3      	ldr	r3, [pc, #780]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b10:	4ac2      	ldr	r2, [pc, #776]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005b18:	e008      	b.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b20:	e004      	b.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005b22:	bf00      	nop
 8005b24:	e002      	b.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005b26:	bf00      	nop
 8005b28:	e000      	b.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005b2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d10b      	bne.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005b34:	4bb9      	ldr	r3, [pc, #740]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b38:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005b3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b44:	4ab5      	ldr	r2, [pc, #724]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b46:	430b      	orrs	r3, r1
 8005b48:	6553      	str	r3, [r2, #84]	@ 0x54
 8005b4a:	e003      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b5c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005b60:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b62:	2300      	movs	r3, #0
 8005b64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b66:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005b6a:	460b      	mov	r3, r1
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	d009      	beq.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005b70:	4baa      	ldr	r3, [pc, #680]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b74:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b7e:	4aa7      	ldr	r2, [pc, #668]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b80:	430b      	orrs	r3, r1
 8005b82:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005b84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b8c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005b90:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b92:	2300      	movs	r3, #0
 8005b94:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b96:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005b9a:	460b      	mov	r3, r1
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	d00a      	beq.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005ba0:	4b9e      	ldr	r3, [pc, #632]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ba2:	691b      	ldr	r3, [r3, #16]
 8005ba4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005ba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bac:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005bb0:	4a9a      	ldr	r2, [pc, #616]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bb2:	430b      	orrs	r3, r1
 8005bb4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005bb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bbe:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005bc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bc8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005bcc:	460b      	mov	r3, r1
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	d009      	beq.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005bd2:	4b92      	ldr	r3, [pc, #584]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bd6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005bda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005be0:	4a8e      	ldr	r2, [pc, #568]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005be2:	430b      	orrs	r3, r1
 8005be4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005be6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bee:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005bf2:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bf8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005bfc:	460b      	mov	r3, r1
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	d00e      	beq.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005c02:	4b86      	ldr	r3, [pc, #536]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c04:	691b      	ldr	r3, [r3, #16]
 8005c06:	4a85      	ldr	r2, [pc, #532]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c08:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005c0c:	6113      	str	r3, [r2, #16]
 8005c0e:	4b83      	ldr	r3, [pc, #524]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c10:	6919      	ldr	r1, [r3, #16]
 8005c12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c16:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005c1a:	4a80      	ldr	r2, [pc, #512]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c1c:	430b      	orrs	r3, r1
 8005c1e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c28:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005c2c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005c2e:	2300      	movs	r3, #0
 8005c30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c32:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005c36:	460b      	mov	r3, r1
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	d009      	beq.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005c3c:	4b77      	ldr	r3, [pc, #476]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c40:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005c44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c4a:	4a74      	ldr	r2, [pc, #464]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c4c:	430b      	orrs	r3, r1
 8005c4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c58:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005c5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c5e:	2300      	movs	r3, #0
 8005c60:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c62:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005c66:	460b      	mov	r3, r1
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	d00a      	beq.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005c6c:	4b6b      	ldr	r3, [pc, #428]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c70:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005c74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005c7c:	4a67      	ldr	r2, [pc, #412]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c7e:	430b      	orrs	r3, r1
 8005c80:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005c82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c8a:	2100      	movs	r1, #0
 8005c8c:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005c8e:	f003 0301 	and.w	r3, r3, #1
 8005c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c94:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005c98:	460b      	mov	r3, r1
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	d011      	beq.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ca2:	3308      	adds	r3, #8
 8005ca4:	2100      	movs	r1, #0
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f001 fa4a 	bl	8007140 <RCCEx_PLL2_Config>
 8005cac:	4603      	mov	r3, r0
 8005cae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005cb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d003      	beq.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005cc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cca:	2100      	movs	r1, #0
 8005ccc:	6239      	str	r1, [r7, #32]
 8005cce:	f003 0302 	and.w	r3, r3, #2
 8005cd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cd4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005cd8:	460b      	mov	r3, r1
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	d011      	beq.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005cde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ce2:	3308      	adds	r3, #8
 8005ce4:	2101      	movs	r1, #1
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f001 fa2a 	bl	8007140 <RCCEx_PLL2_Config>
 8005cec:	4603      	mov	r3, r0
 8005cee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005cf2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d003      	beq.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cfe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d0a:	2100      	movs	r1, #0
 8005d0c:	61b9      	str	r1, [r7, #24]
 8005d0e:	f003 0304 	and.w	r3, r3, #4
 8005d12:	61fb      	str	r3, [r7, #28]
 8005d14:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005d18:	460b      	mov	r3, r1
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	d011      	beq.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005d1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d22:	3308      	adds	r3, #8
 8005d24:	2102      	movs	r1, #2
 8005d26:	4618      	mov	r0, r3
 8005d28:	f001 fa0a 	bl	8007140 <RCCEx_PLL2_Config>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005d32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d003      	beq.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005d42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d4a:	2100      	movs	r1, #0
 8005d4c:	6139      	str	r1, [r7, #16]
 8005d4e:	f003 0308 	and.w	r3, r3, #8
 8005d52:	617b      	str	r3, [r7, #20]
 8005d54:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005d58:	460b      	mov	r3, r1
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	d011      	beq.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005d5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d62:	3328      	adds	r3, #40	@ 0x28
 8005d64:	2100      	movs	r1, #0
 8005d66:	4618      	mov	r0, r3
 8005d68:	f001 fa9c 	bl	80072a4 <RCCEx_PLL3_Config>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005d72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d003      	beq.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005d82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d8a:	2100      	movs	r1, #0
 8005d8c:	60b9      	str	r1, [r7, #8]
 8005d8e:	f003 0310 	and.w	r3, r3, #16
 8005d92:	60fb      	str	r3, [r7, #12]
 8005d94:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005d98:	460b      	mov	r3, r1
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	d011      	beq.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005d9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005da2:	3328      	adds	r3, #40	@ 0x28
 8005da4:	2101      	movs	r1, #1
 8005da6:	4618      	mov	r0, r3
 8005da8:	f001 fa7c 	bl	80072a4 <RCCEx_PLL3_Config>
 8005dac:	4603      	mov	r3, r0
 8005dae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005db2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d003      	beq.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dca:	2100      	movs	r1, #0
 8005dcc:	6039      	str	r1, [r7, #0]
 8005dce:	f003 0320 	and.w	r3, r3, #32
 8005dd2:	607b      	str	r3, [r7, #4]
 8005dd4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005dd8:	460b      	mov	r3, r1
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	d011      	beq.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005de2:	3328      	adds	r3, #40	@ 0x28
 8005de4:	2102      	movs	r1, #2
 8005de6:	4618      	mov	r0, r3
 8005de8:	f001 fa5c 	bl	80072a4 <RCCEx_PLL3_Config>
 8005dec:	4603      	mov	r3, r0
 8005dee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005df2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d003      	beq.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dfe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005e02:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d101      	bne.n	8005e0e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	e000      	b.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005e0e:	2301      	movs	r3, #1
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005e16:	46bd      	mov	sp, r7
 8005e18:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e1c:	58024400 	.word	0x58024400

08005e20 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b090      	sub	sp, #64	@ 0x40
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8005e2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e2e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8005e32:	430b      	orrs	r3, r1
 8005e34:	f040 8094 	bne.w	8005f60 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8005e38:	4b9e      	ldr	r3, [pc, #632]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005e3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e3c:	f003 0307 	and.w	r3, r3, #7
 8005e40:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e44:	2b04      	cmp	r3, #4
 8005e46:	f200 8087 	bhi.w	8005f58 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8005e4a:	a201      	add	r2, pc, #4	@ (adr r2, 8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8005e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e50:	08005e65 	.word	0x08005e65
 8005e54:	08005e8d 	.word	0x08005e8d
 8005e58:	08005eb5 	.word	0x08005eb5
 8005e5c:	08005f51 	.word	0x08005f51
 8005e60:	08005edd 	.word	0x08005edd
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005e64:	4b93      	ldr	r3, [pc, #588]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e6c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005e70:	d108      	bne.n	8005e84 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005e72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005e76:	4618      	mov	r0, r3
 8005e78:	f001 f810 	bl	8006e9c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e80:	f000 bd45 	b.w	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005e84:	2300      	movs	r3, #0
 8005e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e88:	f000 bd41 	b.w	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005e8c:	4b89      	ldr	r3, [pc, #548]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e94:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e98:	d108      	bne.n	8005eac <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e9a:	f107 0318 	add.w	r3, r7, #24
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f000 fd54 	bl	800694c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005ea4:	69bb      	ldr	r3, [r7, #24]
 8005ea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ea8:	f000 bd31 	b.w	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005eac:	2300      	movs	r3, #0
 8005eae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005eb0:	f000 bd2d 	b.w	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005eb4:	4b7f      	ldr	r3, [pc, #508]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ebc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ec0:	d108      	bne.n	8005ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005ec2:	f107 030c 	add.w	r3, r7, #12
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f000 fe94 	bl	8006bf4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ed0:	f000 bd1d 	b.w	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ed8:	f000 bd19 	b.w	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005edc:	4b75      	ldr	r3, [pc, #468]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005ede:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ee0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005ee4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005ee6:	4b73      	ldr	r3, [pc, #460]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f003 0304 	and.w	r3, r3, #4
 8005eee:	2b04      	cmp	r3, #4
 8005ef0:	d10c      	bne.n	8005f0c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8005ef2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d109      	bne.n	8005f0c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005ef8:	4b6e      	ldr	r3, [pc, #440]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	08db      	lsrs	r3, r3, #3
 8005efe:	f003 0303 	and.w	r3, r3, #3
 8005f02:	4a6d      	ldr	r2, [pc, #436]	@ (80060b8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005f04:	fa22 f303 	lsr.w	r3, r2, r3
 8005f08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f0a:	e01f      	b.n	8005f4c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005f0c:	4b69      	ldr	r3, [pc, #420]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f18:	d106      	bne.n	8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8005f1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f1c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f20:	d102      	bne.n	8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005f22:	4b66      	ldr	r3, [pc, #408]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8005f24:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f26:	e011      	b.n	8005f4c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005f28:	4b62      	ldr	r3, [pc, #392]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f30:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f34:	d106      	bne.n	8005f44 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8005f36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f3c:	d102      	bne.n	8005f44 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005f3e:	4b60      	ldr	r3, [pc, #384]	@ (80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8005f40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f42:	e003      	b.n	8005f4c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005f44:	2300      	movs	r3, #0
 8005f46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005f48:	f000 bce1 	b.w	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005f4c:	f000 bcdf 	b.w	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005f50:	4b5c      	ldr	r3, [pc, #368]	@ (80060c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8005f52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f54:	f000 bcdb 	b.w	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f5c:	f000 bcd7 	b.w	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8005f60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f64:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8005f68:	430b      	orrs	r3, r1
 8005f6a:	f040 80ad 	bne.w	80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8005f6e:	4b51      	ldr	r3, [pc, #324]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005f70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f72:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8005f76:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f7e:	d056      	beq.n	800602e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8005f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f86:	f200 8090 	bhi.w	80060aa <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f8c:	2bc0      	cmp	r3, #192	@ 0xc0
 8005f8e:	f000 8088 	beq.w	80060a2 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8005f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f94:	2bc0      	cmp	r3, #192	@ 0xc0
 8005f96:	f200 8088 	bhi.w	80060aa <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f9c:	2b80      	cmp	r3, #128	@ 0x80
 8005f9e:	d032      	beq.n	8006006 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8005fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fa2:	2b80      	cmp	r3, #128	@ 0x80
 8005fa4:	f200 8081 	bhi.w	80060aa <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d003      	beq.n	8005fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8005fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fb0:	2b40      	cmp	r3, #64	@ 0x40
 8005fb2:	d014      	beq.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8005fb4:	e079      	b.n	80060aa <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005fb6:	4b3f      	ldr	r3, [pc, #252]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fbe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005fc2:	d108      	bne.n	8005fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005fc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f000 ff67 	bl	8006e9c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005fd2:	f000 bc9c 	b.w	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fda:	f000 bc98 	b.w	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005fde:	4b35      	ldr	r3, [pc, #212]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005fe6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005fea:	d108      	bne.n	8005ffe <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005fec:	f107 0318 	add.w	r3, r7, #24
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	f000 fcab 	bl	800694c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005ff6:	69bb      	ldr	r3, [r7, #24]
 8005ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ffa:	f000 bc88 	b.w	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005ffe:	2300      	movs	r3, #0
 8006000:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006002:	f000 bc84 	b.w	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006006:	4b2b      	ldr	r3, [pc, #172]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800600e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006012:	d108      	bne.n	8006026 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006014:	f107 030c 	add.w	r3, r7, #12
 8006018:	4618      	mov	r0, r3
 800601a:	f000 fdeb 	bl	8006bf4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006022:	f000 bc74 	b.w	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006026:	2300      	movs	r3, #0
 8006028:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800602a:	f000 bc70 	b.w	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800602e:	4b21      	ldr	r3, [pc, #132]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006030:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006032:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006036:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006038:	4b1e      	ldr	r3, [pc, #120]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f003 0304 	and.w	r3, r3, #4
 8006040:	2b04      	cmp	r3, #4
 8006042:	d10c      	bne.n	800605e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8006044:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006046:	2b00      	cmp	r3, #0
 8006048:	d109      	bne.n	800605e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800604a:	4b1a      	ldr	r3, [pc, #104]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	08db      	lsrs	r3, r3, #3
 8006050:	f003 0303 	and.w	r3, r3, #3
 8006054:	4a18      	ldr	r2, [pc, #96]	@ (80060b8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006056:	fa22 f303 	lsr.w	r3, r2, r3
 800605a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800605c:	e01f      	b.n	800609e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800605e:	4b15      	ldr	r3, [pc, #84]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006066:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800606a:	d106      	bne.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800606c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800606e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006072:	d102      	bne.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006074:	4b11      	ldr	r3, [pc, #68]	@ (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006076:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006078:	e011      	b.n	800609e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800607a:	4b0e      	ldr	r3, [pc, #56]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006082:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006086:	d106      	bne.n	8006096 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8006088:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800608a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800608e:	d102      	bne.n	8006096 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006090:	4b0b      	ldr	r3, [pc, #44]	@ (80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006092:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006094:	e003      	b.n	800609e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006096:	2300      	movs	r3, #0
 8006098:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800609a:	f000 bc38 	b.w	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800609e:	f000 bc36 	b.w	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80060a2:	4b08      	ldr	r3, [pc, #32]	@ (80060c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80060a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060a6:	f000 bc32 	b.w	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80060aa:	2300      	movs	r3, #0
 80060ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060ae:	f000 bc2e 	b.w	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80060b2:	bf00      	nop
 80060b4:	58024400 	.word	0x58024400
 80060b8:	03d09000 	.word	0x03d09000
 80060bc:	003d0900 	.word	0x003d0900
 80060c0:	018cba80 	.word	0x018cba80
 80060c4:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80060c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060cc:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80060d0:	430b      	orrs	r3, r1
 80060d2:	f040 809c 	bne.w	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80060d6:	4b9e      	ldr	r3, [pc, #632]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80060d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060da:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80060de:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80060e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80060e6:	d054      	beq.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80060e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80060ee:	f200 808b 	bhi.w	8006208 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80060f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060f4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80060f8:	f000 8083 	beq.w	8006202 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80060fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060fe:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006102:	f200 8081 	bhi.w	8006208 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006108:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800610c:	d02f      	beq.n	800616e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800610e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006110:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006114:	d878      	bhi.n	8006208 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006118:	2b00      	cmp	r3, #0
 800611a:	d004      	beq.n	8006126 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800611c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800611e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006122:	d012      	beq.n	800614a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8006124:	e070      	b.n	8006208 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006126:	4b8a      	ldr	r3, [pc, #552]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800612e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006132:	d107      	bne.n	8006144 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006134:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006138:	4618      	mov	r0, r3
 800613a:	f000 feaf 	bl	8006e9c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800613e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006140:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006142:	e3e4      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006144:	2300      	movs	r3, #0
 8006146:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006148:	e3e1      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800614a:	4b81      	ldr	r3, [pc, #516]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006152:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006156:	d107      	bne.n	8006168 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006158:	f107 0318 	add.w	r3, r7, #24
 800615c:	4618      	mov	r0, r3
 800615e:	f000 fbf5 	bl	800694c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006162:	69bb      	ldr	r3, [r7, #24]
 8006164:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006166:	e3d2      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006168:	2300      	movs	r3, #0
 800616a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800616c:	e3cf      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800616e:	4b78      	ldr	r3, [pc, #480]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006176:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800617a:	d107      	bne.n	800618c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800617c:	f107 030c 	add.w	r3, r7, #12
 8006180:	4618      	mov	r0, r3
 8006182:	f000 fd37 	bl	8006bf4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800618a:	e3c0      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800618c:	2300      	movs	r3, #0
 800618e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006190:	e3bd      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006192:	4b6f      	ldr	r3, [pc, #444]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006196:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800619a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800619c:	4b6c      	ldr	r3, [pc, #432]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f003 0304 	and.w	r3, r3, #4
 80061a4:	2b04      	cmp	r3, #4
 80061a6:	d10c      	bne.n	80061c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80061a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d109      	bne.n	80061c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80061ae:	4b68      	ldr	r3, [pc, #416]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	08db      	lsrs	r3, r3, #3
 80061b4:	f003 0303 	and.w	r3, r3, #3
 80061b8:	4a66      	ldr	r2, [pc, #408]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80061ba:	fa22 f303 	lsr.w	r3, r2, r3
 80061be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061c0:	e01e      	b.n	8006200 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80061c2:	4b63      	ldr	r3, [pc, #396]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061ce:	d106      	bne.n	80061de <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80061d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80061d6:	d102      	bne.n	80061de <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80061d8:	4b5f      	ldr	r3, [pc, #380]	@ (8006358 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80061da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061dc:	e010      	b.n	8006200 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80061de:	4b5c      	ldr	r3, [pc, #368]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80061ea:	d106      	bne.n	80061fa <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 80061ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80061f2:	d102      	bne.n	80061fa <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80061f4:	4b59      	ldr	r3, [pc, #356]	@ (800635c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80061f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061f8:	e002      	b.n	8006200 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80061fa:	2300      	movs	r3, #0
 80061fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80061fe:	e386      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006200:	e385      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006202:	4b57      	ldr	r3, [pc, #348]	@ (8006360 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006204:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006206:	e382      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006208:	2300      	movs	r3, #0
 800620a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800620c:	e37f      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800620e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006212:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8006216:	430b      	orrs	r3, r1
 8006218:	f040 80a7 	bne.w	800636a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800621c:	4b4c      	ldr	r3, [pc, #304]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800621e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006220:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8006224:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006228:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800622c:	d055      	beq.n	80062da <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800622e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006230:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006234:	f200 8096 	bhi.w	8006364 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800623a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800623e:	f000 8084 	beq.w	800634a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8006242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006244:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006248:	f200 808c 	bhi.w	8006364 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800624c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800624e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006252:	d030      	beq.n	80062b6 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8006254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006256:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800625a:	f200 8083 	bhi.w	8006364 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800625e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006260:	2b00      	cmp	r3, #0
 8006262:	d004      	beq.n	800626e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8006264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006266:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800626a:	d012      	beq.n	8006292 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800626c:	e07a      	b.n	8006364 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800626e:	4b38      	ldr	r3, [pc, #224]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006276:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800627a:	d107      	bne.n	800628c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800627c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006280:	4618      	mov	r0, r3
 8006282:	f000 fe0b 	bl	8006e9c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006288:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800628a:	e340      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800628c:	2300      	movs	r3, #0
 800628e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006290:	e33d      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006292:	4b2f      	ldr	r3, [pc, #188]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800629a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800629e:	d107      	bne.n	80062b0 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062a0:	f107 0318 	add.w	r3, r7, #24
 80062a4:	4618      	mov	r0, r3
 80062a6:	f000 fb51 	bl	800694c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80062aa:	69bb      	ldr	r3, [r7, #24]
 80062ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80062ae:	e32e      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80062b0:	2300      	movs	r3, #0
 80062b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062b4:	e32b      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80062b6:	4b26      	ldr	r3, [pc, #152]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80062be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80062c2:	d107      	bne.n	80062d4 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80062c4:	f107 030c 	add.w	r3, r7, #12
 80062c8:	4618      	mov	r0, r3
 80062ca:	f000 fc93 	bl	8006bf4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80062d2:	e31c      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80062d4:	2300      	movs	r3, #0
 80062d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062d8:	e319      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80062da:	4b1d      	ldr	r3, [pc, #116]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80062dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062de:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80062e2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80062e4:	4b1a      	ldr	r3, [pc, #104]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f003 0304 	and.w	r3, r3, #4
 80062ec:	2b04      	cmp	r3, #4
 80062ee:	d10c      	bne.n	800630a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80062f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d109      	bne.n	800630a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80062f6:	4b16      	ldr	r3, [pc, #88]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	08db      	lsrs	r3, r3, #3
 80062fc:	f003 0303 	and.w	r3, r3, #3
 8006300:	4a14      	ldr	r2, [pc, #80]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8006302:	fa22 f303 	lsr.w	r3, r2, r3
 8006306:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006308:	e01e      	b.n	8006348 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800630a:	4b11      	ldr	r3, [pc, #68]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006312:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006316:	d106      	bne.n	8006326 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8006318:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800631a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800631e:	d102      	bne.n	8006326 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006320:	4b0d      	ldr	r3, [pc, #52]	@ (8006358 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8006322:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006324:	e010      	b.n	8006348 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006326:	4b0a      	ldr	r3, [pc, #40]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800632e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006332:	d106      	bne.n	8006342 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8006334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006336:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800633a:	d102      	bne.n	8006342 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800633c:	4b07      	ldr	r3, [pc, #28]	@ (800635c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800633e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006340:	e002      	b.n	8006348 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006342:	2300      	movs	r3, #0
 8006344:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006346:	e2e2      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006348:	e2e1      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800634a:	4b05      	ldr	r3, [pc, #20]	@ (8006360 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800634c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800634e:	e2de      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006350:	58024400 	.word	0x58024400
 8006354:	03d09000 	.word	0x03d09000
 8006358:	003d0900 	.word	0x003d0900
 800635c:	018cba80 	.word	0x018cba80
 8006360:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8006364:	2300      	movs	r3, #0
 8006366:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006368:	e2d1      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800636a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800636e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8006372:	430b      	orrs	r3, r1
 8006374:	f040 809c 	bne.w	80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8006378:	4b93      	ldr	r3, [pc, #588]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800637a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800637c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006380:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006384:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006388:	d054      	beq.n	8006434 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800638a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800638c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006390:	f200 808b 	bhi.w	80064aa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006396:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800639a:	f000 8083 	beq.w	80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800639e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063a0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80063a4:	f200 8081 	bhi.w	80064aa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80063a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063ae:	d02f      	beq.n	8006410 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 80063b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063b6:	d878      	bhi.n	80064aa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80063b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d004      	beq.n	80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80063be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063c4:	d012      	beq.n	80063ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 80063c6:	e070      	b.n	80064aa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80063c8:	4b7f      	ldr	r3, [pc, #508]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80063d4:	d107      	bne.n	80063e6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80063d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80063da:	4618      	mov	r0, r3
 80063dc:	f000 fd5e 	bl	8006e9c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80063e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80063e4:	e293      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80063e6:	2300      	movs	r3, #0
 80063e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063ea:	e290      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80063ec:	4b76      	ldr	r3, [pc, #472]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80063f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80063f8:	d107      	bne.n	800640a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80063fa:	f107 0318 	add.w	r3, r7, #24
 80063fe:	4618      	mov	r0, r3
 8006400:	f000 faa4 	bl	800694c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006404:	69bb      	ldr	r3, [r7, #24]
 8006406:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006408:	e281      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800640a:	2300      	movs	r3, #0
 800640c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800640e:	e27e      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006410:	4b6d      	ldr	r3, [pc, #436]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006418:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800641c:	d107      	bne.n	800642e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800641e:	f107 030c 	add.w	r3, r7, #12
 8006422:	4618      	mov	r0, r3
 8006424:	f000 fbe6 	bl	8006bf4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800642c:	e26f      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800642e:	2300      	movs	r3, #0
 8006430:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006432:	e26c      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006434:	4b64      	ldr	r3, [pc, #400]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006436:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006438:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800643c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800643e:	4b62      	ldr	r3, [pc, #392]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f003 0304 	and.w	r3, r3, #4
 8006446:	2b04      	cmp	r3, #4
 8006448:	d10c      	bne.n	8006464 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800644a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800644c:	2b00      	cmp	r3, #0
 800644e:	d109      	bne.n	8006464 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006450:	4b5d      	ldr	r3, [pc, #372]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	08db      	lsrs	r3, r3, #3
 8006456:	f003 0303 	and.w	r3, r3, #3
 800645a:	4a5c      	ldr	r2, [pc, #368]	@ (80065cc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800645c:	fa22 f303 	lsr.w	r3, r2, r3
 8006460:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006462:	e01e      	b.n	80064a2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006464:	4b58      	ldr	r3, [pc, #352]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800646c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006470:	d106      	bne.n	8006480 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8006472:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006474:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006478:	d102      	bne.n	8006480 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800647a:	4b55      	ldr	r3, [pc, #340]	@ (80065d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800647c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800647e:	e010      	b.n	80064a2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006480:	4b51      	ldr	r3, [pc, #324]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006488:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800648c:	d106      	bne.n	800649c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800648e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006490:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006494:	d102      	bne.n	800649c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006496:	4b4f      	ldr	r3, [pc, #316]	@ (80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8006498:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800649a:	e002      	b.n	80064a2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800649c:	2300      	movs	r3, #0
 800649e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80064a0:	e235      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80064a2:	e234      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80064a4:	4b4c      	ldr	r3, [pc, #304]	@ (80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 80064a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064a8:	e231      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80064aa:	2300      	movs	r3, #0
 80064ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064ae:	e22e      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80064b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064b4:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80064b8:	430b      	orrs	r3, r1
 80064ba:	f040 808f 	bne.w	80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80064be:	4b42      	ldr	r3, [pc, #264]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80064c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064c2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80064c6:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80064c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80064ce:	d06b      	beq.n	80065a8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80064d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064d2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80064d6:	d874      	bhi.n	80065c2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80064d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064da:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80064de:	d056      	beq.n	800658e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 80064e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80064e6:	d86c      	bhi.n	80065c2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80064e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80064ee:	d03b      	beq.n	8006568 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 80064f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064f2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80064f6:	d864      	bhi.n	80065c2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80064f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80064fe:	d021      	beq.n	8006544 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8006500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006502:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006506:	d85c      	bhi.n	80065c2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006508:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800650a:	2b00      	cmp	r3, #0
 800650c:	d004      	beq.n	8006518 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800650e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006510:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006514:	d004      	beq.n	8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8006516:	e054      	b.n	80065c2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8006518:	f7fe fa62 	bl	80049e0 <HAL_RCC_GetPCLK1Freq>
 800651c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800651e:	e1f6      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006520:	4b29      	ldr	r3, [pc, #164]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006528:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800652c:	d107      	bne.n	800653e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800652e:	f107 0318 	add.w	r3, r7, #24
 8006532:	4618      	mov	r0, r3
 8006534:	f000 fa0a 	bl	800694c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006538:	69fb      	ldr	r3, [r7, #28]
 800653a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800653c:	e1e7      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800653e:	2300      	movs	r3, #0
 8006540:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006542:	e1e4      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006544:	4b20      	ldr	r3, [pc, #128]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800654c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006550:	d107      	bne.n	8006562 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006552:	f107 030c 	add.w	r3, r7, #12
 8006556:	4618      	mov	r0, r3
 8006558:	f000 fb4c 	bl	8006bf4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800655c:	693b      	ldr	r3, [r7, #16]
 800655e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006560:	e1d5      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006562:	2300      	movs	r3, #0
 8006564:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006566:	e1d2      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006568:	4b17      	ldr	r3, [pc, #92]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f003 0304 	and.w	r3, r3, #4
 8006570:	2b04      	cmp	r3, #4
 8006572:	d109      	bne.n	8006588 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006574:	4b14      	ldr	r3, [pc, #80]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	08db      	lsrs	r3, r3, #3
 800657a:	f003 0303 	and.w	r3, r3, #3
 800657e:	4a13      	ldr	r2, [pc, #76]	@ (80065cc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8006580:	fa22 f303 	lsr.w	r3, r2, r3
 8006584:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006586:	e1c2      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006588:	2300      	movs	r3, #0
 800658a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800658c:	e1bf      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800658e:	4b0e      	ldr	r3, [pc, #56]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006596:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800659a:	d102      	bne.n	80065a2 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800659c:	4b0c      	ldr	r3, [pc, #48]	@ (80065d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800659e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80065a0:	e1b5      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80065a2:	2300      	movs	r3, #0
 80065a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065a6:	e1b2      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80065a8:	4b07      	ldr	r3, [pc, #28]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065b4:	d102      	bne.n	80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 80065b6:	4b07      	ldr	r3, [pc, #28]	@ (80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80065b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80065ba:	e1a8      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80065bc:	2300      	movs	r3, #0
 80065be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065c0:	e1a5      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80065c2:	2300      	movs	r3, #0
 80065c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065c6:	e1a2      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80065c8:	58024400 	.word	0x58024400
 80065cc:	03d09000 	.word	0x03d09000
 80065d0:	003d0900 	.word	0x003d0900
 80065d4:	018cba80 	.word	0x018cba80
 80065d8:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80065dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065e0:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80065e4:	430b      	orrs	r3, r1
 80065e6:	d173      	bne.n	80066d0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80065e8:	4b9c      	ldr	r3, [pc, #624]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80065ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80065f0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80065f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065f8:	d02f      	beq.n	800665a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 80065fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006600:	d863      	bhi.n	80066ca <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8006602:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006604:	2b00      	cmp	r3, #0
 8006606:	d004      	beq.n	8006612 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8006608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800660a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800660e:	d012      	beq.n	8006636 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8006610:	e05b      	b.n	80066ca <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006612:	4b92      	ldr	r3, [pc, #584]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800661a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800661e:	d107      	bne.n	8006630 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006620:	f107 0318 	add.w	r3, r7, #24
 8006624:	4618      	mov	r0, r3
 8006626:	f000 f991 	bl	800694c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800662a:	69bb      	ldr	r3, [r7, #24]
 800662c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800662e:	e16e      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006630:	2300      	movs	r3, #0
 8006632:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006634:	e16b      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006636:	4b89      	ldr	r3, [pc, #548]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800663e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006642:	d107      	bne.n	8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006644:	f107 030c 	add.w	r3, r7, #12
 8006648:	4618      	mov	r0, r3
 800664a:	f000 fad3 	bl	8006bf4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006652:	e15c      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006654:	2300      	movs	r3, #0
 8006656:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006658:	e159      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800665a:	4b80      	ldr	r3, [pc, #512]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800665c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800665e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006662:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006664:	4b7d      	ldr	r3, [pc, #500]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f003 0304 	and.w	r3, r3, #4
 800666c:	2b04      	cmp	r3, #4
 800666e:	d10c      	bne.n	800668a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8006670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006672:	2b00      	cmp	r3, #0
 8006674:	d109      	bne.n	800668a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006676:	4b79      	ldr	r3, [pc, #484]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	08db      	lsrs	r3, r3, #3
 800667c:	f003 0303 	and.w	r3, r3, #3
 8006680:	4a77      	ldr	r2, [pc, #476]	@ (8006860 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8006682:	fa22 f303 	lsr.w	r3, r2, r3
 8006686:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006688:	e01e      	b.n	80066c8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800668a:	4b74      	ldr	r3, [pc, #464]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006692:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006696:	d106      	bne.n	80066a6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8006698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800669a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800669e:	d102      	bne.n	80066a6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80066a0:	4b70      	ldr	r3, [pc, #448]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80066a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80066a4:	e010      	b.n	80066c8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80066a6:	4b6d      	ldr	r3, [pc, #436]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066b2:	d106      	bne.n	80066c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 80066b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80066ba:	d102      	bne.n	80066c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80066bc:	4b6a      	ldr	r3, [pc, #424]	@ (8006868 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80066be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80066c0:	e002      	b.n	80066c8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80066c2:	2300      	movs	r3, #0
 80066c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80066c6:	e122      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80066c8:	e121      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80066ca:	2300      	movs	r3, #0
 80066cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066ce:	e11e      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80066d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066d4:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80066d8:	430b      	orrs	r3, r1
 80066da:	d133      	bne.n	8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80066dc:	4b5f      	ldr	r3, [pc, #380]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80066de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80066e4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80066e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d004      	beq.n	80066f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 80066ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066f2:	d012      	beq.n	800671a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 80066f4:	e023      	b.n	800673e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80066f6:	4b59      	ldr	r3, [pc, #356]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006702:	d107      	bne.n	8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006704:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006708:	4618      	mov	r0, r3
 800670a:	f000 fbc7 	bl	8006e9c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800670e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006710:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006712:	e0fc      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006714:	2300      	movs	r3, #0
 8006716:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006718:	e0f9      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800671a:	4b50      	ldr	r3, [pc, #320]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006722:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006726:	d107      	bne.n	8006738 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006728:	f107 0318 	add.w	r3, r7, #24
 800672c:	4618      	mov	r0, r3
 800672e:	f000 f90d 	bl	800694c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006732:	6a3b      	ldr	r3, [r7, #32]
 8006734:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006736:	e0ea      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006738:	2300      	movs	r3, #0
 800673a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800673c:	e0e7      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800673e:	2300      	movs	r3, #0
 8006740:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006742:	e0e4      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8006744:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006748:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800674c:	430b      	orrs	r3, r1
 800674e:	f040 808d 	bne.w	800686c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8006752:	4b42      	ldr	r3, [pc, #264]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006754:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006756:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800675a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800675c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800675e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006762:	d06b      	beq.n	800683c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8006764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006766:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800676a:	d874      	bhi.n	8006856 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800676c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800676e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006772:	d056      	beq.n	8006822 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8006774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006776:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800677a:	d86c      	bhi.n	8006856 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800677c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800677e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006782:	d03b      	beq.n	80067fc <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8006784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006786:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800678a:	d864      	bhi.n	8006856 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800678c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800678e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006792:	d021      	beq.n	80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8006794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006796:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800679a:	d85c      	bhi.n	8006856 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800679c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d004      	beq.n	80067ac <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 80067a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80067a8:	d004      	beq.n	80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 80067aa:	e054      	b.n	8006856 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80067ac:	f000 f8b8 	bl	8006920 <HAL_RCCEx_GetD3PCLK1Freq>
 80067b0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80067b2:	e0ac      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80067b4:	4b29      	ldr	r3, [pc, #164]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80067bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80067c0:	d107      	bne.n	80067d2 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80067c2:	f107 0318 	add.w	r3, r7, #24
 80067c6:	4618      	mov	r0, r3
 80067c8:	f000 f8c0 	bl	800694c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80067cc:	69fb      	ldr	r3, [r7, #28]
 80067ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80067d0:	e09d      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80067d2:	2300      	movs	r3, #0
 80067d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067d6:	e09a      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80067d8:	4b20      	ldr	r3, [pc, #128]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80067e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067e4:	d107      	bne.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80067e6:	f107 030c 	add.w	r3, r7, #12
 80067ea:	4618      	mov	r0, r3
 80067ec:	f000 fa02 	bl	8006bf4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80067f4:	e08b      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80067f6:	2300      	movs	r3, #0
 80067f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067fa:	e088      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80067fc:	4b17      	ldr	r3, [pc, #92]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f003 0304 	and.w	r3, r3, #4
 8006804:	2b04      	cmp	r3, #4
 8006806:	d109      	bne.n	800681c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006808:	4b14      	ldr	r3, [pc, #80]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	08db      	lsrs	r3, r3, #3
 800680e:	f003 0303 	and.w	r3, r3, #3
 8006812:	4a13      	ldr	r2, [pc, #76]	@ (8006860 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8006814:	fa22 f303 	lsr.w	r3, r2, r3
 8006818:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800681a:	e078      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800681c:	2300      	movs	r3, #0
 800681e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006820:	e075      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006822:	4b0e      	ldr	r3, [pc, #56]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800682a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800682e:	d102      	bne.n	8006836 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8006830:	4b0c      	ldr	r3, [pc, #48]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8006832:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006834:	e06b      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006836:	2300      	movs	r3, #0
 8006838:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800683a:	e068      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800683c:	4b07      	ldr	r3, [pc, #28]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006844:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006848:	d102      	bne.n	8006850 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800684a:	4b07      	ldr	r3, [pc, #28]	@ (8006868 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800684c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800684e:	e05e      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006850:	2300      	movs	r3, #0
 8006852:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006854:	e05b      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8006856:	2300      	movs	r3, #0
 8006858:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800685a:	e058      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800685c:	58024400 	.word	0x58024400
 8006860:	03d09000 	.word	0x03d09000
 8006864:	003d0900 	.word	0x003d0900
 8006868:	018cba80 	.word	0x018cba80
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800686c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006870:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8006874:	430b      	orrs	r3, r1
 8006876:	d148      	bne.n	800690a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006878:	4b27      	ldr	r3, [pc, #156]	@ (8006918 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800687a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800687c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006880:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006884:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006888:	d02a      	beq.n	80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800688a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800688c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006890:	d838      	bhi.n	8006904 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8006892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006894:	2b00      	cmp	r3, #0
 8006896:	d004      	beq.n	80068a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8006898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800689a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800689e:	d00d      	beq.n	80068bc <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 80068a0:	e030      	b.n	8006904 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80068a2:	4b1d      	ldr	r3, [pc, #116]	@ (8006918 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80068ae:	d102      	bne.n	80068b6 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 80068b0:	4b1a      	ldr	r3, [pc, #104]	@ (800691c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 80068b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80068b4:	e02b      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80068b6:	2300      	movs	r3, #0
 80068b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068ba:	e028      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80068bc:	4b16      	ldr	r3, [pc, #88]	@ (8006918 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068c4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80068c8:	d107      	bne.n	80068da <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80068ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80068ce:	4618      	mov	r0, r3
 80068d0:	f000 fae4 	bl	8006e9c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80068d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80068d8:	e019      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80068da:	2300      	movs	r3, #0
 80068dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068de:	e016      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80068e0:	4b0d      	ldr	r3, [pc, #52]	@ (8006918 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80068e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80068ec:	d107      	bne.n	80068fe <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80068ee:	f107 0318 	add.w	r3, r7, #24
 80068f2:	4618      	mov	r0, r3
 80068f4:	f000 f82a 	bl	800694c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80068f8:	69fb      	ldr	r3, [r7, #28]
 80068fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80068fc:	e007      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80068fe:	2300      	movs	r3, #0
 8006900:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006902:	e004      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006904:	2300      	movs	r3, #0
 8006906:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006908:	e001      	b.n	800690e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800690a:	2300      	movs	r3, #0
 800690c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800690e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006910:	4618      	mov	r0, r3
 8006912:	3740      	adds	r7, #64	@ 0x40
 8006914:	46bd      	mov	sp, r7
 8006916:	bd80      	pop	{r7, pc}
 8006918:	58024400 	.word	0x58024400
 800691c:	018cba80 	.word	0x018cba80

08006920 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006924:	f7fe f82c 	bl	8004980 <HAL_RCC_GetHCLKFreq>
 8006928:	4602      	mov	r2, r0
 800692a:	4b06      	ldr	r3, [pc, #24]	@ (8006944 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800692c:	6a1b      	ldr	r3, [r3, #32]
 800692e:	091b      	lsrs	r3, r3, #4
 8006930:	f003 0307 	and.w	r3, r3, #7
 8006934:	4904      	ldr	r1, [pc, #16]	@ (8006948 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006936:	5ccb      	ldrb	r3, [r1, r3]
 8006938:	f003 031f 	and.w	r3, r3, #31
 800693c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006940:	4618      	mov	r0, r3
 8006942:	bd80      	pop	{r7, pc}
 8006944:	58024400 	.word	0x58024400
 8006948:	080081c0 	.word	0x080081c0

0800694c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800694c:	b480      	push	{r7}
 800694e:	b089      	sub	sp, #36	@ 0x24
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006954:	4ba1      	ldr	r3, [pc, #644]	@ (8006bdc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006958:	f003 0303 	and.w	r3, r3, #3
 800695c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800695e:	4b9f      	ldr	r3, [pc, #636]	@ (8006bdc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006962:	0b1b      	lsrs	r3, r3, #12
 8006964:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006968:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800696a:	4b9c      	ldr	r3, [pc, #624]	@ (8006bdc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800696c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800696e:	091b      	lsrs	r3, r3, #4
 8006970:	f003 0301 	and.w	r3, r3, #1
 8006974:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006976:	4b99      	ldr	r3, [pc, #612]	@ (8006bdc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006978:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800697a:	08db      	lsrs	r3, r3, #3
 800697c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006980:	693a      	ldr	r2, [r7, #16]
 8006982:	fb02 f303 	mul.w	r3, r2, r3
 8006986:	ee07 3a90 	vmov	s15, r3
 800698a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800698e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	2b00      	cmp	r3, #0
 8006996:	f000 8111 	beq.w	8006bbc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800699a:	69bb      	ldr	r3, [r7, #24]
 800699c:	2b02      	cmp	r3, #2
 800699e:	f000 8083 	beq.w	8006aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80069a2:	69bb      	ldr	r3, [r7, #24]
 80069a4:	2b02      	cmp	r3, #2
 80069a6:	f200 80a1 	bhi.w	8006aec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80069aa:	69bb      	ldr	r3, [r7, #24]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d003      	beq.n	80069b8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80069b0:	69bb      	ldr	r3, [r7, #24]
 80069b2:	2b01      	cmp	r3, #1
 80069b4:	d056      	beq.n	8006a64 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80069b6:	e099      	b.n	8006aec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80069b8:	4b88      	ldr	r3, [pc, #544]	@ (8006bdc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f003 0320 	and.w	r3, r3, #32
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d02d      	beq.n	8006a20 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80069c4:	4b85      	ldr	r3, [pc, #532]	@ (8006bdc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	08db      	lsrs	r3, r3, #3
 80069ca:	f003 0303 	and.w	r3, r3, #3
 80069ce:	4a84      	ldr	r2, [pc, #528]	@ (8006be0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80069d0:	fa22 f303 	lsr.w	r3, r2, r3
 80069d4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	ee07 3a90 	vmov	s15, r3
 80069dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	ee07 3a90 	vmov	s15, r3
 80069e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069ee:	4b7b      	ldr	r3, [pc, #492]	@ (8006bdc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80069f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069f6:	ee07 3a90 	vmov	s15, r3
 80069fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a02:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006be4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006a06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a1a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006a1e:	e087      	b.n	8006b30 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	ee07 3a90 	vmov	s15, r3
 8006a26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a2a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006be8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006a2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a32:	4b6a      	ldr	r3, [pc, #424]	@ (8006bdc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a3a:	ee07 3a90 	vmov	s15, r3
 8006a3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a42:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a46:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006be4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006a4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a62:	e065      	b.n	8006b30 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	ee07 3a90 	vmov	s15, r3
 8006a6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a6e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006bec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006a72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a76:	4b59      	ldr	r3, [pc, #356]	@ (8006bdc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a7e:	ee07 3a90 	vmov	s15, r3
 8006a82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a86:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a8a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006be4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006a8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006aa2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006aa6:	e043      	b.n	8006b30 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	ee07 3a90 	vmov	s15, r3
 8006aae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ab2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006ab6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006aba:	4b48      	ldr	r3, [pc, #288]	@ (8006bdc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006abc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006abe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ac2:	ee07 3a90 	vmov	s15, r3
 8006ac6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006aca:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ace:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006be4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006ad2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ad6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ada:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ade:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ae2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ae6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006aea:	e021      	b.n	8006b30 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006aec:	697b      	ldr	r3, [r7, #20]
 8006aee:	ee07 3a90 	vmov	s15, r3
 8006af2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006af6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006bec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006afa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006afe:	4b37      	ldr	r3, [pc, #220]	@ (8006bdc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b06:	ee07 3a90 	vmov	s15, r3
 8006b0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b12:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006be4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006b16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b2a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006b2e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006b30:	4b2a      	ldr	r3, [pc, #168]	@ (8006bdc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b34:	0a5b      	lsrs	r3, r3, #9
 8006b36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b3a:	ee07 3a90 	vmov	s15, r3
 8006b3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b42:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b46:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b4a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b56:	ee17 2a90 	vmov	r2, s15
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006b5e:	4b1f      	ldr	r3, [pc, #124]	@ (8006bdc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b62:	0c1b      	lsrs	r3, r3, #16
 8006b64:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b68:	ee07 3a90 	vmov	s15, r3
 8006b6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b70:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b74:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b78:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b7c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b84:	ee17 2a90 	vmov	r2, s15
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006b8c:	4b13      	ldr	r3, [pc, #76]	@ (8006bdc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b90:	0e1b      	lsrs	r3, r3, #24
 8006b92:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b96:	ee07 3a90 	vmov	s15, r3
 8006b9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b9e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006ba2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006ba6:	edd7 6a07 	vldr	s13, [r7, #28]
 8006baa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006bae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006bb2:	ee17 2a90 	vmov	r2, s15
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006bba:	e008      	b.n	8006bce <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	609a      	str	r2, [r3, #8]
}
 8006bce:	bf00      	nop
 8006bd0:	3724      	adds	r7, #36	@ 0x24
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd8:	4770      	bx	lr
 8006bda:	bf00      	nop
 8006bdc:	58024400 	.word	0x58024400
 8006be0:	03d09000 	.word	0x03d09000
 8006be4:	46000000 	.word	0x46000000
 8006be8:	4c742400 	.word	0x4c742400
 8006bec:	4a742400 	.word	0x4a742400
 8006bf0:	4bc65d40 	.word	0x4bc65d40

08006bf4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b089      	sub	sp, #36	@ 0x24
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006bfc:	4ba1      	ldr	r3, [pc, #644]	@ (8006e84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c00:	f003 0303 	and.w	r3, r3, #3
 8006c04:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006c06:	4b9f      	ldr	r3, [pc, #636]	@ (8006e84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c0a:	0d1b      	lsrs	r3, r3, #20
 8006c0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006c10:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006c12:	4b9c      	ldr	r3, [pc, #624]	@ (8006e84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c16:	0a1b      	lsrs	r3, r3, #8
 8006c18:	f003 0301 	and.w	r3, r3, #1
 8006c1c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006c1e:	4b99      	ldr	r3, [pc, #612]	@ (8006e84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c22:	08db      	lsrs	r3, r3, #3
 8006c24:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006c28:	693a      	ldr	r2, [r7, #16]
 8006c2a:	fb02 f303 	mul.w	r3, r2, r3
 8006c2e:	ee07 3a90 	vmov	s15, r3
 8006c32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c36:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	f000 8111 	beq.w	8006e64 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006c42:	69bb      	ldr	r3, [r7, #24]
 8006c44:	2b02      	cmp	r3, #2
 8006c46:	f000 8083 	beq.w	8006d50 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006c4a:	69bb      	ldr	r3, [r7, #24]
 8006c4c:	2b02      	cmp	r3, #2
 8006c4e:	f200 80a1 	bhi.w	8006d94 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006c52:	69bb      	ldr	r3, [r7, #24]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d003      	beq.n	8006c60 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006c58:	69bb      	ldr	r3, [r7, #24]
 8006c5a:	2b01      	cmp	r3, #1
 8006c5c:	d056      	beq.n	8006d0c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006c5e:	e099      	b.n	8006d94 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c60:	4b88      	ldr	r3, [pc, #544]	@ (8006e84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f003 0320 	and.w	r3, r3, #32
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d02d      	beq.n	8006cc8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006c6c:	4b85      	ldr	r3, [pc, #532]	@ (8006e84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	08db      	lsrs	r3, r3, #3
 8006c72:	f003 0303 	and.w	r3, r3, #3
 8006c76:	4a84      	ldr	r2, [pc, #528]	@ (8006e88 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006c78:	fa22 f303 	lsr.w	r3, r2, r3
 8006c7c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	ee07 3a90 	vmov	s15, r3
 8006c84:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c88:	697b      	ldr	r3, [r7, #20]
 8006c8a:	ee07 3a90 	vmov	s15, r3
 8006c8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c96:	4b7b      	ldr	r3, [pc, #492]	@ (8006e84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c9e:	ee07 3a90 	vmov	s15, r3
 8006ca2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ca6:	ed97 6a03 	vldr	s12, [r7, #12]
 8006caa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006e8c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006cae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006cb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006cb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006cba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006cbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cc2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006cc6:	e087      	b.n	8006dd8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	ee07 3a90 	vmov	s15, r3
 8006cce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cd2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006e90 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006cd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006cda:	4b6a      	ldr	r3, [pc, #424]	@ (8006e84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ce2:	ee07 3a90 	vmov	s15, r3
 8006ce6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cea:	ed97 6a03 	vldr	s12, [r7, #12]
 8006cee:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006e8c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006cf2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006cf6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006cfa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006cfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d0a:	e065      	b.n	8006dd8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	ee07 3a90 	vmov	s15, r3
 8006d12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d16:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006e94 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006d1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d1e:	4b59      	ldr	r3, [pc, #356]	@ (8006e84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d26:	ee07 3a90 	vmov	s15, r3
 8006d2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d2e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d32:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006e8c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006d36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d4a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d4e:	e043      	b.n	8006dd8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	ee07 3a90 	vmov	s15, r3
 8006d56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d5a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006e98 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006d5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d62:	4b48      	ldr	r3, [pc, #288]	@ (8006e84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d6a:	ee07 3a90 	vmov	s15, r3
 8006d6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d72:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d76:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006e8c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006d7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d8e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d92:	e021      	b.n	8006dd8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	ee07 3a90 	vmov	s15, r3
 8006d9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d9e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006e94 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006da2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006da6:	4b37      	ldr	r3, [pc, #220]	@ (8006e84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006daa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dae:	ee07 3a90 	vmov	s15, r3
 8006db2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006db6:	ed97 6a03 	vldr	s12, [r7, #12]
 8006dba:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006e8c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006dbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006dc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006dc6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006dca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006dce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dd2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006dd6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006dd8:	4b2a      	ldr	r3, [pc, #168]	@ (8006e84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ddc:	0a5b      	lsrs	r3, r3, #9
 8006dde:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006de2:	ee07 3a90 	vmov	s15, r3
 8006de6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006dee:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006df2:	edd7 6a07 	vldr	s13, [r7, #28]
 8006df6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006dfa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006dfe:	ee17 2a90 	vmov	r2, s15
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006e06:	4b1f      	ldr	r3, [pc, #124]	@ (8006e84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e0a:	0c1b      	lsrs	r3, r3, #16
 8006e0c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e10:	ee07 3a90 	vmov	s15, r3
 8006e14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e18:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e1c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006e20:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e2c:	ee17 2a90 	vmov	r2, s15
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006e34:	4b13      	ldr	r3, [pc, #76]	@ (8006e84 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e38:	0e1b      	lsrs	r3, r3, #24
 8006e3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e3e:	ee07 3a90 	vmov	s15, r3
 8006e42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e46:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e4a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006e4e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e5a:	ee17 2a90 	vmov	r2, s15
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006e62:	e008      	b.n	8006e76 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2200      	movs	r2, #0
 8006e68:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2200      	movs	r2, #0
 8006e74:	609a      	str	r2, [r3, #8]
}
 8006e76:	bf00      	nop
 8006e78:	3724      	adds	r7, #36	@ 0x24
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e80:	4770      	bx	lr
 8006e82:	bf00      	nop
 8006e84:	58024400 	.word	0x58024400
 8006e88:	03d09000 	.word	0x03d09000
 8006e8c:	46000000 	.word	0x46000000
 8006e90:	4c742400 	.word	0x4c742400
 8006e94:	4a742400 	.word	0x4a742400
 8006e98:	4bc65d40 	.word	0x4bc65d40

08006e9c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b089      	sub	sp, #36	@ 0x24
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006ea4:	4ba0      	ldr	r3, [pc, #640]	@ (8007128 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ea8:	f003 0303 	and.w	r3, r3, #3
 8006eac:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8006eae:	4b9e      	ldr	r3, [pc, #632]	@ (8007128 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eb2:	091b      	lsrs	r3, r3, #4
 8006eb4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006eb8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8006eba:	4b9b      	ldr	r3, [pc, #620]	@ (8007128 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006ebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ebe:	f003 0301 	and.w	r3, r3, #1
 8006ec2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006ec4:	4b98      	ldr	r3, [pc, #608]	@ (8007128 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006ec6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ec8:	08db      	lsrs	r3, r3, #3
 8006eca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006ece:	693a      	ldr	r2, [r7, #16]
 8006ed0:	fb02 f303 	mul.w	r3, r2, r3
 8006ed4:	ee07 3a90 	vmov	s15, r3
 8006ed8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006edc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8006ee0:	697b      	ldr	r3, [r7, #20]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	f000 8111 	beq.w	800710a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8006ee8:	69bb      	ldr	r3, [r7, #24]
 8006eea:	2b02      	cmp	r3, #2
 8006eec:	f000 8083 	beq.w	8006ff6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8006ef0:	69bb      	ldr	r3, [r7, #24]
 8006ef2:	2b02      	cmp	r3, #2
 8006ef4:	f200 80a1 	bhi.w	800703a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8006ef8:	69bb      	ldr	r3, [r7, #24]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d003      	beq.n	8006f06 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8006efe:	69bb      	ldr	r3, [r7, #24]
 8006f00:	2b01      	cmp	r3, #1
 8006f02:	d056      	beq.n	8006fb2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8006f04:	e099      	b.n	800703a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006f06:	4b88      	ldr	r3, [pc, #544]	@ (8007128 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f003 0320 	and.w	r3, r3, #32
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d02d      	beq.n	8006f6e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006f12:	4b85      	ldr	r3, [pc, #532]	@ (8007128 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	08db      	lsrs	r3, r3, #3
 8006f18:	f003 0303 	and.w	r3, r3, #3
 8006f1c:	4a83      	ldr	r2, [pc, #524]	@ (800712c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8006f1e:	fa22 f303 	lsr.w	r3, r2, r3
 8006f22:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	ee07 3a90 	vmov	s15, r3
 8006f2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	ee07 3a90 	vmov	s15, r3
 8006f34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f38:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f3c:	4b7a      	ldr	r3, [pc, #488]	@ (8007128 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f44:	ee07 3a90 	vmov	s15, r3
 8006f48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f4c:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f50:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8007130 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006f54:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f58:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f5c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f60:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f68:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006f6c:	e087      	b.n	800707e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	ee07 3a90 	vmov	s15, r3
 8006f74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f78:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8007134 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006f7c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f80:	4b69      	ldr	r3, [pc, #420]	@ (8007128 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f88:	ee07 3a90 	vmov	s15, r3
 8006f8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f90:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f94:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8007130 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006f98:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f9c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fa0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fa4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fa8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fac:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006fb0:	e065      	b.n	800707e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	ee07 3a90 	vmov	s15, r3
 8006fb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fbc:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8007138 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8006fc0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fc4:	4b58      	ldr	r3, [pc, #352]	@ (8007128 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fcc:	ee07 3a90 	vmov	s15, r3
 8006fd0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fd4:	ed97 6a03 	vldr	s12, [r7, #12]
 8006fd8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8007130 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006fdc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fe0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fe4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fe8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ff0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006ff4:	e043      	b.n	800707e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	ee07 3a90 	vmov	s15, r3
 8006ffc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007000:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800713c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007004:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007008:	4b47      	ldr	r3, [pc, #284]	@ (8007128 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800700a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800700c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007010:	ee07 3a90 	vmov	s15, r3
 8007014:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007018:	ed97 6a03 	vldr	s12, [r7, #12]
 800701c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8007130 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007020:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007024:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007028:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800702c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007030:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007034:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007038:	e021      	b.n	800707e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	ee07 3a90 	vmov	s15, r3
 8007040:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007044:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8007134 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007048:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800704c:	4b36      	ldr	r3, [pc, #216]	@ (8007128 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800704e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007050:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007054:	ee07 3a90 	vmov	s15, r3
 8007058:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800705c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007060:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8007130 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007064:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007068:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800706c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007070:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007074:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007078:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800707c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800707e:	4b2a      	ldr	r3, [pc, #168]	@ (8007128 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007082:	0a5b      	lsrs	r3, r3, #9
 8007084:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007088:	ee07 3a90 	vmov	s15, r3
 800708c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007090:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007094:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007098:	edd7 6a07 	vldr	s13, [r7, #28]
 800709c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80070a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070a4:	ee17 2a90 	vmov	r2, s15
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80070ac:	4b1e      	ldr	r3, [pc, #120]	@ (8007128 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80070ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070b0:	0c1b      	lsrs	r3, r3, #16
 80070b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070b6:	ee07 3a90 	vmov	s15, r3
 80070ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80070c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80070c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80070ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80070ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070d2:	ee17 2a90 	vmov	r2, s15
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80070da:	4b13      	ldr	r3, [pc, #76]	@ (8007128 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80070dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070de:	0e1b      	lsrs	r3, r3, #24
 80070e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070e4:	ee07 3a90 	vmov	s15, r3
 80070e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80070f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80070f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80070f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80070fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007100:	ee17 2a90 	vmov	r2, s15
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007108:	e008      	b.n	800711c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2200      	movs	r2, #0
 800710e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2200      	movs	r2, #0
 8007114:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2200      	movs	r2, #0
 800711a:	609a      	str	r2, [r3, #8]
}
 800711c:	bf00      	nop
 800711e:	3724      	adds	r7, #36	@ 0x24
 8007120:	46bd      	mov	sp, r7
 8007122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007126:	4770      	bx	lr
 8007128:	58024400 	.word	0x58024400
 800712c:	03d09000 	.word	0x03d09000
 8007130:	46000000 	.word	0x46000000
 8007134:	4c742400 	.word	0x4c742400
 8007138:	4a742400 	.word	0x4a742400
 800713c:	4bc65d40 	.word	0x4bc65d40

08007140 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b084      	sub	sp, #16
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
 8007148:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800714a:	2300      	movs	r3, #0
 800714c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800714e:	4b53      	ldr	r3, [pc, #332]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 8007150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007152:	f003 0303 	and.w	r3, r3, #3
 8007156:	2b03      	cmp	r3, #3
 8007158:	d101      	bne.n	800715e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800715a:	2301      	movs	r3, #1
 800715c:	e099      	b.n	8007292 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800715e:	4b4f      	ldr	r3, [pc, #316]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a4e      	ldr	r2, [pc, #312]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 8007164:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007168:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800716a:	f7f9 fdc1 	bl	8000cf0 <HAL_GetTick>
 800716e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007170:	e008      	b.n	8007184 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007172:	f7f9 fdbd 	bl	8000cf0 <HAL_GetTick>
 8007176:	4602      	mov	r2, r0
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	1ad3      	subs	r3, r2, r3
 800717c:	2b02      	cmp	r3, #2
 800717e:	d901      	bls.n	8007184 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007180:	2303      	movs	r3, #3
 8007182:	e086      	b.n	8007292 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007184:	4b45      	ldr	r3, [pc, #276]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800718c:	2b00      	cmp	r3, #0
 800718e:	d1f0      	bne.n	8007172 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007190:	4b42      	ldr	r3, [pc, #264]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 8007192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007194:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	031b      	lsls	r3, r3, #12
 800719e:	493f      	ldr	r1, [pc, #252]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 80071a0:	4313      	orrs	r3, r2
 80071a2:	628b      	str	r3, [r1, #40]	@ 0x28
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	3b01      	subs	r3, #1
 80071aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	689b      	ldr	r3, [r3, #8]
 80071b2:	3b01      	subs	r3, #1
 80071b4:	025b      	lsls	r3, r3, #9
 80071b6:	b29b      	uxth	r3, r3
 80071b8:	431a      	orrs	r2, r3
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	68db      	ldr	r3, [r3, #12]
 80071be:	3b01      	subs	r3, #1
 80071c0:	041b      	lsls	r3, r3, #16
 80071c2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80071c6:	431a      	orrs	r2, r3
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	691b      	ldr	r3, [r3, #16]
 80071cc:	3b01      	subs	r3, #1
 80071ce:	061b      	lsls	r3, r3, #24
 80071d0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80071d4:	4931      	ldr	r1, [pc, #196]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 80071d6:	4313      	orrs	r3, r2
 80071d8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80071da:	4b30      	ldr	r3, [pc, #192]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 80071dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071de:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	695b      	ldr	r3, [r3, #20]
 80071e6:	492d      	ldr	r1, [pc, #180]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 80071e8:	4313      	orrs	r3, r2
 80071ea:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80071ec:	4b2b      	ldr	r3, [pc, #172]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 80071ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071f0:	f023 0220 	bic.w	r2, r3, #32
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	699b      	ldr	r3, [r3, #24]
 80071f8:	4928      	ldr	r1, [pc, #160]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 80071fa:	4313      	orrs	r3, r2
 80071fc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80071fe:	4b27      	ldr	r3, [pc, #156]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 8007200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007202:	4a26      	ldr	r2, [pc, #152]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 8007204:	f023 0310 	bic.w	r3, r3, #16
 8007208:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800720a:	4b24      	ldr	r3, [pc, #144]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 800720c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800720e:	4b24      	ldr	r3, [pc, #144]	@ (80072a0 <RCCEx_PLL2_Config+0x160>)
 8007210:	4013      	ands	r3, r2
 8007212:	687a      	ldr	r2, [r7, #4]
 8007214:	69d2      	ldr	r2, [r2, #28]
 8007216:	00d2      	lsls	r2, r2, #3
 8007218:	4920      	ldr	r1, [pc, #128]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 800721a:	4313      	orrs	r3, r2
 800721c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800721e:	4b1f      	ldr	r3, [pc, #124]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 8007220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007222:	4a1e      	ldr	r2, [pc, #120]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 8007224:	f043 0310 	orr.w	r3, r3, #16
 8007228:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d106      	bne.n	800723e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007230:	4b1a      	ldr	r3, [pc, #104]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 8007232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007234:	4a19      	ldr	r2, [pc, #100]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 8007236:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800723a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800723c:	e00f      	b.n	800725e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	2b01      	cmp	r3, #1
 8007242:	d106      	bne.n	8007252 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007244:	4b15      	ldr	r3, [pc, #84]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 8007246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007248:	4a14      	ldr	r2, [pc, #80]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 800724a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800724e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007250:	e005      	b.n	800725e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007252:	4b12      	ldr	r3, [pc, #72]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 8007254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007256:	4a11      	ldr	r2, [pc, #68]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 8007258:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800725c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800725e:	4b0f      	ldr	r3, [pc, #60]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a0e      	ldr	r2, [pc, #56]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 8007264:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007268:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800726a:	f7f9 fd41 	bl	8000cf0 <HAL_GetTick>
 800726e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007270:	e008      	b.n	8007284 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007272:	f7f9 fd3d 	bl	8000cf0 <HAL_GetTick>
 8007276:	4602      	mov	r2, r0
 8007278:	68bb      	ldr	r3, [r7, #8]
 800727a:	1ad3      	subs	r3, r2, r3
 800727c:	2b02      	cmp	r3, #2
 800727e:	d901      	bls.n	8007284 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007280:	2303      	movs	r3, #3
 8007282:	e006      	b.n	8007292 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007284:	4b05      	ldr	r3, [pc, #20]	@ (800729c <RCCEx_PLL2_Config+0x15c>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800728c:	2b00      	cmp	r3, #0
 800728e:	d0f0      	beq.n	8007272 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007290:	7bfb      	ldrb	r3, [r7, #15]
}
 8007292:	4618      	mov	r0, r3
 8007294:	3710      	adds	r7, #16
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}
 800729a:	bf00      	nop
 800729c:	58024400 	.word	0x58024400
 80072a0:	ffff0007 	.word	0xffff0007

080072a4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b084      	sub	sp, #16
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
 80072ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80072ae:	2300      	movs	r3, #0
 80072b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80072b2:	4b53      	ldr	r3, [pc, #332]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 80072b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072b6:	f003 0303 	and.w	r3, r3, #3
 80072ba:	2b03      	cmp	r3, #3
 80072bc:	d101      	bne.n	80072c2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80072be:	2301      	movs	r3, #1
 80072c0:	e099      	b.n	80073f6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80072c2:	4b4f      	ldr	r3, [pc, #316]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a4e      	ldr	r2, [pc, #312]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 80072c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80072cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80072ce:	f7f9 fd0f 	bl	8000cf0 <HAL_GetTick>
 80072d2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80072d4:	e008      	b.n	80072e8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80072d6:	f7f9 fd0b 	bl	8000cf0 <HAL_GetTick>
 80072da:	4602      	mov	r2, r0
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	1ad3      	subs	r3, r2, r3
 80072e0:	2b02      	cmp	r3, #2
 80072e2:	d901      	bls.n	80072e8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80072e4:	2303      	movs	r3, #3
 80072e6:	e086      	b.n	80073f6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80072e8:	4b45      	ldr	r3, [pc, #276]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d1f0      	bne.n	80072d6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80072f4:	4b42      	ldr	r3, [pc, #264]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 80072f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072f8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	051b      	lsls	r3, r3, #20
 8007302:	493f      	ldr	r1, [pc, #252]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 8007304:	4313      	orrs	r3, r2
 8007306:	628b      	str	r3, [r1, #40]	@ 0x28
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	685b      	ldr	r3, [r3, #4]
 800730c:	3b01      	subs	r3, #1
 800730e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	689b      	ldr	r3, [r3, #8]
 8007316:	3b01      	subs	r3, #1
 8007318:	025b      	lsls	r3, r3, #9
 800731a:	b29b      	uxth	r3, r3
 800731c:	431a      	orrs	r2, r3
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	68db      	ldr	r3, [r3, #12]
 8007322:	3b01      	subs	r3, #1
 8007324:	041b      	lsls	r3, r3, #16
 8007326:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800732a:	431a      	orrs	r2, r3
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	691b      	ldr	r3, [r3, #16]
 8007330:	3b01      	subs	r3, #1
 8007332:	061b      	lsls	r3, r3, #24
 8007334:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007338:	4931      	ldr	r1, [pc, #196]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 800733a:	4313      	orrs	r3, r2
 800733c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800733e:	4b30      	ldr	r3, [pc, #192]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 8007340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007342:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	695b      	ldr	r3, [r3, #20]
 800734a:	492d      	ldr	r1, [pc, #180]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 800734c:	4313      	orrs	r3, r2
 800734e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007350:	4b2b      	ldr	r3, [pc, #172]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 8007352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007354:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	699b      	ldr	r3, [r3, #24]
 800735c:	4928      	ldr	r1, [pc, #160]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 800735e:	4313      	orrs	r3, r2
 8007360:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007362:	4b27      	ldr	r3, [pc, #156]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 8007364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007366:	4a26      	ldr	r2, [pc, #152]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 8007368:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800736c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800736e:	4b24      	ldr	r3, [pc, #144]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 8007370:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007372:	4b24      	ldr	r3, [pc, #144]	@ (8007404 <RCCEx_PLL3_Config+0x160>)
 8007374:	4013      	ands	r3, r2
 8007376:	687a      	ldr	r2, [r7, #4]
 8007378:	69d2      	ldr	r2, [r2, #28]
 800737a:	00d2      	lsls	r2, r2, #3
 800737c:	4920      	ldr	r1, [pc, #128]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 800737e:	4313      	orrs	r3, r2
 8007380:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007382:	4b1f      	ldr	r3, [pc, #124]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 8007384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007386:	4a1e      	ldr	r2, [pc, #120]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 8007388:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800738c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d106      	bne.n	80073a2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007394:	4b1a      	ldr	r3, [pc, #104]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 8007396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007398:	4a19      	ldr	r2, [pc, #100]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 800739a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800739e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80073a0:	e00f      	b.n	80073c2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	2b01      	cmp	r3, #1
 80073a6:	d106      	bne.n	80073b6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80073a8:	4b15      	ldr	r3, [pc, #84]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 80073aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073ac:	4a14      	ldr	r2, [pc, #80]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 80073ae:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80073b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80073b4:	e005      	b.n	80073c2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80073b6:	4b12      	ldr	r3, [pc, #72]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 80073b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073ba:	4a11      	ldr	r2, [pc, #68]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 80073bc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80073c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80073c2:	4b0f      	ldr	r3, [pc, #60]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a0e      	ldr	r2, [pc, #56]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 80073c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80073ce:	f7f9 fc8f 	bl	8000cf0 <HAL_GetTick>
 80073d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80073d4:	e008      	b.n	80073e8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80073d6:	f7f9 fc8b 	bl	8000cf0 <HAL_GetTick>
 80073da:	4602      	mov	r2, r0
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	1ad3      	subs	r3, r2, r3
 80073e0:	2b02      	cmp	r3, #2
 80073e2:	d901      	bls.n	80073e8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80073e4:	2303      	movs	r3, #3
 80073e6:	e006      	b.n	80073f6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80073e8:	4b05      	ldr	r3, [pc, #20]	@ (8007400 <RCCEx_PLL3_Config+0x15c>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d0f0      	beq.n	80073d6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80073f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80073f6:	4618      	mov	r0, r3
 80073f8:	3710      	adds	r7, #16
 80073fa:	46bd      	mov	sp, r7
 80073fc:	bd80      	pop	{r7, pc}
 80073fe:	bf00      	nop
 8007400:	58024400 	.word	0x58024400
 8007404:	ffff0007 	.word	0xffff0007

08007408 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b082      	sub	sp, #8
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d101      	bne.n	800741a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007416:	2301      	movs	r3, #1
 8007418:	e049      	b.n	80074ae <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007420:	b2db      	uxtb	r3, r3
 8007422:	2b00      	cmp	r3, #0
 8007424:	d106      	bne.n	8007434 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2200      	movs	r2, #0
 800742a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f7f9 fa62 	bl	80008f8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2202      	movs	r2, #2
 8007438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681a      	ldr	r2, [r3, #0]
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	3304      	adds	r3, #4
 8007444:	4619      	mov	r1, r3
 8007446:	4610      	mov	r0, r2
 8007448:	f000 fa58 	bl	80078fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2201      	movs	r2, #1
 8007450:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2201      	movs	r2, #1
 8007458:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2201      	movs	r2, #1
 8007460:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2201      	movs	r2, #1
 8007468:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2201      	movs	r2, #1
 8007470:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2201      	movs	r2, #1
 8007478:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2201      	movs	r2, #1
 8007480:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2201      	movs	r2, #1
 8007488:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2201      	movs	r2, #1
 8007490:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2201      	movs	r2, #1
 8007498:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2201      	movs	r2, #1
 80074a0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2201      	movs	r2, #1
 80074a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80074ac:	2300      	movs	r3, #0
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	3708      	adds	r7, #8
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}
	...

080074b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b084      	sub	sp, #16
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
 80074c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d109      	bne.n	80074dc <HAL_TIM_PWM_Start+0x24>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80074ce:	b2db      	uxtb	r3, r3
 80074d0:	2b01      	cmp	r3, #1
 80074d2:	bf14      	ite	ne
 80074d4:	2301      	movne	r3, #1
 80074d6:	2300      	moveq	r3, #0
 80074d8:	b2db      	uxtb	r3, r3
 80074da:	e03c      	b.n	8007556 <HAL_TIM_PWM_Start+0x9e>
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	2b04      	cmp	r3, #4
 80074e0:	d109      	bne.n	80074f6 <HAL_TIM_PWM_Start+0x3e>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80074e8:	b2db      	uxtb	r3, r3
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	bf14      	ite	ne
 80074ee:	2301      	movne	r3, #1
 80074f0:	2300      	moveq	r3, #0
 80074f2:	b2db      	uxtb	r3, r3
 80074f4:	e02f      	b.n	8007556 <HAL_TIM_PWM_Start+0x9e>
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	2b08      	cmp	r3, #8
 80074fa:	d109      	bne.n	8007510 <HAL_TIM_PWM_Start+0x58>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007502:	b2db      	uxtb	r3, r3
 8007504:	2b01      	cmp	r3, #1
 8007506:	bf14      	ite	ne
 8007508:	2301      	movne	r3, #1
 800750a:	2300      	moveq	r3, #0
 800750c:	b2db      	uxtb	r3, r3
 800750e:	e022      	b.n	8007556 <HAL_TIM_PWM_Start+0x9e>
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	2b0c      	cmp	r3, #12
 8007514:	d109      	bne.n	800752a <HAL_TIM_PWM_Start+0x72>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800751c:	b2db      	uxtb	r3, r3
 800751e:	2b01      	cmp	r3, #1
 8007520:	bf14      	ite	ne
 8007522:	2301      	movne	r3, #1
 8007524:	2300      	moveq	r3, #0
 8007526:	b2db      	uxtb	r3, r3
 8007528:	e015      	b.n	8007556 <HAL_TIM_PWM_Start+0x9e>
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	2b10      	cmp	r3, #16
 800752e:	d109      	bne.n	8007544 <HAL_TIM_PWM_Start+0x8c>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007536:	b2db      	uxtb	r3, r3
 8007538:	2b01      	cmp	r3, #1
 800753a:	bf14      	ite	ne
 800753c:	2301      	movne	r3, #1
 800753e:	2300      	moveq	r3, #0
 8007540:	b2db      	uxtb	r3, r3
 8007542:	e008      	b.n	8007556 <HAL_TIM_PWM_Start+0x9e>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800754a:	b2db      	uxtb	r3, r3
 800754c:	2b01      	cmp	r3, #1
 800754e:	bf14      	ite	ne
 8007550:	2301      	movne	r3, #1
 8007552:	2300      	moveq	r3, #0
 8007554:	b2db      	uxtb	r3, r3
 8007556:	2b00      	cmp	r3, #0
 8007558:	d001      	beq.n	800755e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800755a:	2301      	movs	r3, #1
 800755c:	e0a1      	b.n	80076a2 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d104      	bne.n	800756e <HAL_TIM_PWM_Start+0xb6>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2202      	movs	r2, #2
 8007568:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800756c:	e023      	b.n	80075b6 <HAL_TIM_PWM_Start+0xfe>
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	2b04      	cmp	r3, #4
 8007572:	d104      	bne.n	800757e <HAL_TIM_PWM_Start+0xc6>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2202      	movs	r2, #2
 8007578:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800757c:	e01b      	b.n	80075b6 <HAL_TIM_PWM_Start+0xfe>
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	2b08      	cmp	r3, #8
 8007582:	d104      	bne.n	800758e <HAL_TIM_PWM_Start+0xd6>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2202      	movs	r2, #2
 8007588:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800758c:	e013      	b.n	80075b6 <HAL_TIM_PWM_Start+0xfe>
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	2b0c      	cmp	r3, #12
 8007592:	d104      	bne.n	800759e <HAL_TIM_PWM_Start+0xe6>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2202      	movs	r2, #2
 8007598:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800759c:	e00b      	b.n	80075b6 <HAL_TIM_PWM_Start+0xfe>
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	2b10      	cmp	r3, #16
 80075a2:	d104      	bne.n	80075ae <HAL_TIM_PWM_Start+0xf6>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2202      	movs	r2, #2
 80075a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80075ac:	e003      	b.n	80075b6 <HAL_TIM_PWM_Start+0xfe>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2202      	movs	r2, #2
 80075b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	2201      	movs	r2, #1
 80075bc:	6839      	ldr	r1, [r7, #0]
 80075be:	4618      	mov	r0, r3
 80075c0:	f000 fd12 	bl	8007fe8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4a38      	ldr	r2, [pc, #224]	@ (80076ac <HAL_TIM_PWM_Start+0x1f4>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d013      	beq.n	80075f6 <HAL_TIM_PWM_Start+0x13e>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	4a37      	ldr	r2, [pc, #220]	@ (80076b0 <HAL_TIM_PWM_Start+0x1f8>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d00e      	beq.n	80075f6 <HAL_TIM_PWM_Start+0x13e>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a35      	ldr	r2, [pc, #212]	@ (80076b4 <HAL_TIM_PWM_Start+0x1fc>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d009      	beq.n	80075f6 <HAL_TIM_PWM_Start+0x13e>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	4a34      	ldr	r2, [pc, #208]	@ (80076b8 <HAL_TIM_PWM_Start+0x200>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d004      	beq.n	80075f6 <HAL_TIM_PWM_Start+0x13e>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4a32      	ldr	r2, [pc, #200]	@ (80076bc <HAL_TIM_PWM_Start+0x204>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d101      	bne.n	80075fa <HAL_TIM_PWM_Start+0x142>
 80075f6:	2301      	movs	r3, #1
 80075f8:	e000      	b.n	80075fc <HAL_TIM_PWM_Start+0x144>
 80075fa:	2300      	movs	r3, #0
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d007      	beq.n	8007610 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800760e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	4a25      	ldr	r2, [pc, #148]	@ (80076ac <HAL_TIM_PWM_Start+0x1f4>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d022      	beq.n	8007660 <HAL_TIM_PWM_Start+0x1a8>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007622:	d01d      	beq.n	8007660 <HAL_TIM_PWM_Start+0x1a8>
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	4a25      	ldr	r2, [pc, #148]	@ (80076c0 <HAL_TIM_PWM_Start+0x208>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d018      	beq.n	8007660 <HAL_TIM_PWM_Start+0x1a8>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	4a24      	ldr	r2, [pc, #144]	@ (80076c4 <HAL_TIM_PWM_Start+0x20c>)
 8007634:	4293      	cmp	r3, r2
 8007636:	d013      	beq.n	8007660 <HAL_TIM_PWM_Start+0x1a8>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	4a22      	ldr	r2, [pc, #136]	@ (80076c8 <HAL_TIM_PWM_Start+0x210>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d00e      	beq.n	8007660 <HAL_TIM_PWM_Start+0x1a8>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4a1a      	ldr	r2, [pc, #104]	@ (80076b0 <HAL_TIM_PWM_Start+0x1f8>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d009      	beq.n	8007660 <HAL_TIM_PWM_Start+0x1a8>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4a1e      	ldr	r2, [pc, #120]	@ (80076cc <HAL_TIM_PWM_Start+0x214>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d004      	beq.n	8007660 <HAL_TIM_PWM_Start+0x1a8>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	4a16      	ldr	r2, [pc, #88]	@ (80076b4 <HAL_TIM_PWM_Start+0x1fc>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d115      	bne.n	800768c <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	689a      	ldr	r2, [r3, #8]
 8007666:	4b1a      	ldr	r3, [pc, #104]	@ (80076d0 <HAL_TIM_PWM_Start+0x218>)
 8007668:	4013      	ands	r3, r2
 800766a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	2b06      	cmp	r3, #6
 8007670:	d015      	beq.n	800769e <HAL_TIM_PWM_Start+0x1e6>
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007678:	d011      	beq.n	800769e <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	681a      	ldr	r2, [r3, #0]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f042 0201 	orr.w	r2, r2, #1
 8007688:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800768a:	e008      	b.n	800769e <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	681a      	ldr	r2, [r3, #0]
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f042 0201 	orr.w	r2, r2, #1
 800769a:	601a      	str	r2, [r3, #0]
 800769c:	e000      	b.n	80076a0 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800769e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80076a0:	2300      	movs	r3, #0
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3710      	adds	r7, #16
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	bf00      	nop
 80076ac:	40010000 	.word	0x40010000
 80076b0:	40010400 	.word	0x40010400
 80076b4:	40014000 	.word	0x40014000
 80076b8:	40014400 	.word	0x40014400
 80076bc:	40014800 	.word	0x40014800
 80076c0:	40000400 	.word	0x40000400
 80076c4:	40000800 	.word	0x40000800
 80076c8:	40000c00 	.word	0x40000c00
 80076cc:	40001800 	.word	0x40001800
 80076d0:	00010007 	.word	0x00010007

080076d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b086      	sub	sp, #24
 80076d8:	af00      	add	r7, sp, #0
 80076da:	60f8      	str	r0, [r7, #12]
 80076dc:	60b9      	str	r1, [r7, #8]
 80076de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80076e0:	2300      	movs	r3, #0
 80076e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80076ea:	2b01      	cmp	r3, #1
 80076ec:	d101      	bne.n	80076f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80076ee:	2302      	movs	r3, #2
 80076f0:	e0ff      	b.n	80078f2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2201      	movs	r2, #1
 80076f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2b14      	cmp	r3, #20
 80076fe:	f200 80f0 	bhi.w	80078e2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007702:	a201      	add	r2, pc, #4	@ (adr r2, 8007708 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007708:	0800775d 	.word	0x0800775d
 800770c:	080078e3 	.word	0x080078e3
 8007710:	080078e3 	.word	0x080078e3
 8007714:	080078e3 	.word	0x080078e3
 8007718:	0800779d 	.word	0x0800779d
 800771c:	080078e3 	.word	0x080078e3
 8007720:	080078e3 	.word	0x080078e3
 8007724:	080078e3 	.word	0x080078e3
 8007728:	080077df 	.word	0x080077df
 800772c:	080078e3 	.word	0x080078e3
 8007730:	080078e3 	.word	0x080078e3
 8007734:	080078e3 	.word	0x080078e3
 8007738:	0800781f 	.word	0x0800781f
 800773c:	080078e3 	.word	0x080078e3
 8007740:	080078e3 	.word	0x080078e3
 8007744:	080078e3 	.word	0x080078e3
 8007748:	08007861 	.word	0x08007861
 800774c:	080078e3 	.word	0x080078e3
 8007750:	080078e3 	.word	0x080078e3
 8007754:	080078e3 	.word	0x080078e3
 8007758:	080078a1 	.word	0x080078a1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	68b9      	ldr	r1, [r7, #8]
 8007762:	4618      	mov	r0, r3
 8007764:	f000 f96a 	bl	8007a3c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	699a      	ldr	r2, [r3, #24]
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f042 0208 	orr.w	r2, r2, #8
 8007776:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	699a      	ldr	r2, [r3, #24]
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f022 0204 	bic.w	r2, r2, #4
 8007786:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	6999      	ldr	r1, [r3, #24]
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	691a      	ldr	r2, [r3, #16]
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	430a      	orrs	r2, r1
 8007798:	619a      	str	r2, [r3, #24]
      break;
 800779a:	e0a5      	b.n	80078e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	68b9      	ldr	r1, [r7, #8]
 80077a2:	4618      	mov	r0, r3
 80077a4:	f000 f9da 	bl	8007b5c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	699a      	ldr	r2, [r3, #24]
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80077b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	699a      	ldr	r2, [r3, #24]
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80077c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	6999      	ldr	r1, [r3, #24]
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	691b      	ldr	r3, [r3, #16]
 80077d2:	021a      	lsls	r2, r3, #8
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	430a      	orrs	r2, r1
 80077da:	619a      	str	r2, [r3, #24]
      break;
 80077dc:	e084      	b.n	80078e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	68b9      	ldr	r1, [r7, #8]
 80077e4:	4618      	mov	r0, r3
 80077e6:	f000 fa43 	bl	8007c70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	69da      	ldr	r2, [r3, #28]
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f042 0208 	orr.w	r2, r2, #8
 80077f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	69da      	ldr	r2, [r3, #28]
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f022 0204 	bic.w	r2, r2, #4
 8007808:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	69d9      	ldr	r1, [r3, #28]
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	691a      	ldr	r2, [r3, #16]
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	430a      	orrs	r2, r1
 800781a:	61da      	str	r2, [r3, #28]
      break;
 800781c:	e064      	b.n	80078e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	68b9      	ldr	r1, [r7, #8]
 8007824:	4618      	mov	r0, r3
 8007826:	f000 faab 	bl	8007d80 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	69da      	ldr	r2, [r3, #28]
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007838:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	69da      	ldr	r2, [r3, #28]
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007848:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	69d9      	ldr	r1, [r3, #28]
 8007850:	68bb      	ldr	r3, [r7, #8]
 8007852:	691b      	ldr	r3, [r3, #16]
 8007854:	021a      	lsls	r2, r3, #8
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	430a      	orrs	r2, r1
 800785c:	61da      	str	r2, [r3, #28]
      break;
 800785e:	e043      	b.n	80078e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	68b9      	ldr	r1, [r7, #8]
 8007866:	4618      	mov	r0, r3
 8007868:	f000 faf4 	bl	8007e54 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f042 0208 	orr.w	r2, r2, #8
 800787a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f022 0204 	bic.w	r2, r2, #4
 800788a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	691a      	ldr	r2, [r3, #16]
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	430a      	orrs	r2, r1
 800789c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800789e:	e023      	b.n	80078e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	68b9      	ldr	r1, [r7, #8]
 80078a6:	4618      	mov	r0, r3
 80078a8:	f000 fb38 	bl	8007f1c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80078ba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80078ca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	691b      	ldr	r3, [r3, #16]
 80078d6:	021a      	lsls	r2, r3, #8
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	430a      	orrs	r2, r1
 80078de:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80078e0:	e002      	b.n	80078e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80078e2:	2301      	movs	r3, #1
 80078e4:	75fb      	strb	r3, [r7, #23]
      break;
 80078e6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2200      	movs	r2, #0
 80078ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80078f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80078f2:	4618      	mov	r0, r3
 80078f4:	3718      	adds	r7, #24
 80078f6:	46bd      	mov	sp, r7
 80078f8:	bd80      	pop	{r7, pc}
 80078fa:	bf00      	nop

080078fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b085      	sub	sp, #20
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	4a43      	ldr	r2, [pc, #268]	@ (8007a1c <TIM_Base_SetConfig+0x120>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d013      	beq.n	800793c <TIM_Base_SetConfig+0x40>
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800791a:	d00f      	beq.n	800793c <TIM_Base_SetConfig+0x40>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	4a40      	ldr	r2, [pc, #256]	@ (8007a20 <TIM_Base_SetConfig+0x124>)
 8007920:	4293      	cmp	r3, r2
 8007922:	d00b      	beq.n	800793c <TIM_Base_SetConfig+0x40>
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	4a3f      	ldr	r2, [pc, #252]	@ (8007a24 <TIM_Base_SetConfig+0x128>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d007      	beq.n	800793c <TIM_Base_SetConfig+0x40>
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	4a3e      	ldr	r2, [pc, #248]	@ (8007a28 <TIM_Base_SetConfig+0x12c>)
 8007930:	4293      	cmp	r3, r2
 8007932:	d003      	beq.n	800793c <TIM_Base_SetConfig+0x40>
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	4a3d      	ldr	r2, [pc, #244]	@ (8007a2c <TIM_Base_SetConfig+0x130>)
 8007938:	4293      	cmp	r3, r2
 800793a:	d108      	bne.n	800794e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007942:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	685b      	ldr	r3, [r3, #4]
 8007948:	68fa      	ldr	r2, [r7, #12]
 800794a:	4313      	orrs	r3, r2
 800794c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	4a32      	ldr	r2, [pc, #200]	@ (8007a1c <TIM_Base_SetConfig+0x120>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d01f      	beq.n	8007996 <TIM_Base_SetConfig+0x9a>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800795c:	d01b      	beq.n	8007996 <TIM_Base_SetConfig+0x9a>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	4a2f      	ldr	r2, [pc, #188]	@ (8007a20 <TIM_Base_SetConfig+0x124>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d017      	beq.n	8007996 <TIM_Base_SetConfig+0x9a>
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	4a2e      	ldr	r2, [pc, #184]	@ (8007a24 <TIM_Base_SetConfig+0x128>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d013      	beq.n	8007996 <TIM_Base_SetConfig+0x9a>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	4a2d      	ldr	r2, [pc, #180]	@ (8007a28 <TIM_Base_SetConfig+0x12c>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d00f      	beq.n	8007996 <TIM_Base_SetConfig+0x9a>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	4a2c      	ldr	r2, [pc, #176]	@ (8007a2c <TIM_Base_SetConfig+0x130>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d00b      	beq.n	8007996 <TIM_Base_SetConfig+0x9a>
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	4a2b      	ldr	r2, [pc, #172]	@ (8007a30 <TIM_Base_SetConfig+0x134>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d007      	beq.n	8007996 <TIM_Base_SetConfig+0x9a>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	4a2a      	ldr	r2, [pc, #168]	@ (8007a34 <TIM_Base_SetConfig+0x138>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d003      	beq.n	8007996 <TIM_Base_SetConfig+0x9a>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	4a29      	ldr	r2, [pc, #164]	@ (8007a38 <TIM_Base_SetConfig+0x13c>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d108      	bne.n	80079a8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800799c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	68db      	ldr	r3, [r3, #12]
 80079a2:	68fa      	ldr	r2, [r7, #12]
 80079a4:	4313      	orrs	r3, r2
 80079a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	695b      	ldr	r3, [r3, #20]
 80079b2:	4313      	orrs	r3, r2
 80079b4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	689a      	ldr	r2, [r3, #8]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	681a      	ldr	r2, [r3, #0]
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	4a14      	ldr	r2, [pc, #80]	@ (8007a1c <TIM_Base_SetConfig+0x120>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d00f      	beq.n	80079ee <TIM_Base_SetConfig+0xf2>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	4a16      	ldr	r2, [pc, #88]	@ (8007a2c <TIM_Base_SetConfig+0x130>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d00b      	beq.n	80079ee <TIM_Base_SetConfig+0xf2>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	4a15      	ldr	r2, [pc, #84]	@ (8007a30 <TIM_Base_SetConfig+0x134>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d007      	beq.n	80079ee <TIM_Base_SetConfig+0xf2>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	4a14      	ldr	r2, [pc, #80]	@ (8007a34 <TIM_Base_SetConfig+0x138>)
 80079e2:	4293      	cmp	r3, r2
 80079e4:	d003      	beq.n	80079ee <TIM_Base_SetConfig+0xf2>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	4a13      	ldr	r2, [pc, #76]	@ (8007a38 <TIM_Base_SetConfig+0x13c>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d103      	bne.n	80079f6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	691a      	ldr	r2, [r3, #16]
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f043 0204 	orr.w	r2, r3, #4
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2201      	movs	r2, #1
 8007a06:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	68fa      	ldr	r2, [r7, #12]
 8007a0c:	601a      	str	r2, [r3, #0]
}
 8007a0e:	bf00      	nop
 8007a10:	3714      	adds	r7, #20
 8007a12:	46bd      	mov	sp, r7
 8007a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a18:	4770      	bx	lr
 8007a1a:	bf00      	nop
 8007a1c:	40010000 	.word	0x40010000
 8007a20:	40000400 	.word	0x40000400
 8007a24:	40000800 	.word	0x40000800
 8007a28:	40000c00 	.word	0x40000c00
 8007a2c:	40010400 	.word	0x40010400
 8007a30:	40014000 	.word	0x40014000
 8007a34:	40014400 	.word	0x40014400
 8007a38:	40014800 	.word	0x40014800

08007a3c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b087      	sub	sp, #28
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
 8007a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6a1b      	ldr	r3, [r3, #32]
 8007a4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6a1b      	ldr	r3, [r3, #32]
 8007a50:	f023 0201 	bic.w	r2, r3, #1
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	699b      	ldr	r3, [r3, #24]
 8007a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007a64:	68fa      	ldr	r2, [r7, #12]
 8007a66:	4b37      	ldr	r3, [pc, #220]	@ (8007b44 <TIM_OC1_SetConfig+0x108>)
 8007a68:	4013      	ands	r3, r2
 8007a6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f023 0303 	bic.w	r3, r3, #3
 8007a72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	68fa      	ldr	r2, [r7, #12]
 8007a7a:	4313      	orrs	r3, r2
 8007a7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007a7e:	697b      	ldr	r3, [r7, #20]
 8007a80:	f023 0302 	bic.w	r3, r3, #2
 8007a84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	689b      	ldr	r3, [r3, #8]
 8007a8a:	697a      	ldr	r2, [r7, #20]
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	4a2d      	ldr	r2, [pc, #180]	@ (8007b48 <TIM_OC1_SetConfig+0x10c>)
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d00f      	beq.n	8007ab8 <TIM_OC1_SetConfig+0x7c>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	4a2c      	ldr	r2, [pc, #176]	@ (8007b4c <TIM_OC1_SetConfig+0x110>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d00b      	beq.n	8007ab8 <TIM_OC1_SetConfig+0x7c>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	4a2b      	ldr	r2, [pc, #172]	@ (8007b50 <TIM_OC1_SetConfig+0x114>)
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	d007      	beq.n	8007ab8 <TIM_OC1_SetConfig+0x7c>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	4a2a      	ldr	r2, [pc, #168]	@ (8007b54 <TIM_OC1_SetConfig+0x118>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d003      	beq.n	8007ab8 <TIM_OC1_SetConfig+0x7c>
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	4a29      	ldr	r2, [pc, #164]	@ (8007b58 <TIM_OC1_SetConfig+0x11c>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d10c      	bne.n	8007ad2 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	f023 0308 	bic.w	r3, r3, #8
 8007abe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	68db      	ldr	r3, [r3, #12]
 8007ac4:	697a      	ldr	r2, [r7, #20]
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	f023 0304 	bic.w	r3, r3, #4
 8007ad0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	4a1c      	ldr	r2, [pc, #112]	@ (8007b48 <TIM_OC1_SetConfig+0x10c>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d00f      	beq.n	8007afa <TIM_OC1_SetConfig+0xbe>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	4a1b      	ldr	r2, [pc, #108]	@ (8007b4c <TIM_OC1_SetConfig+0x110>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d00b      	beq.n	8007afa <TIM_OC1_SetConfig+0xbe>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	4a1a      	ldr	r2, [pc, #104]	@ (8007b50 <TIM_OC1_SetConfig+0x114>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d007      	beq.n	8007afa <TIM_OC1_SetConfig+0xbe>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	4a19      	ldr	r2, [pc, #100]	@ (8007b54 <TIM_OC1_SetConfig+0x118>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d003      	beq.n	8007afa <TIM_OC1_SetConfig+0xbe>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	4a18      	ldr	r2, [pc, #96]	@ (8007b58 <TIM_OC1_SetConfig+0x11c>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d111      	bne.n	8007b1e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007afa:	693b      	ldr	r3, [r7, #16]
 8007afc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007b02:	693b      	ldr	r3, [r7, #16]
 8007b04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007b08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	695b      	ldr	r3, [r3, #20]
 8007b0e:	693a      	ldr	r2, [r7, #16]
 8007b10:	4313      	orrs	r3, r2
 8007b12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	699b      	ldr	r3, [r3, #24]
 8007b18:	693a      	ldr	r2, [r7, #16]
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	693a      	ldr	r2, [r7, #16]
 8007b22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	68fa      	ldr	r2, [r7, #12]
 8007b28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	685a      	ldr	r2, [r3, #4]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	697a      	ldr	r2, [r7, #20]
 8007b36:	621a      	str	r2, [r3, #32]
}
 8007b38:	bf00      	nop
 8007b3a:	371c      	adds	r7, #28
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr
 8007b44:	fffeff8f 	.word	0xfffeff8f
 8007b48:	40010000 	.word	0x40010000
 8007b4c:	40010400 	.word	0x40010400
 8007b50:	40014000 	.word	0x40014000
 8007b54:	40014400 	.word	0x40014400
 8007b58:	40014800 	.word	0x40014800

08007b5c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b087      	sub	sp, #28
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
 8007b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6a1b      	ldr	r3, [r3, #32]
 8007b6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6a1b      	ldr	r3, [r3, #32]
 8007b70:	f023 0210 	bic.w	r2, r3, #16
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	699b      	ldr	r3, [r3, #24]
 8007b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007b84:	68fa      	ldr	r2, [r7, #12]
 8007b86:	4b34      	ldr	r3, [pc, #208]	@ (8007c58 <TIM_OC2_SetConfig+0xfc>)
 8007b88:	4013      	ands	r3, r2
 8007b8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	021b      	lsls	r3, r3, #8
 8007b9a:	68fa      	ldr	r2, [r7, #12]
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007ba0:	697b      	ldr	r3, [r7, #20]
 8007ba2:	f023 0320 	bic.w	r3, r3, #32
 8007ba6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	689b      	ldr	r3, [r3, #8]
 8007bac:	011b      	lsls	r3, r3, #4
 8007bae:	697a      	ldr	r2, [r7, #20]
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	4a29      	ldr	r2, [pc, #164]	@ (8007c5c <TIM_OC2_SetConfig+0x100>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d003      	beq.n	8007bc4 <TIM_OC2_SetConfig+0x68>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	4a28      	ldr	r2, [pc, #160]	@ (8007c60 <TIM_OC2_SetConfig+0x104>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d10d      	bne.n	8007be0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007bc4:	697b      	ldr	r3, [r7, #20]
 8007bc6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007bca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	68db      	ldr	r3, [r3, #12]
 8007bd0:	011b      	lsls	r3, r3, #4
 8007bd2:	697a      	ldr	r2, [r7, #20]
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007bd8:	697b      	ldr	r3, [r7, #20]
 8007bda:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bde:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	4a1e      	ldr	r2, [pc, #120]	@ (8007c5c <TIM_OC2_SetConfig+0x100>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d00f      	beq.n	8007c08 <TIM_OC2_SetConfig+0xac>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	4a1d      	ldr	r2, [pc, #116]	@ (8007c60 <TIM_OC2_SetConfig+0x104>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d00b      	beq.n	8007c08 <TIM_OC2_SetConfig+0xac>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	4a1c      	ldr	r2, [pc, #112]	@ (8007c64 <TIM_OC2_SetConfig+0x108>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d007      	beq.n	8007c08 <TIM_OC2_SetConfig+0xac>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	4a1b      	ldr	r2, [pc, #108]	@ (8007c68 <TIM_OC2_SetConfig+0x10c>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d003      	beq.n	8007c08 <TIM_OC2_SetConfig+0xac>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	4a1a      	ldr	r2, [pc, #104]	@ (8007c6c <TIM_OC2_SetConfig+0x110>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d113      	bne.n	8007c30 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007c08:	693b      	ldr	r3, [r7, #16]
 8007c0a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007c0e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007c10:	693b      	ldr	r3, [r7, #16]
 8007c12:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007c16:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	695b      	ldr	r3, [r3, #20]
 8007c1c:	009b      	lsls	r3, r3, #2
 8007c1e:	693a      	ldr	r2, [r7, #16]
 8007c20:	4313      	orrs	r3, r2
 8007c22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	699b      	ldr	r3, [r3, #24]
 8007c28:	009b      	lsls	r3, r3, #2
 8007c2a:	693a      	ldr	r2, [r7, #16]
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	693a      	ldr	r2, [r7, #16]
 8007c34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	68fa      	ldr	r2, [r7, #12]
 8007c3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	685a      	ldr	r2, [r3, #4]
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	697a      	ldr	r2, [r7, #20]
 8007c48:	621a      	str	r2, [r3, #32]
}
 8007c4a:	bf00      	nop
 8007c4c:	371c      	adds	r7, #28
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c54:	4770      	bx	lr
 8007c56:	bf00      	nop
 8007c58:	feff8fff 	.word	0xfeff8fff
 8007c5c:	40010000 	.word	0x40010000
 8007c60:	40010400 	.word	0x40010400
 8007c64:	40014000 	.word	0x40014000
 8007c68:	40014400 	.word	0x40014400
 8007c6c:	40014800 	.word	0x40014800

08007c70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b087      	sub	sp, #28
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
 8007c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6a1b      	ldr	r3, [r3, #32]
 8007c7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6a1b      	ldr	r3, [r3, #32]
 8007c84:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	69db      	ldr	r3, [r3, #28]
 8007c96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007c98:	68fa      	ldr	r2, [r7, #12]
 8007c9a:	4b33      	ldr	r3, [pc, #204]	@ (8007d68 <TIM_OC3_SetConfig+0xf8>)
 8007c9c:	4013      	ands	r3, r2
 8007c9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	f023 0303 	bic.w	r3, r3, #3
 8007ca6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	68fa      	ldr	r2, [r7, #12]
 8007cae:	4313      	orrs	r3, r2
 8007cb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007cb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	689b      	ldr	r3, [r3, #8]
 8007cbe:	021b      	lsls	r3, r3, #8
 8007cc0:	697a      	ldr	r2, [r7, #20]
 8007cc2:	4313      	orrs	r3, r2
 8007cc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	4a28      	ldr	r2, [pc, #160]	@ (8007d6c <TIM_OC3_SetConfig+0xfc>)
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d003      	beq.n	8007cd6 <TIM_OC3_SetConfig+0x66>
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	4a27      	ldr	r2, [pc, #156]	@ (8007d70 <TIM_OC3_SetConfig+0x100>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d10d      	bne.n	8007cf2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007cdc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	68db      	ldr	r3, [r3, #12]
 8007ce2:	021b      	lsls	r3, r3, #8
 8007ce4:	697a      	ldr	r2, [r7, #20]
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007cea:	697b      	ldr	r3, [r7, #20]
 8007cec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007cf0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	4a1d      	ldr	r2, [pc, #116]	@ (8007d6c <TIM_OC3_SetConfig+0xfc>)
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d00f      	beq.n	8007d1a <TIM_OC3_SetConfig+0xaa>
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	4a1c      	ldr	r2, [pc, #112]	@ (8007d70 <TIM_OC3_SetConfig+0x100>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d00b      	beq.n	8007d1a <TIM_OC3_SetConfig+0xaa>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	4a1b      	ldr	r2, [pc, #108]	@ (8007d74 <TIM_OC3_SetConfig+0x104>)
 8007d06:	4293      	cmp	r3, r2
 8007d08:	d007      	beq.n	8007d1a <TIM_OC3_SetConfig+0xaa>
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	4a1a      	ldr	r2, [pc, #104]	@ (8007d78 <TIM_OC3_SetConfig+0x108>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d003      	beq.n	8007d1a <TIM_OC3_SetConfig+0xaa>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	4a19      	ldr	r2, [pc, #100]	@ (8007d7c <TIM_OC3_SetConfig+0x10c>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d113      	bne.n	8007d42 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007d1a:	693b      	ldr	r3, [r7, #16]
 8007d1c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007d20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007d22:	693b      	ldr	r3, [r7, #16]
 8007d24:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007d28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	695b      	ldr	r3, [r3, #20]
 8007d2e:	011b      	lsls	r3, r3, #4
 8007d30:	693a      	ldr	r2, [r7, #16]
 8007d32:	4313      	orrs	r3, r2
 8007d34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	699b      	ldr	r3, [r3, #24]
 8007d3a:	011b      	lsls	r3, r3, #4
 8007d3c:	693a      	ldr	r2, [r7, #16]
 8007d3e:	4313      	orrs	r3, r2
 8007d40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	693a      	ldr	r2, [r7, #16]
 8007d46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	68fa      	ldr	r2, [r7, #12]
 8007d4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	685a      	ldr	r2, [r3, #4]
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	697a      	ldr	r2, [r7, #20]
 8007d5a:	621a      	str	r2, [r3, #32]
}
 8007d5c:	bf00      	nop
 8007d5e:	371c      	adds	r7, #28
 8007d60:	46bd      	mov	sp, r7
 8007d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d66:	4770      	bx	lr
 8007d68:	fffeff8f 	.word	0xfffeff8f
 8007d6c:	40010000 	.word	0x40010000
 8007d70:	40010400 	.word	0x40010400
 8007d74:	40014000 	.word	0x40014000
 8007d78:	40014400 	.word	0x40014400
 8007d7c:	40014800 	.word	0x40014800

08007d80 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d80:	b480      	push	{r7}
 8007d82:	b087      	sub	sp, #28
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
 8007d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6a1b      	ldr	r3, [r3, #32]
 8007d8e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6a1b      	ldr	r3, [r3, #32]
 8007d94:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	685b      	ldr	r3, [r3, #4]
 8007da0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	69db      	ldr	r3, [r3, #28]
 8007da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007da8:	68fa      	ldr	r2, [r7, #12]
 8007daa:	4b24      	ldr	r3, [pc, #144]	@ (8007e3c <TIM_OC4_SetConfig+0xbc>)
 8007dac:	4013      	ands	r3, r2
 8007dae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007db6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	021b      	lsls	r3, r3, #8
 8007dbe:	68fa      	ldr	r2, [r7, #12]
 8007dc0:	4313      	orrs	r3, r2
 8007dc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007dc4:	693b      	ldr	r3, [r7, #16]
 8007dc6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007dca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	689b      	ldr	r3, [r3, #8]
 8007dd0:	031b      	lsls	r3, r3, #12
 8007dd2:	693a      	ldr	r2, [r7, #16]
 8007dd4:	4313      	orrs	r3, r2
 8007dd6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	4a19      	ldr	r2, [pc, #100]	@ (8007e40 <TIM_OC4_SetConfig+0xc0>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d00f      	beq.n	8007e00 <TIM_OC4_SetConfig+0x80>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	4a18      	ldr	r2, [pc, #96]	@ (8007e44 <TIM_OC4_SetConfig+0xc4>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d00b      	beq.n	8007e00 <TIM_OC4_SetConfig+0x80>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	4a17      	ldr	r2, [pc, #92]	@ (8007e48 <TIM_OC4_SetConfig+0xc8>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d007      	beq.n	8007e00 <TIM_OC4_SetConfig+0x80>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	4a16      	ldr	r2, [pc, #88]	@ (8007e4c <TIM_OC4_SetConfig+0xcc>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d003      	beq.n	8007e00 <TIM_OC4_SetConfig+0x80>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	4a15      	ldr	r2, [pc, #84]	@ (8007e50 <TIM_OC4_SetConfig+0xd0>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d109      	bne.n	8007e14 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007e00:	697b      	ldr	r3, [r7, #20]
 8007e02:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007e06:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	695b      	ldr	r3, [r3, #20]
 8007e0c:	019b      	lsls	r3, r3, #6
 8007e0e:	697a      	ldr	r2, [r7, #20]
 8007e10:	4313      	orrs	r3, r2
 8007e12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	697a      	ldr	r2, [r7, #20]
 8007e18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	68fa      	ldr	r2, [r7, #12]
 8007e1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	685a      	ldr	r2, [r3, #4]
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	693a      	ldr	r2, [r7, #16]
 8007e2c:	621a      	str	r2, [r3, #32]
}
 8007e2e:	bf00      	nop
 8007e30:	371c      	adds	r7, #28
 8007e32:	46bd      	mov	sp, r7
 8007e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e38:	4770      	bx	lr
 8007e3a:	bf00      	nop
 8007e3c:	feff8fff 	.word	0xfeff8fff
 8007e40:	40010000 	.word	0x40010000
 8007e44:	40010400 	.word	0x40010400
 8007e48:	40014000 	.word	0x40014000
 8007e4c:	40014400 	.word	0x40014400
 8007e50:	40014800 	.word	0x40014800

08007e54 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007e54:	b480      	push	{r7}
 8007e56:	b087      	sub	sp, #28
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
 8007e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6a1b      	ldr	r3, [r3, #32]
 8007e62:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6a1b      	ldr	r3, [r3, #32]
 8007e68:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	685b      	ldr	r3, [r3, #4]
 8007e74:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007e7c:	68fa      	ldr	r2, [r7, #12]
 8007e7e:	4b21      	ldr	r3, [pc, #132]	@ (8007f04 <TIM_OC5_SetConfig+0xb0>)
 8007e80:	4013      	ands	r3, r2
 8007e82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	68fa      	ldr	r2, [r7, #12]
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007e8e:	693b      	ldr	r3, [r7, #16]
 8007e90:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007e94:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	689b      	ldr	r3, [r3, #8]
 8007e9a:	041b      	lsls	r3, r3, #16
 8007e9c:	693a      	ldr	r2, [r7, #16]
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	4a18      	ldr	r2, [pc, #96]	@ (8007f08 <TIM_OC5_SetConfig+0xb4>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d00f      	beq.n	8007eca <TIM_OC5_SetConfig+0x76>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	4a17      	ldr	r2, [pc, #92]	@ (8007f0c <TIM_OC5_SetConfig+0xb8>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d00b      	beq.n	8007eca <TIM_OC5_SetConfig+0x76>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	4a16      	ldr	r2, [pc, #88]	@ (8007f10 <TIM_OC5_SetConfig+0xbc>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d007      	beq.n	8007eca <TIM_OC5_SetConfig+0x76>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	4a15      	ldr	r2, [pc, #84]	@ (8007f14 <TIM_OC5_SetConfig+0xc0>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d003      	beq.n	8007eca <TIM_OC5_SetConfig+0x76>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	4a14      	ldr	r2, [pc, #80]	@ (8007f18 <TIM_OC5_SetConfig+0xc4>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d109      	bne.n	8007ede <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007ed0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	695b      	ldr	r3, [r3, #20]
 8007ed6:	021b      	lsls	r3, r3, #8
 8007ed8:	697a      	ldr	r2, [r7, #20]
 8007eda:	4313      	orrs	r3, r2
 8007edc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	697a      	ldr	r2, [r7, #20]
 8007ee2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	68fa      	ldr	r2, [r7, #12]
 8007ee8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	685a      	ldr	r2, [r3, #4]
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	693a      	ldr	r2, [r7, #16]
 8007ef6:	621a      	str	r2, [r3, #32]
}
 8007ef8:	bf00      	nop
 8007efa:	371c      	adds	r7, #28
 8007efc:	46bd      	mov	sp, r7
 8007efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f02:	4770      	bx	lr
 8007f04:	fffeff8f 	.word	0xfffeff8f
 8007f08:	40010000 	.word	0x40010000
 8007f0c:	40010400 	.word	0x40010400
 8007f10:	40014000 	.word	0x40014000
 8007f14:	40014400 	.word	0x40014400
 8007f18:	40014800 	.word	0x40014800

08007f1c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b087      	sub	sp, #28
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
 8007f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6a1b      	ldr	r3, [r3, #32]
 8007f2a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6a1b      	ldr	r3, [r3, #32]
 8007f30:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007f44:	68fa      	ldr	r2, [r7, #12]
 8007f46:	4b22      	ldr	r3, [pc, #136]	@ (8007fd0 <TIM_OC6_SetConfig+0xb4>)
 8007f48:	4013      	ands	r3, r2
 8007f4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	021b      	lsls	r3, r3, #8
 8007f52:	68fa      	ldr	r2, [r7, #12]
 8007f54:	4313      	orrs	r3, r2
 8007f56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007f5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	689b      	ldr	r3, [r3, #8]
 8007f64:	051b      	lsls	r3, r3, #20
 8007f66:	693a      	ldr	r2, [r7, #16]
 8007f68:	4313      	orrs	r3, r2
 8007f6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	4a19      	ldr	r2, [pc, #100]	@ (8007fd4 <TIM_OC6_SetConfig+0xb8>)
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d00f      	beq.n	8007f94 <TIM_OC6_SetConfig+0x78>
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	4a18      	ldr	r2, [pc, #96]	@ (8007fd8 <TIM_OC6_SetConfig+0xbc>)
 8007f78:	4293      	cmp	r3, r2
 8007f7a:	d00b      	beq.n	8007f94 <TIM_OC6_SetConfig+0x78>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	4a17      	ldr	r2, [pc, #92]	@ (8007fdc <TIM_OC6_SetConfig+0xc0>)
 8007f80:	4293      	cmp	r3, r2
 8007f82:	d007      	beq.n	8007f94 <TIM_OC6_SetConfig+0x78>
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	4a16      	ldr	r2, [pc, #88]	@ (8007fe0 <TIM_OC6_SetConfig+0xc4>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d003      	beq.n	8007f94 <TIM_OC6_SetConfig+0x78>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	4a15      	ldr	r2, [pc, #84]	@ (8007fe4 <TIM_OC6_SetConfig+0xc8>)
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d109      	bne.n	8007fa8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007f9a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	695b      	ldr	r3, [r3, #20]
 8007fa0:	029b      	lsls	r3, r3, #10
 8007fa2:	697a      	ldr	r2, [r7, #20]
 8007fa4:	4313      	orrs	r3, r2
 8007fa6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	697a      	ldr	r2, [r7, #20]
 8007fac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	68fa      	ldr	r2, [r7, #12]
 8007fb2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	685a      	ldr	r2, [r3, #4]
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	693a      	ldr	r2, [r7, #16]
 8007fc0:	621a      	str	r2, [r3, #32]
}
 8007fc2:	bf00      	nop
 8007fc4:	371c      	adds	r7, #28
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fcc:	4770      	bx	lr
 8007fce:	bf00      	nop
 8007fd0:	feff8fff 	.word	0xfeff8fff
 8007fd4:	40010000 	.word	0x40010000
 8007fd8:	40010400 	.word	0x40010400
 8007fdc:	40014000 	.word	0x40014000
 8007fe0:	40014400 	.word	0x40014400
 8007fe4:	40014800 	.word	0x40014800

08007fe8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b087      	sub	sp, #28
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	60f8      	str	r0, [r7, #12]
 8007ff0:	60b9      	str	r1, [r7, #8]
 8007ff2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	f003 031f 	and.w	r3, r3, #31
 8007ffa:	2201      	movs	r2, #1
 8007ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8008000:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	6a1a      	ldr	r2, [r3, #32]
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	43db      	mvns	r3, r3
 800800a:	401a      	ands	r2, r3
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	6a1a      	ldr	r2, [r3, #32]
 8008014:	68bb      	ldr	r3, [r7, #8]
 8008016:	f003 031f 	and.w	r3, r3, #31
 800801a:	6879      	ldr	r1, [r7, #4]
 800801c:	fa01 f303 	lsl.w	r3, r1, r3
 8008020:	431a      	orrs	r2, r3
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	621a      	str	r2, [r3, #32]
}
 8008026:	bf00      	nop
 8008028:	371c      	adds	r7, #28
 800802a:	46bd      	mov	sp, r7
 800802c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008030:	4770      	bx	lr
	...

08008034 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008034:	b480      	push	{r7}
 8008036:	b085      	sub	sp, #20
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
 800803c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008044:	2b01      	cmp	r3, #1
 8008046:	d101      	bne.n	800804c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008048:	2302      	movs	r3, #2
 800804a:	e06d      	b.n	8008128 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2201      	movs	r2, #1
 8008050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2202      	movs	r2, #2
 8008058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	685b      	ldr	r3, [r3, #4]
 8008062:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	689b      	ldr	r3, [r3, #8]
 800806a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	4a30      	ldr	r2, [pc, #192]	@ (8008134 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d004      	beq.n	8008080 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	4a2f      	ldr	r2, [pc, #188]	@ (8008138 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800807c:	4293      	cmp	r3, r2
 800807e:	d108      	bne.n	8008092 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008086:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	685b      	ldr	r3, [r3, #4]
 800808c:	68fa      	ldr	r2, [r7, #12]
 800808e:	4313      	orrs	r3, r2
 8008090:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008098:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	68fa      	ldr	r2, [r7, #12]
 80080a0:	4313      	orrs	r3, r2
 80080a2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	68fa      	ldr	r2, [r7, #12]
 80080aa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4a20      	ldr	r2, [pc, #128]	@ (8008134 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d022      	beq.n	80080fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080be:	d01d      	beq.n	80080fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	4a1d      	ldr	r2, [pc, #116]	@ (800813c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80080c6:	4293      	cmp	r3, r2
 80080c8:	d018      	beq.n	80080fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	4a1c      	ldr	r2, [pc, #112]	@ (8008140 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80080d0:	4293      	cmp	r3, r2
 80080d2:	d013      	beq.n	80080fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	4a1a      	ldr	r2, [pc, #104]	@ (8008144 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80080da:	4293      	cmp	r3, r2
 80080dc:	d00e      	beq.n	80080fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	4a15      	ldr	r2, [pc, #84]	@ (8008138 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d009      	beq.n	80080fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	4a16      	ldr	r2, [pc, #88]	@ (8008148 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80080ee:	4293      	cmp	r3, r2
 80080f0:	d004      	beq.n	80080fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a15      	ldr	r2, [pc, #84]	@ (800814c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d10c      	bne.n	8008116 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008102:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	689b      	ldr	r3, [r3, #8]
 8008108:	68ba      	ldr	r2, [r7, #8]
 800810a:	4313      	orrs	r3, r2
 800810c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	68ba      	ldr	r2, [r7, #8]
 8008114:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2201      	movs	r2, #1
 800811a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2200      	movs	r2, #0
 8008122:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008126:	2300      	movs	r3, #0
}
 8008128:	4618      	mov	r0, r3
 800812a:	3714      	adds	r7, #20
 800812c:	46bd      	mov	sp, r7
 800812e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008132:	4770      	bx	lr
 8008134:	40010000 	.word	0x40010000
 8008138:	40010400 	.word	0x40010400
 800813c:	40000400 	.word	0x40000400
 8008140:	40000800 	.word	0x40000800
 8008144:	40000c00 	.word	0x40000c00
 8008148:	40001800 	.word	0x40001800
 800814c:	40014000 	.word	0x40014000

08008150 <memset>:
 8008150:	4402      	add	r2, r0
 8008152:	4603      	mov	r3, r0
 8008154:	4293      	cmp	r3, r2
 8008156:	d100      	bne.n	800815a <memset+0xa>
 8008158:	4770      	bx	lr
 800815a:	f803 1b01 	strb.w	r1, [r3], #1
 800815e:	e7f9      	b.n	8008154 <memset+0x4>

08008160 <__libc_init_array>:
 8008160:	b570      	push	{r4, r5, r6, lr}
 8008162:	4d0d      	ldr	r5, [pc, #52]	@ (8008198 <__libc_init_array+0x38>)
 8008164:	4c0d      	ldr	r4, [pc, #52]	@ (800819c <__libc_init_array+0x3c>)
 8008166:	1b64      	subs	r4, r4, r5
 8008168:	10a4      	asrs	r4, r4, #2
 800816a:	2600      	movs	r6, #0
 800816c:	42a6      	cmp	r6, r4
 800816e:	d109      	bne.n	8008184 <__libc_init_array+0x24>
 8008170:	4d0b      	ldr	r5, [pc, #44]	@ (80081a0 <__libc_init_array+0x40>)
 8008172:	4c0c      	ldr	r4, [pc, #48]	@ (80081a4 <__libc_init_array+0x44>)
 8008174:	f000 f818 	bl	80081a8 <_init>
 8008178:	1b64      	subs	r4, r4, r5
 800817a:	10a4      	asrs	r4, r4, #2
 800817c:	2600      	movs	r6, #0
 800817e:	42a6      	cmp	r6, r4
 8008180:	d105      	bne.n	800818e <__libc_init_array+0x2e>
 8008182:	bd70      	pop	{r4, r5, r6, pc}
 8008184:	f855 3b04 	ldr.w	r3, [r5], #4
 8008188:	4798      	blx	r3
 800818a:	3601      	adds	r6, #1
 800818c:	e7ee      	b.n	800816c <__libc_init_array+0xc>
 800818e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008192:	4798      	blx	r3
 8008194:	3601      	adds	r6, #1
 8008196:	e7f2      	b.n	800817e <__libc_init_array+0x1e>
 8008198:	080081d8 	.word	0x080081d8
 800819c:	080081d8 	.word	0x080081d8
 80081a0:	080081d8 	.word	0x080081d8
 80081a4:	080081dc 	.word	0x080081dc

080081a8 <_init>:
 80081a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081aa:	bf00      	nop
 80081ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081ae:	bc08      	pop	{r3}
 80081b0:	469e      	mov	lr, r3
 80081b2:	4770      	bx	lr

080081b4 <_fini>:
 80081b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081b6:	bf00      	nop
 80081b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081ba:	bc08      	pop	{r3}
 80081bc:	469e      	mov	lr, r3
 80081be:	4770      	bx	lr
