// Seed: 3770226299
module module_0;
  always
    if (1);
    else id_1 <= id_1;
  for (id_2 = id_1; 1; id_1 = (id_2))
  id_3 :
  assert property (@(negedge 1 or posedge id_3 or negedge & -1 or posedge id_3 or id_1) id_1)
    if (-1);
    else id_1 = #id_4 id_4;
  wand id_5, id_6, id_7;
  id_8(
      id_6, 1
  );
endmodule
module module_1 (
    input wire  id_0,
    input tri0  id_1,
    id_6,
    input tri   id_2,
    input uwire id_3,
    id_7,
    input wand  id_4
);
  wire id_8;
  module_0 modCall_1 ();
  wire id_9 = id_8;
  wor  id_10 = -1;
  wire id_11;
  wire id_12;
endmodule
