// Seed: 4243221029
module module_0 (
    input uwire id_0,
    output tri1 id_1,
    input wand id_2,
    input tri0 id_3,
    input tri1 id_4
    , id_12,
    output wor id_5,
    input tri id_6,
    output tri1 id_7,
    output supply1 id_8,
    output tri1 id_9,
    output uwire id_10
);
  wire id_13;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    output logic id_6,
    input wand id_7,
    output tri0 id_8,
    input tri1 id_9,
    input wire id_10,
    input tri1 id_11,
    output tri0 id_12,
    output supply0 id_13,
    input tri1 id_14
);
  tri0 id_16 = -1;
  always @(posedge id_14) begin : LABEL_0
    id_6 = -1 ? id_4 : 1;
  end
  wire id_17;
  module_0 modCall_1 (
      id_4,
      id_8,
      id_3,
      id_5,
      id_4,
      id_13,
      id_10,
      id_12,
      id_2,
      id_13,
      id_0
  );
  logic id_18 = id_11;
  logic [1 : 1] id_19;
  ;
  assign id_19 = 1;
endmodule
