
# ğŸ§ Audio Codec Subsystem for Bluetooth SoC

## ğŸ“‘ Overview

This repository contains the design, simulation, and integration files for the **Audio Codec Subsystem** within a Bluetooth SoC project. The subsystem is designed using **analog and mixed-signal components** and implemented through **Cadence tools** and **open-source EDA tools** wherever applicable.

The primary objective of this project is to design, verify, and integrate essential analog blocks, enabling efficient audio signal processing within a Bluetooth-enabled SoC.

---


## ğŸ¯ Subsystem Components

| Component                       | Description                                                      |
|:--------------------------------|:-----------------------------------------------------------------|
| **Differential Amplifier**      | Amplifies the differential input audio signal                     |
| **ADC (Analog to Digital Converter)** | Converts analog signals to digital data                     |
| **Sample and Hold Circuit**     | Captures and maintains signal value for ADC operation             |
| **Parallel to Serial Converter**| Converts ADC parallel output to serial data for SoC interface     |

---

## ğŸ” Tools Used

- **Cadence Virtuoso** (Schematic, Layout, Simulation)
- **Spectre Simulator**
- **LTspice** (Preliminary circuit simulations)
- **Open-source tools** (for reference validation and documentation)

---

## âœ… Work Completed

- Individual block design and simulation for:
  - Differential Amplifier
  - ADC
  - Parallel to Serial Converter
  - Sample and Hold Circuit
- Initial integration setup of subsystem components.
- Documentation of results and design methodology.

---

## ğŸ“ Work In Progress

- **Integration of all analog blocks into the Audio Codec Subsystem**
- **Verification of end-to-end functionality**
- **System-level output analysis**
- **Layout generation and physical verification (LVS, DRC)**

---

## ğŸ“Œ Future Scope

- Implement digital control interfaces for subsystem configuration.
- Perform GDSII level integration for physical implementation.
- Develop course content and learning modules for VLSI enthusiasts, using insights gained from this project.

---

## ğŸ‘¨â€ğŸ’» Authors

- **Nithish Reddy KVS**  
  *Electronics and Communication Engineering*  
  College of Engineering, Guindy

---

## ğŸ“¬ Contact

For any queries, collaborations, or suggestions:

ğŸ“§ nithishreddy.k.v.s@gmail.com  
ğŸ“± +91 9790896975
