

================================================================
== Vitis HLS Report for 'DigitRec_Pipeline_INCREMENT'
================================================================
* Date:           Tue Dec 17 15:07:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.304 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INCREMENT  |        3|        3|         1|          1|          1|     3|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%vote_list = alloca i32 1"   --->   Operation 5 'alloca' 'vote_list' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%vote_list_1 = alloca i32 1"   --->   Operation 6 'alloca' 'vote_list_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%vote_list_2 = alloca i32 1"   --->   Operation 7 'alloca' 'vote_list_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%vote_list_3 = alloca i32 1"   --->   Operation 8 'alloca' 'vote_list_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%vote_list_4 = alloca i32 1"   --->   Operation 9 'alloca' 'vote_list_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%vote_list_5 = alloca i32 1"   --->   Operation 10 'alloca' 'vote_list_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%vote_list_6 = alloca i32 1"   --->   Operation 11 'alloca' 'vote_list_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%vote_list_7 = alloca i32 1"   --->   Operation 12 'alloca' 'vote_list_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%vote_list_8 = alloca i32 1"   --->   Operation 13 'alloca' 'vote_list_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%vote_list_9 = alloca i32 1"   --->   Operation 14 'alloca' 'vote_list_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%div_i32_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %div_i32_reload"   --->   Operation 15 'read' 'div_i32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_reload32_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload32"   --->   Operation 16 'read' 'p_reload32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload"   --->   Operation 17 'read' 'p_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %vote_list_9"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %vote_list_8"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %vote_list_7"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %vote_list_6"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %vote_list_5"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %vote_list_4"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %vote_list_3"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %vote_list_2"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %vote_list_1"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %vote_list"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body79.i"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.30>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_6 = load i2 %i" [digitrec.cpp:160]   --->   Operation 30 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.34ns)   --->   "%icmp_ln160 = icmp_eq  i2 %i_6, i2 3" [digitrec.cpp:160]   --->   Operation 31 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.43ns)   --->   "%add_ln160 = add i2 %i_6, i2 1" [digitrec.cpp:160]   --->   Operation 33 'add' 'add_ln160' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %for.body79.i.split, void %for.body92.i.exitStub" [digitrec.cpp:160]   --->   Operation 34 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%vote_list_load_1 = load i32 %vote_list" [digitrec.cpp:163]   --->   Operation 35 'load' 'vote_list_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%vote_list_1_load_1 = load i32 %vote_list_1" [digitrec.cpp:163]   --->   Operation 36 'load' 'vote_list_1_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%vote_list_2_load_1 = load i32 %vote_list_2" [digitrec.cpp:163]   --->   Operation 37 'load' 'vote_list_2_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%vote_list_3_load_1 = load i32 %vote_list_3" [digitrec.cpp:163]   --->   Operation 38 'load' 'vote_list_3_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%vote_list_4_load_1 = load i32 %vote_list_4" [digitrec.cpp:163]   --->   Operation 39 'load' 'vote_list_4_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%vote_list_5_load_1 = load i32 %vote_list_5" [digitrec.cpp:163]   --->   Operation 40 'load' 'vote_list_5_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%vote_list_6_load_1 = load i32 %vote_list_6" [digitrec.cpp:163]   --->   Operation 41 'load' 'vote_list_6_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%vote_list_7_load_1 = load i32 %vote_list_7" [digitrec.cpp:163]   --->   Operation 42 'load' 'vote_list_7_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%vote_list_8_load_1 = load i32 %vote_list_8" [digitrec.cpp:163]   --->   Operation 43 'load' 'vote_list_8_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%vote_list_9_load_1 = load i32 %vote_list_9" [digitrec.cpp:163]   --->   Operation 44 'load' 'vote_list_9_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln162 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [digitrec.cpp:162]   --->   Operation 45 'specpipeline' 'specpipeline_ln162' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [digitrec.cpp:109]   --->   Operation 46 'specloopname' 'specloopname_ln109' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.41ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %p_reload_read, i32 %p_reload32_read, i32 %div_i32_reload_read, i2 %i_6" [digitrec.cpp:163]   --->   Operation 47 'mux' 'tmp_8' <Predicate = (!icmp_ln160)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln163 = trunc i32 %tmp_8" [digitrec.cpp:163]   --->   Operation 48 'trunc' 'trunc_ln163' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.61ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.10i32.i4, i32 %vote_list_load_1, i32 %vote_list_1_load_1, i32 %vote_list_2_load_1, i32 %vote_list_3_load_1, i32 %vote_list_4_load_1, i32 %vote_list_5_load_1, i32 %vote_list_6_load_1, i32 %vote_list_7_load_1, i32 %vote_list_8_load_1, i32 %vote_list_9_load_1, i4 %trunc_ln163" [digitrec.cpp:163]   --->   Operation 49 'mux' 'tmp_9' <Predicate = (!icmp_ln160)> <Delay = 0.61> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.88ns)   --->   "%vote_list_10 = add i32 %tmp_9, i32 1" [digitrec.cpp:163]   --->   Operation 50 'add' 'vote_list_10' <Predicate = (!icmp_ln160)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.34ns)   --->   "%switch_ln163 = switch i4 %trunc_ln163, void %arrayidx83.i.case.9, i4 0, void %for.body79.i.split.arrayidx83.i.exit_crit_edge13, i4 1, void %arrayidx83.i.case.1, i4 2, void %arrayidx83.i.case.2, i4 3, void %arrayidx83.i.case.3, i4 4, void %arrayidx83.i.case.4, i4 5, void %arrayidx83.i.case.5, i4 6, void %arrayidx83.i.case.6, i4 7, void %arrayidx83.i.case.7, i4 8, void %for.body79.i.split.arrayidx83.i.exit_crit_edge" [digitrec.cpp:163]   --->   Operation 51 'switch' 'switch_ln163' <Predicate = (!icmp_ln160)> <Delay = 0.34>
ST_2 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln163 = store i32 %vote_list_10, i32 %vote_list_8" [digitrec.cpp:163]   --->   Operation 52 'store' 'store_ln163' <Predicate = (!icmp_ln160 & trunc_ln163 == 8)> <Delay = 0.38>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx83.i.exit" [digitrec.cpp:163]   --->   Operation 53 'br' 'br_ln163' <Predicate = (!icmp_ln160 & trunc_ln163 == 8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln163 = store i32 %vote_list_10, i32 %vote_list_7" [digitrec.cpp:163]   --->   Operation 54 'store' 'store_ln163' <Predicate = (!icmp_ln160 & trunc_ln163 == 7)> <Delay = 0.38>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx83.i.exit" [digitrec.cpp:163]   --->   Operation 55 'br' 'br_ln163' <Predicate = (!icmp_ln160 & trunc_ln163 == 7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln163 = store i32 %vote_list_10, i32 %vote_list_6" [digitrec.cpp:163]   --->   Operation 56 'store' 'store_ln163' <Predicate = (!icmp_ln160 & trunc_ln163 == 6)> <Delay = 0.38>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx83.i.exit" [digitrec.cpp:163]   --->   Operation 57 'br' 'br_ln163' <Predicate = (!icmp_ln160 & trunc_ln163 == 6)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln163 = store i32 %vote_list_10, i32 %vote_list_5" [digitrec.cpp:163]   --->   Operation 58 'store' 'store_ln163' <Predicate = (!icmp_ln160 & trunc_ln163 == 5)> <Delay = 0.38>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx83.i.exit" [digitrec.cpp:163]   --->   Operation 59 'br' 'br_ln163' <Predicate = (!icmp_ln160 & trunc_ln163 == 5)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln163 = store i32 %vote_list_10, i32 %vote_list_4" [digitrec.cpp:163]   --->   Operation 60 'store' 'store_ln163' <Predicate = (!icmp_ln160 & trunc_ln163 == 4)> <Delay = 0.38>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx83.i.exit" [digitrec.cpp:163]   --->   Operation 61 'br' 'br_ln163' <Predicate = (!icmp_ln160 & trunc_ln163 == 4)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln163 = store i32 %vote_list_10, i32 %vote_list_3" [digitrec.cpp:163]   --->   Operation 62 'store' 'store_ln163' <Predicate = (!icmp_ln160 & trunc_ln163 == 3)> <Delay = 0.38>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx83.i.exit" [digitrec.cpp:163]   --->   Operation 63 'br' 'br_ln163' <Predicate = (!icmp_ln160 & trunc_ln163 == 3)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln163 = store i32 %vote_list_10, i32 %vote_list_2" [digitrec.cpp:163]   --->   Operation 64 'store' 'store_ln163' <Predicate = (!icmp_ln160 & trunc_ln163 == 2)> <Delay = 0.38>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx83.i.exit" [digitrec.cpp:163]   --->   Operation 65 'br' 'br_ln163' <Predicate = (!icmp_ln160 & trunc_ln163 == 2)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln163 = store i32 %vote_list_10, i32 %vote_list_1" [digitrec.cpp:163]   --->   Operation 66 'store' 'store_ln163' <Predicate = (!icmp_ln160 & trunc_ln163 == 1)> <Delay = 0.38>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx83.i.exit" [digitrec.cpp:163]   --->   Operation 67 'br' 'br_ln163' <Predicate = (!icmp_ln160 & trunc_ln163 == 1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln163 = store i32 %vote_list_10, i32 %vote_list" [digitrec.cpp:163]   --->   Operation 68 'store' 'store_ln163' <Predicate = (!icmp_ln160 & trunc_ln163 == 0)> <Delay = 0.38>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx83.i.exit" [digitrec.cpp:163]   --->   Operation 69 'br' 'br_ln163' <Predicate = (!icmp_ln160 & trunc_ln163 == 0)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln163 = store i32 %vote_list_10, i32 %vote_list_9" [digitrec.cpp:163]   --->   Operation 70 'store' 'store_ln163' <Predicate = (!icmp_ln160 & trunc_ln163 != 0 & trunc_ln163 != 1 & trunc_ln163 != 2 & trunc_ln163 != 3 & trunc_ln163 != 4 & trunc_ln163 != 5 & trunc_ln163 != 6 & trunc_ln163 != 7 & trunc_ln163 != 8)> <Delay = 0.38>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx83.i.exit" [digitrec.cpp:163]   --->   Operation 71 'br' 'br_ln163' <Predicate = (!icmp_ln160 & trunc_ln163 != 0 & trunc_ln163 != 1 & trunc_ln163 != 2 & trunc_ln163 != 3 & trunc_ln163 != 4 & trunc_ln163 != 5 & trunc_ln163 != 6 & trunc_ln163 != 7 & trunc_ln163 != 8)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.38ns)   --->   "%store_ln160 = store i2 %add_ln160, i2 %i" [digitrec.cpp:160]   --->   Operation 72 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.38>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.body79.i" [digitrec.cpp:160]   --->   Operation 73 'br' 'br_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%vote_list_load = load i32 %vote_list"   --->   Operation 74 'load' 'vote_list_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%vote_list_1_load = load i32 %vote_list_1"   --->   Operation 75 'load' 'vote_list_1_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%vote_list_2_load = load i32 %vote_list_2"   --->   Operation 76 'load' 'vote_list_2_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%vote_list_3_load = load i32 %vote_list_3"   --->   Operation 77 'load' 'vote_list_3_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%vote_list_4_load = load i32 %vote_list_4"   --->   Operation 78 'load' 'vote_list_4_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%vote_list_5_load = load i32 %vote_list_5"   --->   Operation 79 'load' 'vote_list_5_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%vote_list_6_load = load i32 %vote_list_6"   --->   Operation 80 'load' 'vote_list_6_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%vote_list_7_load = load i32 %vote_list_7"   --->   Operation 81 'load' 'vote_list_7_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%vote_list_8_load = load i32 %vote_list_8"   --->   Operation 82 'load' 'vote_list_8_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%vote_list_9_load = load i32 %vote_list_9"   --->   Operation 83 'load' 'vote_list_9_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %vote_list_9_out, i32 %vote_list_9_load"   --->   Operation 84 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %vote_list_8_out, i32 %vote_list_8_load"   --->   Operation 85 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %vote_list_7_out, i32 %vote_list_7_load"   --->   Operation 86 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %vote_list_6_out, i32 %vote_list_6_load"   --->   Operation 87 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %vote_list_5_out, i32 %vote_list_5_load"   --->   Operation 88 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %vote_list_4_out, i32 %vote_list_4_load"   --->   Operation 89 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %vote_list_3_out, i32 %vote_list_3_load"   --->   Operation 90 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %vote_list_2_out, i32 %vote_list_2_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %vote_list_1_out, i32 %vote_list_1_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %vote_list_out, i32 %vote_list_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('vote_list') [24]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'vote_list' [28]  (0.387 ns)

 <State 2>: 2.3ns
The critical path consists of the following:
	'load' operation ('i', digitrec.cpp:160) on local variable 'i' [41]  (0 ns)
	'mux' operation ('tmp_8', digitrec.cpp:163) [59]  (0.42 ns)
	'mux' operation ('tmp_9', digitrec.cpp:163) [61]  (0.617 ns)
	'add' operation ('vote_list', digitrec.cpp:163) [62]  (0.88 ns)
	'store' operation ('store_ln163', digitrec.cpp:163) of variable 'vote_list', digitrec.cpp:163 on local variable 'vote_list' [65]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
