
2022-09-23_EXTI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002614  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  0800279c  0800279c  0001279c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080027d4  080027d4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080027d4  080027d4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080027d4  080027d4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080027d4  080027d4  000127d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080027d8  080027d8  000127d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080027dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          000000a4  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200000b0  200000b0  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000086cb  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001227  00000000  00000000  00028707  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000618  00000000  00000000  00029930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000005b0  00000000  00000000  00029f48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e3a7  00000000  00000000  0002a4f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008953  00000000  00000000  0004889f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b53f1  00000000  00000000  000511f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001065e3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000017b0  00000000  00000000  00106634  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002784 	.word	0x08002784

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002784 	.word	0x08002784

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 f9d2 	bl	8000574 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f805 	bl	80001de <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f874 	bl	80002c0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001d8:	f000 f842 	bl	8000260 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001dc:	e7fe      	b.n	80001dc <main+0x14>

080001de <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001de:	b580      	push	{r7, lr}
 80001e0:	b090      	sub	sp, #64	; 0x40
 80001e2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001e4:	f107 0318 	add.w	r3, r7, #24
 80001e8:	2228      	movs	r2, #40	; 0x28
 80001ea:	2100      	movs	r1, #0
 80001ec:	4618      	mov	r0, r3
 80001ee:	f002 fac1 	bl	8002774 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001f2:	1d3b      	adds	r3, r7, #4
 80001f4:	2200      	movs	r2, #0
 80001f6:	601a      	str	r2, [r3, #0]
 80001f8:	605a      	str	r2, [r3, #4]
 80001fa:	609a      	str	r2, [r3, #8]
 80001fc:	60da      	str	r2, [r3, #12]
 80001fe:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000200:	2302      	movs	r3, #2
 8000202:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000204:	2301      	movs	r3, #1
 8000206:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000208:	2310      	movs	r3, #16
 800020a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800020c:	2302      	movs	r3, #2
 800020e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000210:	2300      	movs	r3, #0
 8000212:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000214:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000218:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800021a:	f107 0318 	add.w	r3, r7, #24
 800021e:	4618      	mov	r0, r3
 8000220:	f000 fcdc 	bl	8000bdc <HAL_RCC_OscConfig>
 8000224:	4603      	mov	r3, r0
 8000226:	2b00      	cmp	r3, #0
 8000228:	d001      	beq.n	800022e <SystemClock_Config+0x50>
  {
    Error_Handler();
 800022a:	f000 f8ca 	bl	80003c2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800022e:	230f      	movs	r3, #15
 8000230:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000232:	2302      	movs	r3, #2
 8000234:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000236:	2300      	movs	r3, #0
 8000238:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800023a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800023e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000240:	2300      	movs	r3, #0
 8000242:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000244:	1d3b      	adds	r3, r7, #4
 8000246:	2102      	movs	r1, #2
 8000248:	4618      	mov	r0, r3
 800024a:	f001 fd05 	bl	8001c58 <HAL_RCC_ClockConfig>
 800024e:	4603      	mov	r3, r0
 8000250:	2b00      	cmp	r3, #0
 8000252:	d001      	beq.n	8000258 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000254:	f000 f8b5 	bl	80003c2 <Error_Handler>
  }
}
 8000258:	bf00      	nop
 800025a:	3740      	adds	r7, #64	; 0x40
 800025c:	46bd      	mov	sp, r7
 800025e:	bd80      	pop	{r7, pc}

08000260 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000264:	4b14      	ldr	r3, [pc, #80]	; (80002b8 <MX_USART2_UART_Init+0x58>)
 8000266:	4a15      	ldr	r2, [pc, #84]	; (80002bc <MX_USART2_UART_Init+0x5c>)
 8000268:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800026a:	4b13      	ldr	r3, [pc, #76]	; (80002b8 <MX_USART2_UART_Init+0x58>)
 800026c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000270:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000272:	4b11      	ldr	r3, [pc, #68]	; (80002b8 <MX_USART2_UART_Init+0x58>)
 8000274:	2200      	movs	r2, #0
 8000276:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000278:	4b0f      	ldr	r3, [pc, #60]	; (80002b8 <MX_USART2_UART_Init+0x58>)
 800027a:	2200      	movs	r2, #0
 800027c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800027e:	4b0e      	ldr	r3, [pc, #56]	; (80002b8 <MX_USART2_UART_Init+0x58>)
 8000280:	2200      	movs	r2, #0
 8000282:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000284:	4b0c      	ldr	r3, [pc, #48]	; (80002b8 <MX_USART2_UART_Init+0x58>)
 8000286:	220c      	movs	r2, #12
 8000288:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800028a:	4b0b      	ldr	r3, [pc, #44]	; (80002b8 <MX_USART2_UART_Init+0x58>)
 800028c:	2200      	movs	r2, #0
 800028e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000290:	4b09      	ldr	r3, [pc, #36]	; (80002b8 <MX_USART2_UART_Init+0x58>)
 8000292:	2200      	movs	r2, #0
 8000294:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000296:	4b08      	ldr	r3, [pc, #32]	; (80002b8 <MX_USART2_UART_Init+0x58>)
 8000298:	2200      	movs	r2, #0
 800029a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800029c:	4b06      	ldr	r3, [pc, #24]	; (80002b8 <MX_USART2_UART_Init+0x58>)
 800029e:	2200      	movs	r2, #0
 80002a0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80002a2:	4805      	ldr	r0, [pc, #20]	; (80002b8 <MX_USART2_UART_Init+0x58>)
 80002a4:	f001 ff0e 	bl	80020c4 <HAL_UART_Init>
 80002a8:	4603      	mov	r3, r0
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d001      	beq.n	80002b2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80002ae:	f000 f888 	bl	80003c2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80002b2:	bf00      	nop
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	20000028 	.word	0x20000028
 80002bc:	40004400 	.word	0x40004400

080002c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b08a      	sub	sp, #40	; 0x28
 80002c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002c6:	f107 0314 	add.w	r3, r7, #20
 80002ca:	2200      	movs	r2, #0
 80002cc:	601a      	str	r2, [r3, #0]
 80002ce:	605a      	str	r2, [r3, #4]
 80002d0:	609a      	str	r2, [r3, #8]
 80002d2:	60da      	str	r2, [r3, #12]
 80002d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002d6:	4b2f      	ldr	r3, [pc, #188]	; (8000394 <MX_GPIO_Init+0xd4>)
 80002d8:	695b      	ldr	r3, [r3, #20]
 80002da:	4a2e      	ldr	r2, [pc, #184]	; (8000394 <MX_GPIO_Init+0xd4>)
 80002dc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80002e0:	6153      	str	r3, [r2, #20]
 80002e2:	4b2c      	ldr	r3, [pc, #176]	; (8000394 <MX_GPIO_Init+0xd4>)
 80002e4:	695b      	ldr	r3, [r3, #20]
 80002e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80002ea:	613b      	str	r3, [r7, #16]
 80002ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80002ee:	4b29      	ldr	r3, [pc, #164]	; (8000394 <MX_GPIO_Init+0xd4>)
 80002f0:	695b      	ldr	r3, [r3, #20]
 80002f2:	4a28      	ldr	r2, [pc, #160]	; (8000394 <MX_GPIO_Init+0xd4>)
 80002f4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80002f8:	6153      	str	r3, [r2, #20]
 80002fa:	4b26      	ldr	r3, [pc, #152]	; (8000394 <MX_GPIO_Init+0xd4>)
 80002fc:	695b      	ldr	r3, [r3, #20]
 80002fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000302:	60fb      	str	r3, [r7, #12]
 8000304:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000306:	4b23      	ldr	r3, [pc, #140]	; (8000394 <MX_GPIO_Init+0xd4>)
 8000308:	695b      	ldr	r3, [r3, #20]
 800030a:	4a22      	ldr	r2, [pc, #136]	; (8000394 <MX_GPIO_Init+0xd4>)
 800030c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000310:	6153      	str	r3, [r2, #20]
 8000312:	4b20      	ldr	r3, [pc, #128]	; (8000394 <MX_GPIO_Init+0xd4>)
 8000314:	695b      	ldr	r3, [r3, #20]
 8000316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800031a:	60bb      	str	r3, [r7, #8]
 800031c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800031e:	4b1d      	ldr	r3, [pc, #116]	; (8000394 <MX_GPIO_Init+0xd4>)
 8000320:	695b      	ldr	r3, [r3, #20]
 8000322:	4a1c      	ldr	r2, [pc, #112]	; (8000394 <MX_GPIO_Init+0xd4>)
 8000324:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000328:	6153      	str	r3, [r2, #20]
 800032a:	4b1a      	ldr	r3, [pc, #104]	; (8000394 <MX_GPIO_Init+0xd4>)
 800032c:	695b      	ldr	r3, [r3, #20]
 800032e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000332:	607b      	str	r3, [r7, #4]
 8000334:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000336:	2200      	movs	r2, #0
 8000338:	2120      	movs	r1, #32
 800033a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800033e:	f000 fc03 	bl	8000b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000342:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000346:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000348:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800034c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800034e:	2300      	movs	r3, #0
 8000350:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000352:	f107 0314 	add.w	r3, r7, #20
 8000356:	4619      	mov	r1, r3
 8000358:	480f      	ldr	r0, [pc, #60]	; (8000398 <MX_GPIO_Init+0xd8>)
 800035a:	f000 fa83 	bl	8000864 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800035e:	2320      	movs	r3, #32
 8000360:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000362:	2301      	movs	r3, #1
 8000364:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000366:	2300      	movs	r3, #0
 8000368:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800036a:	2300      	movs	r3, #0
 800036c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800036e:	f107 0314 	add.w	r3, r7, #20
 8000372:	4619      	mov	r1, r3
 8000374:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000378:	f000 fa74 	bl	8000864 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800037c:	2200      	movs	r2, #0
 800037e:	2100      	movs	r1, #0
 8000380:	2028      	movs	r0, #40	; 0x28
 8000382:	f000 fa38 	bl	80007f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000386:	2028      	movs	r0, #40	; 0x28
 8000388:	f000 fa51 	bl	800082e <HAL_NVIC_EnableIRQ>

}
 800038c:	bf00      	nop
 800038e:	3728      	adds	r7, #40	; 0x28
 8000390:	46bd      	mov	sp, r7
 8000392:	bd80      	pop	{r7, pc}
 8000394:	40021000 	.word	0x40021000
 8000398:	48000800 	.word	0x48000800

0800039c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback (uint16_t GPIO_Pin)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b082      	sub	sp, #8
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	4603      	mov	r3, r0
 80003a4:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin)
 80003a6:	88fb      	ldrh	r3, [r7, #6]
 80003a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80003ac:	d105      	bne.n	80003ba <HAL_GPIO_EXTI_Callback+0x1e>
	{
	case B1_Pin:
		HAL_GPIO_TogglePin ( LD2_GPIO_Port, LD2_Pin);
 80003ae:	2120      	movs	r1, #32
 80003b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003b4:	f000 fbe0 	bl	8000b78 <HAL_GPIO_TogglePin>
		break;
 80003b8:	bf00      	nop

	default:
		;
	}
}
 80003ba:	bf00      	nop
 80003bc:	3708      	adds	r7, #8
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}

080003c2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003c2:	b480      	push	{r7}
 80003c4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003c6:	b672      	cpsid	i
}
 80003c8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003ca:	e7fe      	b.n	80003ca <Error_Handler+0x8>

080003cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b082      	sub	sp, #8
 80003d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003d2:	4b0f      	ldr	r3, [pc, #60]	; (8000410 <HAL_MspInit+0x44>)
 80003d4:	699b      	ldr	r3, [r3, #24]
 80003d6:	4a0e      	ldr	r2, [pc, #56]	; (8000410 <HAL_MspInit+0x44>)
 80003d8:	f043 0301 	orr.w	r3, r3, #1
 80003dc:	6193      	str	r3, [r2, #24]
 80003de:	4b0c      	ldr	r3, [pc, #48]	; (8000410 <HAL_MspInit+0x44>)
 80003e0:	699b      	ldr	r3, [r3, #24]
 80003e2:	f003 0301 	and.w	r3, r3, #1
 80003e6:	607b      	str	r3, [r7, #4]
 80003e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003ea:	4b09      	ldr	r3, [pc, #36]	; (8000410 <HAL_MspInit+0x44>)
 80003ec:	69db      	ldr	r3, [r3, #28]
 80003ee:	4a08      	ldr	r2, [pc, #32]	; (8000410 <HAL_MspInit+0x44>)
 80003f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003f4:	61d3      	str	r3, [r2, #28]
 80003f6:	4b06      	ldr	r3, [pc, #24]	; (8000410 <HAL_MspInit+0x44>)
 80003f8:	69db      	ldr	r3, [r3, #28]
 80003fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003fe:	603b      	str	r3, [r7, #0]
 8000400:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000402:	2007      	movs	r0, #7
 8000404:	f000 f9ec 	bl	80007e0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000408:	bf00      	nop
 800040a:	3708      	adds	r7, #8
 800040c:	46bd      	mov	sp, r7
 800040e:	bd80      	pop	{r7, pc}
 8000410:	40021000 	.word	0x40021000

08000414 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b08a      	sub	sp, #40	; 0x28
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800041c:	f107 0314 	add.w	r3, r7, #20
 8000420:	2200      	movs	r2, #0
 8000422:	601a      	str	r2, [r3, #0]
 8000424:	605a      	str	r2, [r3, #4]
 8000426:	609a      	str	r2, [r3, #8]
 8000428:	60da      	str	r2, [r3, #12]
 800042a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	4a17      	ldr	r2, [pc, #92]	; (8000490 <HAL_UART_MspInit+0x7c>)
 8000432:	4293      	cmp	r3, r2
 8000434:	d128      	bne.n	8000488 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000436:	4b17      	ldr	r3, [pc, #92]	; (8000494 <HAL_UART_MspInit+0x80>)
 8000438:	69db      	ldr	r3, [r3, #28]
 800043a:	4a16      	ldr	r2, [pc, #88]	; (8000494 <HAL_UART_MspInit+0x80>)
 800043c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000440:	61d3      	str	r3, [r2, #28]
 8000442:	4b14      	ldr	r3, [pc, #80]	; (8000494 <HAL_UART_MspInit+0x80>)
 8000444:	69db      	ldr	r3, [r3, #28]
 8000446:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800044a:	613b      	str	r3, [r7, #16]
 800044c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800044e:	4b11      	ldr	r3, [pc, #68]	; (8000494 <HAL_UART_MspInit+0x80>)
 8000450:	695b      	ldr	r3, [r3, #20]
 8000452:	4a10      	ldr	r2, [pc, #64]	; (8000494 <HAL_UART_MspInit+0x80>)
 8000454:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000458:	6153      	str	r3, [r2, #20]
 800045a:	4b0e      	ldr	r3, [pc, #56]	; (8000494 <HAL_UART_MspInit+0x80>)
 800045c:	695b      	ldr	r3, [r3, #20]
 800045e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000462:	60fb      	str	r3, [r7, #12]
 8000464:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000466:	230c      	movs	r3, #12
 8000468:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800046a:	2302      	movs	r3, #2
 800046c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800046e:	2300      	movs	r3, #0
 8000470:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000472:	2303      	movs	r3, #3
 8000474:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000476:	2307      	movs	r3, #7
 8000478:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800047a:	f107 0314 	add.w	r3, r7, #20
 800047e:	4619      	mov	r1, r3
 8000480:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000484:	f000 f9ee 	bl	8000864 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000488:	bf00      	nop
 800048a:	3728      	adds	r7, #40	; 0x28
 800048c:	46bd      	mov	sp, r7
 800048e:	bd80      	pop	{r7, pc}
 8000490:	40004400 	.word	0x40004400
 8000494:	40021000 	.word	0x40021000

08000498 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000498:	b480      	push	{r7}
 800049a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800049c:	e7fe      	b.n	800049c <NMI_Handler+0x4>

0800049e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800049e:	b480      	push	{r7}
 80004a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004a2:	e7fe      	b.n	80004a2 <HardFault_Handler+0x4>

080004a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004a4:	b480      	push	{r7}
 80004a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004a8:	e7fe      	b.n	80004a8 <MemManage_Handler+0x4>

080004aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004aa:	b480      	push	{r7}
 80004ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004ae:	e7fe      	b.n	80004ae <BusFault_Handler+0x4>

080004b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004b0:	b480      	push	{r7}
 80004b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004b4:	e7fe      	b.n	80004b4 <UsageFault_Handler+0x4>

080004b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004b6:	b480      	push	{r7}
 80004b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004ba:	bf00      	nop
 80004bc:	46bd      	mov	sp, r7
 80004be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c2:	4770      	bx	lr

080004c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004c8:	bf00      	nop
 80004ca:	46bd      	mov	sp, r7
 80004cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d0:	4770      	bx	lr

080004d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004d2:	b480      	push	{r7}
 80004d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004d6:	bf00      	nop
 80004d8:	46bd      	mov	sp, r7
 80004da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004de:	4770      	bx	lr

080004e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004e4:	f000 f88c 	bl	8000600 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004e8:	bf00      	nop
 80004ea:	bd80      	pop	{r7, pc}

080004ec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80004f0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80004f4:	f000 fb5a 	bl	8000bac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80004f8:	bf00      	nop
 80004fa:	bd80      	pop	{r7, pc}

080004fc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80004fc:	b480      	push	{r7}
 80004fe:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000500:	4b06      	ldr	r3, [pc, #24]	; (800051c <SystemInit+0x20>)
 8000502:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000506:	4a05      	ldr	r2, [pc, #20]	; (800051c <SystemInit+0x20>)
 8000508:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800050c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000510:	bf00      	nop
 8000512:	46bd      	mov	sp, r7
 8000514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop
 800051c:	e000ed00 	.word	0xe000ed00

08000520 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000520:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000558 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000524:	480d      	ldr	r0, [pc, #52]	; (800055c <LoopForever+0x6>)
  ldr r1, =_edata
 8000526:	490e      	ldr	r1, [pc, #56]	; (8000560 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000528:	4a0e      	ldr	r2, [pc, #56]	; (8000564 <LoopForever+0xe>)
  movs r3, #0
 800052a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800052c:	e002      	b.n	8000534 <LoopCopyDataInit>

0800052e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800052e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000530:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000532:	3304      	adds	r3, #4

08000534 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000534:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000536:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000538:	d3f9      	bcc.n	800052e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800053a:	4a0b      	ldr	r2, [pc, #44]	; (8000568 <LoopForever+0x12>)
  ldr r4, =_ebss
 800053c:	4c0b      	ldr	r4, [pc, #44]	; (800056c <LoopForever+0x16>)
  movs r3, #0
 800053e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000540:	e001      	b.n	8000546 <LoopFillZerobss>

08000542 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000542:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000544:	3204      	adds	r2, #4

08000546 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000546:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000548:	d3fb      	bcc.n	8000542 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800054a:	f7ff ffd7 	bl	80004fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800054e:	f002 f8ed 	bl	800272c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000552:	f7ff fe39 	bl	80001c8 <main>

08000556 <LoopForever>:

LoopForever:
    b LoopForever
 8000556:	e7fe      	b.n	8000556 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000558:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 800055c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000560:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000564:	080027dc 	.word	0x080027dc
  ldr r2, =_sbss
 8000568:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800056c:	200000b0 	.word	0x200000b0

08000570 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000570:	e7fe      	b.n	8000570 <ADC1_2_IRQHandler>
	...

08000574 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000578:	4b08      	ldr	r3, [pc, #32]	; (800059c <HAL_Init+0x28>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4a07      	ldr	r2, [pc, #28]	; (800059c <HAL_Init+0x28>)
 800057e:	f043 0310 	orr.w	r3, r3, #16
 8000582:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000584:	2003      	movs	r0, #3
 8000586:	f000 f92b 	bl	80007e0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800058a:	2000      	movs	r0, #0
 800058c:	f000 f808 	bl	80005a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000590:	f7ff ff1c 	bl	80003cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000594:	2300      	movs	r3, #0
}
 8000596:	4618      	mov	r0, r3
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	40022000 	.word	0x40022000

080005a0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005a8:	4b12      	ldr	r3, [pc, #72]	; (80005f4 <HAL_InitTick+0x54>)
 80005aa:	681a      	ldr	r2, [r3, #0]
 80005ac:	4b12      	ldr	r3, [pc, #72]	; (80005f8 <HAL_InitTick+0x58>)
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	4619      	mov	r1, r3
 80005b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80005ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80005be:	4618      	mov	r0, r3
 80005c0:	f000 f943 	bl	800084a <HAL_SYSTICK_Config>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005ca:	2301      	movs	r3, #1
 80005cc:	e00e      	b.n	80005ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	2b0f      	cmp	r3, #15
 80005d2:	d80a      	bhi.n	80005ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005d4:	2200      	movs	r2, #0
 80005d6:	6879      	ldr	r1, [r7, #4]
 80005d8:	f04f 30ff 	mov.w	r0, #4294967295
 80005dc:	f000 f90b 	bl	80007f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005e0:	4a06      	ldr	r2, [pc, #24]	; (80005fc <HAL_InitTick+0x5c>)
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80005e6:	2300      	movs	r3, #0
 80005e8:	e000      	b.n	80005ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005ea:	2301      	movs	r3, #1
}
 80005ec:	4618      	mov	r0, r3
 80005ee:	3708      	adds	r7, #8
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	20000000 	.word	0x20000000
 80005f8:	20000008 	.word	0x20000008
 80005fc:	20000004 	.word	0x20000004

08000600 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000604:	4b06      	ldr	r3, [pc, #24]	; (8000620 <HAL_IncTick+0x20>)
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	461a      	mov	r2, r3
 800060a:	4b06      	ldr	r3, [pc, #24]	; (8000624 <HAL_IncTick+0x24>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	4413      	add	r3, r2
 8000610:	4a04      	ldr	r2, [pc, #16]	; (8000624 <HAL_IncTick+0x24>)
 8000612:	6013      	str	r3, [r2, #0]
}
 8000614:	bf00      	nop
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop
 8000620:	20000008 	.word	0x20000008
 8000624:	200000ac 	.word	0x200000ac

08000628 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000628:	b480      	push	{r7}
 800062a:	af00      	add	r7, sp, #0
  return uwTick;  
 800062c:	4b03      	ldr	r3, [pc, #12]	; (800063c <HAL_GetTick+0x14>)
 800062e:	681b      	ldr	r3, [r3, #0]
}
 8000630:	4618      	mov	r0, r3
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	200000ac 	.word	0x200000ac

08000640 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000640:	b480      	push	{r7}
 8000642:	b085      	sub	sp, #20
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	f003 0307 	and.w	r3, r3, #7
 800064e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000650:	4b0c      	ldr	r3, [pc, #48]	; (8000684 <__NVIC_SetPriorityGrouping+0x44>)
 8000652:	68db      	ldr	r3, [r3, #12]
 8000654:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000656:	68ba      	ldr	r2, [r7, #8]
 8000658:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800065c:	4013      	ands	r3, r2
 800065e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000664:	68bb      	ldr	r3, [r7, #8]
 8000666:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000668:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800066c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000670:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000672:	4a04      	ldr	r2, [pc, #16]	; (8000684 <__NVIC_SetPriorityGrouping+0x44>)
 8000674:	68bb      	ldr	r3, [r7, #8]
 8000676:	60d3      	str	r3, [r2, #12]
}
 8000678:	bf00      	nop
 800067a:	3714      	adds	r7, #20
 800067c:	46bd      	mov	sp, r7
 800067e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000682:	4770      	bx	lr
 8000684:	e000ed00 	.word	0xe000ed00

08000688 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800068c:	4b04      	ldr	r3, [pc, #16]	; (80006a0 <__NVIC_GetPriorityGrouping+0x18>)
 800068e:	68db      	ldr	r3, [r3, #12]
 8000690:	0a1b      	lsrs	r3, r3, #8
 8000692:	f003 0307 	and.w	r3, r3, #7
}
 8000696:	4618      	mov	r0, r3
 8000698:	46bd      	mov	sp, r7
 800069a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069e:	4770      	bx	lr
 80006a0:	e000ed00 	.word	0xe000ed00

080006a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006a4:	b480      	push	{r7}
 80006a6:	b083      	sub	sp, #12
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	4603      	mov	r3, r0
 80006ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	db0b      	blt.n	80006ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006b6:	79fb      	ldrb	r3, [r7, #7]
 80006b8:	f003 021f 	and.w	r2, r3, #31
 80006bc:	4907      	ldr	r1, [pc, #28]	; (80006dc <__NVIC_EnableIRQ+0x38>)
 80006be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006c2:	095b      	lsrs	r3, r3, #5
 80006c4:	2001      	movs	r0, #1
 80006c6:	fa00 f202 	lsl.w	r2, r0, r2
 80006ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80006ce:	bf00      	nop
 80006d0:	370c      	adds	r7, #12
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	e000e100 	.word	0xe000e100

080006e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	4603      	mov	r3, r0
 80006e8:	6039      	str	r1, [r7, #0]
 80006ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	db0a      	blt.n	800070a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	b2da      	uxtb	r2, r3
 80006f8:	490c      	ldr	r1, [pc, #48]	; (800072c <__NVIC_SetPriority+0x4c>)
 80006fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006fe:	0112      	lsls	r2, r2, #4
 8000700:	b2d2      	uxtb	r2, r2
 8000702:	440b      	add	r3, r1
 8000704:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000708:	e00a      	b.n	8000720 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800070a:	683b      	ldr	r3, [r7, #0]
 800070c:	b2da      	uxtb	r2, r3
 800070e:	4908      	ldr	r1, [pc, #32]	; (8000730 <__NVIC_SetPriority+0x50>)
 8000710:	79fb      	ldrb	r3, [r7, #7]
 8000712:	f003 030f 	and.w	r3, r3, #15
 8000716:	3b04      	subs	r3, #4
 8000718:	0112      	lsls	r2, r2, #4
 800071a:	b2d2      	uxtb	r2, r2
 800071c:	440b      	add	r3, r1
 800071e:	761a      	strb	r2, [r3, #24]
}
 8000720:	bf00      	nop
 8000722:	370c      	adds	r7, #12
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr
 800072c:	e000e100 	.word	0xe000e100
 8000730:	e000ed00 	.word	0xe000ed00

08000734 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000734:	b480      	push	{r7}
 8000736:	b089      	sub	sp, #36	; 0x24
 8000738:	af00      	add	r7, sp, #0
 800073a:	60f8      	str	r0, [r7, #12]
 800073c:	60b9      	str	r1, [r7, #8]
 800073e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	f003 0307 	and.w	r3, r3, #7
 8000746:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000748:	69fb      	ldr	r3, [r7, #28]
 800074a:	f1c3 0307 	rsb	r3, r3, #7
 800074e:	2b04      	cmp	r3, #4
 8000750:	bf28      	it	cs
 8000752:	2304      	movcs	r3, #4
 8000754:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000756:	69fb      	ldr	r3, [r7, #28]
 8000758:	3304      	adds	r3, #4
 800075a:	2b06      	cmp	r3, #6
 800075c:	d902      	bls.n	8000764 <NVIC_EncodePriority+0x30>
 800075e:	69fb      	ldr	r3, [r7, #28]
 8000760:	3b03      	subs	r3, #3
 8000762:	e000      	b.n	8000766 <NVIC_EncodePriority+0x32>
 8000764:	2300      	movs	r3, #0
 8000766:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000768:	f04f 32ff 	mov.w	r2, #4294967295
 800076c:	69bb      	ldr	r3, [r7, #24]
 800076e:	fa02 f303 	lsl.w	r3, r2, r3
 8000772:	43da      	mvns	r2, r3
 8000774:	68bb      	ldr	r3, [r7, #8]
 8000776:	401a      	ands	r2, r3
 8000778:	697b      	ldr	r3, [r7, #20]
 800077a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800077c:	f04f 31ff 	mov.w	r1, #4294967295
 8000780:	697b      	ldr	r3, [r7, #20]
 8000782:	fa01 f303 	lsl.w	r3, r1, r3
 8000786:	43d9      	mvns	r1, r3
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800078c:	4313      	orrs	r3, r2
         );
}
 800078e:	4618      	mov	r0, r3
 8000790:	3724      	adds	r7, #36	; 0x24
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
	...

0800079c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	3b01      	subs	r3, #1
 80007a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007ac:	d301      	bcc.n	80007b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007ae:	2301      	movs	r3, #1
 80007b0:	e00f      	b.n	80007d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007b2:	4a0a      	ldr	r2, [pc, #40]	; (80007dc <SysTick_Config+0x40>)
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	3b01      	subs	r3, #1
 80007b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007ba:	210f      	movs	r1, #15
 80007bc:	f04f 30ff 	mov.w	r0, #4294967295
 80007c0:	f7ff ff8e 	bl	80006e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007c4:	4b05      	ldr	r3, [pc, #20]	; (80007dc <SysTick_Config+0x40>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007ca:	4b04      	ldr	r3, [pc, #16]	; (80007dc <SysTick_Config+0x40>)
 80007cc:	2207      	movs	r2, #7
 80007ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007d0:	2300      	movs	r3, #0
}
 80007d2:	4618      	mov	r0, r3
 80007d4:	3708      	adds	r7, #8
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	e000e010 	.word	0xe000e010

080007e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007e8:	6878      	ldr	r0, [r7, #4]
 80007ea:	f7ff ff29 	bl	8000640 <__NVIC_SetPriorityGrouping>
}
 80007ee:	bf00      	nop
 80007f0:	3708      	adds	r7, #8
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}

080007f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007f6:	b580      	push	{r7, lr}
 80007f8:	b086      	sub	sp, #24
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	4603      	mov	r3, r0
 80007fe:	60b9      	str	r1, [r7, #8]
 8000800:	607a      	str	r2, [r7, #4]
 8000802:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000804:	2300      	movs	r3, #0
 8000806:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000808:	f7ff ff3e 	bl	8000688 <__NVIC_GetPriorityGrouping>
 800080c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800080e:	687a      	ldr	r2, [r7, #4]
 8000810:	68b9      	ldr	r1, [r7, #8]
 8000812:	6978      	ldr	r0, [r7, #20]
 8000814:	f7ff ff8e 	bl	8000734 <NVIC_EncodePriority>
 8000818:	4602      	mov	r2, r0
 800081a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800081e:	4611      	mov	r1, r2
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff ff5d 	bl	80006e0 <__NVIC_SetPriority>
}
 8000826:	bf00      	nop
 8000828:	3718      	adds	r7, #24
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}

0800082e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800082e:	b580      	push	{r7, lr}
 8000830:	b082      	sub	sp, #8
 8000832:	af00      	add	r7, sp, #0
 8000834:	4603      	mov	r3, r0
 8000836:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000838:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800083c:	4618      	mov	r0, r3
 800083e:	f7ff ff31 	bl	80006a4 <__NVIC_EnableIRQ>
}
 8000842:	bf00      	nop
 8000844:	3708      	adds	r7, #8
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}

0800084a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800084a:	b580      	push	{r7, lr}
 800084c:	b082      	sub	sp, #8
 800084e:	af00      	add	r7, sp, #0
 8000850:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000852:	6878      	ldr	r0, [r7, #4]
 8000854:	f7ff ffa2 	bl	800079c <SysTick_Config>
 8000858:	4603      	mov	r3, r0
}
 800085a:	4618      	mov	r0, r3
 800085c:	3708      	adds	r7, #8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
	...

08000864 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000864:	b480      	push	{r7}
 8000866:	b087      	sub	sp, #28
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
 800086c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800086e:	2300      	movs	r3, #0
 8000870:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000872:	e14e      	b.n	8000b12 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	681a      	ldr	r2, [r3, #0]
 8000878:	2101      	movs	r1, #1
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	fa01 f303 	lsl.w	r3, r1, r3
 8000880:	4013      	ands	r3, r2
 8000882:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	2b00      	cmp	r3, #0
 8000888:	f000 8140 	beq.w	8000b0c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	685b      	ldr	r3, [r3, #4]
 8000890:	f003 0303 	and.w	r3, r3, #3
 8000894:	2b01      	cmp	r3, #1
 8000896:	d005      	beq.n	80008a4 <HAL_GPIO_Init+0x40>
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	685b      	ldr	r3, [r3, #4]
 800089c:	f003 0303 	and.w	r3, r3, #3
 80008a0:	2b02      	cmp	r3, #2
 80008a2:	d130      	bne.n	8000906 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	689b      	ldr	r3, [r3, #8]
 80008a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80008aa:	697b      	ldr	r3, [r7, #20]
 80008ac:	005b      	lsls	r3, r3, #1
 80008ae:	2203      	movs	r2, #3
 80008b0:	fa02 f303 	lsl.w	r3, r2, r3
 80008b4:	43db      	mvns	r3, r3
 80008b6:	693a      	ldr	r2, [r7, #16]
 80008b8:	4013      	ands	r3, r2
 80008ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80008bc:	683b      	ldr	r3, [r7, #0]
 80008be:	68da      	ldr	r2, [r3, #12]
 80008c0:	697b      	ldr	r3, [r7, #20]
 80008c2:	005b      	lsls	r3, r3, #1
 80008c4:	fa02 f303 	lsl.w	r3, r2, r3
 80008c8:	693a      	ldr	r2, [r7, #16]
 80008ca:	4313      	orrs	r3, r2
 80008cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	693a      	ldr	r2, [r7, #16]
 80008d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	685b      	ldr	r3, [r3, #4]
 80008d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80008da:	2201      	movs	r2, #1
 80008dc:	697b      	ldr	r3, [r7, #20]
 80008de:	fa02 f303 	lsl.w	r3, r2, r3
 80008e2:	43db      	mvns	r3, r3
 80008e4:	693a      	ldr	r2, [r7, #16]
 80008e6:	4013      	ands	r3, r2
 80008e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	685b      	ldr	r3, [r3, #4]
 80008ee:	091b      	lsrs	r3, r3, #4
 80008f0:	f003 0201 	and.w	r2, r3, #1
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	fa02 f303 	lsl.w	r3, r2, r3
 80008fa:	693a      	ldr	r2, [r7, #16]
 80008fc:	4313      	orrs	r3, r2
 80008fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	693a      	ldr	r2, [r7, #16]
 8000904:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000906:	683b      	ldr	r3, [r7, #0]
 8000908:	685b      	ldr	r3, [r3, #4]
 800090a:	f003 0303 	and.w	r3, r3, #3
 800090e:	2b03      	cmp	r3, #3
 8000910:	d017      	beq.n	8000942 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	68db      	ldr	r3, [r3, #12]
 8000916:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000918:	697b      	ldr	r3, [r7, #20]
 800091a:	005b      	lsls	r3, r3, #1
 800091c:	2203      	movs	r2, #3
 800091e:	fa02 f303 	lsl.w	r3, r2, r3
 8000922:	43db      	mvns	r3, r3
 8000924:	693a      	ldr	r2, [r7, #16]
 8000926:	4013      	ands	r3, r2
 8000928:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	689a      	ldr	r2, [r3, #8]
 800092e:	697b      	ldr	r3, [r7, #20]
 8000930:	005b      	lsls	r3, r3, #1
 8000932:	fa02 f303 	lsl.w	r3, r2, r3
 8000936:	693a      	ldr	r2, [r7, #16]
 8000938:	4313      	orrs	r3, r2
 800093a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	693a      	ldr	r2, [r7, #16]
 8000940:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	685b      	ldr	r3, [r3, #4]
 8000946:	f003 0303 	and.w	r3, r3, #3
 800094a:	2b02      	cmp	r3, #2
 800094c:	d123      	bne.n	8000996 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800094e:	697b      	ldr	r3, [r7, #20]
 8000950:	08da      	lsrs	r2, r3, #3
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	3208      	adds	r2, #8
 8000956:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800095a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	f003 0307 	and.w	r3, r3, #7
 8000962:	009b      	lsls	r3, r3, #2
 8000964:	220f      	movs	r2, #15
 8000966:	fa02 f303 	lsl.w	r3, r2, r3
 800096a:	43db      	mvns	r3, r3
 800096c:	693a      	ldr	r2, [r7, #16]
 800096e:	4013      	ands	r3, r2
 8000970:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	691a      	ldr	r2, [r3, #16]
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	f003 0307 	and.w	r3, r3, #7
 800097c:	009b      	lsls	r3, r3, #2
 800097e:	fa02 f303 	lsl.w	r3, r2, r3
 8000982:	693a      	ldr	r2, [r7, #16]
 8000984:	4313      	orrs	r3, r2
 8000986:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	08da      	lsrs	r2, r3, #3
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	3208      	adds	r2, #8
 8000990:	6939      	ldr	r1, [r7, #16]
 8000992:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800099c:	697b      	ldr	r3, [r7, #20]
 800099e:	005b      	lsls	r3, r3, #1
 80009a0:	2203      	movs	r2, #3
 80009a2:	fa02 f303 	lsl.w	r3, r2, r3
 80009a6:	43db      	mvns	r3, r3
 80009a8:	693a      	ldr	r2, [r7, #16]
 80009aa:	4013      	ands	r3, r2
 80009ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	685b      	ldr	r3, [r3, #4]
 80009b2:	f003 0203 	and.w	r2, r3, #3
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	005b      	lsls	r3, r3, #1
 80009ba:	fa02 f303 	lsl.w	r3, r2, r3
 80009be:	693a      	ldr	r2, [r7, #16]
 80009c0:	4313      	orrs	r3, r2
 80009c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	f000 809a 	beq.w	8000b0c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009d8:	4b55      	ldr	r3, [pc, #340]	; (8000b30 <HAL_GPIO_Init+0x2cc>)
 80009da:	699b      	ldr	r3, [r3, #24]
 80009dc:	4a54      	ldr	r2, [pc, #336]	; (8000b30 <HAL_GPIO_Init+0x2cc>)
 80009de:	f043 0301 	orr.w	r3, r3, #1
 80009e2:	6193      	str	r3, [r2, #24]
 80009e4:	4b52      	ldr	r3, [pc, #328]	; (8000b30 <HAL_GPIO_Init+0x2cc>)
 80009e6:	699b      	ldr	r3, [r3, #24]
 80009e8:	f003 0301 	and.w	r3, r3, #1
 80009ec:	60bb      	str	r3, [r7, #8]
 80009ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80009f0:	4a50      	ldr	r2, [pc, #320]	; (8000b34 <HAL_GPIO_Init+0x2d0>)
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	089b      	lsrs	r3, r3, #2
 80009f6:	3302      	adds	r3, #2
 80009f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	f003 0303 	and.w	r3, r3, #3
 8000a04:	009b      	lsls	r3, r3, #2
 8000a06:	220f      	movs	r2, #15
 8000a08:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0c:	43db      	mvns	r3, r3
 8000a0e:	693a      	ldr	r2, [r7, #16]
 8000a10:	4013      	ands	r3, r2
 8000a12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000a1a:	d013      	beq.n	8000a44 <HAL_GPIO_Init+0x1e0>
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	4a46      	ldr	r2, [pc, #280]	; (8000b38 <HAL_GPIO_Init+0x2d4>)
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d00d      	beq.n	8000a40 <HAL_GPIO_Init+0x1dc>
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	4a45      	ldr	r2, [pc, #276]	; (8000b3c <HAL_GPIO_Init+0x2d8>)
 8000a28:	4293      	cmp	r3, r2
 8000a2a:	d007      	beq.n	8000a3c <HAL_GPIO_Init+0x1d8>
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	4a44      	ldr	r2, [pc, #272]	; (8000b40 <HAL_GPIO_Init+0x2dc>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	d101      	bne.n	8000a38 <HAL_GPIO_Init+0x1d4>
 8000a34:	2303      	movs	r3, #3
 8000a36:	e006      	b.n	8000a46 <HAL_GPIO_Init+0x1e2>
 8000a38:	2305      	movs	r3, #5
 8000a3a:	e004      	b.n	8000a46 <HAL_GPIO_Init+0x1e2>
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	e002      	b.n	8000a46 <HAL_GPIO_Init+0x1e2>
 8000a40:	2301      	movs	r3, #1
 8000a42:	e000      	b.n	8000a46 <HAL_GPIO_Init+0x1e2>
 8000a44:	2300      	movs	r3, #0
 8000a46:	697a      	ldr	r2, [r7, #20]
 8000a48:	f002 0203 	and.w	r2, r2, #3
 8000a4c:	0092      	lsls	r2, r2, #2
 8000a4e:	4093      	lsls	r3, r2
 8000a50:	693a      	ldr	r2, [r7, #16]
 8000a52:	4313      	orrs	r3, r2
 8000a54:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a56:	4937      	ldr	r1, [pc, #220]	; (8000b34 <HAL_GPIO_Init+0x2d0>)
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	089b      	lsrs	r3, r3, #2
 8000a5c:	3302      	adds	r3, #2
 8000a5e:	693a      	ldr	r2, [r7, #16]
 8000a60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a64:	4b37      	ldr	r3, [pc, #220]	; (8000b44 <HAL_GPIO_Init+0x2e0>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	43db      	mvns	r3, r3
 8000a6e:	693a      	ldr	r2, [r7, #16]
 8000a70:	4013      	ands	r3, r2
 8000a72:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d003      	beq.n	8000a88 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000a80:	693a      	ldr	r2, [r7, #16]
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	4313      	orrs	r3, r2
 8000a86:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000a88:	4a2e      	ldr	r2, [pc, #184]	; (8000b44 <HAL_GPIO_Init+0x2e0>)
 8000a8a:	693b      	ldr	r3, [r7, #16]
 8000a8c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000a8e:	4b2d      	ldr	r3, [pc, #180]	; (8000b44 <HAL_GPIO_Init+0x2e0>)
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	43db      	mvns	r3, r3
 8000a98:	693a      	ldr	r2, [r7, #16]
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d003      	beq.n	8000ab2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000aaa:	693a      	ldr	r2, [r7, #16]
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	4313      	orrs	r3, r2
 8000ab0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ab2:	4a24      	ldr	r2, [pc, #144]	; (8000b44 <HAL_GPIO_Init+0x2e0>)
 8000ab4:	693b      	ldr	r3, [r7, #16]
 8000ab6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ab8:	4b22      	ldr	r3, [pc, #136]	; (8000b44 <HAL_GPIO_Init+0x2e0>)
 8000aba:	689b      	ldr	r3, [r3, #8]
 8000abc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	43db      	mvns	r3, r3
 8000ac2:	693a      	ldr	r2, [r7, #16]
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d003      	beq.n	8000adc <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000ad4:	693a      	ldr	r2, [r7, #16]
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	4313      	orrs	r3, r2
 8000ada:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000adc:	4a19      	ldr	r2, [pc, #100]	; (8000b44 <HAL_GPIO_Init+0x2e0>)
 8000ade:	693b      	ldr	r3, [r7, #16]
 8000ae0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ae2:	4b18      	ldr	r3, [pc, #96]	; (8000b44 <HAL_GPIO_Init+0x2e0>)
 8000ae4:	68db      	ldr	r3, [r3, #12]
 8000ae6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	43db      	mvns	r3, r3
 8000aec:	693a      	ldr	r2, [r7, #16]
 8000aee:	4013      	ands	r3, r2
 8000af0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	685b      	ldr	r3, [r3, #4]
 8000af6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d003      	beq.n	8000b06 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000afe:	693a      	ldr	r2, [r7, #16]
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	4313      	orrs	r3, r2
 8000b04:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b06:	4a0f      	ldr	r2, [pc, #60]	; (8000b44 <HAL_GPIO_Init+0x2e0>)
 8000b08:	693b      	ldr	r3, [r7, #16]
 8000b0a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000b0c:	697b      	ldr	r3, [r7, #20]
 8000b0e:	3301      	adds	r3, #1
 8000b10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	697b      	ldr	r3, [r7, #20]
 8000b18:	fa22 f303 	lsr.w	r3, r2, r3
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	f47f aea9 	bne.w	8000874 <HAL_GPIO_Init+0x10>
  }
}
 8000b22:	bf00      	nop
 8000b24:	bf00      	nop
 8000b26:	371c      	adds	r7, #28
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2e:	4770      	bx	lr
 8000b30:	40021000 	.word	0x40021000
 8000b34:	40010000 	.word	0x40010000
 8000b38:	48000400 	.word	0x48000400
 8000b3c:	48000800 	.word	0x48000800
 8000b40:	48000c00 	.word	0x48000c00
 8000b44:	40010400 	.word	0x40010400

08000b48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
 8000b50:	460b      	mov	r3, r1
 8000b52:	807b      	strh	r3, [r7, #2]
 8000b54:	4613      	mov	r3, r2
 8000b56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b58:	787b      	ldrb	r3, [r7, #1]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d003      	beq.n	8000b66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b5e:	887a      	ldrh	r2, [r7, #2]
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000b64:	e002      	b.n	8000b6c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b66:	887a      	ldrh	r2, [r7, #2]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b6c:	bf00      	nop
 8000b6e:	370c      	adds	r7, #12
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr

08000b78 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b085      	sub	sp, #20
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	460b      	mov	r3, r1
 8000b82:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	695b      	ldr	r3, [r3, #20]
 8000b88:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000b8a:	887a      	ldrh	r2, [r7, #2]
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	4013      	ands	r3, r2
 8000b90:	041a      	lsls	r2, r3, #16
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	43d9      	mvns	r1, r3
 8000b96:	887b      	ldrh	r3, [r7, #2]
 8000b98:	400b      	ands	r3, r1
 8000b9a:	431a      	orrs	r2, r3
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	619a      	str	r2, [r3, #24]
}
 8000ba0:	bf00      	nop
 8000ba2:	3714      	adds	r7, #20
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr

08000bac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000bb6:	4b08      	ldr	r3, [pc, #32]	; (8000bd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000bb8:	695a      	ldr	r2, [r3, #20]
 8000bba:	88fb      	ldrh	r3, [r7, #6]
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d006      	beq.n	8000bd0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000bc2:	4a05      	ldr	r2, [pc, #20]	; (8000bd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000bc4:	88fb      	ldrh	r3, [r7, #6]
 8000bc6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000bc8:	88fb      	ldrh	r3, [r7, #6]
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f7ff fbe6 	bl	800039c <HAL_GPIO_EXTI_Callback>
  }
}
 8000bd0:	bf00      	nop
 8000bd2:	3708      	adds	r7, #8
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	40010400 	.word	0x40010400

08000bdc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000be2:	af00      	add	r7, sp, #0
 8000be4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000be8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000bec:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000bee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000bf2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d102      	bne.n	8000c02 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	f001 b823 	b.w	8001c48 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c06:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	f003 0301 	and.w	r3, r3, #1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	f000 817d 	beq.w	8000f12 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000c18:	4bbc      	ldr	r3, [pc, #752]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000c1a:	685b      	ldr	r3, [r3, #4]
 8000c1c:	f003 030c 	and.w	r3, r3, #12
 8000c20:	2b04      	cmp	r3, #4
 8000c22:	d00c      	beq.n	8000c3e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c24:	4bb9      	ldr	r3, [pc, #740]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	f003 030c 	and.w	r3, r3, #12
 8000c2c:	2b08      	cmp	r3, #8
 8000c2e:	d15c      	bne.n	8000cea <HAL_RCC_OscConfig+0x10e>
 8000c30:	4bb6      	ldr	r3, [pc, #728]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c3c:	d155      	bne.n	8000cea <HAL_RCC_OscConfig+0x10e>
 8000c3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c42:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c46:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000c4a:	fa93 f3a3 	rbit	r3, r3
 8000c4e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000c52:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c56:	fab3 f383 	clz	r3, r3
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	095b      	lsrs	r3, r3, #5
 8000c5e:	b2db      	uxtb	r3, r3
 8000c60:	f043 0301 	orr.w	r3, r3, #1
 8000c64:	b2db      	uxtb	r3, r3
 8000c66:	2b01      	cmp	r3, #1
 8000c68:	d102      	bne.n	8000c70 <HAL_RCC_OscConfig+0x94>
 8000c6a:	4ba8      	ldr	r3, [pc, #672]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	e015      	b.n	8000c9c <HAL_RCC_OscConfig+0xc0>
 8000c70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c74:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c78:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000c7c:	fa93 f3a3 	rbit	r3, r3
 8000c80:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000c84:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c88:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000c8c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000c90:	fa93 f3a3 	rbit	r3, r3
 8000c94:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000c98:	4b9c      	ldr	r3, [pc, #624]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c9c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ca0:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000ca4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000ca8:	fa92 f2a2 	rbit	r2, r2
 8000cac:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000cb0:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000cb4:	fab2 f282 	clz	r2, r2
 8000cb8:	b2d2      	uxtb	r2, r2
 8000cba:	f042 0220 	orr.w	r2, r2, #32
 8000cbe:	b2d2      	uxtb	r2, r2
 8000cc0:	f002 021f 	and.w	r2, r2, #31
 8000cc4:	2101      	movs	r1, #1
 8000cc6:	fa01 f202 	lsl.w	r2, r1, r2
 8000cca:	4013      	ands	r3, r2
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	f000 811f 	beq.w	8000f10 <HAL_RCC_OscConfig+0x334>
 8000cd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000cd6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	f040 8116 	bne.w	8000f10 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	f000 bfaf 	b.w	8001c48 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000cee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cfa:	d106      	bne.n	8000d0a <HAL_RCC_OscConfig+0x12e>
 8000cfc:	4b83      	ldr	r3, [pc, #524]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a82      	ldr	r2, [pc, #520]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000d02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d06:	6013      	str	r3, [r2, #0]
 8000d08:	e036      	b.n	8000d78 <HAL_RCC_OscConfig+0x19c>
 8000d0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d0e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d10c      	bne.n	8000d34 <HAL_RCC_OscConfig+0x158>
 8000d1a:	4b7c      	ldr	r3, [pc, #496]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	4a7b      	ldr	r2, [pc, #492]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000d20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d24:	6013      	str	r3, [r2, #0]
 8000d26:	4b79      	ldr	r3, [pc, #484]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4a78      	ldr	r2, [pc, #480]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000d2c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d30:	6013      	str	r3, [r2, #0]
 8000d32:	e021      	b.n	8000d78 <HAL_RCC_OscConfig+0x19c>
 8000d34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d38:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d44:	d10c      	bne.n	8000d60 <HAL_RCC_OscConfig+0x184>
 8000d46:	4b71      	ldr	r3, [pc, #452]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4a70      	ldr	r2, [pc, #448]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000d4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d50:	6013      	str	r3, [r2, #0]
 8000d52:	4b6e      	ldr	r3, [pc, #440]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a6d      	ldr	r2, [pc, #436]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000d58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d5c:	6013      	str	r3, [r2, #0]
 8000d5e:	e00b      	b.n	8000d78 <HAL_RCC_OscConfig+0x19c>
 8000d60:	4b6a      	ldr	r3, [pc, #424]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a69      	ldr	r2, [pc, #420]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000d66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d6a:	6013      	str	r3, [r2, #0]
 8000d6c:	4b67      	ldr	r3, [pc, #412]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a66      	ldr	r2, [pc, #408]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000d72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d76:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000d78:	4b64      	ldr	r3, [pc, #400]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d7c:	f023 020f 	bic.w	r2, r3, #15
 8000d80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d84:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	689b      	ldr	r3, [r3, #8]
 8000d8c:	495f      	ldr	r1, [pc, #380]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d96:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d059      	beq.n	8000e56 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000da2:	f7ff fc41 	bl	8000628 <HAL_GetTick>
 8000da6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000daa:	e00a      	b.n	8000dc2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dac:	f7ff fc3c 	bl	8000628 <HAL_GetTick>
 8000db0:	4602      	mov	r2, r0
 8000db2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000db6:	1ad3      	subs	r3, r2, r3
 8000db8:	2b64      	cmp	r3, #100	; 0x64
 8000dba:	d902      	bls.n	8000dc2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8000dbc:	2303      	movs	r3, #3
 8000dbe:	f000 bf43 	b.w	8001c48 <HAL_RCC_OscConfig+0x106c>
 8000dc2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dc6:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dca:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000dce:	fa93 f3a3 	rbit	r3, r3
 8000dd2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000dd6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dda:	fab3 f383 	clz	r3, r3
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	095b      	lsrs	r3, r3, #5
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	f043 0301 	orr.w	r3, r3, #1
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	2b01      	cmp	r3, #1
 8000dec:	d102      	bne.n	8000df4 <HAL_RCC_OscConfig+0x218>
 8000dee:	4b47      	ldr	r3, [pc, #284]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	e015      	b.n	8000e20 <HAL_RCC_OscConfig+0x244>
 8000df4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000df8:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dfc:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000e00:	fa93 f3a3 	rbit	r3, r3
 8000e04:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000e08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e0c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000e10:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000e14:	fa93 f3a3 	rbit	r3, r3
 8000e18:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000e1c:	4b3b      	ldr	r3, [pc, #236]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e20:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e24:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000e28:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000e2c:	fa92 f2a2 	rbit	r2, r2
 8000e30:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000e34:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000e38:	fab2 f282 	clz	r2, r2
 8000e3c:	b2d2      	uxtb	r2, r2
 8000e3e:	f042 0220 	orr.w	r2, r2, #32
 8000e42:	b2d2      	uxtb	r2, r2
 8000e44:	f002 021f 	and.w	r2, r2, #31
 8000e48:	2101      	movs	r1, #1
 8000e4a:	fa01 f202 	lsl.w	r2, r1, r2
 8000e4e:	4013      	ands	r3, r2
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d0ab      	beq.n	8000dac <HAL_RCC_OscConfig+0x1d0>
 8000e54:	e05d      	b.n	8000f12 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e56:	f7ff fbe7 	bl	8000628 <HAL_GetTick>
 8000e5a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e5e:	e00a      	b.n	8000e76 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e60:	f7ff fbe2 	bl	8000628 <HAL_GetTick>
 8000e64:	4602      	mov	r2, r0
 8000e66:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000e6a:	1ad3      	subs	r3, r2, r3
 8000e6c:	2b64      	cmp	r3, #100	; 0x64
 8000e6e:	d902      	bls.n	8000e76 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8000e70:	2303      	movs	r3, #3
 8000e72:	f000 bee9 	b.w	8001c48 <HAL_RCC_OscConfig+0x106c>
 8000e76:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e7a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e7e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000e82:	fa93 f3a3 	rbit	r3, r3
 8000e86:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8000e8a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e8e:	fab3 f383 	clz	r3, r3
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	095b      	lsrs	r3, r3, #5
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	f043 0301 	orr.w	r3, r3, #1
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d102      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x2cc>
 8000ea2:	4b1a      	ldr	r3, [pc, #104]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	e015      	b.n	8000ed4 <HAL_RCC_OscConfig+0x2f8>
 8000ea8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000eac:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eb0:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000eb4:	fa93 f3a3 	rbit	r3, r3
 8000eb8:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000ebc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ec0:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000ec4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000ec8:	fa93 f3a3 	rbit	r3, r3
 8000ecc:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8000ed0:	4b0e      	ldr	r3, [pc, #56]	; (8000f0c <HAL_RCC_OscConfig+0x330>)
 8000ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ed4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ed8:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8000edc:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000ee0:	fa92 f2a2 	rbit	r2, r2
 8000ee4:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8000ee8:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000eec:	fab2 f282 	clz	r2, r2
 8000ef0:	b2d2      	uxtb	r2, r2
 8000ef2:	f042 0220 	orr.w	r2, r2, #32
 8000ef6:	b2d2      	uxtb	r2, r2
 8000ef8:	f002 021f 	and.w	r2, r2, #31
 8000efc:	2101      	movs	r1, #1
 8000efe:	fa01 f202 	lsl.w	r2, r1, r2
 8000f02:	4013      	ands	r3, r2
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d1ab      	bne.n	8000e60 <HAL_RCC_OscConfig+0x284>
 8000f08:	e003      	b.n	8000f12 <HAL_RCC_OscConfig+0x336>
 8000f0a:	bf00      	nop
 8000f0c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f16:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f003 0302 	and.w	r3, r3, #2
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	f000 817d 	beq.w	8001222 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000f28:	4ba6      	ldr	r3, [pc, #664]	; (80011c4 <HAL_RCC_OscConfig+0x5e8>)
 8000f2a:	685b      	ldr	r3, [r3, #4]
 8000f2c:	f003 030c 	and.w	r3, r3, #12
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d00b      	beq.n	8000f4c <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000f34:	4ba3      	ldr	r3, [pc, #652]	; (80011c4 <HAL_RCC_OscConfig+0x5e8>)
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	f003 030c 	and.w	r3, r3, #12
 8000f3c:	2b08      	cmp	r3, #8
 8000f3e:	d172      	bne.n	8001026 <HAL_RCC_OscConfig+0x44a>
 8000f40:	4ba0      	ldr	r3, [pc, #640]	; (80011c4 <HAL_RCC_OscConfig+0x5e8>)
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d16c      	bne.n	8001026 <HAL_RCC_OscConfig+0x44a>
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f52:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000f56:	fa93 f3a3 	rbit	r3, r3
 8000f5a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8000f5e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f62:	fab3 f383 	clz	r3, r3
 8000f66:	b2db      	uxtb	r3, r3
 8000f68:	095b      	lsrs	r3, r3, #5
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	f043 0301 	orr.w	r3, r3, #1
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d102      	bne.n	8000f7c <HAL_RCC_OscConfig+0x3a0>
 8000f76:	4b93      	ldr	r3, [pc, #588]	; (80011c4 <HAL_RCC_OscConfig+0x5e8>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	e013      	b.n	8000fa4 <HAL_RCC_OscConfig+0x3c8>
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f82:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8000f86:	fa93 f3a3 	rbit	r3, r3
 8000f8a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000f8e:	2302      	movs	r3, #2
 8000f90:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000f94:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000f98:	fa93 f3a3 	rbit	r3, r3
 8000f9c:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8000fa0:	4b88      	ldr	r3, [pc, #544]	; (80011c4 <HAL_RCC_OscConfig+0x5e8>)
 8000fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fa4:	2202      	movs	r2, #2
 8000fa6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8000faa:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000fae:	fa92 f2a2 	rbit	r2, r2
 8000fb2:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8000fb6:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8000fba:	fab2 f282 	clz	r2, r2
 8000fbe:	b2d2      	uxtb	r2, r2
 8000fc0:	f042 0220 	orr.w	r2, r2, #32
 8000fc4:	b2d2      	uxtb	r2, r2
 8000fc6:	f002 021f 	and.w	r2, r2, #31
 8000fca:	2101      	movs	r1, #1
 8000fcc:	fa01 f202 	lsl.w	r2, r1, r2
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d00a      	beq.n	8000fec <HAL_RCC_OscConfig+0x410>
 8000fd6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000fda:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	691b      	ldr	r3, [r3, #16]
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d002      	beq.n	8000fec <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	f000 be2e 	b.w	8001c48 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fec:	4b75      	ldr	r3, [pc, #468]	; (80011c4 <HAL_RCC_OscConfig+0x5e8>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ff4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ff8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	695b      	ldr	r3, [r3, #20]
 8001000:	21f8      	movs	r1, #248	; 0xf8
 8001002:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001006:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800100a:	fa91 f1a1 	rbit	r1, r1
 800100e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001012:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001016:	fab1 f181 	clz	r1, r1
 800101a:	b2c9      	uxtb	r1, r1
 800101c:	408b      	lsls	r3, r1
 800101e:	4969      	ldr	r1, [pc, #420]	; (80011c4 <HAL_RCC_OscConfig+0x5e8>)
 8001020:	4313      	orrs	r3, r2
 8001022:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001024:	e0fd      	b.n	8001222 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001026:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800102a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	691b      	ldr	r3, [r3, #16]
 8001032:	2b00      	cmp	r3, #0
 8001034:	f000 8088 	beq.w	8001148 <HAL_RCC_OscConfig+0x56c>
 8001038:	2301      	movs	r3, #1
 800103a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800103e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001042:	fa93 f3a3 	rbit	r3, r3
 8001046:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800104a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800104e:	fab3 f383 	clz	r3, r3
 8001052:	b2db      	uxtb	r3, r3
 8001054:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001058:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800105c:	009b      	lsls	r3, r3, #2
 800105e:	461a      	mov	r2, r3
 8001060:	2301      	movs	r3, #1
 8001062:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001064:	f7ff fae0 	bl	8000628 <HAL_GetTick>
 8001068:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800106c:	e00a      	b.n	8001084 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800106e:	f7ff fadb 	bl	8000628 <HAL_GetTick>
 8001072:	4602      	mov	r2, r0
 8001074:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	2b02      	cmp	r3, #2
 800107c:	d902      	bls.n	8001084 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800107e:	2303      	movs	r3, #3
 8001080:	f000 bde2 	b.w	8001c48 <HAL_RCC_OscConfig+0x106c>
 8001084:	2302      	movs	r3, #2
 8001086:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800108a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800108e:	fa93 f3a3 	rbit	r3, r3
 8001092:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001096:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800109a:	fab3 f383 	clz	r3, r3
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	095b      	lsrs	r3, r3, #5
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	f043 0301 	orr.w	r3, r3, #1
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d102      	bne.n	80010b4 <HAL_RCC_OscConfig+0x4d8>
 80010ae:	4b45      	ldr	r3, [pc, #276]	; (80011c4 <HAL_RCC_OscConfig+0x5e8>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	e013      	b.n	80010dc <HAL_RCC_OscConfig+0x500>
 80010b4:	2302      	movs	r3, #2
 80010b6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ba:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80010be:	fa93 f3a3 	rbit	r3, r3
 80010c2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80010c6:	2302      	movs	r3, #2
 80010c8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80010cc:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80010d0:	fa93 f3a3 	rbit	r3, r3
 80010d4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80010d8:	4b3a      	ldr	r3, [pc, #232]	; (80011c4 <HAL_RCC_OscConfig+0x5e8>)
 80010da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010dc:	2202      	movs	r2, #2
 80010de:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80010e2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80010e6:	fa92 f2a2 	rbit	r2, r2
 80010ea:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80010ee:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80010f2:	fab2 f282 	clz	r2, r2
 80010f6:	b2d2      	uxtb	r2, r2
 80010f8:	f042 0220 	orr.w	r2, r2, #32
 80010fc:	b2d2      	uxtb	r2, r2
 80010fe:	f002 021f 	and.w	r2, r2, #31
 8001102:	2101      	movs	r1, #1
 8001104:	fa01 f202 	lsl.w	r2, r1, r2
 8001108:	4013      	ands	r3, r2
 800110a:	2b00      	cmp	r3, #0
 800110c:	d0af      	beq.n	800106e <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800110e:	4b2d      	ldr	r3, [pc, #180]	; (80011c4 <HAL_RCC_OscConfig+0x5e8>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001116:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800111a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	695b      	ldr	r3, [r3, #20]
 8001122:	21f8      	movs	r1, #248	; 0xf8
 8001124:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001128:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800112c:	fa91 f1a1 	rbit	r1, r1
 8001130:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8001134:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001138:	fab1 f181 	clz	r1, r1
 800113c:	b2c9      	uxtb	r1, r1
 800113e:	408b      	lsls	r3, r1
 8001140:	4920      	ldr	r1, [pc, #128]	; (80011c4 <HAL_RCC_OscConfig+0x5e8>)
 8001142:	4313      	orrs	r3, r2
 8001144:	600b      	str	r3, [r1, #0]
 8001146:	e06c      	b.n	8001222 <HAL_RCC_OscConfig+0x646>
 8001148:	2301      	movs	r3, #1
 800114a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800114e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001152:	fa93 f3a3 	rbit	r3, r3
 8001156:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800115a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800115e:	fab3 f383 	clz	r3, r3
 8001162:	b2db      	uxtb	r3, r3
 8001164:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001168:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800116c:	009b      	lsls	r3, r3, #2
 800116e:	461a      	mov	r2, r3
 8001170:	2300      	movs	r3, #0
 8001172:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001174:	f7ff fa58 	bl	8000628 <HAL_GetTick>
 8001178:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800117c:	e00a      	b.n	8001194 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800117e:	f7ff fa53 	bl	8000628 <HAL_GetTick>
 8001182:	4602      	mov	r2, r0
 8001184:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001188:	1ad3      	subs	r3, r2, r3
 800118a:	2b02      	cmp	r3, #2
 800118c:	d902      	bls.n	8001194 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800118e:	2303      	movs	r3, #3
 8001190:	f000 bd5a 	b.w	8001c48 <HAL_RCC_OscConfig+0x106c>
 8001194:	2302      	movs	r3, #2
 8001196:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800119a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800119e:	fa93 f3a3 	rbit	r3, r3
 80011a2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80011a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011aa:	fab3 f383 	clz	r3, r3
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	095b      	lsrs	r3, r3, #5
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	f043 0301 	orr.w	r3, r3, #1
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d104      	bne.n	80011c8 <HAL_RCC_OscConfig+0x5ec>
 80011be:	4b01      	ldr	r3, [pc, #4]	; (80011c4 <HAL_RCC_OscConfig+0x5e8>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	e015      	b.n	80011f0 <HAL_RCC_OscConfig+0x614>
 80011c4:	40021000 	.word	0x40021000
 80011c8:	2302      	movs	r3, #2
 80011ca:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ce:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80011d2:	fa93 f3a3 	rbit	r3, r3
 80011d6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80011da:	2302      	movs	r3, #2
 80011dc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80011e0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80011e4:	fa93 f3a3 	rbit	r3, r3
 80011e8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80011ec:	4bc8      	ldr	r3, [pc, #800]	; (8001510 <HAL_RCC_OscConfig+0x934>)
 80011ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f0:	2202      	movs	r2, #2
 80011f2:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80011f6:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80011fa:	fa92 f2a2 	rbit	r2, r2
 80011fe:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001202:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001206:	fab2 f282 	clz	r2, r2
 800120a:	b2d2      	uxtb	r2, r2
 800120c:	f042 0220 	orr.w	r2, r2, #32
 8001210:	b2d2      	uxtb	r2, r2
 8001212:	f002 021f 	and.w	r2, r2, #31
 8001216:	2101      	movs	r1, #1
 8001218:	fa01 f202 	lsl.w	r2, r1, r2
 800121c:	4013      	ands	r3, r2
 800121e:	2b00      	cmp	r3, #0
 8001220:	d1ad      	bne.n	800117e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001222:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001226:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f003 0308 	and.w	r3, r3, #8
 8001232:	2b00      	cmp	r3, #0
 8001234:	f000 8110 	beq.w	8001458 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001238:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800123c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	699b      	ldr	r3, [r3, #24]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d079      	beq.n	800133c <HAL_RCC_OscConfig+0x760>
 8001248:	2301      	movs	r3, #1
 800124a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800124e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001252:	fa93 f3a3 	rbit	r3, r3
 8001256:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800125a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800125e:	fab3 f383 	clz	r3, r3
 8001262:	b2db      	uxtb	r3, r3
 8001264:	461a      	mov	r2, r3
 8001266:	4bab      	ldr	r3, [pc, #684]	; (8001514 <HAL_RCC_OscConfig+0x938>)
 8001268:	4413      	add	r3, r2
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	461a      	mov	r2, r3
 800126e:	2301      	movs	r3, #1
 8001270:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001272:	f7ff f9d9 	bl	8000628 <HAL_GetTick>
 8001276:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800127a:	e00a      	b.n	8001292 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800127c:	f7ff f9d4 	bl	8000628 <HAL_GetTick>
 8001280:	4602      	mov	r2, r0
 8001282:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	2b02      	cmp	r3, #2
 800128a:	d902      	bls.n	8001292 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 800128c:	2303      	movs	r3, #3
 800128e:	f000 bcdb 	b.w	8001c48 <HAL_RCC_OscConfig+0x106c>
 8001292:	2302      	movs	r3, #2
 8001294:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001298:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800129c:	fa93 f3a3 	rbit	r3, r3
 80012a0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80012a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012a8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80012ac:	2202      	movs	r2, #2
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012b4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	fa93 f2a3 	rbit	r2, r3
 80012be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012c2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80012c6:	601a      	str	r2, [r3, #0]
 80012c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80012d0:	2202      	movs	r2, #2
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	fa93 f2a3 	rbit	r2, r3
 80012e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012e6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80012ea:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012ec:	4b88      	ldr	r3, [pc, #544]	; (8001510 <HAL_RCC_OscConfig+0x934>)
 80012ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012f4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80012f8:	2102      	movs	r1, #2
 80012fa:	6019      	str	r1, [r3, #0]
 80012fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001300:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	fa93 f1a3 	rbit	r1, r3
 800130a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800130e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001312:	6019      	str	r1, [r3, #0]
  return result;
 8001314:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001318:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	fab3 f383 	clz	r3, r3
 8001322:	b2db      	uxtb	r3, r3
 8001324:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001328:	b2db      	uxtb	r3, r3
 800132a:	f003 031f 	and.w	r3, r3, #31
 800132e:	2101      	movs	r1, #1
 8001330:	fa01 f303 	lsl.w	r3, r1, r3
 8001334:	4013      	ands	r3, r2
 8001336:	2b00      	cmp	r3, #0
 8001338:	d0a0      	beq.n	800127c <HAL_RCC_OscConfig+0x6a0>
 800133a:	e08d      	b.n	8001458 <HAL_RCC_OscConfig+0x87c>
 800133c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001340:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001344:	2201      	movs	r2, #1
 8001346:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001348:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800134c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	fa93 f2a3 	rbit	r2, r3
 8001356:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800135a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800135e:	601a      	str	r2, [r3, #0]
  return result;
 8001360:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001364:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001368:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800136a:	fab3 f383 	clz	r3, r3
 800136e:	b2db      	uxtb	r3, r3
 8001370:	461a      	mov	r2, r3
 8001372:	4b68      	ldr	r3, [pc, #416]	; (8001514 <HAL_RCC_OscConfig+0x938>)
 8001374:	4413      	add	r3, r2
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	461a      	mov	r2, r3
 800137a:	2300      	movs	r3, #0
 800137c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800137e:	f7ff f953 	bl	8000628 <HAL_GetTick>
 8001382:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001386:	e00a      	b.n	800139e <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001388:	f7ff f94e 	bl	8000628 <HAL_GetTick>
 800138c:	4602      	mov	r2, r0
 800138e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	2b02      	cmp	r3, #2
 8001396:	d902      	bls.n	800139e <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8001398:	2303      	movs	r3, #3
 800139a:	f000 bc55 	b.w	8001c48 <HAL_RCC_OscConfig+0x106c>
 800139e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013a2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80013a6:	2202      	movs	r2, #2
 80013a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013ae:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	fa93 f2a3 	rbit	r2, r3
 80013b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013bc:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013c6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80013ca:	2202      	movs	r2, #2
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013d2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	fa93 f2a3 	rbit	r2, r3
 80013dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013e0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013ea:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80013ee:	2202      	movs	r2, #2
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	fa93 f2a3 	rbit	r2, r3
 8001400:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001404:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001408:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800140a:	4b41      	ldr	r3, [pc, #260]	; (8001510 <HAL_RCC_OscConfig+0x934>)
 800140c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800140e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001412:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001416:	2102      	movs	r1, #2
 8001418:	6019      	str	r1, [r3, #0]
 800141a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800141e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	fa93 f1a3 	rbit	r1, r3
 8001428:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800142c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001430:	6019      	str	r1, [r3, #0]
  return result;
 8001432:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001436:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	fab3 f383 	clz	r3, r3
 8001440:	b2db      	uxtb	r3, r3
 8001442:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001446:	b2db      	uxtb	r3, r3
 8001448:	f003 031f 	and.w	r3, r3, #31
 800144c:	2101      	movs	r1, #1
 800144e:	fa01 f303 	lsl.w	r3, r1, r3
 8001452:	4013      	ands	r3, r2
 8001454:	2b00      	cmp	r3, #0
 8001456:	d197      	bne.n	8001388 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001458:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800145c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f003 0304 	and.w	r3, r3, #4
 8001468:	2b00      	cmp	r3, #0
 800146a:	f000 81a1 	beq.w	80017b0 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800146e:	2300      	movs	r3, #0
 8001470:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001474:	4b26      	ldr	r3, [pc, #152]	; (8001510 <HAL_RCC_OscConfig+0x934>)
 8001476:	69db      	ldr	r3, [r3, #28]
 8001478:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800147c:	2b00      	cmp	r3, #0
 800147e:	d116      	bne.n	80014ae <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001480:	4b23      	ldr	r3, [pc, #140]	; (8001510 <HAL_RCC_OscConfig+0x934>)
 8001482:	69db      	ldr	r3, [r3, #28]
 8001484:	4a22      	ldr	r2, [pc, #136]	; (8001510 <HAL_RCC_OscConfig+0x934>)
 8001486:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800148a:	61d3      	str	r3, [r2, #28]
 800148c:	4b20      	ldr	r3, [pc, #128]	; (8001510 <HAL_RCC_OscConfig+0x934>)
 800148e:	69db      	ldr	r3, [r3, #28]
 8001490:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001494:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001498:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014a2:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80014a6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80014a8:	2301      	movs	r3, #1
 80014aa:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014ae:	4b1a      	ldr	r3, [pc, #104]	; (8001518 <HAL_RCC_OscConfig+0x93c>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d11a      	bne.n	80014f0 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014ba:	4b17      	ldr	r3, [pc, #92]	; (8001518 <HAL_RCC_OscConfig+0x93c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a16      	ldr	r2, [pc, #88]	; (8001518 <HAL_RCC_OscConfig+0x93c>)
 80014c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014c4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014c6:	f7ff f8af 	bl	8000628 <HAL_GetTick>
 80014ca:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014ce:	e009      	b.n	80014e4 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014d0:	f7ff f8aa 	bl	8000628 <HAL_GetTick>
 80014d4:	4602      	mov	r2, r0
 80014d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80014da:	1ad3      	subs	r3, r2, r3
 80014dc:	2b64      	cmp	r3, #100	; 0x64
 80014de:	d901      	bls.n	80014e4 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80014e0:	2303      	movs	r3, #3
 80014e2:	e3b1      	b.n	8001c48 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014e4:	4b0c      	ldr	r3, [pc, #48]	; (8001518 <HAL_RCC_OscConfig+0x93c>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d0ef      	beq.n	80014d0 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014f4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d10d      	bne.n	800151c <HAL_RCC_OscConfig+0x940>
 8001500:	4b03      	ldr	r3, [pc, #12]	; (8001510 <HAL_RCC_OscConfig+0x934>)
 8001502:	6a1b      	ldr	r3, [r3, #32]
 8001504:	4a02      	ldr	r2, [pc, #8]	; (8001510 <HAL_RCC_OscConfig+0x934>)
 8001506:	f043 0301 	orr.w	r3, r3, #1
 800150a:	6213      	str	r3, [r2, #32]
 800150c:	e03c      	b.n	8001588 <HAL_RCC_OscConfig+0x9ac>
 800150e:	bf00      	nop
 8001510:	40021000 	.word	0x40021000
 8001514:	10908120 	.word	0x10908120
 8001518:	40007000 	.word	0x40007000
 800151c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001520:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	68db      	ldr	r3, [r3, #12]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d10c      	bne.n	8001546 <HAL_RCC_OscConfig+0x96a>
 800152c:	4bc1      	ldr	r3, [pc, #772]	; (8001834 <HAL_RCC_OscConfig+0xc58>)
 800152e:	6a1b      	ldr	r3, [r3, #32]
 8001530:	4ac0      	ldr	r2, [pc, #768]	; (8001834 <HAL_RCC_OscConfig+0xc58>)
 8001532:	f023 0301 	bic.w	r3, r3, #1
 8001536:	6213      	str	r3, [r2, #32]
 8001538:	4bbe      	ldr	r3, [pc, #760]	; (8001834 <HAL_RCC_OscConfig+0xc58>)
 800153a:	6a1b      	ldr	r3, [r3, #32]
 800153c:	4abd      	ldr	r2, [pc, #756]	; (8001834 <HAL_RCC_OscConfig+0xc58>)
 800153e:	f023 0304 	bic.w	r3, r3, #4
 8001542:	6213      	str	r3, [r2, #32]
 8001544:	e020      	b.n	8001588 <HAL_RCC_OscConfig+0x9ac>
 8001546:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800154a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	68db      	ldr	r3, [r3, #12]
 8001552:	2b05      	cmp	r3, #5
 8001554:	d10c      	bne.n	8001570 <HAL_RCC_OscConfig+0x994>
 8001556:	4bb7      	ldr	r3, [pc, #732]	; (8001834 <HAL_RCC_OscConfig+0xc58>)
 8001558:	6a1b      	ldr	r3, [r3, #32]
 800155a:	4ab6      	ldr	r2, [pc, #728]	; (8001834 <HAL_RCC_OscConfig+0xc58>)
 800155c:	f043 0304 	orr.w	r3, r3, #4
 8001560:	6213      	str	r3, [r2, #32]
 8001562:	4bb4      	ldr	r3, [pc, #720]	; (8001834 <HAL_RCC_OscConfig+0xc58>)
 8001564:	6a1b      	ldr	r3, [r3, #32]
 8001566:	4ab3      	ldr	r2, [pc, #716]	; (8001834 <HAL_RCC_OscConfig+0xc58>)
 8001568:	f043 0301 	orr.w	r3, r3, #1
 800156c:	6213      	str	r3, [r2, #32]
 800156e:	e00b      	b.n	8001588 <HAL_RCC_OscConfig+0x9ac>
 8001570:	4bb0      	ldr	r3, [pc, #704]	; (8001834 <HAL_RCC_OscConfig+0xc58>)
 8001572:	6a1b      	ldr	r3, [r3, #32]
 8001574:	4aaf      	ldr	r2, [pc, #700]	; (8001834 <HAL_RCC_OscConfig+0xc58>)
 8001576:	f023 0301 	bic.w	r3, r3, #1
 800157a:	6213      	str	r3, [r2, #32]
 800157c:	4bad      	ldr	r3, [pc, #692]	; (8001834 <HAL_RCC_OscConfig+0xc58>)
 800157e:	6a1b      	ldr	r3, [r3, #32]
 8001580:	4aac      	ldr	r2, [pc, #688]	; (8001834 <HAL_RCC_OscConfig+0xc58>)
 8001582:	f023 0304 	bic.w	r3, r3, #4
 8001586:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001588:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800158c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	2b00      	cmp	r3, #0
 8001596:	f000 8081 	beq.w	800169c <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800159a:	f7ff f845 	bl	8000628 <HAL_GetTick>
 800159e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015a2:	e00b      	b.n	80015bc <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015a4:	f7ff f840 	bl	8000628 <HAL_GetTick>
 80015a8:	4602      	mov	r2, r0
 80015aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d901      	bls.n	80015bc <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80015b8:	2303      	movs	r3, #3
 80015ba:	e345      	b.n	8001c48 <HAL_RCC_OscConfig+0x106c>
 80015bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015c0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80015c4:	2202      	movs	r2, #2
 80015c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015cc:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	fa93 f2a3 	rbit	r2, r3
 80015d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015da:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015e4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80015e8:	2202      	movs	r2, #2
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015f0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	fa93 f2a3 	rbit	r2, r3
 80015fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015fe:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001602:	601a      	str	r2, [r3, #0]
  return result;
 8001604:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001608:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800160c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800160e:	fab3 f383 	clz	r3, r3
 8001612:	b2db      	uxtb	r3, r3
 8001614:	095b      	lsrs	r3, r3, #5
 8001616:	b2db      	uxtb	r3, r3
 8001618:	f043 0302 	orr.w	r3, r3, #2
 800161c:	b2db      	uxtb	r3, r3
 800161e:	2b02      	cmp	r3, #2
 8001620:	d102      	bne.n	8001628 <HAL_RCC_OscConfig+0xa4c>
 8001622:	4b84      	ldr	r3, [pc, #528]	; (8001834 <HAL_RCC_OscConfig+0xc58>)
 8001624:	6a1b      	ldr	r3, [r3, #32]
 8001626:	e013      	b.n	8001650 <HAL_RCC_OscConfig+0xa74>
 8001628:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800162c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001630:	2202      	movs	r2, #2
 8001632:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001634:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001638:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	fa93 f2a3 	rbit	r2, r3
 8001642:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001646:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800164a:	601a      	str	r2, [r3, #0]
 800164c:	4b79      	ldr	r3, [pc, #484]	; (8001834 <HAL_RCC_OscConfig+0xc58>)
 800164e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001650:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001654:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001658:	2102      	movs	r1, #2
 800165a:	6011      	str	r1, [r2, #0]
 800165c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001660:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001664:	6812      	ldr	r2, [r2, #0]
 8001666:	fa92 f1a2 	rbit	r1, r2
 800166a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800166e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001672:	6011      	str	r1, [r2, #0]
  return result;
 8001674:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001678:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800167c:	6812      	ldr	r2, [r2, #0]
 800167e:	fab2 f282 	clz	r2, r2
 8001682:	b2d2      	uxtb	r2, r2
 8001684:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001688:	b2d2      	uxtb	r2, r2
 800168a:	f002 021f 	and.w	r2, r2, #31
 800168e:	2101      	movs	r1, #1
 8001690:	fa01 f202 	lsl.w	r2, r1, r2
 8001694:	4013      	ands	r3, r2
 8001696:	2b00      	cmp	r3, #0
 8001698:	d084      	beq.n	80015a4 <HAL_RCC_OscConfig+0x9c8>
 800169a:	e07f      	b.n	800179c <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800169c:	f7fe ffc4 	bl	8000628 <HAL_GetTick>
 80016a0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016a4:	e00b      	b.n	80016be <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016a6:	f7fe ffbf 	bl	8000628 <HAL_GetTick>
 80016aa:	4602      	mov	r2, r0
 80016ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d901      	bls.n	80016be <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80016ba:	2303      	movs	r3, #3
 80016bc:	e2c4      	b.n	8001c48 <HAL_RCC_OscConfig+0x106c>
 80016be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016c2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80016c6:	2202      	movs	r2, #2
 80016c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016ce:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	fa93 f2a3 	rbit	r2, r3
 80016d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016dc:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80016e0:	601a      	str	r2, [r3, #0]
 80016e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016e6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80016ea:	2202      	movs	r2, #2
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016f2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	fa93 f2a3 	rbit	r2, r3
 80016fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001700:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001704:	601a      	str	r2, [r3, #0]
  return result;
 8001706:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800170a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800170e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001710:	fab3 f383 	clz	r3, r3
 8001714:	b2db      	uxtb	r3, r3
 8001716:	095b      	lsrs	r3, r3, #5
 8001718:	b2db      	uxtb	r3, r3
 800171a:	f043 0302 	orr.w	r3, r3, #2
 800171e:	b2db      	uxtb	r3, r3
 8001720:	2b02      	cmp	r3, #2
 8001722:	d102      	bne.n	800172a <HAL_RCC_OscConfig+0xb4e>
 8001724:	4b43      	ldr	r3, [pc, #268]	; (8001834 <HAL_RCC_OscConfig+0xc58>)
 8001726:	6a1b      	ldr	r3, [r3, #32]
 8001728:	e013      	b.n	8001752 <HAL_RCC_OscConfig+0xb76>
 800172a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800172e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001732:	2202      	movs	r2, #2
 8001734:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001736:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800173a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	fa93 f2a3 	rbit	r2, r3
 8001744:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001748:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 800174c:	601a      	str	r2, [r3, #0]
 800174e:	4b39      	ldr	r3, [pc, #228]	; (8001834 <HAL_RCC_OscConfig+0xc58>)
 8001750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001752:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001756:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800175a:	2102      	movs	r1, #2
 800175c:	6011      	str	r1, [r2, #0]
 800175e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001762:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001766:	6812      	ldr	r2, [r2, #0]
 8001768:	fa92 f1a2 	rbit	r1, r2
 800176c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001770:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001774:	6011      	str	r1, [r2, #0]
  return result;
 8001776:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800177a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800177e:	6812      	ldr	r2, [r2, #0]
 8001780:	fab2 f282 	clz	r2, r2
 8001784:	b2d2      	uxtb	r2, r2
 8001786:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800178a:	b2d2      	uxtb	r2, r2
 800178c:	f002 021f 	and.w	r2, r2, #31
 8001790:	2101      	movs	r1, #1
 8001792:	fa01 f202 	lsl.w	r2, r1, r2
 8001796:	4013      	ands	r3, r2
 8001798:	2b00      	cmp	r3, #0
 800179a:	d184      	bne.n	80016a6 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800179c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d105      	bne.n	80017b0 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017a4:	4b23      	ldr	r3, [pc, #140]	; (8001834 <HAL_RCC_OscConfig+0xc58>)
 80017a6:	69db      	ldr	r3, [r3, #28]
 80017a8:	4a22      	ldr	r2, [pc, #136]	; (8001834 <HAL_RCC_OscConfig+0xc58>)
 80017aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017ae:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017b4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	69db      	ldr	r3, [r3, #28]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	f000 8242 	beq.w	8001c46 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017c2:	4b1c      	ldr	r3, [pc, #112]	; (8001834 <HAL_RCC_OscConfig+0xc58>)
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	f003 030c 	and.w	r3, r3, #12
 80017ca:	2b08      	cmp	r3, #8
 80017cc:	f000 8213 	beq.w	8001bf6 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017d4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	69db      	ldr	r3, [r3, #28]
 80017dc:	2b02      	cmp	r3, #2
 80017de:	f040 8162 	bne.w	8001aa6 <HAL_RCC_OscConfig+0xeca>
 80017e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017e6:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80017ea:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80017ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017f4:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	fa93 f2a3 	rbit	r2, r3
 80017fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001802:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001806:	601a      	str	r2, [r3, #0]
  return result;
 8001808:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800180c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001810:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001812:	fab3 f383 	clz	r3, r3
 8001816:	b2db      	uxtb	r3, r3
 8001818:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800181c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	461a      	mov	r2, r3
 8001824:	2300      	movs	r3, #0
 8001826:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001828:	f7fe fefe 	bl	8000628 <HAL_GetTick>
 800182c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001830:	e00c      	b.n	800184c <HAL_RCC_OscConfig+0xc70>
 8001832:	bf00      	nop
 8001834:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001838:	f7fe fef6 	bl	8000628 <HAL_GetTick>
 800183c:	4602      	mov	r2, r0
 800183e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	2b02      	cmp	r3, #2
 8001846:	d901      	bls.n	800184c <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8001848:	2303      	movs	r3, #3
 800184a:	e1fd      	b.n	8001c48 <HAL_RCC_OscConfig+0x106c>
 800184c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001850:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001854:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001858:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800185a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800185e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	fa93 f2a3 	rbit	r2, r3
 8001868:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800186c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001870:	601a      	str	r2, [r3, #0]
  return result;
 8001872:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001876:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800187a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800187c:	fab3 f383 	clz	r3, r3
 8001880:	b2db      	uxtb	r3, r3
 8001882:	095b      	lsrs	r3, r3, #5
 8001884:	b2db      	uxtb	r3, r3
 8001886:	f043 0301 	orr.w	r3, r3, #1
 800188a:	b2db      	uxtb	r3, r3
 800188c:	2b01      	cmp	r3, #1
 800188e:	d102      	bne.n	8001896 <HAL_RCC_OscConfig+0xcba>
 8001890:	4bb0      	ldr	r3, [pc, #704]	; (8001b54 <HAL_RCC_OscConfig+0xf78>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	e027      	b.n	80018e6 <HAL_RCC_OscConfig+0xd0a>
 8001896:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800189a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800189e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018a8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	fa93 f2a3 	rbit	r2, r3
 80018b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018b6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018c0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80018c4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018c8:	601a      	str	r2, [r3, #0]
 80018ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018ce:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	fa93 f2a3 	rbit	r2, r3
 80018d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018dc:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80018e0:	601a      	str	r2, [r3, #0]
 80018e2:	4b9c      	ldr	r3, [pc, #624]	; (8001b54 <HAL_RCC_OscConfig+0xf78>)
 80018e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80018ea:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80018ee:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80018f2:	6011      	str	r1, [r2, #0]
 80018f4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80018f8:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80018fc:	6812      	ldr	r2, [r2, #0]
 80018fe:	fa92 f1a2 	rbit	r1, r2
 8001902:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001906:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800190a:	6011      	str	r1, [r2, #0]
  return result;
 800190c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001910:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001914:	6812      	ldr	r2, [r2, #0]
 8001916:	fab2 f282 	clz	r2, r2
 800191a:	b2d2      	uxtb	r2, r2
 800191c:	f042 0220 	orr.w	r2, r2, #32
 8001920:	b2d2      	uxtb	r2, r2
 8001922:	f002 021f 	and.w	r2, r2, #31
 8001926:	2101      	movs	r1, #1
 8001928:	fa01 f202 	lsl.w	r2, r1, r2
 800192c:	4013      	ands	r3, r2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d182      	bne.n	8001838 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001932:	4b88      	ldr	r3, [pc, #544]	; (8001b54 <HAL_RCC_OscConfig+0xf78>)
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800193a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800193e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001946:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800194a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	6a1b      	ldr	r3, [r3, #32]
 8001952:	430b      	orrs	r3, r1
 8001954:	497f      	ldr	r1, [pc, #508]	; (8001b54 <HAL_RCC_OscConfig+0xf78>)
 8001956:	4313      	orrs	r3, r2
 8001958:	604b      	str	r3, [r1, #4]
 800195a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800195e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001962:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001966:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001968:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800196c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	fa93 f2a3 	rbit	r2, r3
 8001976:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800197a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800197e:	601a      	str	r2, [r3, #0]
  return result;
 8001980:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001984:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001988:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800198a:	fab3 f383 	clz	r3, r3
 800198e:	b2db      	uxtb	r3, r3
 8001990:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001994:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001998:	009b      	lsls	r3, r3, #2
 800199a:	461a      	mov	r2, r3
 800199c:	2301      	movs	r3, #1
 800199e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a0:	f7fe fe42 	bl	8000628 <HAL_GetTick>
 80019a4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019a8:	e009      	b.n	80019be <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019aa:	f7fe fe3d 	bl	8000628 <HAL_GetTick>
 80019ae:	4602      	mov	r2, r0
 80019b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	2b02      	cmp	r3, #2
 80019b8:	d901      	bls.n	80019be <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80019ba:	2303      	movs	r3, #3
 80019bc:	e144      	b.n	8001c48 <HAL_RCC_OscConfig+0x106c>
 80019be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019c2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80019c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019d0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	fa93 f2a3 	rbit	r2, r3
 80019da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019de:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80019e2:	601a      	str	r2, [r3, #0]
  return result;
 80019e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019e8:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80019ec:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019ee:	fab3 f383 	clz	r3, r3
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	095b      	lsrs	r3, r3, #5
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	f043 0301 	orr.w	r3, r3, #1
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d102      	bne.n	8001a08 <HAL_RCC_OscConfig+0xe2c>
 8001a02:	4b54      	ldr	r3, [pc, #336]	; (8001b54 <HAL_RCC_OscConfig+0xf78>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	e027      	b.n	8001a58 <HAL_RCC_OscConfig+0xe7c>
 8001a08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a0c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001a10:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a14:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a1a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	fa93 f2a3 	rbit	r2, r3
 8001a24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a28:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001a2c:	601a      	str	r2, [r3, #0]
 8001a2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a32:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001a36:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a3a:	601a      	str	r2, [r3, #0]
 8001a3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a40:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	fa93 f2a3 	rbit	r2, r3
 8001a4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a4e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	4b3f      	ldr	r3, [pc, #252]	; (8001b54 <HAL_RCC_OscConfig+0xf78>)
 8001a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a58:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a5c:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001a60:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001a64:	6011      	str	r1, [r2, #0]
 8001a66:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a6a:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001a6e:	6812      	ldr	r2, [r2, #0]
 8001a70:	fa92 f1a2 	rbit	r1, r2
 8001a74:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a78:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001a7c:	6011      	str	r1, [r2, #0]
  return result;
 8001a7e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a82:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001a86:	6812      	ldr	r2, [r2, #0]
 8001a88:	fab2 f282 	clz	r2, r2
 8001a8c:	b2d2      	uxtb	r2, r2
 8001a8e:	f042 0220 	orr.w	r2, r2, #32
 8001a92:	b2d2      	uxtb	r2, r2
 8001a94:	f002 021f 	and.w	r2, r2, #31
 8001a98:	2101      	movs	r1, #1
 8001a9a:	fa01 f202 	lsl.w	r2, r1, r2
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d082      	beq.n	80019aa <HAL_RCC_OscConfig+0xdce>
 8001aa4:	e0cf      	b.n	8001c46 <HAL_RCC_OscConfig+0x106a>
 8001aa6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aaa:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001aae:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001ab2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ab4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ab8:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	fa93 f2a3 	rbit	r2, r3
 8001ac2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ac6:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001aca:	601a      	str	r2, [r3, #0]
  return result;
 8001acc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ad0:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001ad4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ad6:	fab3 f383 	clz	r3, r3
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ae0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	2300      	movs	r3, #0
 8001aea:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aec:	f7fe fd9c 	bl	8000628 <HAL_GetTick>
 8001af0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001af4:	e009      	b.n	8001b0a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001af6:	f7fe fd97 	bl	8000628 <HAL_GetTick>
 8001afa:	4602      	mov	r2, r0
 8001afc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d901      	bls.n	8001b0a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	e09e      	b.n	8001c48 <HAL_RCC_OscConfig+0x106c>
 8001b0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b0e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001b12:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b16:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b1c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	fa93 f2a3 	rbit	r2, r3
 8001b26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b2a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001b2e:	601a      	str	r2, [r3, #0]
  return result;
 8001b30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b34:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001b38:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b3a:	fab3 f383 	clz	r3, r3
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	095b      	lsrs	r3, r3, #5
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	f043 0301 	orr.w	r3, r3, #1
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	d104      	bne.n	8001b58 <HAL_RCC_OscConfig+0xf7c>
 8001b4e:	4b01      	ldr	r3, [pc, #4]	; (8001b54 <HAL_RCC_OscConfig+0xf78>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	e029      	b.n	8001ba8 <HAL_RCC_OscConfig+0xfcc>
 8001b54:	40021000 	.word	0x40021000
 8001b58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b5c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001b60:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b64:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b6a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	fa93 f2a3 	rbit	r2, r3
 8001b74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b78:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001b7c:	601a      	str	r2, [r3, #0]
 8001b7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b82:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001b86:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b90:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	fa93 f2a3 	rbit	r2, r3
 8001b9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b9e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001ba2:	601a      	str	r2, [r3, #0]
 8001ba4:	4b2b      	ldr	r3, [pc, #172]	; (8001c54 <HAL_RCC_OscConfig+0x1078>)
 8001ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bac:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001bb0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001bb4:	6011      	str	r1, [r2, #0]
 8001bb6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bba:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001bbe:	6812      	ldr	r2, [r2, #0]
 8001bc0:	fa92 f1a2 	rbit	r1, r2
 8001bc4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bc8:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001bcc:	6011      	str	r1, [r2, #0]
  return result;
 8001bce:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bd2:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001bd6:	6812      	ldr	r2, [r2, #0]
 8001bd8:	fab2 f282 	clz	r2, r2
 8001bdc:	b2d2      	uxtb	r2, r2
 8001bde:	f042 0220 	orr.w	r2, r2, #32
 8001be2:	b2d2      	uxtb	r2, r2
 8001be4:	f002 021f 	and.w	r2, r2, #31
 8001be8:	2101      	movs	r1, #1
 8001bea:	fa01 f202 	lsl.w	r2, r1, r2
 8001bee:	4013      	ands	r3, r2
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d180      	bne.n	8001af6 <HAL_RCC_OscConfig+0xf1a>
 8001bf4:	e027      	b.n	8001c46 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bf6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bfa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	69db      	ldr	r3, [r3, #28]
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d101      	bne.n	8001c0a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e01e      	b.n	8001c48 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c0a:	4b12      	ldr	r3, [pc, #72]	; (8001c54 <HAL_RCC_OscConfig+0x1078>)
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001c12:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001c16:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001c1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c1e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	6a1b      	ldr	r3, [r3, #32]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d10b      	bne.n	8001c42 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001c2a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001c2e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001c32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c36:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	d001      	beq.n	8001c46 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e000      	b.n	8001c48 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8001c46:	2300      	movs	r3, #0
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40021000 	.word	0x40021000

08001c58 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b09e      	sub	sp, #120	; 0x78
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001c62:	2300      	movs	r3, #0
 8001c64:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d101      	bne.n	8001c70 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e162      	b.n	8001f36 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c70:	4b90      	ldr	r3, [pc, #576]	; (8001eb4 <HAL_RCC_ClockConfig+0x25c>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f003 0307 	and.w	r3, r3, #7
 8001c78:	683a      	ldr	r2, [r7, #0]
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	d910      	bls.n	8001ca0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c7e:	4b8d      	ldr	r3, [pc, #564]	; (8001eb4 <HAL_RCC_ClockConfig+0x25c>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f023 0207 	bic.w	r2, r3, #7
 8001c86:	498b      	ldr	r1, [pc, #556]	; (8001eb4 <HAL_RCC_ClockConfig+0x25c>)
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c8e:	4b89      	ldr	r3, [pc, #548]	; (8001eb4 <HAL_RCC_ClockConfig+0x25c>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 0307 	and.w	r3, r3, #7
 8001c96:	683a      	ldr	r2, [r7, #0]
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d001      	beq.n	8001ca0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e14a      	b.n	8001f36 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 0302 	and.w	r3, r3, #2
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d008      	beq.n	8001cbe <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cac:	4b82      	ldr	r3, [pc, #520]	; (8001eb8 <HAL_RCC_ClockConfig+0x260>)
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	497f      	ldr	r1, [pc, #508]	; (8001eb8 <HAL_RCC_ClockConfig+0x260>)
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	f000 80dc 	beq.w	8001e84 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d13c      	bne.n	8001d4e <HAL_RCC_ClockConfig+0xf6>
 8001cd4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001cd8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cda:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001cdc:	fa93 f3a3 	rbit	r3, r3
 8001ce0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001ce2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ce4:	fab3 f383 	clz	r3, r3
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	095b      	lsrs	r3, r3, #5
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	f043 0301 	orr.w	r3, r3, #1
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	2b01      	cmp	r3, #1
 8001cf6:	d102      	bne.n	8001cfe <HAL_RCC_ClockConfig+0xa6>
 8001cf8:	4b6f      	ldr	r3, [pc, #444]	; (8001eb8 <HAL_RCC_ClockConfig+0x260>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	e00f      	b.n	8001d1e <HAL_RCC_ClockConfig+0xc6>
 8001cfe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d02:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d04:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d06:	fa93 f3a3 	rbit	r3, r3
 8001d0a:	667b      	str	r3, [r7, #100]	; 0x64
 8001d0c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d10:	663b      	str	r3, [r7, #96]	; 0x60
 8001d12:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d14:	fa93 f3a3 	rbit	r3, r3
 8001d18:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001d1a:	4b67      	ldr	r3, [pc, #412]	; (8001eb8 <HAL_RCC_ClockConfig+0x260>)
 8001d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d1e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001d22:	65ba      	str	r2, [r7, #88]	; 0x58
 8001d24:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001d26:	fa92 f2a2 	rbit	r2, r2
 8001d2a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001d2c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001d2e:	fab2 f282 	clz	r2, r2
 8001d32:	b2d2      	uxtb	r2, r2
 8001d34:	f042 0220 	orr.w	r2, r2, #32
 8001d38:	b2d2      	uxtb	r2, r2
 8001d3a:	f002 021f 	and.w	r2, r2, #31
 8001d3e:	2101      	movs	r1, #1
 8001d40:	fa01 f202 	lsl.w	r2, r1, r2
 8001d44:	4013      	ands	r3, r2
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d17b      	bne.n	8001e42 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e0f3      	b.n	8001f36 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d13c      	bne.n	8001dd0 <HAL_RCC_ClockConfig+0x178>
 8001d56:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d5a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001d5e:	fa93 f3a3 	rbit	r3, r3
 8001d62:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001d64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d66:	fab3 f383 	clz	r3, r3
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	095b      	lsrs	r3, r3, #5
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	f043 0301 	orr.w	r3, r3, #1
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d102      	bne.n	8001d80 <HAL_RCC_ClockConfig+0x128>
 8001d7a:	4b4f      	ldr	r3, [pc, #316]	; (8001eb8 <HAL_RCC_ClockConfig+0x260>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	e00f      	b.n	8001da0 <HAL_RCC_ClockConfig+0x148>
 8001d80:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d84:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d88:	fa93 f3a3 	rbit	r3, r3
 8001d8c:	647b      	str	r3, [r7, #68]	; 0x44
 8001d8e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d92:	643b      	str	r3, [r7, #64]	; 0x40
 8001d94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d96:	fa93 f3a3 	rbit	r3, r3
 8001d9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d9c:	4b46      	ldr	r3, [pc, #280]	; (8001eb8 <HAL_RCC_ClockConfig+0x260>)
 8001d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001da4:	63ba      	str	r2, [r7, #56]	; 0x38
 8001da6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001da8:	fa92 f2a2 	rbit	r2, r2
 8001dac:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001dae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001db0:	fab2 f282 	clz	r2, r2
 8001db4:	b2d2      	uxtb	r2, r2
 8001db6:	f042 0220 	orr.w	r2, r2, #32
 8001dba:	b2d2      	uxtb	r2, r2
 8001dbc:	f002 021f 	and.w	r2, r2, #31
 8001dc0:	2101      	movs	r1, #1
 8001dc2:	fa01 f202 	lsl.w	r2, r1, r2
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d13a      	bne.n	8001e42 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e0b2      	b.n	8001f36 <HAL_RCC_ClockConfig+0x2de>
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dd6:	fa93 f3a3 	rbit	r3, r3
 8001dda:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dde:	fab3 f383 	clz	r3, r3
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	095b      	lsrs	r3, r3, #5
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	f043 0301 	orr.w	r3, r3, #1
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d102      	bne.n	8001df8 <HAL_RCC_ClockConfig+0x1a0>
 8001df2:	4b31      	ldr	r3, [pc, #196]	; (8001eb8 <HAL_RCC_ClockConfig+0x260>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	e00d      	b.n	8001e14 <HAL_RCC_ClockConfig+0x1bc>
 8001df8:	2302      	movs	r3, #2
 8001dfa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dfe:	fa93 f3a3 	rbit	r3, r3
 8001e02:	627b      	str	r3, [r7, #36]	; 0x24
 8001e04:	2302      	movs	r3, #2
 8001e06:	623b      	str	r3, [r7, #32]
 8001e08:	6a3b      	ldr	r3, [r7, #32]
 8001e0a:	fa93 f3a3 	rbit	r3, r3
 8001e0e:	61fb      	str	r3, [r7, #28]
 8001e10:	4b29      	ldr	r3, [pc, #164]	; (8001eb8 <HAL_RCC_ClockConfig+0x260>)
 8001e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e14:	2202      	movs	r2, #2
 8001e16:	61ba      	str	r2, [r7, #24]
 8001e18:	69ba      	ldr	r2, [r7, #24]
 8001e1a:	fa92 f2a2 	rbit	r2, r2
 8001e1e:	617a      	str	r2, [r7, #20]
  return result;
 8001e20:	697a      	ldr	r2, [r7, #20]
 8001e22:	fab2 f282 	clz	r2, r2
 8001e26:	b2d2      	uxtb	r2, r2
 8001e28:	f042 0220 	orr.w	r2, r2, #32
 8001e2c:	b2d2      	uxtb	r2, r2
 8001e2e:	f002 021f 	and.w	r2, r2, #31
 8001e32:	2101      	movs	r1, #1
 8001e34:	fa01 f202 	lsl.w	r2, r1, r2
 8001e38:	4013      	ands	r3, r2
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d101      	bne.n	8001e42 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e079      	b.n	8001f36 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e42:	4b1d      	ldr	r3, [pc, #116]	; (8001eb8 <HAL_RCC_ClockConfig+0x260>)
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f023 0203 	bic.w	r2, r3, #3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	491a      	ldr	r1, [pc, #104]	; (8001eb8 <HAL_RCC_ClockConfig+0x260>)
 8001e50:	4313      	orrs	r3, r2
 8001e52:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e54:	f7fe fbe8 	bl	8000628 <HAL_GetTick>
 8001e58:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e5a:	e00a      	b.n	8001e72 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e5c:	f7fe fbe4 	bl	8000628 <HAL_GetTick>
 8001e60:	4602      	mov	r2, r0
 8001e62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e061      	b.n	8001f36 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e72:	4b11      	ldr	r3, [pc, #68]	; (8001eb8 <HAL_RCC_ClockConfig+0x260>)
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	f003 020c 	and.w	r2, r3, #12
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d1eb      	bne.n	8001e5c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e84:	4b0b      	ldr	r3, [pc, #44]	; (8001eb4 <HAL_RCC_ClockConfig+0x25c>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 0307 	and.w	r3, r3, #7
 8001e8c:	683a      	ldr	r2, [r7, #0]
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d214      	bcs.n	8001ebc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e92:	4b08      	ldr	r3, [pc, #32]	; (8001eb4 <HAL_RCC_ClockConfig+0x25c>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f023 0207 	bic.w	r2, r3, #7
 8001e9a:	4906      	ldr	r1, [pc, #24]	; (8001eb4 <HAL_RCC_ClockConfig+0x25c>)
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ea2:	4b04      	ldr	r3, [pc, #16]	; (8001eb4 <HAL_RCC_ClockConfig+0x25c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 0307 	and.w	r3, r3, #7
 8001eaa:	683a      	ldr	r2, [r7, #0]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d005      	beq.n	8001ebc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e040      	b.n	8001f36 <HAL_RCC_ClockConfig+0x2de>
 8001eb4:	40022000 	.word	0x40022000
 8001eb8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 0304 	and.w	r3, r3, #4
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d008      	beq.n	8001eda <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ec8:	4b1d      	ldr	r3, [pc, #116]	; (8001f40 <HAL_RCC_ClockConfig+0x2e8>)
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	491a      	ldr	r1, [pc, #104]	; (8001f40 <HAL_RCC_ClockConfig+0x2e8>)
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0308 	and.w	r3, r3, #8
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d009      	beq.n	8001efa <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ee6:	4b16      	ldr	r3, [pc, #88]	; (8001f40 <HAL_RCC_ClockConfig+0x2e8>)
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	691b      	ldr	r3, [r3, #16]
 8001ef2:	00db      	lsls	r3, r3, #3
 8001ef4:	4912      	ldr	r1, [pc, #72]	; (8001f40 <HAL_RCC_ClockConfig+0x2e8>)
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001efa:	f000 f829 	bl	8001f50 <HAL_RCC_GetSysClockFreq>
 8001efe:	4601      	mov	r1, r0
 8001f00:	4b0f      	ldr	r3, [pc, #60]	; (8001f40 <HAL_RCC_ClockConfig+0x2e8>)
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f08:	22f0      	movs	r2, #240	; 0xf0
 8001f0a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f0c:	693a      	ldr	r2, [r7, #16]
 8001f0e:	fa92 f2a2 	rbit	r2, r2
 8001f12:	60fa      	str	r2, [r7, #12]
  return result;
 8001f14:	68fa      	ldr	r2, [r7, #12]
 8001f16:	fab2 f282 	clz	r2, r2
 8001f1a:	b2d2      	uxtb	r2, r2
 8001f1c:	40d3      	lsrs	r3, r2
 8001f1e:	4a09      	ldr	r2, [pc, #36]	; (8001f44 <HAL_RCC_ClockConfig+0x2ec>)
 8001f20:	5cd3      	ldrb	r3, [r2, r3]
 8001f22:	fa21 f303 	lsr.w	r3, r1, r3
 8001f26:	4a08      	ldr	r2, [pc, #32]	; (8001f48 <HAL_RCC_ClockConfig+0x2f0>)
 8001f28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001f2a:	4b08      	ldr	r3, [pc, #32]	; (8001f4c <HAL_RCC_ClockConfig+0x2f4>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f7fe fb36 	bl	80005a0 <HAL_InitTick>
  
  return HAL_OK;
 8001f34:	2300      	movs	r3, #0
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3778      	adds	r7, #120	; 0x78
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	40021000 	.word	0x40021000
 8001f44:	0800279c 	.word	0x0800279c
 8001f48:	20000000 	.word	0x20000000
 8001f4c:	20000004 	.word	0x20000004

08001f50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b08b      	sub	sp, #44	; 0x2c
 8001f54:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f56:	2300      	movs	r3, #0
 8001f58:	61fb      	str	r3, [r7, #28]
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	61bb      	str	r3, [r7, #24]
 8001f5e:	2300      	movs	r3, #0
 8001f60:	627b      	str	r3, [r7, #36]	; 0x24
 8001f62:	2300      	movs	r3, #0
 8001f64:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001f66:	2300      	movs	r3, #0
 8001f68:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001f6a:	4b29      	ldr	r3, [pc, #164]	; (8002010 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	f003 030c 	and.w	r3, r3, #12
 8001f76:	2b04      	cmp	r3, #4
 8001f78:	d002      	beq.n	8001f80 <HAL_RCC_GetSysClockFreq+0x30>
 8001f7a:	2b08      	cmp	r3, #8
 8001f7c:	d003      	beq.n	8001f86 <HAL_RCC_GetSysClockFreq+0x36>
 8001f7e:	e03c      	b.n	8001ffa <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f80:	4b24      	ldr	r3, [pc, #144]	; (8002014 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001f82:	623b      	str	r3, [r7, #32]
      break;
 8001f84:	e03c      	b.n	8002000 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001f8c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001f90:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f92:	68ba      	ldr	r2, [r7, #8]
 8001f94:	fa92 f2a2 	rbit	r2, r2
 8001f98:	607a      	str	r2, [r7, #4]
  return result;
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	fab2 f282 	clz	r2, r2
 8001fa0:	b2d2      	uxtb	r2, r2
 8001fa2:	40d3      	lsrs	r3, r2
 8001fa4:	4a1c      	ldr	r2, [pc, #112]	; (8002018 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001fa6:	5cd3      	ldrb	r3, [r2, r3]
 8001fa8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001faa:	4b19      	ldr	r3, [pc, #100]	; (8002010 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fae:	f003 030f 	and.w	r3, r3, #15
 8001fb2:	220f      	movs	r2, #15
 8001fb4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb6:	693a      	ldr	r2, [r7, #16]
 8001fb8:	fa92 f2a2 	rbit	r2, r2
 8001fbc:	60fa      	str	r2, [r7, #12]
  return result;
 8001fbe:	68fa      	ldr	r2, [r7, #12]
 8001fc0:	fab2 f282 	clz	r2, r2
 8001fc4:	b2d2      	uxtb	r2, r2
 8001fc6:	40d3      	lsrs	r3, r2
 8001fc8:	4a14      	ldr	r2, [pc, #80]	; (800201c <HAL_RCC_GetSysClockFreq+0xcc>)
 8001fca:	5cd3      	ldrb	r3, [r2, r3]
 8001fcc:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d008      	beq.n	8001fea <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001fd8:	4a0e      	ldr	r2, [pc, #56]	; (8002014 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001fda:	69bb      	ldr	r3, [r7, #24]
 8001fdc:	fbb2 f2f3 	udiv	r2, r2, r3
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	fb02 f303 	mul.w	r3, r2, r3
 8001fe6:	627b      	str	r3, [r7, #36]	; 0x24
 8001fe8:	e004      	b.n	8001ff4 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	4a0c      	ldr	r2, [pc, #48]	; (8002020 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001fee:	fb02 f303 	mul.w	r3, r2, r3
 8001ff2:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff6:	623b      	str	r3, [r7, #32]
      break;
 8001ff8:	e002      	b.n	8002000 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ffa:	4b06      	ldr	r3, [pc, #24]	; (8002014 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001ffc:	623b      	str	r3, [r7, #32]
      break;
 8001ffe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002000:	6a3b      	ldr	r3, [r7, #32]
}
 8002002:	4618      	mov	r0, r3
 8002004:	372c      	adds	r7, #44	; 0x2c
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	40021000 	.word	0x40021000
 8002014:	007a1200 	.word	0x007a1200
 8002018:	080027b4 	.word	0x080027b4
 800201c:	080027c4 	.word	0x080027c4
 8002020:	003d0900 	.word	0x003d0900

08002024 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002028:	4b03      	ldr	r3, [pc, #12]	; (8002038 <HAL_RCC_GetHCLKFreq+0x14>)
 800202a:	681b      	ldr	r3, [r3, #0]
}
 800202c:	4618      	mov	r0, r3
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop
 8002038:	20000000 	.word	0x20000000

0800203c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002042:	f7ff ffef 	bl	8002024 <HAL_RCC_GetHCLKFreq>
 8002046:	4601      	mov	r1, r0
 8002048:	4b0b      	ldr	r3, [pc, #44]	; (8002078 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002050:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002054:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	fa92 f2a2 	rbit	r2, r2
 800205c:	603a      	str	r2, [r7, #0]
  return result;
 800205e:	683a      	ldr	r2, [r7, #0]
 8002060:	fab2 f282 	clz	r2, r2
 8002064:	b2d2      	uxtb	r2, r2
 8002066:	40d3      	lsrs	r3, r2
 8002068:	4a04      	ldr	r2, [pc, #16]	; (800207c <HAL_RCC_GetPCLK1Freq+0x40>)
 800206a:	5cd3      	ldrb	r3, [r2, r3]
 800206c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002070:	4618      	mov	r0, r3
 8002072:	3708      	adds	r7, #8
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	40021000 	.word	0x40021000
 800207c:	080027ac 	.word	0x080027ac

08002080 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002086:	f7ff ffcd 	bl	8002024 <HAL_RCC_GetHCLKFreq>
 800208a:	4601      	mov	r1, r0
 800208c:	4b0b      	ldr	r3, [pc, #44]	; (80020bc <HAL_RCC_GetPCLK2Freq+0x3c>)
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002094:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002098:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800209a:	687a      	ldr	r2, [r7, #4]
 800209c:	fa92 f2a2 	rbit	r2, r2
 80020a0:	603a      	str	r2, [r7, #0]
  return result;
 80020a2:	683a      	ldr	r2, [r7, #0]
 80020a4:	fab2 f282 	clz	r2, r2
 80020a8:	b2d2      	uxtb	r2, r2
 80020aa:	40d3      	lsrs	r3, r2
 80020ac:	4a04      	ldr	r2, [pc, #16]	; (80020c0 <HAL_RCC_GetPCLK2Freq+0x40>)
 80020ae:	5cd3      	ldrb	r3, [r2, r3]
 80020b0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80020b4:	4618      	mov	r0, r3
 80020b6:	3708      	adds	r7, #8
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	40021000 	.word	0x40021000
 80020c0:	080027ac 	.word	0x080027ac

080020c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d101      	bne.n	80020d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e040      	b.n	8002158 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d106      	bne.n	80020ec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2200      	movs	r2, #0
 80020e2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f7fe f994 	bl	8000414 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2224      	movs	r2, #36	; 0x24
 80020f0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f022 0201 	bic.w	r2, r2, #1
 8002100:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f000 f82c 	bl	8002160 <UART_SetConfig>
 8002108:	4603      	mov	r3, r0
 800210a:	2b01      	cmp	r3, #1
 800210c:	d101      	bne.n	8002112 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e022      	b.n	8002158 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002116:	2b00      	cmp	r3, #0
 8002118:	d002      	beq.n	8002120 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f000 f956 	bl	80023cc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	685a      	ldr	r2, [r3, #4]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800212e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	689a      	ldr	r2, [r3, #8]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800213e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f042 0201 	orr.w	r2, r2, #1
 800214e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f000 f9dd 	bl	8002510 <UART_CheckIdleState>
 8002156:	4603      	mov	r3, r0
}
 8002158:	4618      	mov	r0, r3
 800215a:	3708      	adds	r7, #8
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}

08002160 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b088      	sub	sp, #32
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002168:	2300      	movs	r3, #0
 800216a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	689a      	ldr	r2, [r3, #8]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	691b      	ldr	r3, [r3, #16]
 8002174:	431a      	orrs	r2, r3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	695b      	ldr	r3, [r3, #20]
 800217a:	431a      	orrs	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	69db      	ldr	r3, [r3, #28]
 8002180:	4313      	orrs	r3, r2
 8002182:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	4b8a      	ldr	r3, [pc, #552]	; (80023b4 <UART_SetConfig+0x254>)
 800218c:	4013      	ands	r3, r2
 800218e:	687a      	ldr	r2, [r7, #4]
 8002190:	6812      	ldr	r2, [r2, #0]
 8002192:	6979      	ldr	r1, [r7, #20]
 8002194:	430b      	orrs	r3, r1
 8002196:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	68da      	ldr	r2, [r3, #12]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	430a      	orrs	r2, r1
 80021ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	699b      	ldr	r3, [r3, #24]
 80021b2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6a1b      	ldr	r3, [r3, #32]
 80021b8:	697a      	ldr	r2, [r7, #20]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	697a      	ldr	r2, [r7, #20]
 80021ce:	430a      	orrs	r2, r1
 80021d0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a78      	ldr	r2, [pc, #480]	; (80023b8 <UART_SetConfig+0x258>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d120      	bne.n	800221e <UART_SetConfig+0xbe>
 80021dc:	4b77      	ldr	r3, [pc, #476]	; (80023bc <UART_SetConfig+0x25c>)
 80021de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e0:	f003 0303 	and.w	r3, r3, #3
 80021e4:	2b03      	cmp	r3, #3
 80021e6:	d817      	bhi.n	8002218 <UART_SetConfig+0xb8>
 80021e8:	a201      	add	r2, pc, #4	; (adr r2, 80021f0 <UART_SetConfig+0x90>)
 80021ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ee:	bf00      	nop
 80021f0:	08002201 	.word	0x08002201
 80021f4:	0800220d 	.word	0x0800220d
 80021f8:	08002213 	.word	0x08002213
 80021fc:	08002207 	.word	0x08002207
 8002200:	2300      	movs	r3, #0
 8002202:	77fb      	strb	r3, [r7, #31]
 8002204:	e01d      	b.n	8002242 <UART_SetConfig+0xe2>
 8002206:	2302      	movs	r3, #2
 8002208:	77fb      	strb	r3, [r7, #31]
 800220a:	e01a      	b.n	8002242 <UART_SetConfig+0xe2>
 800220c:	2304      	movs	r3, #4
 800220e:	77fb      	strb	r3, [r7, #31]
 8002210:	e017      	b.n	8002242 <UART_SetConfig+0xe2>
 8002212:	2308      	movs	r3, #8
 8002214:	77fb      	strb	r3, [r7, #31]
 8002216:	e014      	b.n	8002242 <UART_SetConfig+0xe2>
 8002218:	2310      	movs	r3, #16
 800221a:	77fb      	strb	r3, [r7, #31]
 800221c:	e011      	b.n	8002242 <UART_SetConfig+0xe2>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a67      	ldr	r2, [pc, #412]	; (80023c0 <UART_SetConfig+0x260>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d102      	bne.n	800222e <UART_SetConfig+0xce>
 8002228:	2300      	movs	r3, #0
 800222a:	77fb      	strb	r3, [r7, #31]
 800222c:	e009      	b.n	8002242 <UART_SetConfig+0xe2>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a64      	ldr	r2, [pc, #400]	; (80023c4 <UART_SetConfig+0x264>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d102      	bne.n	800223e <UART_SetConfig+0xde>
 8002238:	2300      	movs	r3, #0
 800223a:	77fb      	strb	r3, [r7, #31]
 800223c:	e001      	b.n	8002242 <UART_SetConfig+0xe2>
 800223e:	2310      	movs	r3, #16
 8002240:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	69db      	ldr	r3, [r3, #28]
 8002246:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800224a:	d15b      	bne.n	8002304 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 800224c:	7ffb      	ldrb	r3, [r7, #31]
 800224e:	2b08      	cmp	r3, #8
 8002250:	d827      	bhi.n	80022a2 <UART_SetConfig+0x142>
 8002252:	a201      	add	r2, pc, #4	; (adr r2, 8002258 <UART_SetConfig+0xf8>)
 8002254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002258:	0800227d 	.word	0x0800227d
 800225c:	08002285 	.word	0x08002285
 8002260:	0800228d 	.word	0x0800228d
 8002264:	080022a3 	.word	0x080022a3
 8002268:	08002293 	.word	0x08002293
 800226c:	080022a3 	.word	0x080022a3
 8002270:	080022a3 	.word	0x080022a3
 8002274:	080022a3 	.word	0x080022a3
 8002278:	0800229b 	.word	0x0800229b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800227c:	f7ff fede 	bl	800203c <HAL_RCC_GetPCLK1Freq>
 8002280:	61b8      	str	r0, [r7, #24]
        break;
 8002282:	e013      	b.n	80022ac <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002284:	f7ff fefc 	bl	8002080 <HAL_RCC_GetPCLK2Freq>
 8002288:	61b8      	str	r0, [r7, #24]
        break;
 800228a:	e00f      	b.n	80022ac <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800228c:	4b4e      	ldr	r3, [pc, #312]	; (80023c8 <UART_SetConfig+0x268>)
 800228e:	61bb      	str	r3, [r7, #24]
        break;
 8002290:	e00c      	b.n	80022ac <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002292:	f7ff fe5d 	bl	8001f50 <HAL_RCC_GetSysClockFreq>
 8002296:	61b8      	str	r0, [r7, #24]
        break;
 8002298:	e008      	b.n	80022ac <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800229a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800229e:	61bb      	str	r3, [r7, #24]
        break;
 80022a0:	e004      	b.n	80022ac <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80022a2:	2300      	movs	r3, #0
 80022a4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	77bb      	strb	r3, [r7, #30]
        break;
 80022aa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80022ac:	69bb      	ldr	r3, [r7, #24]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d074      	beq.n	800239c <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80022b2:	69bb      	ldr	r3, [r7, #24]
 80022b4:	005a      	lsls	r2, r3, #1
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	085b      	lsrs	r3, r3, #1
 80022bc:	441a      	add	r2, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	2b0f      	cmp	r3, #15
 80022ce:	d916      	bls.n	80022fe <UART_SetConfig+0x19e>
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022d6:	d212      	bcs.n	80022fe <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	b29b      	uxth	r3, r3
 80022dc:	f023 030f 	bic.w	r3, r3, #15
 80022e0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	085b      	lsrs	r3, r3, #1
 80022e6:	b29b      	uxth	r3, r3
 80022e8:	f003 0307 	and.w	r3, r3, #7
 80022ec:	b29a      	uxth	r2, r3
 80022ee:	89fb      	ldrh	r3, [r7, #14]
 80022f0:	4313      	orrs	r3, r2
 80022f2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	89fa      	ldrh	r2, [r7, #14]
 80022fa:	60da      	str	r2, [r3, #12]
 80022fc:	e04e      	b.n	800239c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	77bb      	strb	r3, [r7, #30]
 8002302:	e04b      	b.n	800239c <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002304:	7ffb      	ldrb	r3, [r7, #31]
 8002306:	2b08      	cmp	r3, #8
 8002308:	d827      	bhi.n	800235a <UART_SetConfig+0x1fa>
 800230a:	a201      	add	r2, pc, #4	; (adr r2, 8002310 <UART_SetConfig+0x1b0>)
 800230c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002310:	08002335 	.word	0x08002335
 8002314:	0800233d 	.word	0x0800233d
 8002318:	08002345 	.word	0x08002345
 800231c:	0800235b 	.word	0x0800235b
 8002320:	0800234b 	.word	0x0800234b
 8002324:	0800235b 	.word	0x0800235b
 8002328:	0800235b 	.word	0x0800235b
 800232c:	0800235b 	.word	0x0800235b
 8002330:	08002353 	.word	0x08002353
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002334:	f7ff fe82 	bl	800203c <HAL_RCC_GetPCLK1Freq>
 8002338:	61b8      	str	r0, [r7, #24]
        break;
 800233a:	e013      	b.n	8002364 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800233c:	f7ff fea0 	bl	8002080 <HAL_RCC_GetPCLK2Freq>
 8002340:	61b8      	str	r0, [r7, #24]
        break;
 8002342:	e00f      	b.n	8002364 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002344:	4b20      	ldr	r3, [pc, #128]	; (80023c8 <UART_SetConfig+0x268>)
 8002346:	61bb      	str	r3, [r7, #24]
        break;
 8002348:	e00c      	b.n	8002364 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800234a:	f7ff fe01 	bl	8001f50 <HAL_RCC_GetSysClockFreq>
 800234e:	61b8      	str	r0, [r7, #24]
        break;
 8002350:	e008      	b.n	8002364 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002352:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002356:	61bb      	str	r3, [r7, #24]
        break;
 8002358:	e004      	b.n	8002364 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800235a:	2300      	movs	r3, #0
 800235c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	77bb      	strb	r3, [r7, #30]
        break;
 8002362:	bf00      	nop
    }

    if (pclk != 0U)
 8002364:	69bb      	ldr	r3, [r7, #24]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d018      	beq.n	800239c <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	085a      	lsrs	r2, r3, #1
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	441a      	add	r2, r3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	fbb2 f3f3 	udiv	r3, r2, r3
 800237c:	b29b      	uxth	r3, r3
 800237e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	2b0f      	cmp	r3, #15
 8002384:	d908      	bls.n	8002398 <UART_SetConfig+0x238>
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800238c:	d204      	bcs.n	8002398 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	693a      	ldr	r2, [r7, #16]
 8002394:	60da      	str	r2, [r3, #12]
 8002396:	e001      	b.n	800239c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2200      	movs	r2, #0
 80023a0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2200      	movs	r2, #0
 80023a6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80023a8:	7fbb      	ldrb	r3, [r7, #30]
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3720      	adds	r7, #32
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	efff69f3 	.word	0xefff69f3
 80023b8:	40013800 	.word	0x40013800
 80023bc:	40021000 	.word	0x40021000
 80023c0:	40004400 	.word	0x40004400
 80023c4:	40004800 	.word	0x40004800
 80023c8:	007a1200 	.word	0x007a1200

080023cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b083      	sub	sp, #12
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d8:	f003 0301 	and.w	r3, r3, #1
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d00a      	beq.n	80023f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	430a      	orrs	r2, r1
 80023f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023fa:	f003 0302 	and.w	r3, r3, #2
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d00a      	beq.n	8002418 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	430a      	orrs	r2, r1
 8002416:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800241c:	f003 0304 	and.w	r3, r3, #4
 8002420:	2b00      	cmp	r3, #0
 8002422:	d00a      	beq.n	800243a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	430a      	orrs	r2, r1
 8002438:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800243e:	f003 0308 	and.w	r3, r3, #8
 8002442:	2b00      	cmp	r3, #0
 8002444:	d00a      	beq.n	800245c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	430a      	orrs	r2, r1
 800245a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002460:	f003 0310 	and.w	r3, r3, #16
 8002464:	2b00      	cmp	r3, #0
 8002466:	d00a      	beq.n	800247e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	430a      	orrs	r2, r1
 800247c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002482:	f003 0320 	and.w	r3, r3, #32
 8002486:	2b00      	cmp	r3, #0
 8002488:	d00a      	beq.n	80024a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	430a      	orrs	r2, r1
 800249e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d01a      	beq.n	80024e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	430a      	orrs	r2, r1
 80024c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80024ca:	d10a      	bne.n	80024e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	430a      	orrs	r2, r1
 80024e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d00a      	beq.n	8002504 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	430a      	orrs	r2, r1
 8002502:	605a      	str	r2, [r3, #4]
  }
}
 8002504:	bf00      	nop
 8002506:	370c      	adds	r7, #12
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b086      	sub	sp, #24
 8002514:	af02      	add	r7, sp, #8
 8002516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002520:	f7fe f882 	bl	8000628 <HAL_GetTick>
 8002524:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 0308 	and.w	r3, r3, #8
 8002530:	2b08      	cmp	r3, #8
 8002532:	d10e      	bne.n	8002552 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002534:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002538:	9300      	str	r3, [sp, #0]
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2200      	movs	r2, #0
 800253e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f000 f82d 	bl	80025a2 <UART_WaitOnFlagUntilTimeout>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e023      	b.n	800259a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0304 	and.w	r3, r3, #4
 800255c:	2b04      	cmp	r3, #4
 800255e:	d10e      	bne.n	800257e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002560:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002564:	9300      	str	r3, [sp, #0]
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	2200      	movs	r2, #0
 800256a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f000 f817 	bl	80025a2 <UART_WaitOnFlagUntilTimeout>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800257a:	2303      	movs	r3, #3
 800257c:	e00d      	b.n	800259a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2220      	movs	r2, #32
 8002582:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2220      	movs	r2, #32
 8002588:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2200      	movs	r2, #0
 800258e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2200      	movs	r2, #0
 8002594:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3710      	adds	r7, #16
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}

080025a2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80025a2:	b580      	push	{r7, lr}
 80025a4:	b09c      	sub	sp, #112	; 0x70
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	60f8      	str	r0, [r7, #12]
 80025aa:	60b9      	str	r1, [r7, #8]
 80025ac:	603b      	str	r3, [r7, #0]
 80025ae:	4613      	mov	r3, r2
 80025b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025b2:	e0a5      	b.n	8002700 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80025b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025ba:	f000 80a1 	beq.w	8002700 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025be:	f7fe f833 	bl	8000628 <HAL_GetTick>
 80025c2:	4602      	mov	r2, r0
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	1ad3      	subs	r3, r2, r3
 80025c8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80025ca:	429a      	cmp	r2, r3
 80025cc:	d302      	bcc.n	80025d4 <UART_WaitOnFlagUntilTimeout+0x32>
 80025ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d13e      	bne.n	8002652 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80025dc:	e853 3f00 	ldrex	r3, [r3]
 80025e0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80025e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025e4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80025e8:	667b      	str	r3, [r7, #100]	; 0x64
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	461a      	mov	r2, r3
 80025f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80025f2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80025f4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025f6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80025f8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80025fa:	e841 2300 	strex	r3, r2, [r1]
 80025fe:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8002600:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002602:	2b00      	cmp	r3, #0
 8002604:	d1e6      	bne.n	80025d4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	3308      	adds	r3, #8
 800260c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800260e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002610:	e853 3f00 	ldrex	r3, [r3]
 8002614:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002618:	f023 0301 	bic.w	r3, r3, #1
 800261c:	663b      	str	r3, [r7, #96]	; 0x60
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	3308      	adds	r3, #8
 8002624:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002626:	64ba      	str	r2, [r7, #72]	; 0x48
 8002628:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800262a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800262c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800262e:	e841 2300 	strex	r3, r2, [r1]
 8002632:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8002634:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002636:	2b00      	cmp	r3, #0
 8002638:	d1e5      	bne.n	8002606 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2220      	movs	r2, #32
 800263e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2220      	movs	r2, #32
 8002644:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e067      	b.n	8002722 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f003 0304 	and.w	r3, r3, #4
 800265c:	2b00      	cmp	r3, #0
 800265e:	d04f      	beq.n	8002700 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	69db      	ldr	r3, [r3, #28]
 8002666:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800266a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800266e:	d147      	bne.n	8002700 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002678:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002682:	e853 3f00 	ldrex	r3, [r3]
 8002686:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800268e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	461a      	mov	r2, r3
 8002696:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002698:	637b      	str	r3, [r7, #52]	; 0x34
 800269a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800269c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800269e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80026a0:	e841 2300 	strex	r3, r2, [r1]
 80026a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80026a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d1e6      	bne.n	800267a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	3308      	adds	r3, #8
 80026b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	e853 3f00 	ldrex	r3, [r3]
 80026ba:	613b      	str	r3, [r7, #16]
   return(result);
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	f023 0301 	bic.w	r3, r3, #1
 80026c2:	66bb      	str	r3, [r7, #104]	; 0x68
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	3308      	adds	r3, #8
 80026ca:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80026cc:	623a      	str	r2, [r7, #32]
 80026ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026d0:	69f9      	ldr	r1, [r7, #28]
 80026d2:	6a3a      	ldr	r2, [r7, #32]
 80026d4:	e841 2300 	strex	r3, r2, [r1]
 80026d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80026da:	69bb      	ldr	r3, [r7, #24]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d1e5      	bne.n	80026ac <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2220      	movs	r2, #32
 80026e4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2220      	movs	r2, #32
 80026ea:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2220      	movs	r2, #32
 80026f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2200      	movs	r2, #0
 80026f8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80026fc:	2303      	movs	r3, #3
 80026fe:	e010      	b.n	8002722 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	69da      	ldr	r2, [r3, #28]
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	4013      	ands	r3, r2
 800270a:	68ba      	ldr	r2, [r7, #8]
 800270c:	429a      	cmp	r2, r3
 800270e:	bf0c      	ite	eq
 8002710:	2301      	moveq	r3, #1
 8002712:	2300      	movne	r3, #0
 8002714:	b2db      	uxtb	r3, r3
 8002716:	461a      	mov	r2, r3
 8002718:	79fb      	ldrb	r3, [r7, #7]
 800271a:	429a      	cmp	r2, r3
 800271c:	f43f af4a 	beq.w	80025b4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002720:	2300      	movs	r3, #0
}
 8002722:	4618      	mov	r0, r3
 8002724:	3770      	adds	r7, #112	; 0x70
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
	...

0800272c <__libc_init_array>:
 800272c:	b570      	push	{r4, r5, r6, lr}
 800272e:	4d0d      	ldr	r5, [pc, #52]	; (8002764 <__libc_init_array+0x38>)
 8002730:	4c0d      	ldr	r4, [pc, #52]	; (8002768 <__libc_init_array+0x3c>)
 8002732:	1b64      	subs	r4, r4, r5
 8002734:	10a4      	asrs	r4, r4, #2
 8002736:	2600      	movs	r6, #0
 8002738:	42a6      	cmp	r6, r4
 800273a:	d109      	bne.n	8002750 <__libc_init_array+0x24>
 800273c:	4d0b      	ldr	r5, [pc, #44]	; (800276c <__libc_init_array+0x40>)
 800273e:	4c0c      	ldr	r4, [pc, #48]	; (8002770 <__libc_init_array+0x44>)
 8002740:	f000 f820 	bl	8002784 <_init>
 8002744:	1b64      	subs	r4, r4, r5
 8002746:	10a4      	asrs	r4, r4, #2
 8002748:	2600      	movs	r6, #0
 800274a:	42a6      	cmp	r6, r4
 800274c:	d105      	bne.n	800275a <__libc_init_array+0x2e>
 800274e:	bd70      	pop	{r4, r5, r6, pc}
 8002750:	f855 3b04 	ldr.w	r3, [r5], #4
 8002754:	4798      	blx	r3
 8002756:	3601      	adds	r6, #1
 8002758:	e7ee      	b.n	8002738 <__libc_init_array+0xc>
 800275a:	f855 3b04 	ldr.w	r3, [r5], #4
 800275e:	4798      	blx	r3
 8002760:	3601      	adds	r6, #1
 8002762:	e7f2      	b.n	800274a <__libc_init_array+0x1e>
 8002764:	080027d4 	.word	0x080027d4
 8002768:	080027d4 	.word	0x080027d4
 800276c:	080027d4 	.word	0x080027d4
 8002770:	080027d8 	.word	0x080027d8

08002774 <memset>:
 8002774:	4402      	add	r2, r0
 8002776:	4603      	mov	r3, r0
 8002778:	4293      	cmp	r3, r2
 800277a:	d100      	bne.n	800277e <memset+0xa>
 800277c:	4770      	bx	lr
 800277e:	f803 1b01 	strb.w	r1, [r3], #1
 8002782:	e7f9      	b.n	8002778 <memset+0x4>

08002784 <_init>:
 8002784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002786:	bf00      	nop
 8002788:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800278a:	bc08      	pop	{r3}
 800278c:	469e      	mov	lr, r3
 800278e:	4770      	bx	lr

08002790 <_fini>:
 8002790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002792:	bf00      	nop
 8002794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002796:	bc08      	pop	{r3}
 8002798:	469e      	mov	lr, r3
 800279a:	4770      	bx	lr
