{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527724286223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527724286233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 30 20:51:26 2018 " "Processing started: Wed May 30 20:51:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527724286233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724286233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724286233 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527724287768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527724287768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/syscallsynthcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/syscallsynthcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyscallSynthControl " "Found entity 1: SyscallSynthControl" {  } { { "Sintetizador/SyscallSynthControl.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/SyscallSynthControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724307863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724307863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/synthesizer.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/synthesizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SampleSynthesizer " "Found entity 1: SampleSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Synthesizer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724307874 ""} { "Info" "ISGN_ENTITY_NAME" "2 PolyphonicSynthesizer " "Found entity 2: PolyphonicSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Synthesizer.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724307874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724307874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sinecalculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sinecalculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SineCalculator " "Found entity 1: SineCalculator" {  } { { "Sintetizador/SineCalculator.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/SineCalculator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724307881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724307881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT out Oscillator.sv(12) " "Verilog HDL Declaration information at Oscillator.sv(12): object \"OUT\" differs only in case from object \"out\" in the same scope" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Oscillator.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527724307888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/oscillator.sv 2 1 " "Found 2 design units, including 1 entities, in source file sintetizador/oscillator.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OscillatorSine (SystemVerilog) " "Found design unit 1: OscillatorSine (SystemVerilog)" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Oscillator.sv" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724307896 ""} { "Info" "ISGN_ENTITY_NAME" "1 Oscillator " "Found entity 1: Oscillator" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Oscillator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724307896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724307896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/note.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/note.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoteController " "Found entity 1: NoteController" {  } { { "Sintetizador/Note.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Note.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724307907 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoteInfoDatabase " "Found entity 2: NoteInfoDatabase" {  } { { "Sintetizador/Note.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Note.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724307907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724307907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/filter.sv 2 1 " "Found 2 design units, including 1 entities, in source file sintetizador/filter.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalFilterSine (SystemVerilog) " "Found design unit 1: DigitalFilterSine (SystemVerilog)" {  } { { "Sintetizador/Filter.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Filter.sv" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724307922 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalFilter " "Found entity 1: DigitalFilter" {  } { { "Sintetizador/Filter.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Filter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724307922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724307922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/envelope.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/envelope.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Envelope " "Found entity 1: Envelope" {  } { { "Sintetizador/Envelope.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Envelope.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724307929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724307929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHANNEL channel Channel.sv(7) " "Verilog HDL Declaration information at Channel.sv(7): object \"CHANNEL\" differs only in case from object \"channel\" in the same scope" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Channel.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527724307934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/channel.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChannelBank " "Found entity 1: ChannelBank" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Channel.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724307940 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mixer " "Found entity 2: Mixer" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Channel.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724307940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724307940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgapll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgapll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll " "Found entity 1: VgaPll" {  } { { "VGA/VgaPll.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VgaPll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724307944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724307944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgapll/vgapll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgapll/vgapll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll_0002 " "Found entity 1: VgaPll_0002" {  } { { "VGA/VgaPll/VgaPll_0002.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VgaPll/VgaPll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724307951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724307951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgaadapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgaadapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaAdapter " "Found entity 1: VgaAdapter" {  } { { "VGA/VgaAdapter.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VgaAdapter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724307959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724307959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Interface " "Found entity 1: VGA_Interface" {  } { { "VGA/VGA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VGA_Interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724307966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724307966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA/VGA_Audio_PLL.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724307975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724307975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/regdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/regdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegDisplay " "Found entity 1: RegDisplay" {  } { { "VGA/RegDisplay.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/RegDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724307984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724307984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/memoryvga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/memoryvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryVGA " "Found entity 1: MemoryVGA" {  } { { "VGA/MemoryVGA.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/MemoryVGA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724307993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724307993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/hexfont.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/hexfont.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexFont " "Found entity 1: HexFont" {  } { { "VGA/HexFont.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/HexFont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Tempo/reset_delay.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/pll_main.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/pll_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main " "Found entity 1: PLL_Main" {  } { { "Tempo/PLL_Main.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/pll_main/pll_main_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/pll_main/pll_main_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main_0002 " "Found entity 1: PLL_Main_0002" {  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main/PLL_Main_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "Tempo/oneshot.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/oneshot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/mono.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/mono.v" { { "Info" "ISGN_ENTITY_NAME" "1 mono " "Found entity 1: mono" {  } { { "Tempo/mono.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/mono.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Tempo/Debouncer.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/Debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/clock_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/clock_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_Interface " "Found entity 1: CLOCK_Interface" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/CLOCK_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308065 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Break_Interface.v(27) " "Verilog HDL warning at Break_Interface.v(27): extended using \"x\" or \"z\"" {  } { { "Tempo/Break_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/Break_Interface.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527724308069 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Break_Interface.v(29) " "Verilog HDL warning at Break_Interface.v(29): extended using \"x\" or \"z\"" {  } { { "Tempo/Break_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/Break_Interface.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527724308070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/break_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/break_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Break_Interface " "Found entity 1: Break_Interface" {  } { { "Tempo/Break_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/Break_Interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308074 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break break.v(74) " "Verilog HDL Declaration warning at break.v(74): \"break\" is SystemVerilog-2005 keyword" {  } { { "Tempo/break.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/break.v" 74 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 1 0 "Analysis & Synthesis" 0 -1 1527724308078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/break.v 2 2 " "Found 2 design units, including 2 entities, in source file tempo/break.v" { { "Info" "ISGN_ENTITY_NAME" "1 break_lpm_constant_kva " "Found entity 1: break_lpm_constant_kva" {  } { { "Tempo/break.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/break.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308086 ""} { "Info" "ISGN_ENTITY_NAME" "2 break " "Found entity 2: break" {  } { { "Tempo/break.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/break.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch/stopwatch_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 STOPWATCH_Interface " "Found entity 1: STOPWATCH_Interface" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/stopwatch/STOPWATCH_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch/stopwatch_divider_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_divider_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stopwatch_divider_clk " "Found entity 1: Stopwatch_divider_clk" {  } { { "stopwatch/Stopwatch_divider_clk.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/stopwatch/Stopwatch_divider_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/synthcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/synthcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 SynthControl " "Found entity 1: SynthControl" {  } { { "Sintetizador/SynthControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/SynthControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sintetizador_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sintetizador_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador_Interface " "Found entity 1: Sintetizador_Interface" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Sintetizador_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sintetizador.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sintetizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador " "Found entity 1: Sintetizador" {  } { { "Sintetizador/Sintetizador.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Sintetizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sinetable.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sinetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 SineTable " "Found entity 1: SineTable" {  } { { "Sintetizador/SineTable.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/SineTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/notetable.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/notetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoteTable " "Found entity 1: NoteTable" {  } { { "Sintetizador/NoteTable.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/NoteTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/tecladops2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/tecladops2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 TecladoPS2_Interface " "Found entity 1: TecladoPS2_Interface" {  } { { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/TecladoPS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/tecladops2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/tecladops2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tecladoPS2 " "Found entity 1: tecladoPS2" {  } { { "PS2/tecladoPS2.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/tecladoPS2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/scan2ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/scan2ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan2ascii " "Found entity 1: scan2ascii" {  } { { "PS2/scan2ascii.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/scan2ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2/PS2_Controller.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/mouseps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/mouseps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 MousePS2_Interface " "Found entity 1: MousePS2_Interface" {  } { { "PS2/MousePS2_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/MousePS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/mouse_hugo.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/mouse_hugo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_hugo " "Found entity 1: mouse_hugo" {  } { { "PS2/mouse_hugo.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/mouse_hugo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyscan.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyscan " "Found entity 1: keyscan" {  } { { "PS2/keyscan.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/keyscan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "PS2/keyboard.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2/Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/userdatablock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/userdatablock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserDataBlock " "Found entity 1: UserDataBlock" {  } { { "Memoria/UserDataBlock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/UserDataBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/usercodeblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/usercodeblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserCodeBlock " "Found entity 1: UserCodeBlock" {  } { { "Memoria/UserCodeBlock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/UserCodeBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/sysdatablock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/sysdatablock.v" { { "Info" "ISGN_ENTITY_NAME" "1 SysDataBlock " "Found entity 1: SysDataBlock" {  } { { "Memoria/SysDataBlock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/SysDataBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/syscodeblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/syscodeblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 SysCodeBlock " "Found entity 1: SysCodeBlock" {  } { { "Memoria/SysCodeBlock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/SysCodeBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memstore.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memstore.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemStore " "Found entity 1: MemStore" {  } { { "Memoria/MemStore.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/MemStore.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Interface " "Found entity 1: Memory_Interface" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/Memory_Interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memload.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memload.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemLoad " "Found entity 1: MemLoad" {  } { { "Memoria/MemLoad.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/MemLoad.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/datamemory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/datamemory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory_Interface " "Found entity 1: DataMemory_Interface" {  } { { "Memoria/DataMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/DataMemory_Interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/codememory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/codememory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodeMemory_Interface " "Found entity 1: CodeMemory_Interface" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/CodeMemory_Interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/bootblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/bootblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 BootBlock " "Found entity 1: BootBlock" {  } { { "Memoria/BootBlock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/BootBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/lfsr_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_interface " "Found entity 1: lfsr_interface" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/lfsr/lfsr_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/ifsr_word.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr/ifsr_word.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_word " "Found entity 1: lfsr_word" {  } { { "lfsr/ifsr_word.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/lfsr/ifsr_word.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308404 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_transmitter.v(73) " "Verilog HDL information at IrDA_transmitter.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_transmitter.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_transmitter.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527724308409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_transmitter " "Found entity 1: IrDA_transmitter" {  } { { "IrDA/IrDA_transmitter.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308417 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_receiver.v(160) " "Verilog HDL information at IrDA_receiver.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_receiver.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_receiver.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527724308424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_receiver " "Found entity 1: IrDA_receiver" {  } { { "IrDA/IrDA_receiver.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file irda/irda_parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308438 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_Interface.v(46) " "Verilog HDL information at IrDA_Interface.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_Interface.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527724308444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_Interface " "Found entity 1: IrDA_Interface" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_Interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308457 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_decoder.v(101) " "Verilog HDL information at IrDA_decoder.v(101): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_decoder.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_decoder.v" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527724308462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_decoder " "Found entity 1: IrDA_decoder" {  } { { "IrDA/IrDA_decoder.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_clk " "Found entity 1: IrDA_clk" {  } { { "IrDA/IrDA_clk.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7/display7_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file display7/display7_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display7_Interface " "Found entity 1: Display7_Interface" {  } { { "Display7/Display7_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Display7/Display7_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7/decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file display7/decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7 " "Found entity 1: Decoder7" {  } { { "Display7/decoder7.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Display7/decoder7.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/ula_fp.v 1 1 " "Found 1 design units, including 1 entities, in source file cop1/ula_fp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_fp " "Found entity 1: ula_fp" {  } { { "Cop1/ula_fp.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/ula_fp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/sqrt_s.v 3 3 " "Found 3 design units, including 3 entities, in source file cop1/sqrt_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt_s_alt_sqrt_block_ocb " "Found entity 1: sqrt_s_alt_sqrt_block_ocb" {  } { { "Cop1/sqrt_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/sqrt_s.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308601 ""} { "Info" "ISGN_ENTITY_NAME" "2 sqrt_s_altfp_sqrt_i9e " "Found entity 2: sqrt_s_altfp_sqrt_i9e" {  } { { "Cop1/sqrt_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/sqrt_s.v" 1081 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308601 ""} { "Info" "ISGN_ENTITY_NAME" "3 sqrt_s " "Found entity 3: sqrt_s" {  } { { "Cop1/sqrt_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/sqrt_s.v" 1837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/mul_s.v 2 2 " "Found 2 design units, including 2 entities, in source file cop1/mul_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_s_altfp_mult_maq " "Found entity 1: mul_s_altfp_mult_maq" {  } { { "Cop1/mul_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/mul_s.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308671 ""} { "Info" "ISGN_ENTITY_NAME" "2 mul_s " "Found entity 2: mul_s" {  } { { "Cop1/mul_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/mul_s.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308671 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPURegisters.v(45) " "Verilog HDL warning at FPURegisters.v(45): extended using \"x\" or \"z\"" {  } { { "Cop1/FPURegisters.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/FPURegisters.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527724308675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/fpuregisters.v 1 1 " "Found 1 design units, including 1 entities, in source file cop1/fpuregisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPURegisters " "Found entity 1: FPURegisters" {  } { { "Cop1/FPURegisters.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/FPURegisters.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/fpalucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file cop1/fpalucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPALUControl " "Found entity 1: FPALUControl" {  } { { "Cop1/FPALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/FPALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FlagBank.v(26) " "Verilog HDL warning at FlagBank.v(26): extended using \"x\" or \"z\"" {  } { { "Cop1/FlagBank.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/FlagBank.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527724308696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/flagbank.v 1 1 " "Found 1 design units, including 1 entities, in source file cop1/flagbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlagBank " "Found entity 1: FlagBank" {  } { { "Cop1/FlagBank.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/FlagBank.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/div_s.v 3 3 " "Found 3 design units, including 3 entities, in source file cop1/div_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_s_altfp_div_pst_b2h " "Found entity 1: div_s_altfp_div_pst_b2h" {  } { { "Cop1/div_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/div_s.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308776 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_s_altfp_div_3rj " "Found entity 2: div_s_altfp_div_3rj" {  } { { "Cop1/div_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/div_s.v" 1025 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308776 ""} { "Info" "ISGN_ENTITY_NAME" "3 div_s " "Found entity 3: div_s" {  } { { "Cop1/div_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/div_s.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/cvt_w_s.v 3 3 " "Found 3 design units, including 3 entities, in source file cop1/cvt_w_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_w_s_altbarrel_shift_kof " "Found entity 1: cvt_w_s_altbarrel_shift_kof" {  } { { "Cop1/cvt_w_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/cvt_w_s.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308846 ""} { "Info" "ISGN_ENTITY_NAME" "2 cvt_w_s_altfp_convert_e1p " "Found entity 2: cvt_w_s_altfp_convert_e1p" {  } { { "Cop1/cvt_w_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/cvt_w_s.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308846 ""} { "Info" "ISGN_ENTITY_NAME" "3 cvt_w_s " "Found entity 3: cvt_w_s" {  } { { "Cop1/cvt_w_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/cvt_w_s.v" 939 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724308846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724308846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/cvt_s_w.v 12 12 " "Found 12 design units, including 12 entities, in source file cop1/cvt_s_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_w_altbarrel_shift_fof " "Found entity 1: cvt_s_w_altbarrel_shift_fof" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/cvt_s_w.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309068 ""} { "Info" "ISGN_ENTITY_NAME" "2 cvt_s_w_altpriority_encoder_3e8 " "Found entity 2: cvt_s_w_altpriority_encoder_3e8" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/cvt_s_w.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309068 ""} { "Info" "ISGN_ENTITY_NAME" "3 cvt_s_w_altpriority_encoder_6e8 " "Found entity 3: cvt_s_w_altpriority_encoder_6e8" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/cvt_s_w.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309068 ""} { "Info" "ISGN_ENTITY_NAME" "4 cvt_s_w_altpriority_encoder_be8 " "Found entity 4: cvt_s_w_altpriority_encoder_be8" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/cvt_s_w.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309068 ""} { "Info" "ISGN_ENTITY_NAME" "5 cvt_s_w_altpriority_encoder_rf8 " "Found entity 5: cvt_s_w_altpriority_encoder_rf8" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/cvt_s_w.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309068 ""} { "Info" "ISGN_ENTITY_NAME" "6 cvt_s_w_altpriority_encoder_3v7 " "Found entity 6: cvt_s_w_altpriority_encoder_3v7" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/cvt_s_w.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309068 ""} { "Info" "ISGN_ENTITY_NAME" "7 cvt_s_w_altpriority_encoder_6v7 " "Found entity 7: cvt_s_w_altpriority_encoder_6v7" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/cvt_s_w.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309068 ""} { "Info" "ISGN_ENTITY_NAME" "8 cvt_s_w_altpriority_encoder_bv7 " "Found entity 8: cvt_s_w_altpriority_encoder_bv7" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/cvt_s_w.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309068 ""} { "Info" "ISGN_ENTITY_NAME" "9 cvt_s_w_altpriority_encoder_r08 " "Found entity 9: cvt_s_w_altpriority_encoder_r08" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/cvt_s_w.v" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309068 ""} { "Info" "ISGN_ENTITY_NAME" "10 cvt_s_w_altpriority_encoder_qb6 " "Found entity 10: cvt_s_w_altpriority_encoder_qb6" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/cvt_s_w.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309068 ""} { "Info" "ISGN_ENTITY_NAME" "11 cvt_s_w_altfp_convert_7qm " "Found entity 11: cvt_s_w_altfp_convert_7qm" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/cvt_s_w.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309068 ""} { "Info" "ISGN_ENTITY_NAME" "12 cvt_s_w " "Found entity 12: cvt_s_w" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/cvt_s_w.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724309068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/c_comp.v 2 2 " "Found 2 design units, including 2 entities, in source file cop1/c_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 c_comp_altfp_compare_mob " "Found entity 1: c_comp_altfp_compare_mob" {  } { { "Cop1/c_comp.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/c_comp.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309161 ""} { "Info" "ISGN_ENTITY_NAME" "2 c_comp " "Found entity 2: c_comp" {  } { { "Cop1/c_comp.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/c_comp.v" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724309161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/add_sub.v 22 22 " "Found 22 design units, including 22 entities, in source file cop1/add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_altbarrel_shift_ltd " "Found entity 1: add_sub_altbarrel_shift_ltd" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_sub_altbarrel_shift_aeb " "Found entity 2: add_sub_altbarrel_shift_aeb" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""} { "Info" "ISGN_ENTITY_NAME" "3 add_sub_altpriority_encoder_3e8 " "Found entity 3: add_sub_altpriority_encoder_3e8" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""} { "Info" "ISGN_ENTITY_NAME" "4 add_sub_altpriority_encoder_6e8 " "Found entity 4: add_sub_altpriority_encoder_6e8" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""} { "Info" "ISGN_ENTITY_NAME" "5 add_sub_altpriority_encoder_be8 " "Found entity 5: add_sub_altpriority_encoder_be8" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""} { "Info" "ISGN_ENTITY_NAME" "6 add_sub_altpriority_encoder_3v7 " "Found entity 6: add_sub_altpriority_encoder_3v7" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""} { "Info" "ISGN_ENTITY_NAME" "7 add_sub_altpriority_encoder_6v7 " "Found entity 7: add_sub_altpriority_encoder_6v7" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""} { "Info" "ISGN_ENTITY_NAME" "8 add_sub_altpriority_encoder_bv7 " "Found entity 8: add_sub_altpriority_encoder_bv7" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""} { "Info" "ISGN_ENTITY_NAME" "9 add_sub_altpriority_encoder_r08 " "Found entity 9: add_sub_altpriority_encoder_r08" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""} { "Info" "ISGN_ENTITY_NAME" "10 add_sub_altpriority_encoder_rf8 " "Found entity 10: add_sub_altpriority_encoder_rf8" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""} { "Info" "ISGN_ENTITY_NAME" "11 add_sub_altpriority_encoder_qb6 " "Found entity 11: add_sub_altpriority_encoder_qb6" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""} { "Info" "ISGN_ENTITY_NAME" "12 add_sub_altpriority_encoder_nh8 " "Found entity 12: add_sub_altpriority_encoder_nh8" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""} { "Info" "ISGN_ENTITY_NAME" "13 add_sub_altpriority_encoder_qh8 " "Found entity 13: add_sub_altpriority_encoder_qh8" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""} { "Info" "ISGN_ENTITY_NAME" "14 add_sub_altpriority_encoder_vh8 " "Found entity 14: add_sub_altpriority_encoder_vh8" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""} { "Info" "ISGN_ENTITY_NAME" "15 add_sub_altpriority_encoder_fj8 " "Found entity 15: add_sub_altpriority_encoder_fj8" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""} { "Info" "ISGN_ENTITY_NAME" "16 add_sub_altpriority_encoder_n28 " "Found entity 16: add_sub_altpriority_encoder_n28" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""} { "Info" "ISGN_ENTITY_NAME" "17 add_sub_altpriority_encoder_q28 " "Found entity 17: add_sub_altpriority_encoder_q28" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""} { "Info" "ISGN_ENTITY_NAME" "18 add_sub_altpriority_encoder_v28 " "Found entity 18: add_sub_altpriority_encoder_v28" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""} { "Info" "ISGN_ENTITY_NAME" "19 add_sub_altpriority_encoder_f48 " "Found entity 19: add_sub_altpriority_encoder_f48" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""} { "Info" "ISGN_ENTITY_NAME" "20 add_sub_altpriority_encoder_e48 " "Found entity 20: add_sub_altpriority_encoder_e48" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""} { "Info" "ISGN_ENTITY_NAME" "21 add_sub_altfp_add_sub_dsm " "Found entity 21: add_sub_altfp_add_sub_dsm" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""} { "Info" "ISGN_ENTITY_NAME" "22 add_sub " "Found entity 22: add_sub" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/add_sub.v" 2724 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724309475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/abs_s.v 2 2 " "Found 2 design units, including 2 entities, in source file cop1/abs_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 abs_s_altfp_abs_lcg " "Found entity 1: abs_s_altfp_abs_lcg" {  } { { "Cop1/abs_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/abs_s.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309598 ""} { "Info" "ISGN_ENTITY_NAME" "2 abs_s " "Found entity 2: abs_s" {  } { { "Cop1/abs_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/abs_s.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724309598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "AudioCODEC/I2C_Controller.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724309621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "AudioCODEC/I2C_AV_Config.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724309655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audiovideo_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audiovideo_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioVideo_PLL " "Found entity 1: AudioVideo_PLL" {  } { { "AudioCODEC/AudioVideo_PLL.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/AudioVideo_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724309676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audiocodec_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audiocodec_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioCODEC_Interface " "Found entity 1: AudioCODEC_Interface" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/AudioCODEC_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724309704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audio_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audio_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_converter " "Found entity 1: audio_converter" {  } { { "AudioCODEC/audio_converter.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/audio_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724309722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock " "Found entity 1: audio_clock" {  } { { "AudioCODEC/audio_clock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/audio_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724309741 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Registers.v(55) " "Verilog HDL warning at Registers.v(55): extended using \"x\" or \"z\"" {  } { { "CPU/Registers.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Registers.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527724309751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "CPU/Registers.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Registers.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724309773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724309791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/imm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/imm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_generator " "Found entity 1: imm_generator" {  } { { "CPU/Imm_Generator.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Imm_Generator.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724309810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/hazardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/hazardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnitM " "Found entity 1: HazardUnitM" {  } { { "CPU/HazardUnitM.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/HazardUnitM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724309831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forwardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forwardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnitM " "Found entity 1: ForwardUnitM" {  } { { "CPU/ForwardUnitM.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ForwardUnitM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724309856 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Datapath_UNI.v(267) " "Verilog HDL Module Instantiation warning at Datapath_UNI.v(267): ignored dangling comma in List of Port Connections" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 267 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1527724309877 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Datapath_UNI.v(315) " "Verilog HDL Module Instantiation warning at Datapath_UNI.v(315): ignored dangling comma in List of Port Connections" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 315 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1527724309886 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(337) " "Verilog HDL warning at Datapath_UNI.v(337): extended using \"x\" or \"z\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 337 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527724309886 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(394) " "Verilog HDL warning at Datapath_UNI.v(394): extended using \"x\" or \"z\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 394 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527724309886 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(429) " "Verilog HDL warning at Datapath_UNI.v(429): extended using \"x\" or \"z\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 429 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527724309887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/datapath_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_UNI " "Found entity 1: Datapath_UNI" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724309912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ctrl_transf.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ctrl_transf.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_transf " "Found entity 1: ctrl_transf" {  } { { "CPU/Ctrl_Transf.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Ctrl_Transf.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724309939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU/CPU.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724309956 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.v(82) " "Verilog HDL warning at Control.v(82): extended using \"x\" or \"z\"" {  } { { "CPU/Control.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Control.v" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527724309966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "CPU/Control.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724309991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724309991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724310018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724310018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "CPU/ALU.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724310042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724310042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527724310063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724310063 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OPADDS ula_fp.v(228) " "Verilog HDL Implicit Net warning at ula_fp.v(228): created implicit net for \"OPADDS\"" {  } { { "Cop1/ula_fp.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/ula_fp.v" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527724310068 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OPCEILWS ula_fp.v(228) " "Verilog HDL Implicit Net warning at ula_fp.v(228): created implicit net for \"OPCEILWS\"" {  } { { "Cop1/ula_fp.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/ula_fp.v" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527724310069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OPFLOORWS ula_fp.v(228) " "Verilog HDL Implicit Net warning at ula_fp.v(228): created implicit net for \"OPFLOORWS\"" {  } { { "Cop1/ula_fp.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/ula_fp.v" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527724310069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oZero Datapath_UNI.v(272) " "Verilog HDL Implicit Net warning at Datapath_UNI.v(272): created implicit net for \"oZero\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527724310070 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPSUBS ula_fp.v(89) " "Verilog HDL error at ula_fp.v(89): object \"OPSUBS\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Cop1/ula_fp.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/ula_fp.v" 89 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527724310157 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPMULS ula_fp.v(99) " "Verilog HDL error at ula_fp.v(99): object \"OPMULS\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Cop1/ula_fp.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/ula_fp.v" 99 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527724310157 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPDIVS ula_fp.v(109) " "Verilog HDL error at ula_fp.v(109): object \"OPDIVS\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Cop1/ula_fp.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/ula_fp.v" 109 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527724310158 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPSQRT ula_fp.v(119) " "Verilog HDL error at ula_fp.v(119): object \"OPSQRT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Cop1/ula_fp.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/ula_fp.v" 119 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527724310158 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPABS ula_fp.v(129) " "Verilog HDL error at ula_fp.v(129): object \"OPABS\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Cop1/ula_fp.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/ula_fp.v" 129 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527724310158 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPNEG ula_fp.v(139) " "Verilog HDL error at ula_fp.v(139): object \"OPNEG\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Cop1/ula_fp.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/ula_fp.v" 139 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527724310158 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPCEQ ula_fp.v(150) " "Verilog HDL error at ula_fp.v(150): object \"OPCEQ\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Cop1/ula_fp.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/ula_fp.v" 150 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527724310158 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPCLT ula_fp.v(160) " "Verilog HDL error at ula_fp.v(160): object \"OPCLT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Cop1/ula_fp.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/ula_fp.v" 160 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527724310158 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPCLE ula_fp.v(170) " "Verilog HDL error at ula_fp.v(170): object \"OPCLE\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Cop1/ula_fp.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/ula_fp.v" 170 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527724310158 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPCVTSW ula_fp.v(181) " "Verilog HDL error at ula_fp.v(181): object \"OPCVTSW\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Cop1/ula_fp.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/ula_fp.v" 181 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527724310158 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPCVTWS ula_fp.v(191) " "Verilog HDL error at ula_fp.v(191): object \"OPCVTWS\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Cop1/ula_fp.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/ula_fp.v" 191 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527724310159 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPROUNDWS ula_fp.v(192) " "Verilog HDL error at ula_fp.v(192): object \"OPROUNDWS\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Cop1/ula_fp.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/Cop1/ula_fp.v" 192 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527724310159 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/RISCV.map.smsg " "Generated suppressed messages file C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/RISCV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724310475 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527724311041 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 30 20:51:51 2018 " "Processing ended: Wed May 30 20:51:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527724311041 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527724311041 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527724311041 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527724311041 ""}
