<profile>

<section name = "Vitis HLS Report for 'hls_object_green_classification_Pipeline_pass_4'" level="0">
<item name = "Date">Wed Nov 12 17:49:02 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">Obj_detect_ver4</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.186 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- pass_4">?, ?, 7, 2, 2, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 247, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 109, -</column>
<column name="Register">-, -, 272, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln279_fu_378_p2">+, 0, 0, 13, 10, 10</column>
<column name="add_ln280_fu_402_p2">+, 0, 0, 14, 9, 9</column>
<column name="add_ln281_1_fu_455_p2">+, 0, 0, 17, 17, 17</column>
<column name="add_ln281_fu_446_p2">+, 0, 0, 17, 17, 17</column>
<column name="add_ln282_fu_468_p2">+, 0, 0, 13, 10, 9</column>
<column name="count_2_fu_360_p2">+, 0, 0, 23, 16, 1</column>
<column name="i_2_fu_350_p2">+, 0, 0, 23, 16, 1</column>
<column name="sub_ln283_fu_484_p2">-, 0, 0, 14, 7, 9</column>
<column name="and_ln17_1_fu_519_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln17_fu_513_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln276_fu_334_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_487">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln17_1_fu_501_p2">icmp, 0, 0, 15, 8, 8</column>
<column name="icmp_ln17_2_fu_507_p2">icmp, 0, 0, 15, 8, 7</column>
<column name="icmp_ln17_fu_495_p2">icmp, 0, 0, 15, 8, 8</column>
<column name="icmp_ln276_1_fu_328_p2">icmp, 0, 0, 12, 11, 1</column>
<column name="icmp_ln276_fu_312_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="icmp_ln278_fu_345_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_count_1">14, 3, 16, 48</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 16, 32</column>
<column name="count_fu_106">9, 2, 16, 32</column>
<column name="i_fu_102">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln17_1_reg_637">1, 0, 1, 0</column>
<column name="and_ln276_reg_552">1, 0, 1, 0</column>
<column name="and_ln276_reg_552_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="count_1_reg_545">16, 0, 16, 0</column>
<column name="count_1_reg_545_pp0_iter1_reg">16, 0, 16, 0</column>
<column name="count_fu_106">16, 0, 16, 0</column>
<column name="i_1_reg_539">16, 0, 16, 0</column>
<column name="i_fu_102">16, 0, 16, 0</column>
<column name="icmp_ln278_reg_571">1, 0, 1, 0</column>
<column name="is_external_load_reg_580">1, 0, 1, 0</column>
<column name="is_external_load_reg_580_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="lshr_ln1_reg_610">8, 0, 8, 0</column>
<column name="lshr_ln_reg_604">9, 0, 9, 0</column>
<column name="zext_ln278_reg_556">16, 0, 64, 48</column>
<column name="zext_ln282_reg_632">16, 0, 64, 48</column>
<column name="icmp_ln278_reg_571">64, 32, 1, 0</column>
<column name="zext_ln278_reg_556">64, 32, 64, 48</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, hls_object_green_classification_Pipeline_pass_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, hls_object_green_classification_Pipeline_pass_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, hls_object_green_classification_Pipeline_pass_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, hls_object_green_classification_Pipeline_pass_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, hls_object_green_classification_Pipeline_pass_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, hls_object_green_classification_Pipeline_pass_4, return value</column>
<column name="next_label_5">in, 16, ap_none, next_label_5, scalar</column>
<column name="obj_x_address0">out, 5, ap_memory, obj_x, array</column>
<column name="obj_x_ce0">out, 1, ap_memory, obj_x, array</column>
<column name="obj_x_we0">out, 1, ap_memory, obj_x, array</column>
<column name="obj_x_d0">out, 16, ap_memory, obj_x, array</column>
<column name="obj_y_address0">out, 5, ap_memory, obj_y, array</column>
<column name="obj_y_ce0">out, 1, ap_memory, obj_y, array</column>
<column name="obj_y_we0">out, 1, ap_memory, obj_y, array</column>
<column name="obj_y_d0">out, 16, ap_memory, obj_y, array</column>
<column name="obj_is_green_address0">out, 5, ap_memory, obj_is_green, array</column>
<column name="obj_is_green_ce0">out, 1, ap_memory, obj_is_green, array</column>
<column name="obj_is_green_we0">out, 1, ap_memory, obj_is_green, array</column>
<column name="obj_is_green_d0">out, 1, ap_memory, obj_is_green, array</column>
<column name="count_out">out, 16, ap_vld, count_out, pointer</column>
<column name="count_out_ap_vld">out, 1, ap_vld, count_out, pointer</column>
<column name="parent_address0">out, 9, ap_memory, parent, array</column>
<column name="parent_ce0">out, 1, ap_memory, parent, array</column>
<column name="parent_q0">in, 16, ap_memory, parent, array</column>
<column name="is_external_address0">out, 9, ap_memory, is_external, array</column>
<column name="is_external_ce0">out, 1, ap_memory, is_external, array</column>
<column name="is_external_q0">in, 1, ap_memory, is_external, array</column>
<column name="min_x_address0">out, 9, ap_memory, min_x, array</column>
<column name="min_x_ce0">out, 1, ap_memory, min_x, array</column>
<column name="min_x_q0">in, 9, ap_memory, min_x, array</column>
<column name="max_x_address0">out, 9, ap_memory, max_x, array</column>
<column name="max_x_ce0">out, 1, ap_memory, max_x, array</column>
<column name="max_x_q0">in, 9, ap_memory, max_x, array</column>
<column name="min_y_address0">out, 9, ap_memory, min_y, array</column>
<column name="min_y_ce0">out, 1, ap_memory, min_y, array</column>
<column name="min_y_q0">in, 8, ap_memory, min_y, array</column>
<column name="max_y_address0">out, 9, ap_memory, max_y, array</column>
<column name="max_y_ce0">out, 1, ap_memory, max_y, array</column>
<column name="max_y_q0">in, 8, ap_memory, max_y, array</column>
<column name="imgR_address0">out, 17, ap_memory, imgR, array</column>
<column name="imgR_ce0">out, 1, ap_memory, imgR, array</column>
<column name="imgR_q0">in, 8, ap_memory, imgR, array</column>
<column name="imgG_address0">out, 17, ap_memory, imgG, array</column>
<column name="imgG_ce0">out, 1, ap_memory, imgG, array</column>
<column name="imgG_q0">in, 8, ap_memory, imgG, array</column>
<column name="imgB_address0">out, 17, ap_memory, imgB, array</column>
<column name="imgB_ce0">out, 1, ap_memory, imgB, array</column>
<column name="imgB_q0">in, 8, ap_memory, imgB, array</column>
<column name="center_is_green_address1">out, 9, ap_memory, center_is_green, array</column>
<column name="center_is_green_ce1">out, 1, ap_memory, center_is_green, array</column>
<column name="center_is_green_we1">out, 1, ap_memory, center_is_green, array</column>
<column name="center_is_green_d1">out, 1, ap_memory, center_is_green, array</column>
</table>
</item>
</section>
</profile>
