
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//uuidd_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401c40 <.init>:
  401c40:	stp	x29, x30, [sp, #-16]!
  401c44:	mov	x29, sp
  401c48:	bl	402260 <ferror@plt+0x60>
  401c4c:	ldp	x29, x30, [sp], #16
  401c50:	ret

Disassembly of section .plt:

0000000000401c60 <memcpy@plt-0x20>:
  401c60:	stp	x16, x30, [sp, #-16]!
  401c64:	adrp	x16, 416000 <ferror@plt+0x13e00>
  401c68:	ldr	x17, [x16, #4088]
  401c6c:	add	x16, x16, #0xff8
  401c70:	br	x17
  401c74:	nop
  401c78:	nop
  401c7c:	nop

0000000000401c80 <memcpy@plt>:
  401c80:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401c84:	ldr	x17, [x16]
  401c88:	add	x16, x16, #0x0
  401c8c:	br	x17

0000000000401c90 <_exit@plt>:
  401c90:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401c94:	ldr	x17, [x16, #8]
  401c98:	add	x16, x16, #0x8
  401c9c:	br	x17

0000000000401ca0 <strtoul@plt>:
  401ca0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401ca4:	ldr	x17, [x16, #16]
  401ca8:	add	x16, x16, #0x10
  401cac:	br	x17

0000000000401cb0 <strlen@plt>:
  401cb0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401cb4:	ldr	x17, [x16, #24]
  401cb8:	add	x16, x16, #0x18
  401cbc:	br	x17

0000000000401cc0 <fputs@plt>:
  401cc0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401cc4:	ldr	x17, [x16, #32]
  401cc8:	add	x16, x16, #0x20
  401ccc:	br	x17

0000000000401cd0 <exit@plt>:
  401cd0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401cd4:	ldr	x17, [x16, #40]
  401cd8:	add	x16, x16, #0x28
  401cdc:	br	x17

0000000000401ce0 <dup@plt>:
  401ce0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401ce4:	ldr	x17, [x16, #48]
  401ce8:	add	x16, x16, #0x30
  401cec:	br	x17

0000000000401cf0 <uuid_unparse@plt>:
  401cf0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401cf4:	ldr	x17, [x16, #56]
  401cf8:	add	x16, x16, #0x38
  401cfc:	br	x17

0000000000401d00 <signalfd@plt>:
  401d00:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401d04:	ldr	x17, [x16, #64]
  401d08:	add	x16, x16, #0x40
  401d0c:	br	x17

0000000000401d10 <strtoimax@plt>:
  401d10:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401d14:	ldr	x17, [x16, #72]
  401d18:	add	x16, x16, #0x48
  401d1c:	br	x17

0000000000401d20 <listen@plt>:
  401d20:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401d24:	ldr	x17, [x16, #80]
  401d28:	add	x16, x16, #0x50
  401d2c:	br	x17

0000000000401d30 <sigprocmask@plt>:
  401d30:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401d34:	ldr	x17, [x16, #88]
  401d38:	add	x16, x16, #0x58
  401d3c:	br	x17

0000000000401d40 <daemon@plt>:
  401d40:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401d44:	ldr	x17, [x16, #96]
  401d48:	add	x16, x16, #0x60
  401d4c:	br	x17

0000000000401d50 <strtod@plt>:
  401d50:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401d54:	ldr	x17, [x16, #104]
  401d58:	add	x16, x16, #0x68
  401d5c:	br	x17

0000000000401d60 <geteuid@plt>:
  401d60:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401d64:	ldr	x17, [x16, #112]
  401d68:	add	x16, x16, #0x70
  401d6c:	br	x17

0000000000401d70 <sysinfo@plt>:
  401d70:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401d74:	ldr	x17, [x16, #120]
  401d78:	add	x16, x16, #0x78
  401d7c:	br	x17

0000000000401d80 <bind@plt>:
  401d80:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401d84:	ldr	x17, [x16, #128]
  401d88:	add	x16, x16, #0x80
  401d8c:	br	x17

0000000000401d90 <sprintf@plt>:
  401d90:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401d94:	ldr	x17, [x16, #136]
  401d98:	add	x16, x16, #0x88
  401d9c:	br	x17

0000000000401da0 <__cxa_atexit@plt>:
  401da0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401da4:	ldr	x17, [x16, #144]
  401da8:	add	x16, x16, #0x90
  401dac:	br	x17

0000000000401db0 <fputc@plt>:
  401db0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401db4:	ldr	x17, [x16, #152]
  401db8:	add	x16, x16, #0x98
  401dbc:	br	x17

0000000000401dc0 <__uuid_generate_time@plt>:
  401dc0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401dc4:	ldr	x17, [x16, #160]
  401dc8:	add	x16, x16, #0xa0
  401dcc:	br	x17

0000000000401dd0 <clock_gettime@plt>:
  401dd0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401dd4:	ldr	x17, [x16, #168]
  401dd8:	add	x16, x16, #0xa8
  401ddc:	br	x17

0000000000401de0 <kill@plt>:
  401de0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401de4:	ldr	x17, [x16, #176]
  401de8:	add	x16, x16, #0xb0
  401dec:	br	x17

0000000000401df0 <snprintf@plt>:
  401df0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401df4:	ldr	x17, [x16, #184]
  401df8:	add	x16, x16, #0xb8
  401dfc:	br	x17

0000000000401e00 <localeconv@plt>:
  401e00:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401e04:	ldr	x17, [x16, #192]
  401e08:	add	x16, x16, #0xc0
  401e0c:	br	x17

0000000000401e10 <fileno@plt>:
  401e10:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401e14:	ldr	x17, [x16, #200]
  401e18:	add	x16, x16, #0xc8
  401e1c:	br	x17

0000000000401e20 <fsync@plt>:
  401e20:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401e24:	ldr	x17, [x16, #208]
  401e28:	add	x16, x16, #0xd0
  401e2c:	br	x17

0000000000401e30 <atoi@plt>:
  401e30:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401e34:	ldr	x17, [x16, #216]
  401e38:	add	x16, x16, #0xd8
  401e3c:	br	x17

0000000000401e40 <getpid@plt>:
  401e40:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401e44:	ldr	x17, [x16, #224]
  401e48:	add	x16, x16, #0xe0
  401e4c:	br	x17

0000000000401e50 <timer_settime@plt>:
  401e50:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401e54:	ldr	x17, [x16, #232]
  401e58:	add	x16, x16, #0xe8
  401e5c:	br	x17

0000000000401e60 <malloc@plt>:
  401e60:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401e64:	ldr	x17, [x16, #240]
  401e68:	add	x16, x16, #0xf0
  401e6c:	br	x17

0000000000401e70 <open@plt>:
  401e70:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401e74:	ldr	x17, [x16, #248]
  401e78:	add	x16, x16, #0xf8
  401e7c:	br	x17

0000000000401e80 <poll@plt>:
  401e80:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401e84:	ldr	x17, [x16, #256]
  401e88:	add	x16, x16, #0x100
  401e8c:	br	x17

0000000000401e90 <sd_listen_fds@plt>:
  401e90:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401e94:	ldr	x17, [x16, #264]
  401e98:	add	x16, x16, #0x108
  401e9c:	br	x17

0000000000401ea0 <sigemptyset@plt>:
  401ea0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401ea4:	ldr	x17, [x16, #272]
  401ea8:	add	x16, x16, #0x110
  401eac:	br	x17

0000000000401eb0 <strncmp@plt>:
  401eb0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401eb4:	ldr	x17, [x16, #280]
  401eb8:	add	x16, x16, #0x118
  401ebc:	br	x17

0000000000401ec0 <bindtextdomain@plt>:
  401ec0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401ec4:	ldr	x17, [x16, #288]
  401ec8:	add	x16, x16, #0x120
  401ecc:	br	x17

0000000000401ed0 <__libc_start_main@plt>:
  401ed0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401ed4:	ldr	x17, [x16, #296]
  401ed8:	add	x16, x16, #0x128
  401edc:	br	x17

0000000000401ee0 <fgetc@plt>:
  401ee0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401ee4:	ldr	x17, [x16, #304]
  401ee8:	add	x16, x16, #0x130
  401eec:	br	x17

0000000000401ef0 <memset@plt>:
  401ef0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401ef4:	ldr	x17, [x16, #312]
  401ef8:	add	x16, x16, #0x138
  401efc:	br	x17

0000000000401f00 <gettimeofday@plt>:
  401f00:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401f04:	ldr	x17, [x16, #320]
  401f08:	add	x16, x16, #0x140
  401f0c:	br	x17

0000000000401f10 <accept@plt>:
  401f10:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401f14:	ldr	x17, [x16, #328]
  401f18:	add	x16, x16, #0x148
  401f1c:	br	x17

0000000000401f20 <strdup@plt>:
  401f20:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401f24:	ldr	x17, [x16, #336]
  401f28:	add	x16, x16, #0x150
  401f2c:	br	x17

0000000000401f30 <close@plt>:
  401f30:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401f34:	ldr	x17, [x16, #344]
  401f38:	add	x16, x16, #0x158
  401f3c:	br	x17

0000000000401f40 <sigaction@plt>:
  401f40:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401f44:	ldr	x17, [x16, #352]
  401f48:	add	x16, x16, #0x160
  401f4c:	br	x17

0000000000401f50 <__gmon_start__@plt>:
  401f50:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401f54:	ldr	x17, [x16, #360]
  401f58:	add	x16, x16, #0x168
  401f5c:	br	x17

0000000000401f60 <write@plt>:
  401f60:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401f64:	ldr	x17, [x16, #368]
  401f68:	add	x16, x16, #0x170
  401f6c:	br	x17

0000000000401f70 <strtoumax@plt>:
  401f70:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401f74:	ldr	x17, [x16, #376]
  401f78:	add	x16, x16, #0x178
  401f7c:	br	x17

0000000000401f80 <abort@plt>:
  401f80:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401f84:	ldr	x17, [x16, #384]
  401f88:	add	x16, x16, #0x180
  401f8c:	br	x17

0000000000401f90 <timer_create@plt>:
  401f90:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401f94:	ldr	x17, [x16, #392]
  401f98:	add	x16, x16, #0x188
  401f9c:	br	x17

0000000000401fa0 <puts@plt>:
  401fa0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401fa4:	ldr	x17, [x16, #400]
  401fa8:	add	x16, x16, #0x190
  401fac:	br	x17

0000000000401fb0 <textdomain@plt>:
  401fb0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401fb4:	ldr	x17, [x16, #408]
  401fb8:	add	x16, x16, #0x198
  401fbc:	br	x17

0000000000401fc0 <getopt_long@plt>:
  401fc0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401fc4:	ldr	x17, [x16, #416]
  401fc8:	add	x16, x16, #0x1a0
  401fcc:	br	x17

0000000000401fd0 <strcmp@plt>:
  401fd0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401fd4:	ldr	x17, [x16, #424]
  401fd8:	add	x16, x16, #0x1a8
  401fdc:	br	x17

0000000000401fe0 <warn@plt>:
  401fe0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401fe4:	ldr	x17, [x16, #432]
  401fe8:	add	x16, x16, #0x1b0
  401fec:	br	x17

0000000000401ff0 <__ctype_b_loc@plt>:
  401ff0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  401ff4:	ldr	x17, [x16, #440]
  401ff8:	add	x16, x16, #0x1b8
  401ffc:	br	x17

0000000000402000 <strtol@plt>:
  402000:	adrp	x16, 417000 <ferror@plt+0x14e00>
  402004:	ldr	x17, [x16, #448]
  402008:	add	x16, x16, #0x1c0
  40200c:	br	x17

0000000000402010 <setreuid@plt>:
  402010:	adrp	x16, 417000 <ferror@plt+0x14e00>
  402014:	ldr	x17, [x16, #456]
  402018:	add	x16, x16, #0x1c8
  40201c:	br	x17

0000000000402020 <free@plt>:
  402020:	adrp	x16, 417000 <ferror@plt+0x14e00>
  402024:	ldr	x17, [x16, #464]
  402028:	add	x16, x16, #0x1d0
  40202c:	br	x17

0000000000402030 <timer_delete@plt>:
  402030:	adrp	x16, 417000 <ferror@plt+0x14e00>
  402034:	ldr	x17, [x16, #472]
  402038:	add	x16, x16, #0x1d8
  40203c:	br	x17

0000000000402040 <nanosleep@plt>:
  402040:	adrp	x16, 417000 <ferror@plt+0x14e00>
  402044:	ldr	x17, [x16, #480]
  402048:	add	x16, x16, #0x1e0
  40204c:	br	x17

0000000000402050 <vasprintf@plt>:
  402050:	adrp	x16, 417000 <ferror@plt+0x14e00>
  402054:	ldr	x17, [x16, #488]
  402058:	add	x16, x16, #0x1e8
  40205c:	br	x17

0000000000402060 <connect@plt>:
  402060:	adrp	x16, 417000 <ferror@plt+0x14e00>
  402064:	ldr	x17, [x16, #496]
  402068:	add	x16, x16, #0x1f0
  40206c:	br	x17

0000000000402070 <strndup@plt>:
  402070:	adrp	x16, 417000 <ferror@plt+0x14e00>
  402074:	ldr	x17, [x16, #504]
  402078:	add	x16, x16, #0x1f8
  40207c:	br	x17

0000000000402080 <strspn@plt>:
  402080:	adrp	x16, 417000 <ferror@plt+0x14e00>
  402084:	ldr	x17, [x16, #512]
  402088:	add	x16, x16, #0x200
  40208c:	br	x17

0000000000402090 <strchr@plt>:
  402090:	adrp	x16, 417000 <ferror@plt+0x14e00>
  402094:	ldr	x17, [x16, #520]
  402098:	add	x16, x16, #0x208
  40209c:	br	x17

00000000004020a0 <fcntl@plt>:
  4020a0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  4020a4:	ldr	x17, [x16, #528]
  4020a8:	add	x16, x16, #0x210
  4020ac:	br	x17

00000000004020b0 <dcngettext@plt>:
  4020b0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  4020b4:	ldr	x17, [x16, #536]
  4020b8:	add	x16, x16, #0x218
  4020bc:	br	x17

00000000004020c0 <socket@plt>:
  4020c0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  4020c4:	ldr	x17, [x16, #544]
  4020c8:	add	x16, x16, #0x220
  4020cc:	br	x17

00000000004020d0 <fflush@plt>:
  4020d0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  4020d4:	ldr	x17, [x16, #552]
  4020d8:	add	x16, x16, #0x228
  4020dc:	br	x17

00000000004020e0 <__uuid_generate_random@plt>:
  4020e0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  4020e4:	ldr	x17, [x16, #560]
  4020e8:	add	x16, x16, #0x230
  4020ec:	br	x17

00000000004020f0 <warnx@plt>:
  4020f0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  4020f4:	ldr	x17, [x16, #568]
  4020f8:	add	x16, x16, #0x238
  4020fc:	br	x17

0000000000402100 <read@plt>:
  402100:	adrp	x16, 417000 <ferror@plt+0x14e00>
  402104:	ldr	x17, [x16, #576]
  402108:	add	x16, x16, #0x240
  40210c:	br	x17

0000000000402110 <memchr@plt>:
  402110:	adrp	x16, 417000 <ferror@plt+0x14e00>
  402114:	ldr	x17, [x16, #584]
  402118:	add	x16, x16, #0x248
  40211c:	br	x17

0000000000402120 <dcgettext@plt>:
  402120:	adrp	x16, 417000 <ferror@plt+0x14e00>
  402124:	ldr	x17, [x16, #592]
  402128:	add	x16, x16, #0x250
  40212c:	br	x17

0000000000402130 <ftruncate@plt>:
  402130:	adrp	x16, 417000 <ferror@plt+0x14e00>
  402134:	ldr	x17, [x16, #600]
  402138:	add	x16, x16, #0x258
  40213c:	br	x17

0000000000402140 <strncpy@plt>:
  402140:	adrp	x16, 417000 <ferror@plt+0x14e00>
  402144:	ldr	x17, [x16, #608]
  402148:	add	x16, x16, #0x260
  40214c:	br	x17

0000000000402150 <errx@plt>:
  402150:	adrp	x16, 417000 <ferror@plt+0x14e00>
  402154:	ldr	x17, [x16, #616]
  402158:	add	x16, x16, #0x268
  40215c:	br	x17

0000000000402160 <sigaddset@plt>:
  402160:	adrp	x16, 417000 <ferror@plt+0x14e00>
  402164:	ldr	x17, [x16, #624]
  402168:	add	x16, x16, #0x270
  40216c:	br	x17

0000000000402170 <umask@plt>:
  402170:	adrp	x16, 417000 <ferror@plt+0x14e00>
  402174:	ldr	x17, [x16, #632]
  402178:	add	x16, x16, #0x278
  40217c:	br	x17

0000000000402180 <strcspn@plt>:
  402180:	adrp	x16, 417000 <ferror@plt+0x14e00>
  402184:	ldr	x17, [x16, #640]
  402188:	add	x16, x16, #0x280
  40218c:	br	x17

0000000000402190 <printf@plt>:
  402190:	adrp	x16, 417000 <ferror@plt+0x14e00>
  402194:	ldr	x17, [x16, #648]
  402198:	add	x16, x16, #0x288
  40219c:	br	x17

00000000004021a0 <__assert_fail@plt>:
  4021a0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  4021a4:	ldr	x17, [x16, #656]
  4021a8:	add	x16, x16, #0x290
  4021ac:	br	x17

00000000004021b0 <__errno_location@plt>:
  4021b0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  4021b4:	ldr	x17, [x16, #664]
  4021b8:	add	x16, x16, #0x298
  4021bc:	br	x17

00000000004021c0 <unlink@plt>:
  4021c0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  4021c4:	ldr	x17, [x16, #672]
  4021c8:	add	x16, x16, #0x2a0
  4021cc:	br	x17

00000000004021d0 <fprintf@plt>:
  4021d0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  4021d4:	ldr	x17, [x16, #680]
  4021d8:	add	x16, x16, #0x2a8
  4021dc:	br	x17

00000000004021e0 <err@plt>:
  4021e0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  4021e4:	ldr	x17, [x16, #688]
  4021e8:	add	x16, x16, #0x2b0
  4021ec:	br	x17

00000000004021f0 <setlocale@plt>:
  4021f0:	adrp	x16, 417000 <ferror@plt+0x14e00>
  4021f4:	ldr	x17, [x16, #696]
  4021f8:	add	x16, x16, #0x2b8
  4021fc:	br	x17

0000000000402200 <ferror@plt>:
  402200:	adrp	x16, 417000 <ferror@plt+0x14e00>
  402204:	ldr	x17, [x16, #704]
  402208:	add	x16, x16, #0x2c0
  40220c:	br	x17

Disassembly of section .text:

0000000000402210 <.text>:
  402210:	mov	x29, #0x0                   	// #0
  402214:	mov	x30, #0x0                   	// #0
  402218:	mov	x5, x0
  40221c:	ldr	x1, [sp]
  402220:	add	x2, sp, #0x8
  402224:	mov	x6, sp
  402228:	movz	x0, #0x0, lsl #48
  40222c:	movk	x0, #0x0, lsl #32
  402230:	movk	x0, #0x40, lsl #16
  402234:	movk	x0, #0x2360
  402238:	movz	x3, #0x0, lsl #48
  40223c:	movk	x3, #0x0, lsl #32
  402240:	movk	x3, #0x40, lsl #16
  402244:	movk	x3, #0x59c8
  402248:	movz	x4, #0x0, lsl #48
  40224c:	movk	x4, #0x0, lsl #32
  402250:	movk	x4, #0x40, lsl #16
  402254:	movk	x4, #0x5a48
  402258:	bl	401ed0 <__libc_start_main@plt>
  40225c:	bl	401f80 <abort@plt>
  402260:	adrp	x0, 416000 <ferror@plt+0x13e00>
  402264:	ldr	x0, [x0, #4064]
  402268:	cbz	x0, 402270 <ferror@plt+0x70>
  40226c:	b	401f50 <__gmon_start__@plt>
  402270:	ret
  402274:	adrp	x0, 417000 <ferror@plt+0x14e00>
  402278:	add	x0, x0, #0x320
  40227c:	adrp	x1, 417000 <ferror@plt+0x14e00>
  402280:	add	x1, x1, #0x320
  402284:	cmp	x0, x1
  402288:	b.eq	4022bc <ferror@plt+0xbc>  // b.none
  40228c:	stp	x29, x30, [sp, #-32]!
  402290:	mov	x29, sp
  402294:	adrp	x0, 405000 <ferror@plt+0x2e00>
  402298:	ldr	x0, [x0, #2680]
  40229c:	str	x0, [sp, #24]
  4022a0:	mov	x1, x0
  4022a4:	cbz	x1, 4022b4 <ferror@plt+0xb4>
  4022a8:	adrp	x0, 417000 <ferror@plt+0x14e00>
  4022ac:	add	x0, x0, #0x320
  4022b0:	blr	x1
  4022b4:	ldp	x29, x30, [sp], #32
  4022b8:	ret
  4022bc:	ret
  4022c0:	adrp	x0, 417000 <ferror@plt+0x14e00>
  4022c4:	add	x0, x0, #0x320
  4022c8:	adrp	x1, 417000 <ferror@plt+0x14e00>
  4022cc:	add	x1, x1, #0x320
  4022d0:	sub	x0, x0, x1
  4022d4:	lsr	x1, x0, #63
  4022d8:	add	x0, x1, x0, asr #3
  4022dc:	cmp	xzr, x0, asr #1
  4022e0:	b.eq	402318 <ferror@plt+0x118>  // b.none
  4022e4:	stp	x29, x30, [sp, #-32]!
  4022e8:	mov	x29, sp
  4022ec:	asr	x1, x0, #1
  4022f0:	adrp	x0, 405000 <ferror@plt+0x2e00>
  4022f4:	ldr	x0, [x0, #2688]
  4022f8:	str	x0, [sp, #24]
  4022fc:	mov	x2, x0
  402300:	cbz	x2, 402310 <ferror@plt+0x110>
  402304:	adrp	x0, 417000 <ferror@plt+0x14e00>
  402308:	add	x0, x0, #0x320
  40230c:	blr	x2
  402310:	ldp	x29, x30, [sp], #32
  402314:	ret
  402318:	ret
  40231c:	adrp	x0, 417000 <ferror@plt+0x14e00>
  402320:	ldrb	w0, [x0, #832]
  402324:	cbnz	w0, 402348 <ferror@plt+0x148>
  402328:	stp	x29, x30, [sp, #-16]!
  40232c:	mov	x29, sp
  402330:	bl	402274 <ferror@plt+0x74>
  402334:	adrp	x0, 417000 <ferror@plt+0x14e00>
  402338:	mov	w1, #0x1                   	// #1
  40233c:	strb	w1, [x0, #832]
  402340:	ldp	x29, x30, [sp], #16
  402344:	ret
  402348:	ret
  40234c:	stp	x29, x30, [sp, #-16]!
  402350:	mov	x29, sp
  402354:	bl	4022c0 <ferror@plt+0xc0>
  402358:	ldp	x29, x30, [sp], #16
  40235c:	ret
  402360:	stp	x29, x30, [sp, #-96]!
  402364:	stp	x28, x27, [sp, #16]
  402368:	stp	x26, x25, [sp, #32]
  40236c:	stp	x24, x23, [sp, #48]
  402370:	stp	x22, x21, [sp, #64]
  402374:	stp	x20, x19, [sp, #80]
  402378:	mov	x29, sp
  40237c:	sub	sp, sp, #0x490
  402380:	mov	x21, x1
  402384:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402388:	mov	w22, w0
  40238c:	add	x1, x1, #0xd
  402390:	mov	w0, #0x6                   	// #6
  402394:	stur	xzr, [x29, #-16]
  402398:	str	wzr, [sp, #84]
  40239c:	stp	xzr, xzr, [sp, #56]
  4023a0:	str	xzr, [sp, #72]
  4023a4:	stp	xzr, xzr, [sp, #40]
  4023a8:	bl	4021f0 <setlocale@plt>
  4023ac:	adrp	x19, 405000 <ferror@plt+0x2e00>
  4023b0:	add	x19, x19, #0xe29
  4023b4:	adrp	x1, 405000 <ferror@plt+0x2e00>
  4023b8:	add	x1, x1, #0xe34
  4023bc:	mov	x0, x19
  4023c0:	bl	401ec0 <bindtextdomain@plt>
  4023c4:	mov	x0, x19
  4023c8:	bl	401fb0 <textdomain@plt>
  4023cc:	bl	4028f0 <ferror@plt+0x6f0>
  4023d0:	adrp	x2, 405000 <ferror@plt+0x2e00>
  4023d4:	adrp	x3, 405000 <ferror@plt+0x2e00>
  4023d8:	add	x2, x2, #0xe46
  4023dc:	add	x3, x3, #0xaf0
  4023e0:	mov	w0, w22
  4023e4:	mov	x1, x21
  4023e8:	mov	x4, xzr
  4023ec:	bl	401fc0 <getopt_long@plt>
  4023f0:	cmn	w0, #0x1
  4023f4:	b.eq	402570 <ferror@plt+0x370>  // b.none
  4023f8:	ldr	w8, [sp, #72]
  4023fc:	ldrb	w19, [sp, #76]
  402400:	adrp	x26, 405000 <ferror@plt+0x2e00>
  402404:	adrp	x24, 405000 <ferror@plt+0x2e00>
  402408:	stp	w8, wzr, [sp, #8]
  40240c:	adrp	x8, 405000 <ferror@plt+0x2e00>
  402410:	adrp	x25, 405000 <ferror@plt+0x2e00>
  402414:	mov	w28, w0
  402418:	mov	w23, wzr
  40241c:	mov	w20, wzr
  402420:	add	x8, x8, #0xdd0
  402424:	add	x26, x26, #0xa88
  402428:	add	x24, x24, #0xe46
  40242c:	add	x25, x25, #0xaf0
  402430:	str	wzr, [sp, #36]
  402434:	stp	xzr, x8, [sp, #16]
  402438:	b	402490 <ferror@plt+0x290>
  40243c:	adrp	x8, 417000 <ferror@plt+0x14e00>
  402440:	ldr	x28, [x8, #808]
  402444:	adrp	x1, 405000 <ferror@plt+0x2e00>
  402448:	mov	w2, #0x5                   	// #5
  40244c:	mov	x0, xzr
  402450:	add	x1, x1, #0xe59
  402454:	bl	402120 <dcgettext@plt>
  402458:	mov	x1, x0
  40245c:	mov	x0, x28
  402460:	bl	404874 <ferror@plt+0x2674>
  402464:	str	w0, [sp, #84]
  402468:	mov	w23, w27
  40246c:	mov	w0, w22
  402470:	mov	x1, x21
  402474:	mov	x2, x24
  402478:	mov	x3, x25
  40247c:	mov	x4, xzr
  402480:	bl	401fc0 <getopt_long@plt>
  402484:	mov	w28, w0
  402488:	cmn	w0, #0x1
  40248c:	b.eq	40255c <ferror@plt+0x35c>  // b.none
  402490:	add	x1, sp, #0x28
  402494:	mov	w0, w28
  402498:	mov	w27, w23
  40249c:	bl	40290c <ferror@plt+0x70c>
  4024a0:	sub	w8, w28, #0x46
  4024a4:	cmp	w8, #0x2e
  4024a8:	b.hi	4027e0 <ferror@plt+0x5e0>  // b.pmore
  4024ac:	adr	x9, 40243c <ferror@plt+0x23c>
  4024b0:	ldrh	w10, [x26, x8, lsl #1]
  4024b4:	add	x9, x9, x10, lsl #2
  4024b8:	mov	w23, #0x1                   	// #1
  4024bc:	br	x9
  4024c0:	orr	w19, w19, #0x4
  4024c4:	b	402468 <ferror@plt+0x268>
  4024c8:	orr	w19, w19, #0x1
  4024cc:	b	402468 <ferror@plt+0x268>
  4024d0:	orr	w19, w19, #0x2
  4024d4:	b	402468 <ferror@plt+0x268>
  4024d8:	adrp	x8, 417000 <ferror@plt+0x14e00>
  4024dc:	ldr	x8, [x8, #808]
  4024e0:	str	x8, [sp, #24]
  4024e4:	mov	w8, #0x1                   	// #1
  4024e8:	str	w8, [sp, #12]
  4024ec:	b	402468 <ferror@plt+0x268>
  4024f0:	orr	w19, w19, #0xc
  4024f4:	mov	w23, #0x1                   	// #1
  4024f8:	b	40246c <ferror@plt+0x26c>
  4024fc:	adrp	x8, 417000 <ferror@plt+0x14e00>
  402500:	ldr	x23, [x8, #808]
  402504:	adrp	x1, 405000 <ferror@plt+0x2e00>
  402508:	mov	w2, #0x5                   	// #5
  40250c:	mov	x0, xzr
  402510:	add	x1, x1, #0xe71
  402514:	bl	402120 <dcgettext@plt>
  402518:	mov	x1, x0
  40251c:	mov	x0, x23
  402520:	bl	404874 <ferror@plt+0x2674>
  402524:	str	w0, [sp, #8]
  402528:	b	402468 <ferror@plt+0x268>
  40252c:	ldr	w8, [sp, #36]
  402530:	add	w8, w8, #0x1
  402534:	str	w8, [sp, #36]
  402538:	b	402468 <ferror@plt+0x268>
  40253c:	adrp	x8, 417000 <ferror@plt+0x14e00>
  402540:	ldr	x8, [x8, #808]
  402544:	str	x8, [sp, #16]
  402548:	b	402468 <ferror@plt+0x268>
  40254c:	mov	w20, #0x3                   	// #3
  402550:	b	402468 <ferror@plt+0x268>
  402554:	mov	w20, #0x2                   	// #2
  402558:	b	402468 <ferror@plt+0x268>
  40255c:	ldp	w8, w22, [sp, #8]
  402560:	strb	w19, [sp, #76]
  402564:	ldp	x21, x19, [sp, #16]
  402568:	str	w8, [sp, #72]
  40256c:	b	40258c <ferror@plt+0x38c>
  402570:	adrp	x19, 405000 <ferror@plt+0x2e00>
  402574:	mov	x21, xzr
  402578:	mov	w20, wzr
  40257c:	str	wzr, [sp, #36]
  402580:	mov	w23, wzr
  402584:	mov	w22, wzr
  402588:	add	x19, x19, #0xdd0
  40258c:	mov	x0, x19
  402590:	bl	401cb0 <strlen@plt>
  402594:	cmp	x0, #0x6c
  402598:	b.cs	402870 <ferror@plt+0x670>  // b.hs, b.nlast
  40259c:	cmp	w23, #0x0
  4025a0:	adrp	x8, 405000 <ferror@plt+0x2e00>
  4025a4:	ccmp	x21, #0x0, #0x0, eq  // eq = none
  4025a8:	add	x8, x8, #0xee9
  4025ac:	csel	x21, x21, x8, ne  // ne = any
  4025b0:	cbz	w22, 4025e0 <ferror@plt+0x3e0>
  4025b4:	ldrb	w8, [sp, #76]
  4025b8:	mov	w9, #0xa                   	// #10
  4025bc:	and	w8, w8, w9
  4025c0:	cmp	w8, #0x8
  4025c4:	b.ne	4025e0 <ferror@plt+0x3e0>  // b.any
  4025c8:	adrp	x1, 405000 <ferror@plt+0x2e00>
  4025cc:	add	x1, x1, #0xf06
  4025d0:	mov	w2, #0x5                   	// #5
  4025d4:	mov	x0, xzr
  4025d8:	bl	402120 <dcgettext@plt>
  4025dc:	bl	4020f0 <warnx@plt>
  4025e0:	cbz	w20, 402664 <ferror@plt+0x464>
  4025e4:	ldr	w8, [sp, #84]
  4025e8:	cbz	w8, 402664 <ferror@plt+0x464>
  4025ec:	add	w1, w20, #0x2
  4025f0:	add	x2, sp, #0x80
  4025f4:	add	x4, sp, #0x54
  4025f8:	sub	x5, x29, #0x10
  4025fc:	mov	w3, #0x400                 	// #1024
  402600:	mov	x0, x19
  402604:	bl	402ccc <ferror@plt+0xacc>
  402608:	tbnz	w0, #31, 402894 <ferror@plt+0x694>
  40260c:	mov	w19, w0
  402610:	cmp	w20, #0x2
  402614:	b.ne	4026a8 <ferror@plt+0x4a8>  // b.any
  402618:	cmp	w19, #0x14
  40261c:	b.ne	4028d8 <ferror@plt+0x6d8>  // b.any
  402620:	add	x0, sp, #0x80
  402624:	add	x1, sp, #0x58
  402628:	bl	401cf0 <uuid_unparse@plt>
  40262c:	ldrsw	x8, [sp, #84]
  402630:	adrp	x1, 405000 <ferror@plt+0x2e00>
  402634:	adrp	x2, 405000 <ferror@plt+0x2e00>
  402638:	add	x1, x1, #0xf7b
  40263c:	sub	x3, x8, #0x1
  402640:	add	x2, x2, #0xf96
  402644:	mov	w4, #0x5                   	// #5
  402648:	mov	x0, xzr
  40264c:	bl	4020b0 <dcngettext@plt>
  402650:	ldr	w8, [sp, #84]
  402654:	add	x1, sp, #0x58
  402658:	sub	w2, w8, #0x1
  40265c:	bl	402190 <printf@plt>
  402660:	b	402794 <ferror@plt+0x594>
  402664:	cbz	w20, 402724 <ferror@plt+0x524>
  402668:	add	x2, sp, #0x80
  40266c:	sub	x5, x29, #0x10
  402670:	mov	w3, #0x10                  	// #16
  402674:	mov	x0, x19
  402678:	mov	w1, w20
  40267c:	mov	x4, xzr
  402680:	bl	402ccc <ferror@plt+0xacc>
  402684:	tbnz	w0, #31, 402894 <ferror@plt+0x694>
  402688:	cmp	w0, #0x10
  40268c:	b.ne	4028dc <ferror@plt+0x6dc>  // b.any
  402690:	add	x0, sp, #0x80
  402694:	add	x1, sp, #0x58
  402698:	bl	401cf0 <uuid_unparse@plt>
  40269c:	add	x0, sp, #0x58
  4026a0:	bl	401fa0 <puts@plt>
  4026a4:	b	402794 <ferror@plt+0x594>
  4026a8:	adrp	x1, 405000 <ferror@plt+0x2e00>
  4026ac:	add	x1, x1, #0xfb2
  4026b0:	mov	w2, #0x5                   	// #5
  4026b4:	mov	x0, xzr
  4026b8:	bl	402120 <dcgettext@plt>
  4026bc:	bl	402190 <printf@plt>
  4026c0:	ldr	w8, [sp, #84]
  4026c4:	mov	w9, #0x4                   	// #4
  4026c8:	bfi	w9, w8, #4, #28
  4026cc:	cmp	w19, w9
  4026d0:	b.ne	4028d8 <ferror@plt+0x6d8>  // b.any
  4026d4:	ldr	w8, [sp, #84]
  4026d8:	cmp	w8, #0x1
  4026dc:	b.lt	402794 <ferror@plt+0x594>  // b.tstop
  4026e0:	add	x8, sp, #0x80
  4026e4:	adrp	x20, 405000 <ferror@plt+0x2e00>
  4026e8:	mov	w21, wzr
  4026ec:	add	x19, x8, #0x4
  4026f0:	add	x20, x20, #0xfc2
  4026f4:	add	x1, sp, #0x58
  4026f8:	mov	x0, x19
  4026fc:	bl	401cf0 <uuid_unparse@plt>
  402700:	add	x1, sp, #0x58
  402704:	mov	x0, x20
  402708:	bl	402190 <printf@plt>
  40270c:	ldr	w8, [sp, #84]
  402710:	add	w21, w21, #0x1
  402714:	add	x19, x19, #0x10
  402718:	cmp	w21, w8
  40271c:	b.lt	4026f4 <ferror@plt+0x4f4>  // b.tstop
  402720:	b	402794 <ferror@plt+0x594>
  402724:	ldr	w8, [sp, #36]
  402728:	cbz	w8, 4028e0 <ferror@plt+0x6e0>
  40272c:	add	x2, sp, #0x80
  402730:	mov	w3, #0x400                 	// #1024
  402734:	mov	x0, x19
  402738:	mov	w1, wzr
  40273c:	mov	x4, xzr
  402740:	mov	x5, xzr
  402744:	bl	402ccc <ferror@plt+0xacc>
  402748:	cmp	w0, #0x1
  40274c:	b.lt	402794 <ferror@plt+0x594>  // b.tstop
  402750:	add	x0, sp, #0x80
  402754:	bl	401e30 <atoi@plt>
  402758:	cmp	w0, #0x1
  40275c:	b.lt	402794 <ferror@plt+0x594>  // b.tstop
  402760:	mov	w1, #0xf                   	// #15
  402764:	mov	w19, w0
  402768:	bl	401de0 <kill@plt>
  40276c:	ldrb	w8, [sp, #76]
  402770:	tbnz	w0, #31, 4027b8 <ferror@plt+0x5b8>
  402774:	tbnz	w8, #1, 402794 <ferror@plt+0x594>
  402778:	adrp	x1, 405000 <ferror@plt+0x2e00>
  40277c:	add	x1, x1, #0xfed
  402780:	mov	w2, #0x5                   	// #5
  402784:	mov	x0, xzr
  402788:	bl	402120 <dcgettext@plt>
  40278c:	mov	w1, w19
  402790:	bl	402190 <printf@plt>
  402794:	mov	w0, wzr
  402798:	add	sp, sp, #0x490
  40279c:	ldp	x20, x19, [sp, #80]
  4027a0:	ldp	x22, x21, [sp, #64]
  4027a4:	ldp	x24, x23, [sp, #48]
  4027a8:	ldp	x26, x25, [sp, #32]
  4027ac:	ldp	x28, x27, [sp, #16]
  4027b0:	ldp	x29, x30, [sp], #96
  4027b4:	ret
  4027b8:	tbnz	w8, #1, 4027d8 <ferror@plt+0x5d8>
  4027bc:	adrp	x1, 405000 <ferror@plt+0x2e00>
  4027c0:	add	x1, x1, #0xfc7
  4027c4:	mov	w2, #0x5                   	// #5
  4027c8:	mov	x0, xzr
  4027cc:	bl	402120 <dcgettext@plt>
  4027d0:	mov	w1, w19
  4027d4:	bl	401fe0 <warn@plt>
  4027d8:	mov	w0, #0x1                   	// #1
  4027dc:	b	402798 <ferror@plt+0x598>
  4027e0:	adrp	x8, 417000 <ferror@plt+0x14e00>
  4027e4:	ldr	x20, [x8, #800]
  4027e8:	ldr	w8, [sp, #8]
  4027ec:	adrp	x1, 405000 <ferror@plt+0x2e00>
  4027f0:	add	x1, x1, #0xea9
  4027f4:	mov	w2, #0x5                   	// #5
  4027f8:	mov	x0, xzr
  4027fc:	str	w8, [sp, #72]
  402800:	strb	w19, [sp, #76]
  402804:	bl	402120 <dcgettext@plt>
  402808:	adrp	x8, 417000 <ferror@plt+0x14e00>
  40280c:	ldr	x2, [x8, #824]
  402810:	mov	x1, x0
  402814:	mov	x0, x20
  402818:	bl	4021d0 <fprintf@plt>
  40281c:	mov	w0, #0x1                   	// #1
  402820:	bl	401cd0 <exit@plt>
  402824:	ldr	w8, [sp, #8]
  402828:	adrp	x1, 405000 <ferror@plt+0x2e00>
  40282c:	add	x1, x1, #0xe8b
  402830:	mov	w2, #0x5                   	// #5
  402834:	mov	x0, xzr
  402838:	str	w8, [sp, #72]
  40283c:	strb	w19, [sp, #76]
  402840:	bl	402120 <dcgettext@plt>
  402844:	adrp	x8, 417000 <ferror@plt+0x14e00>
  402848:	ldr	x1, [x8, #824]
  40284c:	adrp	x2, 405000 <ferror@plt+0x2e00>
  402850:	add	x2, x2, #0xe97
  402854:	bl	402190 <printf@plt>
  402858:	mov	w0, wzr
  40285c:	bl	401cd0 <exit@plt>
  402860:	ldr	w8, [sp, #8]
  402864:	strb	w19, [sp, #76]
  402868:	str	w8, [sp, #72]
  40286c:	bl	402a5c <ferror@plt+0x85c>
  402870:	adrp	x1, 405000 <ferror@plt+0x2e00>
  402874:	add	x1, x1, #0xed0
  402878:	mov	w2, #0x5                   	// #5
  40287c:	mov	x0, xzr
  402880:	bl	402120 <dcgettext@plt>
  402884:	mov	x1, x0
  402888:	mov	w0, #0x1                   	// #1
  40288c:	mov	x2, x19
  402890:	bl	402150 <errx@plt>
  402894:	adrp	x1, 405000 <ferror@plt+0x2e00>
  402898:	add	x1, x1, #0xf4a
  40289c:	mov	w2, #0x5                   	// #5
  4028a0:	mov	x0, xzr
  4028a4:	bl	402120 <dcgettext@plt>
  4028a8:	ldur	x2, [x29, #-16]
  4028ac:	mov	x19, x0
  4028b0:	cbnz	x2, 4028cc <ferror@plt+0x6cc>
  4028b4:	adrp	x1, 405000 <ferror@plt+0x2e00>
  4028b8:	add	x1, x1, #0xf6a
  4028bc:	mov	w2, #0x5                   	// #5
  4028c0:	mov	x0, xzr
  4028c4:	bl	402120 <dcgettext@plt>
  4028c8:	mov	x2, x0
  4028cc:	mov	w0, #0x1                   	// #1
  4028d0:	mov	x1, x19
  4028d4:	bl	4021e0 <err@plt>
  4028d8:	mov	w0, w19
  4028dc:	bl	402f40 <ferror@plt+0xd40>
  4028e0:	add	x2, sp, #0x38
  4028e4:	mov	x0, x19
  4028e8:	mov	x1, x21
  4028ec:	bl	402f74 <ferror@plt+0xd74>
  4028f0:	stp	x29, x30, [sp, #-16]!
  4028f4:	adrp	x0, 403000 <ferror@plt+0xe00>
  4028f8:	add	x0, x0, #0x750
  4028fc:	mov	x29, sp
  402900:	bl	405a50 <ferror@plt+0x3850>
  402904:	ldp	x29, x30, [sp], #16
  402908:	ret
  40290c:	stp	x29, x30, [sp, #-64]!
  402910:	cmp	w0, #0x50
  402914:	stp	x24, x23, [sp, #16]
  402918:	stp	x22, x21, [sp, #32]
  40291c:	stp	x20, x19, [sp, #48]
  402920:	mov	x29, sp
  402924:	b.ge	40293c <ferror@plt+0x73c>  // b.tcont
  402928:	ldp	x20, x19, [sp, #48]
  40292c:	ldp	x22, x21, [sp, #32]
  402930:	ldp	x24, x23, [sp, #16]
  402934:	ldp	x29, x30, [sp], #64
  402938:	ret
  40293c:	adrp	x20, 405000 <ferror@plt+0x2e00>
  402940:	mov	x8, xzr
  402944:	add	x20, x20, #0xcd0
  402948:	ldr	w9, [x20]
  40294c:	cbz	w9, 40298c <ferror@plt+0x78c>
  402950:	cmp	w9, w0
  402954:	b.gt	40298c <ferror@plt+0x78c>
  402958:	mov	w10, #0x4                   	// #4
  40295c:	cmp	w9, w0
  402960:	b.eq	40297c <ferror@plt+0x77c>  // b.none
  402964:	ldr	w9, [x20, x10]
  402968:	cbz	w9, 40298c <ferror@plt+0x78c>
  40296c:	cmp	w9, w0
  402970:	add	x10, x10, #0x4
  402974:	b.le	40295c <ferror@plt+0x75c>
  402978:	b	40298c <ferror@plt+0x78c>
  40297c:	ldr	w9, [x1, x8, lsl #2]
  402980:	cbz	w9, 4029a4 <ferror@plt+0x7a4>
  402984:	cmp	w9, w0
  402988:	b.ne	4029b4 <ferror@plt+0x7b4>  // b.any
  40298c:	ldr	w9, [x20, #64]!
  402990:	cbz	w9, 402928 <ferror@plt+0x728>
  402994:	cmp	w9, w0
  402998:	add	x8, x8, #0x1
  40299c:	b.le	402948 <ferror@plt+0x748>
  4029a0:	b	402928 <ferror@plt+0x728>
  4029a4:	str	w0, [x1, x8, lsl #2]
  4029a8:	ldr	w9, [x20, #64]!
  4029ac:	cbnz	w9, 402994 <ferror@plt+0x794>
  4029b0:	b	402928 <ferror@plt+0x728>
  4029b4:	adrp	x22, 417000 <ferror@plt+0x14e00>
  4029b8:	ldr	x19, [x22, #800]
  4029bc:	adrp	x1, 406000 <ferror@plt+0x3e00>
  4029c0:	add	x1, x1, #0x1a
  4029c4:	mov	w2, #0x5                   	// #5
  4029c8:	mov	x0, xzr
  4029cc:	bl	402120 <dcgettext@plt>
  4029d0:	adrp	x8, 417000 <ferror@plt+0x14e00>
  4029d4:	ldr	x2, [x8, #824]
  4029d8:	mov	x1, x0
  4029dc:	mov	x0, x19
  4029e0:	bl	4021d0 <fprintf@plt>
  4029e4:	adrp	x19, 406000 <ferror@plt+0x3e00>
  4029e8:	adrp	x23, 406000 <ferror@plt+0x3e00>
  4029ec:	mov	x24, xzr
  4029f0:	add	x19, x19, #0x42
  4029f4:	add	x23, x23, #0x3c
  4029f8:	ldr	w21, [x20, x24]
  4029fc:	cbz	w21, 402a48 <ferror@plt+0x848>
  402a00:	mov	w0, w21
  402a04:	bl	403838 <ferror@plt+0x1638>
  402a08:	cbnz	x0, 402a2c <ferror@plt+0x82c>
  402a0c:	mov	w0, w21
  402a10:	bl	403874 <ferror@plt+0x1674>
  402a14:	cbz	w0, 402a3c <ferror@plt+0x83c>
  402a18:	ldr	x0, [x22, #800]
  402a1c:	mov	x1, x19
  402a20:	mov	w2, w21
  402a24:	bl	4021d0 <fprintf@plt>
  402a28:	b	402a3c <ferror@plt+0x83c>
  402a2c:	mov	x2, x0
  402a30:	ldr	x0, [x22, #800]
  402a34:	mov	x1, x23
  402a38:	bl	4021d0 <fprintf@plt>
  402a3c:	add	x24, x24, #0x4
  402a40:	cmp	x24, #0x3c
  402a44:	b.ne	4029f8 <ferror@plt+0x7f8>  // b.any
  402a48:	ldr	x1, [x22, #800]
  402a4c:	mov	w0, #0xa                   	// #10
  402a50:	bl	401db0 <fputc@plt>
  402a54:	mov	w0, #0x1                   	// #1
  402a58:	bl	401cd0 <exit@plt>
  402a5c:	stp	x29, x30, [sp, #-32]!
  402a60:	adrp	x8, 417000 <ferror@plt+0x14e00>
  402a64:	str	x19, [sp, #16]
  402a68:	ldr	x19, [x8, #816]
  402a6c:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402a70:	add	x1, x1, #0x47
  402a74:	mov	w2, #0x5                   	// #5
  402a78:	mov	x0, xzr
  402a7c:	mov	x29, sp
  402a80:	bl	402120 <dcgettext@plt>
  402a84:	mov	x1, x19
  402a88:	bl	401cc0 <fputs@plt>
  402a8c:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402a90:	add	x1, x1, #0x50
  402a94:	mov	w2, #0x5                   	// #5
  402a98:	mov	x0, xzr
  402a9c:	bl	402120 <dcgettext@plt>
  402aa0:	adrp	x8, 417000 <ferror@plt+0x14e00>
  402aa4:	ldr	x2, [x8, #824]
  402aa8:	mov	x1, x0
  402aac:	mov	x0, x19
  402ab0:	bl	4021d0 <fprintf@plt>
  402ab4:	mov	w0, #0xa                   	// #10
  402ab8:	mov	x1, x19
  402abc:	bl	401db0 <fputc@plt>
  402ac0:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402ac4:	add	x1, x1, #0x5f
  402ac8:	mov	w2, #0x5                   	// #5
  402acc:	mov	x0, xzr
  402ad0:	bl	402120 <dcgettext@plt>
  402ad4:	mov	x1, x19
  402ad8:	bl	401cc0 <fputs@plt>
  402adc:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402ae0:	add	x1, x1, #0x7f
  402ae4:	mov	w2, #0x5                   	// #5
  402ae8:	mov	x0, xzr
  402aec:	bl	402120 <dcgettext@plt>
  402af0:	mov	x1, x19
  402af4:	bl	401cc0 <fputs@plt>
  402af8:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402afc:	add	x1, x1, #0x8a
  402b00:	mov	w2, #0x5                   	// #5
  402b04:	mov	x0, xzr
  402b08:	bl	402120 <dcgettext@plt>
  402b0c:	mov	x1, x19
  402b10:	bl	401cc0 <fputs@plt>
  402b14:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402b18:	add	x1, x1, #0xb5
  402b1c:	mov	w2, #0x5                   	// #5
  402b20:	mov	x0, xzr
  402b24:	bl	402120 <dcgettext@plt>
  402b28:	mov	x1, x19
  402b2c:	bl	401cc0 <fputs@plt>
  402b30:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402b34:	add	x1, x1, #0xde
  402b38:	mov	w2, #0x5                   	// #5
  402b3c:	mov	x0, xzr
  402b40:	bl	402120 <dcgettext@plt>
  402b44:	mov	x1, x19
  402b48:	bl	401cc0 <fputs@plt>
  402b4c:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402b50:	add	x1, x1, #0x113
  402b54:	mov	w2, #0x5                   	// #5
  402b58:	mov	x0, xzr
  402b5c:	bl	402120 <dcgettext@plt>
  402b60:	mov	x1, x19
  402b64:	bl	401cc0 <fputs@plt>
  402b68:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402b6c:	add	x1, x1, #0x141
  402b70:	mov	w2, #0x5                   	// #5
  402b74:	mov	x0, xzr
  402b78:	bl	402120 <dcgettext@plt>
  402b7c:	mov	x1, x19
  402b80:	bl	401cc0 <fputs@plt>
  402b84:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402b88:	add	x1, x1, #0x178
  402b8c:	mov	w2, #0x5                   	// #5
  402b90:	mov	x0, xzr
  402b94:	bl	402120 <dcgettext@plt>
  402b98:	mov	x1, x19
  402b9c:	bl	401cc0 <fputs@plt>
  402ba0:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402ba4:	add	x1, x1, #0x1ad
  402ba8:	mov	w2, #0x5                   	// #5
  402bac:	mov	x0, xzr
  402bb0:	bl	402120 <dcgettext@plt>
  402bb4:	mov	x1, x19
  402bb8:	bl	401cc0 <fputs@plt>
  402bbc:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402bc0:	add	x1, x1, #0x1df
  402bc4:	mov	w2, #0x5                   	// #5
  402bc8:	mov	x0, xzr
  402bcc:	bl	402120 <dcgettext@plt>
  402bd0:	mov	x1, x19
  402bd4:	bl	401cc0 <fputs@plt>
  402bd8:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402bdc:	add	x1, x1, #0x210
  402be0:	mov	w2, #0x5                   	// #5
  402be4:	mov	x0, xzr
  402be8:	bl	402120 <dcgettext@plt>
  402bec:	mov	x1, x19
  402bf0:	bl	401cc0 <fputs@plt>
  402bf4:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402bf8:	add	x1, x1, #0x24d
  402bfc:	mov	w2, #0x5                   	// #5
  402c00:	mov	x0, xzr
  402c04:	bl	402120 <dcgettext@plt>
  402c08:	mov	x1, x19
  402c0c:	bl	401cc0 <fputs@plt>
  402c10:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402c14:	add	x1, x1, #0x286
  402c18:	mov	w2, #0x5                   	// #5
  402c1c:	mov	x0, xzr
  402c20:	bl	402120 <dcgettext@plt>
  402c24:	mov	x1, x19
  402c28:	bl	401cc0 <fputs@plt>
  402c2c:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402c30:	add	x1, x1, #0x2b6
  402c34:	mov	w2, #0x5                   	// #5
  402c38:	mov	x0, xzr
  402c3c:	bl	402120 <dcgettext@plt>
  402c40:	mov	x1, x19
  402c44:	bl	401cc0 <fputs@plt>
  402c48:	mov	w0, #0xa                   	// #10
  402c4c:	mov	x1, x19
  402c50:	bl	401db0 <fputc@plt>
  402c54:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402c58:	add	x1, x1, #0x300
  402c5c:	mov	w2, #0x5                   	// #5
  402c60:	mov	x0, xzr
  402c64:	bl	402120 <dcgettext@plt>
  402c68:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402c6c:	mov	x19, x0
  402c70:	add	x1, x1, #0x321
  402c74:	mov	w2, #0x5                   	// #5
  402c78:	mov	x0, xzr
  402c7c:	bl	402120 <dcgettext@plt>
  402c80:	mov	x4, x0
  402c84:	adrp	x0, 406000 <ferror@plt+0x3e00>
  402c88:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402c8c:	adrp	x3, 406000 <ferror@plt+0x3e00>
  402c90:	add	x0, x0, #0x2e3
  402c94:	add	x1, x1, #0x2f4
  402c98:	add	x3, x3, #0x312
  402c9c:	mov	x2, x19
  402ca0:	bl	402190 <printf@plt>
  402ca4:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402ca8:	add	x1, x1, #0x331
  402cac:	mov	w2, #0x5                   	// #5
  402cb0:	mov	x0, xzr
  402cb4:	bl	402120 <dcgettext@plt>
  402cb8:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402cbc:	add	x1, x1, #0x34c
  402cc0:	bl	402190 <printf@plt>
  402cc4:	mov	w0, wzr
  402cc8:	bl	401cd0 <exit@plt>
  402ccc:	sub	sp, sp, #0xe0
  402cd0:	stp	x29, x30, [sp, #128]
  402cd4:	stp	x26, x25, [sp, #160]
  402cd8:	stp	x24, x23, [sp, #176]
  402cdc:	stp	x22, x21, [sp, #192]
  402ce0:	stp	x20, x19, [sp, #208]
  402ce4:	add	x29, sp, #0x80
  402ce8:	mov	x20, x5
  402cec:	mov	x21, x4
  402cf0:	mov	x24, x3
  402cf4:	mov	x22, x2
  402cf8:	mov	w23, w1
  402cfc:	mov	x25, x0
  402d00:	orr	w26, w1, #0x1
  402d04:	str	x27, [sp, #144]
  402d08:	stur	wzr, [x29, #-4]
  402d0c:	cbnz	x4, 402d44 <ferror@plt+0xb44>
  402d10:	cmp	w26, #0x5
  402d14:	b.ne	402d44 <ferror@plt+0xb44>  // b.any
  402d18:	cbz	x20, 402d34 <ferror@plt+0xb34>
  402d1c:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402d20:	add	x1, x1, #0x355
  402d24:	mov	w2, #0x5                   	// #5
  402d28:	mov	x0, xzr
  402d2c:	bl	402120 <dcgettext@plt>
  402d30:	str	x0, [x20]
  402d34:	bl	4021b0 <__errno_location@plt>
  402d38:	mov	w8, #0x16                  	// #22
  402d3c:	str	w8, [x0]
  402d40:	b	402e80 <ferror@plt+0xc80>
  402d44:	mov	w0, #0x1                   	// #1
  402d48:	mov	w1, #0x1                   	// #1
  402d4c:	mov	w2, wzr
  402d50:	mov	w27, #0x1                   	// #1
  402d54:	bl	4020c0 <socket@plt>
  402d58:	tbnz	w0, #31, 402dd4 <ferror@plt+0xbd4>
  402d5c:	mov	w19, w0
  402d60:	mov	x0, x25
  402d64:	strh	w27, [sp, #8]
  402d68:	bl	401cb0 <strlen@plt>
  402d6c:	cmp	x0, #0x6c
  402d70:	b.cs	402f20 <ferror@plt+0xd20>  // b.hs, b.nlast
  402d74:	add	x8, sp, #0x8
  402d78:	orr	x0, x8, #0x2
  402d7c:	mov	x1, x25
  402d80:	bl	403884 <ferror@plt+0x1684>
  402d84:	add	x1, sp, #0x8
  402d88:	mov	w2, #0x6e                  	// #110
  402d8c:	mov	w0, w19
  402d90:	bl	402060 <connect@plt>
  402d94:	tbnz	w0, #31, 402df4 <ferror@plt+0xbf4>
  402d98:	cmp	w23, #0x5
  402d9c:	b.ne	402db8 <ferror@plt+0xbb8>  // b.any
  402da0:	ldrsw	x9, [x21]
  402da4:	sub	x8, x24, #0x4
  402da8:	cmp	x8, x9, lsl #4
  402dac:	b.cs	402db8 <ferror@plt+0xbb8>  // b.hs, b.nlast
  402db0:	lsr	x8, x8, #4
  402db4:	str	w8, [x21]
  402db8:	cmp	w26, #0x5
  402dbc:	strb	w23, [x29, #24]
  402dc0:	b.ne	402e04 <ferror@plt+0xc04>  // b.any
  402dc4:	ldr	w8, [x21]
  402dc8:	mov	w2, #0x5                   	// #5
  402dcc:	stur	w8, [x29, #25]
  402dd0:	b	402e08 <ferror@plt+0xc08>
  402dd4:	cbz	x20, 402e80 <ferror@plt+0xc80>
  402dd8:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402ddc:	add	x1, x1, #0x6d5
  402de0:	mov	w2, #0x5                   	// #5
  402de4:	mov	x0, xzr
  402de8:	bl	402120 <dcgettext@plt>
  402dec:	str	x0, [x20]
  402df0:	b	402e80 <ferror@plt+0xc80>
  402df4:	cbz	x20, 402e78 <ferror@plt+0xc78>
  402df8:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402dfc:	add	x1, x1, #0x3ef
  402e00:	b	402e68 <ferror@plt+0xc68>
  402e04:	mov	w2, #0x1                   	// #1
  402e08:	add	x1, x29, #0x18
  402e0c:	mov	w0, w19
  402e10:	bl	4038a0 <ferror@plt+0x16a0>
  402e14:	tbnz	w0, #31, 402e4c <ferror@plt+0xc4c>
  402e18:	sub	x1, x29, #0x4
  402e1c:	mov	w2, #0x4                   	// #4
  402e20:	mov	w0, w19
  402e24:	bl	403944 <ferror@plt+0x1744>
  402e28:	tbnz	x0, #63, 402e5c <ferror@plt+0xc5c>
  402e2c:	ldursw	x25, [x29, #-4]
  402e30:	tbnz	w25, #31, 402e3c <ferror@plt+0xc3c>
  402e34:	cmp	x25, x24
  402e38:	b.ls	402ea8 <ferror@plt+0xca8>  // b.plast
  402e3c:	cbz	x20, 402e78 <ferror@plt+0xc78>
  402e40:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402e44:	add	x1, x1, #0x408
  402e48:	b	402e68 <ferror@plt+0xc68>
  402e4c:	cbz	x20, 402e78 <ferror@plt+0xc78>
  402e50:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402e54:	add	x1, x1, #0x3f7
  402e58:	b	402e68 <ferror@plt+0xc68>
  402e5c:	cbz	x20, 402e78 <ferror@plt+0xc78>
  402e60:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402e64:	add	x1, x1, #0x3fd
  402e68:	mov	w2, #0x5                   	// #5
  402e6c:	mov	x0, xzr
  402e70:	bl	402120 <dcgettext@plt>
  402e74:	str	x0, [x20]
  402e78:	mov	w0, w19
  402e7c:	bl	401f30 <close@plt>
  402e80:	mov	w20, #0xffffffff            	// #-1
  402e84:	mov	w0, w20
  402e88:	ldp	x20, x19, [sp, #208]
  402e8c:	ldp	x22, x21, [sp, #192]
  402e90:	ldp	x24, x23, [sp, #176]
  402e94:	ldp	x26, x25, [sp, #160]
  402e98:	ldr	x27, [sp, #144]
  402e9c:	ldp	x29, x30, [sp, #128]
  402ea0:	add	sp, sp, #0xe0
  402ea4:	ret
  402ea8:	mov	w0, w19
  402eac:	mov	x1, x22
  402eb0:	mov	x2, x25
  402eb4:	bl	403944 <ferror@plt+0x1744>
  402eb8:	cmp	w23, #0x4
  402ebc:	mov	x20, x0
  402ec0:	b.ne	402ee8 <ferror@plt+0xce8>  // b.any
  402ec4:	cmp	x20, #0x1
  402ec8:	b.lt	402ee8 <ferror@plt+0xce8>  // b.tstop
  402ecc:	cmp	w25, #0x14
  402ed0:	b.lt	402ee0 <ferror@plt+0xce0>  // b.tstop
  402ed4:	ldr	w8, [x21]
  402ed8:	str	w8, [x22, #16]
  402edc:	b	402ee8 <ferror@plt+0xce8>
  402ee0:	mov	w8, #0xffffffff            	// #-1
  402ee4:	str	w8, [x21]
  402ee8:	cmp	w23, #0x5
  402eec:	b.ne	402f14 <ferror@plt+0xd14>  // b.any
  402ef0:	cmp	x20, #0x1
  402ef4:	b.lt	402f14 <ferror@plt+0xd14>  // b.tstop
  402ef8:	cmp	w25, #0x4
  402efc:	b.lt	402f0c <ferror@plt+0xd0c>  // b.tstop
  402f00:	ldr	w8, [x21]
  402f04:	str	w8, [x22]
  402f08:	b	402f14 <ferror@plt+0xd14>
  402f0c:	mov	w8, #0xffffffff            	// #-1
  402f10:	str	w8, [x21]
  402f14:	mov	w0, w19
  402f18:	bl	401f30 <close@plt>
  402f1c:	b	402e84 <ferror@plt+0xc84>
  402f20:	adrp	x0, 406000 <ferror@plt+0x3e00>
  402f24:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402f28:	adrp	x3, 406000 <ferror@plt+0x3e00>
  402f2c:	add	x0, x0, #0x363
  402f30:	add	x1, x1, #0x393
  402f34:	add	x3, x3, #0x3a6
  402f38:	mov	w2, #0x79                  	// #121
  402f3c:	bl	4021a0 <__assert_fail@plt>
  402f40:	stp	x29, x30, [sp, #-32]!
  402f44:	adrp	x1, 406000 <ferror@plt+0x3e00>
  402f48:	str	x19, [sp, #16]
  402f4c:	mov	w19, w0
  402f50:	add	x1, x1, #0x41c
  402f54:	mov	w2, #0x5                   	// #5
  402f58:	mov	x0, xzr
  402f5c:	mov	x29, sp
  402f60:	bl	402120 <dcgettext@plt>
  402f64:	mov	x1, x0
  402f68:	mov	w0, #0x1                   	// #1
  402f6c:	mov	w2, w19
  402f70:	bl	402150 <errx@plt>
  402f74:	stp	x29, x30, [sp, #-96]!
  402f78:	stp	x28, x27, [sp, #16]
  402f7c:	stp	x26, x25, [sp, #32]
  402f80:	stp	x24, x23, [sp, #48]
  402f84:	stp	x22, x21, [sp, #64]
  402f88:	stp	x20, x19, [sp, #80]
  402f8c:	mov	x29, sp
  402f90:	sub	sp, sp, #0x570
  402f94:	stur	wzr, [x29, #-136]
  402f98:	ldrb	w8, [x2, #20]
  402f9c:	mov	x19, x2
  402fa0:	mov	w20, wzr
  402fa4:	tbnz	w8, #3, 4030c8 <ferror@plt+0xec8>
  402fa8:	adrp	x2, 403000 <ferror@plt+0xe00>
  402fac:	mov	x21, x1
  402fb0:	mov	x22, x0
  402fb4:	movi	v0.2d, #0x0
  402fb8:	mov	w8, #0x1e                  	// #30
  402fbc:	add	x2, x2, #0xa34
  402fc0:	sub	x0, x29, #0x80
  402fc4:	add	x1, sp, #0x10
  402fc8:	stp	q0, q0, [sp, #16]
  402fcc:	str	x8, [sp, #32]
  402fd0:	bl	403f10 <ferror@plt+0x1d10>
  402fd4:	cbnz	w0, 403670 <ferror@plt+0x1470>
  402fd8:	cbz	x21, 402ff0 <ferror@plt+0xdf0>
  402fdc:	mov	x0, x19
  402fe0:	mov	x1, x21
  402fe4:	bl	403a70 <ferror@plt+0x1870>
  402fe8:	mov	w23, w0
  402fec:	b	402ff4 <ferror@plt+0xdf4>
  402ff0:	mov	w23, #0xffffffff            	// #-1
  402ff4:	add	x2, sp, #0xd0
  402ff8:	mov	w3, #0x400                 	// #1024
  402ffc:	mov	x0, x22
  403000:	mov	w1, wzr
  403004:	mov	x4, xzr
  403008:	mov	x5, xzr
  40300c:	bl	402ccc <ferror@plt+0xacc>
  403010:	mov	w20, w0
  403014:	sub	x0, x29, #0x80
  403018:	bl	403ffc <ferror@plt+0x1dfc>
  40301c:	ldrb	w8, [x19, #20]
  403020:	cmp	w20, #0x1
  403024:	b.ge	40367c <ferror@plt+0x147c>  // b.tcont
  403028:	mov	w9, #0x1                   	// #1
  40302c:	bic	w9, w9, w8, lsr #2
  403030:	tst	w8, #0x1
  403034:	csinc	w2, w9, wzr, ne  // ne = any
  403038:	mov	x0, x19
  40303c:	mov	x1, x22
  403040:	bl	403b54 <ferror@plt+0x1954>
  403044:	mov	w1, #0x1000                	// #4096
  403048:	mov	w20, w0
  40304c:	bl	401d20 <listen@plt>
  403050:	ldrb	w8, [x19, #20]
  403054:	tbnz	w0, #31, 4036a0 <ferror@plt+0x14a0>
  403058:	mov	w9, #0x5                   	// #5
  40305c:	tst	w8, w9
  403060:	b.eq	40306c <ferror@plt+0xe6c>  // b.none
  403064:	cbnz	x21, 403074 <ferror@plt+0xe74>
  403068:	b	4030c8 <ferror@plt+0xec8>
  40306c:	bl	403c9c <ferror@plt+0x1a9c>
  403070:	cbz	x21, 4030c8 <ferror@plt+0xec8>
  403074:	bl	401e40 <getpid@plt>
  403078:	adrp	x1, 406000 <ferror@plt+0x3e00>
  40307c:	mov	w2, w0
  403080:	add	x1, x1, #0x4a3
  403084:	add	x0, sp, #0xd0
  403088:	bl	401d90 <sprintf@plt>
  40308c:	mov	w0, w23
  403090:	mov	x1, xzr
  403094:	bl	402130 <ftruncate@plt>
  403098:	cbnz	w0, 4036c8 <ferror@plt+0x14c8>
  40309c:	add	x0, sp, #0xd0
  4030a0:	bl	401cb0 <strlen@plt>
  4030a4:	mov	x2, x0
  4030a8:	add	x1, sp, #0xd0
  4030ac:	mov	w0, w23
  4030b0:	bl	4038a0 <ferror@plt+0x16a0>
  4030b4:	cmp	w23, #0x2
  4030b8:	b.lt	4030c8 <ferror@plt+0xec8>  // b.tstop
  4030bc:	mov	w0, w23
  4030c0:	bl	403cec <ferror@plt+0x1aec>
  4030c4:	cbnz	w0, 4036d4 <ferror@plt+0x14d4>
  4030c8:	ldrb	w8, [x19, #20]
  4030cc:	tbz	w8, #3, 4030ec <ferror@plt+0xeec>
  4030d0:	mov	w0, wzr
  4030d4:	bl	401e90 <sd_listen_fds@plt>
  4030d8:	tbnz	w0, #31, 4036f8 <ferror@plt+0x14f8>
  4030dc:	cbz	w0, 403724 <ferror@plt+0x1524>
  4030e0:	cmp	w0, #0x2
  4030e4:	b.ge	403730 <ferror@plt+0x1530>  // b.tcont
  4030e8:	mov	w20, #0x3                   	// #3
  4030ec:	add	x0, sp, #0x10
  4030f0:	bl	401ea0 <sigemptyset@plt>
  4030f4:	add	x0, sp, #0x10
  4030f8:	mov	w1, #0x1                   	// #1
  4030fc:	bl	402160 <sigaddset@plt>
  403100:	add	x0, sp, #0x10
  403104:	mov	w1, #0x2                   	// #2
  403108:	bl	402160 <sigaddset@plt>
  40310c:	add	x0, sp, #0x10
  403110:	mov	w1, #0xf                   	// #15
  403114:	bl	402160 <sigaddset@plt>
  403118:	add	x0, sp, #0x10
  40311c:	mov	w1, #0xe                   	// #14
  403120:	bl	402160 <sigaddset@plt>
  403124:	add	x0, sp, #0x10
  403128:	mov	w1, #0xd                   	// #13
  40312c:	bl	402160 <sigaddset@plt>
  403130:	add	x1, sp, #0x10
  403134:	mov	w0, wzr
  403138:	mov	x2, xzr
  40313c:	bl	401d30 <sigprocmask@plt>
  403140:	add	x1, sp, #0x10
  403144:	mov	w0, #0xffffffff            	// #-1
  403148:	mov	w2, wzr
  40314c:	bl	401d00 <signalfd@plt>
  403150:	tbnz	w0, #31, 403664 <ferror@plt+0x1464>
  403154:	mov	w8, #0x19                  	// #25
  403158:	add	x9, sp, #0xd0
  40315c:	adrp	x26, 405000 <ferror@plt+0x2e00>
  403160:	adrp	x23, 406000 <ferror@plt+0x3e00>
  403164:	mov	w21, w0
  403168:	sub	x25, x29, #0x98
  40316c:	mov	w28, #0x3e8                 	// #1000
  403170:	mov	w24, #0x6e                  	// #110
  403174:	add	x26, x26, #0xae6
  403178:	strh	w8, [sp, #156]
  40317c:	strh	w8, [sp, #148]
  403180:	add	x8, x9, #0x4
  403184:	add	x23, x23, #0x5b0
  403188:	str	w0, [sp, #144]
  40318c:	str	w20, [sp, #152]
  403190:	str	x8, [sp, #8]
  403194:	b	4031a8 <ferror@plt+0xfa8>
  403198:	bl	4021b0 <__errno_location@plt>
  40319c:	ldr	w8, [x0]
  4031a0:	cmp	w8, #0xb
  4031a4:	b.ne	4035f8 <ferror@plt+0x13f8>  // b.any
  4031a8:	ldr	w8, [x19, #16]
  4031ac:	add	x0, sp, #0x90
  4031b0:	mov	w1, #0x2                   	// #2
  4031b4:	mul	w9, w8, w28
  4031b8:	cmp	w8, #0x0
  4031bc:	csinv	w2, w9, wzr, ne  // ne = any
  4031c0:	bl	401e80 <poll@plt>
  4031c4:	tbnz	w0, #31, 403198 <ferror@plt+0xf98>
  4031c8:	cbnz	w0, 4031d4 <ferror@plt+0xfd4>
  4031cc:	ldrb	w8, [x19, #20]
  4031d0:	tbnz	w8, #0, 40361c <ferror@plt+0x141c>
  4031d4:	ldrh	w8, [sp, #150]
  4031d8:	cbz	w8, 4031e8 <ferror@plt+0xfe8>
  4031dc:	mov	x0, x19
  4031e0:	mov	w1, w21
  4031e4:	bl	403d68 <ferror@plt+0x1b68>
  4031e8:	ldrh	w8, [sp, #158]
  4031ec:	cbz	w8, 4031a8 <ferror@plt+0xfa8>
  4031f0:	sub	x1, x29, #0x80
  4031f4:	sub	x2, x29, #0x84
  4031f8:	mov	w0, w20
  4031fc:	stur	w24, [x29, #-132]
  403200:	bl	401f10 <accept@plt>
  403204:	tbnz	w0, #31, 403294 <ferror@plt+0x1094>
  403208:	add	x1, sp, #0xcc
  40320c:	mov	w2, #0x1                   	// #1
  403210:	mov	w27, w0
  403214:	bl	402100 <read@plt>
  403218:	mov	x22, x0
  40321c:	cmp	w22, #0x1
  403220:	b.ne	4032b0 <ferror@plt+0x10b0>  // b.any
  403224:	ldrsb	w22, [sp, #204]
  403228:	and	w8, w22, #0xfffffffe
  40322c:	cmp	w8, #0x4
  403230:	b.ne	4032d0 <ferror@plt+0x10d0>  // b.any
  403234:	add	x1, sp, #0xa0
  403238:	mov	w2, #0x4                   	// #4
  40323c:	mov	w0, w27
  403240:	bl	403944 <ferror@plt+0x1744>
  403244:	cmp	x0, #0x4
  403248:	b.ne	403464 <ferror@plt+0x1264>  // b.any
  40324c:	ldrb	w8, [x19, #20]
  403250:	tbz	w8, #0, 4032d8 <ferror@plt+0x10d8>
  403254:	adrp	x8, 417000 <ferror@plt+0x14e00>
  403258:	ldr	x25, [x8, #800]
  40325c:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403260:	mov	w2, #0x5                   	// #5
  403264:	mov	x0, xzr
  403268:	add	x1, x1, #0x5d4
  40326c:	bl	402120 <dcgettext@plt>
  403270:	ldr	w3, [sp, #160]
  403274:	mov	x1, x0
  403278:	mov	x0, x25
  40327c:	mov	w2, w22
  403280:	sub	x25, x29, #0x98
  403284:	bl	4021d0 <fprintf@plt>
  403288:	cmp	w22, #0x5
  40328c:	b.ls	4032e0 <ferror@plt+0x10e0>  // b.plast
  403290:	b	4034a8 <ferror@plt+0x12a8>
  403294:	bl	4021b0 <__errno_location@plt>
  403298:	ldr	w8, [x0]
  40329c:	cmp	w8, #0x4
  4032a0:	b.eq	4031a8 <ferror@plt+0xfa8>  // b.none
  4032a4:	cmp	w8, #0xb
  4032a8:	b.eq	4031a8 <ferror@plt+0xfa8>  // b.none
  4032ac:	b	403654 <ferror@plt+0x1454>
  4032b0:	mov	w2, #0x5                   	// #5
  4032b4:	mov	x0, xzr
  4032b8:	tbnz	w22, #31, 403300 <ferror@plt+0x1100>
  4032bc:	mov	x1, x23
  4032c0:	bl	402120 <dcgettext@plt>
  4032c4:	mov	w1, w22
  4032c8:	bl	4020f0 <warnx@plt>
  4032cc:	b	403464 <ferror@plt+0x1264>
  4032d0:	ldrb	w8, [x19, #20]
  4032d4:	tbnz	w8, #0, 403470 <ferror@plt+0x1270>
  4032d8:	cmp	w22, #0x5
  4032dc:	b.hi	4034a8 <ferror@plt+0x12a8>  // b.pmore
  4032e0:	adr	x8, 4032f0 <ferror@plt+0x10f0>
  4032e4:	ldrb	w9, [x26, x22]
  4032e8:	add	x8, x8, x9, lsl #2
  4032ec:	br	x8
  4032f0:	bl	401e40 <getpid@plt>
  4032f4:	mov	w2, w0
  4032f8:	add	x0, sp, #0xd0
  4032fc:	b	4033c0 <ferror@plt+0x11c0>
  403300:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403304:	add	x1, x1, #0x5a4
  403308:	bl	402120 <dcgettext@plt>
  40330c:	bl	401fe0 <warn@plt>
  403310:	b	403464 <ferror@plt+0x1264>
  403314:	sub	x0, x29, #0x98
  403318:	add	x1, sp, #0xa0
  40331c:	bl	401dc0 <__uuid_generate_time@plt>
  403320:	ldrb	w8, [x19, #20]
  403324:	tbnz	w8, #0, 4034e4 <ferror@plt+0x12e4>
  403328:	ldr	w8, [sp, #160]
  40332c:	ldr	q0, [x25]
  403330:	str	w8, [sp, #224]
  403334:	mov	w8, #0x14                  	// #20
  403338:	str	q0, [sp, #208]
  40333c:	stur	w8, [x29, #-136]
  403340:	b	403444 <ferror@plt+0x1244>
  403344:	mov	w8, #0x1                   	// #1
  403348:	sub	x0, x29, #0x98
  40334c:	add	x1, sp, #0xa0
  403350:	str	w8, [sp, #160]
  403354:	bl	401dc0 <__uuid_generate_time@plt>
  403358:	ldrb	w8, [x19, #20]
  40335c:	tbz	w8, #0, 4033a4 <ferror@plt+0x11a4>
  403360:	sub	x0, x29, #0x98
  403364:	add	x1, sp, #0xa4
  403368:	bl	401cf0 <uuid_unparse@plt>
  40336c:	adrp	x8, 417000 <ferror@plt+0x14e00>
  403370:	ldr	x22, [x8, #800]
  403374:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403378:	mov	w2, #0x5                   	// #5
  40337c:	mov	x0, xzr
  403380:	add	x1, x1, #0x5f5
  403384:	b	403558 <ferror@plt+0x1358>
  403388:	mov	w8, #0x1                   	// #1
  40338c:	sub	x0, x29, #0x98
  403390:	add	x1, sp, #0xa0
  403394:	str	w8, [sp, #160]
  403398:	bl	4020e0 <__uuid_generate_random@plt>
  40339c:	ldrb	w8, [x19, #20]
  4033a0:	tbnz	w8, #0, 403534 <ferror@plt+0x1334>
  4033a4:	ldr	q0, [x25]
  4033a8:	mov	w8, #0x10                  	// #16
  4033ac:	stur	w8, [x29, #-136]
  4033b0:	str	q0, [sp, #208]
  4033b4:	b	403444 <ferror@plt+0x1244>
  4033b8:	add	x0, sp, #0xd0
  4033bc:	mov	w2, #0x5                   	// #5
  4033c0:	adrp	x1, 406000 <ferror@plt+0x3e00>
  4033c4:	add	x1, x1, #0x5d1
  4033c8:	bl	401d90 <sprintf@plt>
  4033cc:	add	x0, sp, #0xd0
  4033d0:	bl	401cb0 <strlen@plt>
  4033d4:	add	w8, w0, #0x1
  4033d8:	stur	w8, [x29, #-136]
  4033dc:	b	403444 <ferror@plt+0x1244>
  4033e0:	ldr	w8, [sp, #160]
  4033e4:	tbz	w8, #31, 4033f0 <ferror@plt+0x11f0>
  4033e8:	mov	w8, #0x1                   	// #1
  4033ec:	str	w8, [sp, #160]
  4033f0:	ldr	w8, [sp, #160]
  4033f4:	cmp	w8, #0x3e9
  4033f8:	b.lt	403400 <ferror@plt+0x1200>  // b.tstop
  4033fc:	str	w28, [sp, #160]
  403400:	ldrsw	x8, [sp, #160]
  403404:	lsl	x8, x8, #4
  403408:	cmp	x8, #0x3fd
  40340c:	b.cc	403418 <ferror@plt+0x1218>  // b.lo, b.ul, b.last
  403410:	mov	w8, #0x3f                  	// #63
  403414:	str	w8, [sp, #160]
  403418:	ldr	x0, [sp, #8]
  40341c:	add	x1, sp, #0xa0
  403420:	bl	4020e0 <__uuid_generate_random@plt>
  403424:	ldrb	w8, [x19, #20]
  403428:	tbnz	w8, #0, 403570 <ferror@plt+0x1370>
  40342c:	ldr	w8, [sp, #160]
  403430:	mov	w9, #0x4                   	// #4
  403434:	sub	x25, x29, #0x98
  403438:	bfi	w9, w8, #4, #28
  40343c:	stur	w9, [x29, #-136]
  403440:	str	w8, [sp, #208]
  403444:	sub	x1, x29, #0x88
  403448:	mov	w2, #0x4                   	// #4
  40344c:	mov	w0, w27
  403450:	bl	4038a0 <ferror@plt+0x16a0>
  403454:	ldursw	x2, [x29, #-136]
  403458:	add	x1, sp, #0xd0
  40345c:	mov	w0, w27
  403460:	bl	4038a0 <ferror@plt+0x16a0>
  403464:	mov	w0, w27
  403468:	bl	401f30 <close@plt>
  40346c:	b	4031a8 <ferror@plt+0xfa8>
  403470:	adrp	x8, 417000 <ferror@plt+0x14e00>
  403474:	ldr	x25, [x8, #800]
  403478:	adrp	x1, 406000 <ferror@plt+0x3e00>
  40347c:	mov	w2, #0x5                   	// #5
  403480:	mov	x0, xzr
  403484:	add	x1, x1, #0x683
  403488:	bl	402120 <dcgettext@plt>
  40348c:	mov	x1, x0
  403490:	mov	x0, x25
  403494:	mov	w2, w22
  403498:	sub	x25, x29, #0x98
  40349c:	bl	4021d0 <fprintf@plt>
  4034a0:	cmp	w22, #0x5
  4034a4:	b.ls	4032e0 <ferror@plt+0x10e0>  // b.plast
  4034a8:	ldrb	w8, [x19, #20]
  4034ac:	tbz	w8, #0, 403464 <ferror@plt+0x1264>
  4034b0:	adrp	x8, 417000 <ferror@plt+0x14e00>
  4034b4:	ldr	x25, [x8, #800]
  4034b8:	adrp	x1, 406000 <ferror@plt+0x3e00>
  4034bc:	mov	w2, #0x5                   	// #5
  4034c0:	mov	x0, xzr
  4034c4:	add	x1, x1, #0x67b
  4034c8:	bl	402120 <dcgettext@plt>
  4034cc:	mov	x1, x0
  4034d0:	mov	x0, x25
  4034d4:	mov	w2, w22
  4034d8:	sub	x25, x29, #0x98
  4034dc:	bl	4021d0 <fprintf@plt>
  4034e0:	b	403464 <ferror@plt+0x1264>
  4034e4:	sub	x0, x29, #0x98
  4034e8:	add	x1, sp, #0xa4
  4034ec:	bl	401cf0 <uuid_unparse@plt>
  4034f0:	ldrsw	x8, [sp, #160]
  4034f4:	adrp	x9, 417000 <ferror@plt+0x14e00>
  4034f8:	ldr	x22, [x9, #800]
  4034fc:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403500:	add	x1, x1, #0x629
  403504:	sub	x3, x8, #0x1
  403508:	mov	w4, #0x5                   	// #5
  40350c:	mov	x0, xzr
  403510:	mov	x2, x1
  403514:	bl	4020b0 <dcngettext@plt>
  403518:	ldr	w8, [sp, #160]
  40351c:	mov	x1, x0
  403520:	add	x2, sp, #0xa4
  403524:	mov	x0, x22
  403528:	sub	w3, w8, #0x1
  40352c:	bl	4021d0 <fprintf@plt>
  403530:	b	403328 <ferror@plt+0x1128>
  403534:	sub	x0, x29, #0x98
  403538:	add	x1, sp, #0xa4
  40353c:	bl	401cf0 <uuid_unparse@plt>
  403540:	adrp	x8, 417000 <ferror@plt+0x14e00>
  403544:	ldr	x22, [x8, #800]
  403548:	adrp	x1, 406000 <ferror@plt+0x3e00>
  40354c:	mov	w2, #0x5                   	// #5
  403550:	mov	x0, xzr
  403554:	add	x1, x1, #0x60e
  403558:	bl	402120 <dcgettext@plt>
  40355c:	mov	x1, x0
  403560:	add	x2, sp, #0xa4
  403564:	mov	x0, x22
  403568:	bl	4021d0 <fprintf@plt>
  40356c:	b	4033a4 <ferror@plt+0x11a4>
  403570:	adrp	x8, 417000 <ferror@plt+0x14e00>
  403574:	ldrsw	x3, [sp, #160]
  403578:	ldr	x22, [x8, #800]
  40357c:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403580:	adrp	x2, 406000 <ferror@plt+0x3e00>
  403584:	mov	w4, #0x5                   	// #5
  403588:	mov	x0, xzr
  40358c:	add	x1, x1, #0x652
  403590:	add	x2, x2, #0x666
  403594:	bl	4020b0 <dcngettext@plt>
  403598:	ldr	w2, [sp, #160]
  40359c:	mov	x1, x0
  4035a0:	mov	x0, x22
  4035a4:	bl	4021d0 <fprintf@plt>
  4035a8:	ldr	w8, [sp, #160]
  4035ac:	cmp	w8, #0x1
  4035b0:	b.lt	40342c <ferror@plt+0x122c>  // b.tstop
  4035b4:	ldr	x22, [sp, #8]
  4035b8:	mov	w25, wzr
  4035bc:	add	x1, sp, #0xa4
  4035c0:	mov	x0, x22
  4035c4:	bl	401cf0 <uuid_unparse@plt>
  4035c8:	adrp	x8, 417000 <ferror@plt+0x14e00>
  4035cc:	ldr	x0, [x8, #800]
  4035d0:	adrp	x1, 405000 <ferror@plt+0x2e00>
  4035d4:	add	x2, sp, #0xa4
  4035d8:	add	x1, x1, #0xfc2
  4035dc:	bl	4021d0 <fprintf@plt>
  4035e0:	ldr	w8, [sp, #160]
  4035e4:	add	w25, w25, #0x1
  4035e8:	add	x22, x22, #0x10
  4035ec:	cmp	w25, w8
  4035f0:	b.ge	40342c <ferror@plt+0x122c>  // b.tcont
  4035f4:	b	4035bc <ferror@plt+0x13bc>
  4035f8:	adrp	x1, 406000 <ferror@plt+0x3e00>
  4035fc:	add	x1, x1, #0x57f
  403600:	mov	w2, #0x5                   	// #5
  403604:	mov	x0, xzr
  403608:	bl	402120 <dcgettext@plt>
  40360c:	bl	401fe0 <warn@plt>
  403610:	mov	w1, #0x1                   	// #1
  403614:	mov	x0, x19
  403618:	bl	403d24 <ferror@plt+0x1b24>
  40361c:	adrp	x8, 417000 <ferror@plt+0x14e00>
  403620:	ldr	x20, [x8, #800]
  403624:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403628:	add	x1, x1, #0x58b
  40362c:	mov	w2, #0x5                   	// #5
  403630:	mov	x0, xzr
  403634:	bl	402120 <dcgettext@plt>
  403638:	ldr	w2, [x19, #16]
  40363c:	mov	x1, x0
  403640:	mov	x0, x20
  403644:	bl	4021d0 <fprintf@plt>
  403648:	mov	x0, x19
  40364c:	mov	w1, wzr
  403650:	bl	403d24 <ferror@plt+0x1b24>
  403654:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403658:	add	x1, x1, #0x59d
  40365c:	mov	w0, #0x1                   	// #1
  403660:	bl	4021e0 <err@plt>
  403664:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403668:	add	x1, x1, #0x565
  40366c:	b	40370c <ferror@plt+0x150c>
  403670:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403674:	add	x1, x1, #0x443
  403678:	b	40370c <ferror@plt+0x150c>
  40367c:	tbnz	w8, #1, 4036c0 <ferror@plt+0x14c0>
  403680:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403684:	add	x1, x1, #0x457
  403688:	mov	w2, #0x5                   	// #5
  40368c:	mov	x0, xzr
  403690:	bl	402120 <dcgettext@plt>
  403694:	add	x1, sp, #0xd0
  403698:	bl	4020f0 <warnx@plt>
  40369c:	b	4036c0 <ferror@plt+0x14c0>
  4036a0:	tbnz	w8, #1, 4036c0 <ferror@plt+0x14c0>
  4036a4:	adrp	x1, 406000 <ferror@plt+0x3e00>
  4036a8:	add	x1, x1, #0x481
  4036ac:	mov	w2, #0x5                   	// #5
  4036b0:	mov	x0, xzr
  4036b4:	bl	402120 <dcgettext@plt>
  4036b8:	mov	x1, x22
  4036bc:	bl	401fe0 <warn@plt>
  4036c0:	mov	w0, #0x1                   	// #1
  4036c4:	bl	401cd0 <exit@plt>
  4036c8:	adrp	x1, 406000 <ferror@plt+0x3e00>
  4036cc:	add	x1, x1, #0x4a8
  4036d0:	b	4036dc <ferror@plt+0x14dc>
  4036d4:	adrp	x1, 406000 <ferror@plt+0x3e00>
  4036d8:	add	x1, x1, #0x4c4
  4036dc:	mov	w2, #0x5                   	// #5
  4036e0:	mov	x0, xzr
  4036e4:	bl	402120 <dcgettext@plt>
  4036e8:	mov	x1, x0
  4036ec:	mov	w0, #0x1                   	// #1
  4036f0:	mov	x2, x21
  4036f4:	bl	4021e0 <err@plt>
  4036f8:	neg	w19, w0
  4036fc:	bl	4021b0 <__errno_location@plt>
  403700:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403704:	str	w19, [x0]
  403708:	add	x1, x1, #0x4d5
  40370c:	mov	w2, #0x5                   	// #5
  403710:	mov	x0, xzr
  403714:	bl	402120 <dcgettext@plt>
  403718:	mov	x1, x0
  40371c:	mov	w0, #0x1                   	// #1
  403720:	bl	4021e0 <err@plt>
  403724:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403728:	add	x1, x1, #0x4ec
  40372c:	b	403738 <ferror@plt+0x1538>
  403730:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403734:	add	x1, x1, #0x52e
  403738:	mov	w2, #0x5                   	// #5
  40373c:	mov	x0, xzr
  403740:	bl	402120 <dcgettext@plt>
  403744:	mov	x1, x0
  403748:	mov	w0, #0x1                   	// #1
  40374c:	bl	402150 <errx@plt>
  403750:	stp	x29, x30, [sp, #-32]!
  403754:	adrp	x8, 417000 <ferror@plt+0x14e00>
  403758:	ldr	x0, [x8, #816]
  40375c:	str	x19, [sp, #16]
  403760:	mov	x29, sp
  403764:	bl	4037cc <ferror@plt+0x15cc>
  403768:	cbz	w0, 40377c <ferror@plt+0x157c>
  40376c:	bl	4021b0 <__errno_location@plt>
  403770:	ldr	w8, [x0]
  403774:	cmp	w8, #0x20
  403778:	b.ne	403798 <ferror@plt+0x1598>  // b.any
  40377c:	adrp	x8, 417000 <ferror@plt+0x14e00>
  403780:	ldr	x0, [x8, #800]
  403784:	bl	4037cc <ferror@plt+0x15cc>
  403788:	cbnz	w0, 4037b8 <ferror@plt+0x15b8>
  40378c:	ldr	x19, [sp, #16]
  403790:	ldp	x29, x30, [sp], #32
  403794:	ret
  403798:	adrp	x1, 406000 <ferror@plt+0x3e00>
  40379c:	add	x1, x1, #0xe
  4037a0:	mov	w2, #0x5                   	// #5
  4037a4:	mov	x0, xzr
  4037a8:	mov	w19, w8
  4037ac:	bl	402120 <dcgettext@plt>
  4037b0:	cbnz	w19, 4037c0 <ferror@plt+0x15c0>
  4037b4:	bl	4020f0 <warnx@plt>
  4037b8:	mov	w0, #0x1                   	// #1
  4037bc:	bl	401c90 <_exit@plt>
  4037c0:	bl	401fe0 <warn@plt>
  4037c4:	mov	w0, #0x1                   	// #1
  4037c8:	bl	401c90 <_exit@plt>
  4037cc:	stp	x29, x30, [sp, #-32]!
  4037d0:	stp	x20, x19, [sp, #16]
  4037d4:	mov	x29, sp
  4037d8:	mov	x20, x0
  4037dc:	bl	4021b0 <__errno_location@plt>
  4037e0:	mov	x19, x0
  4037e4:	str	wzr, [x0]
  4037e8:	mov	x0, x20
  4037ec:	bl	402200 <ferror@plt>
  4037f0:	cbnz	w0, 403800 <ferror@plt+0x1600>
  4037f4:	mov	x0, x20
  4037f8:	bl	4020d0 <fflush@plt>
  4037fc:	cbz	w0, 403818 <ferror@plt+0x1618>
  403800:	ldr	w8, [x19]
  403804:	cmp	w8, #0x9
  403808:	csetm	w0, ne  // ne = any
  40380c:	ldp	x20, x19, [sp, #16]
  403810:	ldp	x29, x30, [sp], #32
  403814:	ret
  403818:	mov	x0, x20
  40381c:	bl	401e10 <fileno@plt>
  403820:	tbnz	w0, #31, 403800 <ferror@plt+0x1600>
  403824:	bl	401ce0 <dup@plt>
  403828:	tbnz	w0, #31, 403800 <ferror@plt+0x1600>
  40382c:	bl	401f30 <close@plt>
  403830:	cbnz	w0, 403800 <ferror@plt+0x1600>
  403834:	b	40380c <ferror@plt+0x160c>
  403838:	cmp	w0, #0x70
  40383c:	b.ne	40384c <ferror@plt+0x164c>  // b.any
  403840:	adrp	x0, 405000 <ferror@plt+0x2e00>
  403844:	add	x0, x0, #0xdff
  403848:	ret
  40384c:	adrp	x9, 405000 <ferror@plt+0x2e00>
  403850:	mov	w8, w0
  403854:	add	x9, x9, #0xb10
  403858:	ldr	x0, [x9]
  40385c:	cbz	x0, 403870 <ferror@plt+0x1670>
  403860:	ldr	w10, [x9, #24]
  403864:	add	x9, x9, #0x20
  403868:	cmp	w10, w8
  40386c:	b.ne	403858 <ferror@plt+0x1658>  // b.any
  403870:	ret
  403874:	sub	w8, w0, #0x21
  403878:	cmp	w8, #0x5e
  40387c:	cset	w0, cc  // cc = lo, ul, last
  403880:	ret
  403884:	stp	x29, x30, [sp, #-16]!
  403888:	mov	w2, #0x6b                  	// #107
  40388c:	mov	x29, sp
  403890:	bl	402140 <strncpy@plt>
  403894:	strb	wzr, [x0, #107]
  403898:	ldp	x29, x30, [sp], #16
  40389c:	ret
  4038a0:	stp	x29, x30, [sp, #-48]!
  4038a4:	stp	x22, x21, [sp, #16]
  4038a8:	stp	x20, x19, [sp, #32]
  4038ac:	mov	x19, x2
  4038b0:	mov	x20, x1
  4038b4:	mov	w21, w0
  4038b8:	mov	x29, sp
  4038bc:	cbz	x19, 403930 <ferror@plt+0x1730>
  4038c0:	bl	4021b0 <__errno_location@plt>
  4038c4:	mov	x22, x0
  4038c8:	str	wzr, [x0]
  4038cc:	mov	w0, w21
  4038d0:	mov	x1, x20
  4038d4:	mov	x2, x19
  4038d8:	bl	401f60 <write@plt>
  4038dc:	cmp	x0, #0x1
  4038e0:	b.lt	40390c <ferror@plt+0x170c>  // b.tstop
  4038e4:	subs	x19, x19, x0
  4038e8:	add	x8, x20, x0
  4038ec:	csel	x20, x20, x8, eq  // eq = none
  4038f0:	ldr	w8, [x22]
  4038f4:	cmp	w8, #0xb
  4038f8:	b.ne	403900 <ferror@plt+0x1700>  // b.any
  4038fc:	bl	403a04 <ferror@plt+0x1804>
  403900:	mov	w8, #0x1                   	// #1
  403904:	tbnz	w8, #0, 4038bc <ferror@plt+0x16bc>
  403908:	b	403928 <ferror@plt+0x1728>
  40390c:	ldr	w8, [x22]
  403910:	cmp	w8, #0xb
  403914:	b.eq	4038f0 <ferror@plt+0x16f0>  // b.none
  403918:	cmp	w8, #0x4
  40391c:	b.eq	4038f0 <ferror@plt+0x16f0>  // b.none
  403920:	mov	w8, wzr
  403924:	tbnz	w8, #0, 4038bc <ferror@plt+0x16bc>
  403928:	mov	w0, #0xffffffff            	// #-1
  40392c:	b	403934 <ferror@plt+0x1734>
  403930:	mov	w0, wzr
  403934:	ldp	x20, x19, [sp, #32]
  403938:	ldp	x22, x21, [sp, #16]
  40393c:	ldp	x29, x30, [sp], #48
  403940:	ret
  403944:	stp	x29, x30, [sp, #-64]!
  403948:	stp	x22, x21, [sp, #32]
  40394c:	stp	x20, x19, [sp, #48]
  403950:	mov	x20, x1
  403954:	mov	w21, w0
  403958:	mov	x0, x1
  40395c:	mov	w1, wzr
  403960:	stp	x24, x23, [sp, #16]
  403964:	mov	x29, sp
  403968:	mov	x19, x2
  40396c:	bl	401ef0 <memset@plt>
  403970:	cmp	x19, #0x0
  403974:	cset	w23, eq  // eq = none
  403978:	mov	x22, xzr
  40397c:	cbz	x19, 4039ec <ferror@plt+0x17ec>
  403980:	mov	w24, #0x6                   	// #6
  403984:	mov	w0, w21
  403988:	mov	x1, x20
  40398c:	mov	x2, x19
  403990:	bl	402100 <read@plt>
  403994:	cmp	x0, #0x0
  403998:	b.gt	4039cc <ferror@plt+0x17cc>
  40399c:	tbz	x0, #63, 4039e4 <ferror@plt+0x17e4>
  4039a0:	bl	4021b0 <__errno_location@plt>
  4039a4:	ldr	w8, [x0]
  4039a8:	cmp	w8, #0xb
  4039ac:	b.eq	4039b8 <ferror@plt+0x17b8>  // b.none
  4039b0:	cmp	w8, #0x4
  4039b4:	b.ne	4039e4 <ferror@plt+0x17e4>  // b.any
  4039b8:	subs	w24, w24, #0x1
  4039bc:	b.eq	4039e4 <ferror@plt+0x17e4>  // b.none
  4039c0:	bl	403a04 <ferror@plt+0x1804>
  4039c4:	tbz	w23, #0, 403984 <ferror@plt+0x1784>
  4039c8:	b	4039ec <ferror@plt+0x17ec>
  4039cc:	subs	x19, x19, x0
  4039d0:	add	x20, x20, x0
  4039d4:	add	x22, x0, x22
  4039d8:	cset	w23, eq  // eq = none
  4039dc:	cbnz	x19, 403980 <ferror@plt+0x1780>
  4039e0:	b	4039ec <ferror@plt+0x17ec>
  4039e4:	cmp	x22, #0x0
  4039e8:	csinv	x22, x22, xzr, ne  // ne = any
  4039ec:	mov	x0, x22
  4039f0:	ldp	x20, x19, [sp, #48]
  4039f4:	ldp	x22, x21, [sp, #32]
  4039f8:	ldp	x24, x23, [sp, #16]
  4039fc:	ldp	x29, x30, [sp], #64
  403a00:	ret
  403a04:	sub	sp, sp, #0x20
  403a08:	mov	w8, #0xb280                	// #45696
  403a0c:	movk	w8, #0xee6, lsl #16
  403a10:	mov	x0, sp
  403a14:	mov	x1, xzr
  403a18:	stp	x29, x30, [sp, #16]
  403a1c:	add	x29, sp, #0x10
  403a20:	stp	xzr, x8, [sp]
  403a24:	bl	402040 <nanosleep@plt>
  403a28:	ldp	x29, x30, [sp, #16]
  403a2c:	add	sp, sp, #0x20
  403a30:	ret
  403a34:	stp	x29, x30, [sp, #-16]!
  403a38:	ldr	w8, [x1, #8]
  403a3c:	mov	x29, sp
  403a40:	cmn	w8, #0x2
  403a44:	b.eq	403a50 <ferror@plt+0x1850>  // b.none
  403a48:	ldp	x29, x30, [sp], #16
  403a4c:	ret
  403a50:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403a54:	add	x1, x1, #0x691
  403a58:	mov	w2, #0x5                   	// #5
  403a5c:	mov	x0, xzr
  403a60:	bl	402120 <dcgettext@plt>
  403a64:	mov	x1, x0
  403a68:	mov	w0, #0x1                   	// #1
  403a6c:	bl	402150 <errx@plt>
  403a70:	sub	sp, sp, #0x50
  403a74:	stp	x20, x19, [sp, #64]
  403a78:	mov	x19, x1
  403a7c:	mov	x20, x0
  403a80:	mov	w1, #0x42                  	// #66
  403a84:	mov	w2, #0x1b4                 	// #436
  403a88:	mov	x0, x19
  403a8c:	stp	x29, x30, [sp, #32]
  403a90:	stp	x22, x21, [sp, #48]
  403a94:	add	x29, sp, #0x20
  403a98:	bl	401e70 <open@plt>
  403a9c:	tbnz	w0, #31, 403b40 <ferror@plt+0x1940>
  403aa0:	mov	w8, #0x1                   	// #1
  403aa4:	mov	x2, sp
  403aa8:	mov	w1, #0x7                   	// #7
  403aac:	mov	w21, w0
  403ab0:	str	x19, [x20]
  403ab4:	stp	xzr, xzr, [sp, #8]
  403ab8:	str	w8, [sp]
  403abc:	str	wzr, [sp, #24]
  403ac0:	bl	4020a0 <fcntl@plt>
  403ac4:	tbnz	w0, #31, 403ae0 <ferror@plt+0x18e0>
  403ac8:	mov	w0, w21
  403acc:	ldp	x20, x19, [sp, #64]
  403ad0:	ldp	x22, x21, [sp, #48]
  403ad4:	ldp	x29, x30, [sp, #32]
  403ad8:	add	sp, sp, #0x50
  403adc:	ret
  403ae0:	bl	4021b0 <__errno_location@plt>
  403ae4:	mov	x22, x0
  403ae8:	b	403b00 <ferror@plt+0x1900>
  403aec:	mov	x2, sp
  403af0:	mov	w1, #0x7                   	// #7
  403af4:	mov	w0, w21
  403af8:	bl	4020a0 <fcntl@plt>
  403afc:	tbz	w0, #31, 403ac8 <ferror@plt+0x18c8>
  403b00:	ldr	w8, [x22]
  403b04:	cmp	w8, #0xb
  403b08:	b.eq	403aec <ferror@plt+0x18ec>  // b.none
  403b0c:	cmp	w8, #0x4
  403b10:	b.eq	403aec <ferror@plt+0x18ec>  // b.none
  403b14:	ldrb	w8, [x20, #20]
  403b18:	tbnz	w8, #1, 403b38 <ferror@plt+0x1938>
  403b1c:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403b20:	add	x1, x1, #0x6aa
  403b24:	mov	w2, #0x5                   	// #5
  403b28:	mov	x0, xzr
  403b2c:	bl	402120 <dcgettext@plt>
  403b30:	mov	x1, x19
  403b34:	bl	401fe0 <warn@plt>
  403b38:	mov	w0, #0x1                   	// #1
  403b3c:	bl	401cd0 <exit@plt>
  403b40:	ldrb	w8, [x20, #20]
  403b44:	tbnz	w8, #1, 403b38 <ferror@plt+0x1938>
  403b48:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403b4c:	add	x1, x1, #0x69b
  403b50:	b	403b24 <ferror@plt+0x1924>
  403b54:	sub	sp, sp, #0xa0
  403b58:	stp	x22, x21, [sp, #128]
  403b5c:	stp	x20, x19, [sp, #144]
  403b60:	mov	w22, w2
  403b64:	mov	x19, x1
  403b68:	mov	x20, x0
  403b6c:	mov	w0, #0x1                   	// #1
  403b70:	mov	w1, #0x1                   	// #1
  403b74:	mov	w2, wzr
  403b78:	stp	x29, x30, [sp, #112]
  403b7c:	add	x29, sp, #0x70
  403b80:	bl	4020c0 <socket@plt>
  403b84:	tbnz	w0, #31, 403c2c <ferror@plt+0x1a2c>
  403b88:	mov	w21, w0
  403b8c:	cbz	w22, 403bb8 <ferror@plt+0x19b8>
  403b90:	cmp	w21, #0x2
  403b94:	b.gt	403bb8 <ferror@plt+0x19b8>
  403b98:	mov	w0, w21
  403b9c:	bl	401ce0 <dup@plt>
  403ba0:	mov	w21, w0
  403ba4:	tbz	w0, #31, 403b8c <ferror@plt+0x198c>
  403ba8:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403bac:	add	x1, x1, #0x6dc
  403bb0:	mov	w0, #0x1                   	// #1
  403bb4:	bl	4021e0 <err@plt>
  403bb8:	mov	w8, #0x1                   	// #1
  403bbc:	mov	x0, x19
  403bc0:	strh	w8, [sp]
  403bc4:	bl	401cb0 <strlen@plt>
  403bc8:	cmp	x0, #0x6c
  403bcc:	b.cs	403c50 <ferror@plt+0x1a50>  // b.hs, b.nlast
  403bd0:	mov	x8, sp
  403bd4:	orr	x0, x8, #0x2
  403bd8:	mov	x1, x19
  403bdc:	bl	403884 <ferror@plt+0x1684>
  403be0:	mov	x0, x19
  403be4:	bl	4021c0 <unlink@plt>
  403be8:	mov	w0, wzr
  403bec:	bl	402170 <umask@plt>
  403bf0:	mov	w22, w0
  403bf4:	mov	x1, sp
  403bf8:	mov	w2, #0x6e                  	// #110
  403bfc:	mov	w0, w21
  403c00:	bl	401d80 <bind@plt>
  403c04:	tbnz	w0, #31, 403c70 <ferror@plt+0x1a70>
  403c08:	mov	w0, w22
  403c0c:	bl	402170 <umask@plt>
  403c10:	str	x19, [x20, #8]
  403c14:	mov	w0, w21
  403c18:	ldp	x20, x19, [sp, #144]
  403c1c:	ldp	x22, x21, [sp, #128]
  403c20:	ldp	x29, x30, [sp, #112]
  403c24:	add	sp, sp, #0xa0
  403c28:	ret
  403c2c:	ldrb	w8, [x20, #20]
  403c30:	tbnz	w8, #1, 403c94 <ferror@plt+0x1a94>
  403c34:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403c38:	add	x1, x1, #0x6b9
  403c3c:	mov	w2, #0x5                   	// #5
  403c40:	mov	x0, xzr
  403c44:	bl	402120 <dcgettext@plt>
  403c48:	bl	401fe0 <warn@plt>
  403c4c:	b	403c94 <ferror@plt+0x1a94>
  403c50:	adrp	x0, 406000 <ferror@plt+0x3e00>
  403c54:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403c58:	adrp	x3, 406000 <ferror@plt+0x3e00>
  403c5c:	add	x0, x0, #0x6e0
  403c60:	add	x1, x1, #0x393
  403c64:	add	x3, x3, #0x70f
  403c68:	mov	w2, #0xff                  	// #255
  403c6c:	bl	4021a0 <__assert_fail@plt>
  403c70:	ldrb	w8, [x20, #20]
  403c74:	tbnz	w8, #1, 403c94 <ferror@plt+0x1a94>
  403c78:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403c7c:	add	x1, x1, #0x74a
  403c80:	mov	w2, #0x5                   	// #5
  403c84:	mov	x0, xzr
  403c88:	bl	402120 <dcgettext@plt>
  403c8c:	mov	x1, x19
  403c90:	bl	401fe0 <warn@plt>
  403c94:	mov	w0, #0x1                   	// #1
  403c98:	bl	401cd0 <exit@plt>
  403c9c:	stp	x29, x30, [sp, #-16]!
  403ca0:	mov	w0, wzr
  403ca4:	mov	w1, wzr
  403ca8:	mov	x29, sp
  403cac:	bl	401d40 <daemon@plt>
  403cb0:	cbnz	w0, 403ccc <ferror@plt+0x1acc>
  403cb4:	bl	401d60 <geteuid@plt>
  403cb8:	mov	w1, w0
  403cbc:	bl	402010 <setreuid@plt>
  403cc0:	tbnz	w0, #31, 403cdc <ferror@plt+0x1adc>
  403cc4:	ldp	x29, x30, [sp], #16
  403cc8:	ret
  403ccc:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403cd0:	add	x1, x1, #0x767
  403cd4:	mov	w0, #0x1                   	// #1
  403cd8:	bl	4021e0 <err@plt>
  403cdc:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403ce0:	add	x1, x1, #0x76e
  403ce4:	mov	w0, #0x1                   	// #1
  403ce8:	bl	4021e0 <err@plt>
  403cec:	stp	x29, x30, [sp, #-32]!
  403cf0:	stp	x20, x19, [sp, #16]
  403cf4:	mov	x29, sp
  403cf8:	mov	w19, w0
  403cfc:	bl	401e20 <fsync@plt>
  403d00:	mov	w20, w0
  403d04:	mov	w0, w19
  403d08:	bl	401f30 <close@plt>
  403d0c:	orr	w8, w0, w20
  403d10:	ldp	x20, x19, [sp, #16]
  403d14:	cmp	w8, #0x0
  403d18:	csetm	w0, ne  // ne = any
  403d1c:	ldp	x29, x30, [sp], #32
  403d20:	ret
  403d24:	stp	x29, x30, [sp, #-32]!
  403d28:	stp	x20, x19, [sp, #16]
  403d2c:	mov	x20, x0
  403d30:	ldr	x0, [x0]
  403d34:	mov	w19, w1
  403d38:	mov	x29, sp
  403d3c:	cbnz	x0, 403d50 <ferror@plt+0x1b50>
  403d40:	ldr	x0, [x20, #8]
  403d44:	cbnz	x0, 403d5c <ferror@plt+0x1b5c>
  403d48:	mov	w0, w19
  403d4c:	bl	401cd0 <exit@plt>
  403d50:	bl	4021c0 <unlink@plt>
  403d54:	ldr	x0, [x20, #8]
  403d58:	cbz	x0, 403d48 <ferror@plt+0x1b48>
  403d5c:	bl	4021c0 <unlink@plt>
  403d60:	mov	w0, w19
  403d64:	bl	401cd0 <exit@plt>
  403d68:	sub	sp, sp, #0xa0
  403d6c:	mov	w8, w1
  403d70:	str	x19, [sp, #144]
  403d74:	mov	x19, x0
  403d78:	mov	x1, sp
  403d7c:	mov	w2, #0x80                  	// #128
  403d80:	mov	w0, w8
  403d84:	stp	x29, x30, [sp, #128]
  403d88:	add	x29, sp, #0x80
  403d8c:	bl	402100 <read@plt>
  403d90:	cmp	x0, #0x80
  403d94:	b.eq	403dc4 <ferror@plt+0x1bc4>  // b.none
  403d98:	bl	4021b0 <__errno_location@plt>
  403d9c:	ldr	w8, [x0]
  403da0:	cmp	w8, #0xb
  403da4:	b.eq	403dd0 <ferror@plt+0x1bd0>  // b.none
  403da8:	adrp	x1, 406000 <ferror@plt+0x3e00>
  403dac:	add	x1, x1, #0x777
  403db0:	mov	w2, #0x5                   	// #5
  403db4:	mov	x0, xzr
  403db8:	bl	402120 <dcgettext@plt>
  403dbc:	bl	401fe0 <warn@plt>
  403dc0:	str	wzr, [sp]
  403dc4:	ldr	w8, [sp]
  403dc8:	cmp	w8, #0xd
  403dcc:	b.ne	403de0 <ferror@plt+0x1be0>  // b.any
  403dd0:	ldr	x19, [sp, #144]
  403dd4:	ldp	x29, x30, [sp, #128]
  403dd8:	add	sp, sp, #0xa0
  403ddc:	ret
  403de0:	mov	x0, x19
  403de4:	mov	w1, wzr
  403de8:	bl	403d24 <ferror@plt+0x1b24>
  403dec:	sub	sp, sp, #0xb0
  403df0:	stp	x29, x30, [sp, #144]
  403df4:	add	x29, sp, #0x90
  403df8:	str	x19, [sp, #160]
  403dfc:	mov	x19, x0
  403e00:	sub	x0, x29, #0x20
  403e04:	mov	x1, xzr
  403e08:	bl	401f00 <gettimeofday@plt>
  403e0c:	cbz	w0, 403e2c <ferror@plt+0x1c2c>
  403e10:	bl	4021b0 <__errno_location@plt>
  403e14:	ldr	w8, [x0]
  403e18:	neg	w0, w8
  403e1c:	ldr	x19, [sp, #160]
  403e20:	ldp	x29, x30, [sp, #144]
  403e24:	add	sp, sp, #0xb0
  403e28:	ret
  403e2c:	sub	x1, x29, #0x10
  403e30:	mov	w0, #0x7                   	// #7
  403e34:	bl	401dd0 <clock_gettime@plt>
  403e38:	cbz	w0, 403e5c <ferror@plt+0x1c5c>
  403e3c:	mov	x0, sp
  403e40:	bl	401d70 <sysinfo@plt>
  403e44:	cbnz	w0, 403e10 <ferror@plt+0x1c10>
  403e48:	ldur	x8, [x29, #-32]
  403e4c:	ldr	x9, [sp]
  403e50:	sub	x8, x8, x9
  403e54:	stp	x8, xzr, [x19]
  403e58:	b	403e1c <ferror@plt+0x1c1c>
  403e5c:	ldur	x8, [x29, #-32]
  403e60:	ldp	x9, x10, [x29, #-16]
  403e64:	mov	x11, #0xf7cf                	// #63439
  403e68:	movk	x11, #0xe353, lsl #16
  403e6c:	movk	x11, #0x9ba5, lsl #32
  403e70:	movk	x11, #0x20c4, lsl #48
  403e74:	sub	x9, x8, x9
  403e78:	ldur	x8, [x29, #-24]
  403e7c:	smulh	x10, x10, x11
  403e80:	asr	x11, x10, #7
  403e84:	add	x10, x11, x10, lsr #63
  403e88:	subs	x8, x8, x10
  403e8c:	mov	w0, wzr
  403e90:	stp	x9, x8, [x19]
  403e94:	b.pl	403e1c <ferror@plt+0x1c1c>  // b.nfrst
  403e98:	mov	w10, #0x4240                	// #16960
  403e9c:	movk	w10, #0xf, lsl #16
  403ea0:	sub	x9, x9, #0x1
  403ea4:	add	x8, x8, x10
  403ea8:	stp	x9, x8, [x19]
  403eac:	b	403e1c <ferror@plt+0x1c1c>
  403eb0:	sub	sp, sp, #0x30
  403eb4:	str	x19, [sp, #32]
  403eb8:	mov	x19, x0
  403ebc:	mov	x1, sp
  403ec0:	mov	w0, #0x4                   	// #4
  403ec4:	stp	x29, x30, [sp, #16]
  403ec8:	add	x29, sp, #0x10
  403ecc:	bl	401dd0 <clock_gettime@plt>
  403ed0:	cbnz	w0, 403f00 <ferror@plt+0x1d00>
  403ed4:	ldr	x8, [sp]
  403ed8:	mov	x9, #0xf7cf                	// #63439
  403edc:	movk	x9, #0xe353, lsl #16
  403ee0:	movk	x9, #0x9ba5, lsl #32
  403ee4:	str	x8, [x19]
  403ee8:	ldr	x8, [sp, #8]
  403eec:	movk	x9, #0x20c4, lsl #48
  403ef0:	smulh	x8, x8, x9
  403ef4:	asr	x9, x8, #7
  403ef8:	add	x8, x9, x8, lsr #63
  403efc:	str	x8, [x19, #8]
  403f00:	ldr	x19, [sp, #32]
  403f04:	ldp	x29, x30, [sp, #16]
  403f08:	add	sp, sp, #0x30
  403f0c:	ret
  403f10:	sub	sp, sp, #0xe0
  403f14:	stp	x29, x30, [sp, #192]
  403f18:	stp	x20, x19, [sp, #208]
  403f1c:	ldp	x9, x8, [x1, #16]
  403f20:	mov	x10, #0xd70b                	// #55051
  403f24:	movk	x10, #0x70a3, lsl #16
  403f28:	movk	x10, #0xa3d, lsl #32
  403f2c:	movk	x10, #0xa3d7, lsl #48
  403f30:	mov	w11, #0x3e8                 	// #1000
  403f34:	smulh	x10, x9, x10
  403f38:	mul	x8, x8, x11
  403f3c:	add	x10, x10, x9
  403f40:	stp	x9, x8, [sp, #24]
  403f44:	asr	x8, x10, #6
  403f48:	mov	w11, #0x64                  	// #100
  403f4c:	add	x8, x8, x10, lsr #63
  403f50:	mov	w10, #0x9680                	// #38528
  403f54:	movk	w10, #0x98, lsl #16
  403f58:	cmp	x9, #0x0
  403f5c:	msub	x9, x8, x11, x9
  403f60:	add	x11, sp, #0x28
  403f64:	mul	x9, x9, x10
  403f68:	mov	x19, x0
  403f6c:	csel	x9, x10, x9, eq  // eq = none
  403f70:	add	x0, x11, #0x8
  403f74:	add	x29, sp, #0xc0
  403f78:	mov	x20, x2
  403f7c:	stp	x8, x9, [sp, #8]
  403f80:	bl	401ea0 <sigemptyset@plt>
  403f84:	cbnz	w0, 403fa8 <ferror@plt+0x1da8>
  403f88:	mov	w8, #0x4                   	// #4
  403f8c:	add	x1, sp, #0x28
  403f90:	mov	w0, #0xe                   	// #14
  403f94:	mov	x2, xzr
  403f98:	str	w8, [sp, #176]
  403f9c:	str	x20, [sp, #40]
  403fa0:	bl	401f40 <sigaction@plt>
  403fa4:	cbz	w0, 403fc0 <ferror@plt+0x1dc0>
  403fa8:	mov	w20, #0x1                   	// #1
  403fac:	mov	w0, w20
  403fb0:	ldp	x20, x19, [sp, #208]
  403fb4:	ldp	x29, x30, [sp, #192]
  403fb8:	add	sp, sp, #0xe0
  403fbc:	ret
  403fc0:	adrp	x1, 417000 <ferror@plt+0x14e00>
  403fc4:	add	x1, x1, #0x2d8
  403fc8:	mov	w0, #0x1                   	// #1
  403fcc:	mov	x2, x19
  403fd0:	mov	w20, #0x1                   	// #1
  403fd4:	bl	401f90 <timer_create@plt>
  403fd8:	cbnz	w0, 403fac <ferror@plt+0x1dac>
  403fdc:	ldr	x0, [x19]
  403fe0:	add	x2, sp, #0x8
  403fe4:	mov	w1, wzr
  403fe8:	mov	x3, xzr
  403fec:	bl	401e50 <timer_settime@plt>
  403ff0:	cmp	w0, #0x0
  403ff4:	cset	w20, ne  // ne = any
  403ff8:	b	403fac <ferror@plt+0x1dac>
  403ffc:	stp	x29, x30, [sp, #-16]!
  404000:	ldr	x0, [x0]
  404004:	mov	x29, sp
  404008:	bl	402030 <timer_delete@plt>
  40400c:	ldp	x29, x30, [sp], #16
  404010:	ret
  404014:	adrp	x8, 417000 <ferror@plt+0x14e00>
  404018:	str	w0, [x8, #792]
  40401c:	ret
  404020:	sub	sp, sp, #0x80
  404024:	stp	x29, x30, [sp, #32]
  404028:	stp	x28, x27, [sp, #48]
  40402c:	stp	x26, x25, [sp, #64]
  404030:	stp	x24, x23, [sp, #80]
  404034:	stp	x22, x21, [sp, #96]
  404038:	stp	x20, x19, [sp, #112]
  40403c:	add	x29, sp, #0x20
  404040:	str	xzr, [x1]
  404044:	cbz	x0, 404080 <ferror@plt+0x1e80>
  404048:	ldrb	w8, [x0]
  40404c:	mov	x21, x0
  404050:	cbz	w8, 404080 <ferror@plt+0x1e80>
  404054:	mov	x20, x2
  404058:	mov	x19, x1
  40405c:	bl	401ff0 <__ctype_b_loc@plt>
  404060:	ldr	x8, [x0]
  404064:	mov	x23, x0
  404068:	mov	x9, x21
  40406c:	ldrb	w10, [x9], #1
  404070:	ldrh	w11, [x8, x10, lsl #1]
  404074:	tbnz	w11, #13, 40406c <ferror@plt+0x1e6c>
  404078:	cmp	w10, #0x2d
  40407c:	b.ne	404098 <ferror@plt+0x1e98>  // b.any
  404080:	mov	w21, #0xffffffea            	// #-22
  404084:	tbz	w21, #31, 4042c4 <ferror@plt+0x20c4>
  404088:	neg	w19, w21
  40408c:	bl	4021b0 <__errno_location@plt>
  404090:	str	w19, [x0]
  404094:	b	4042c4 <ferror@plt+0x20c4>
  404098:	bl	4021b0 <__errno_location@plt>
  40409c:	mov	x25, x0
  4040a0:	str	wzr, [x0]
  4040a4:	sub	x1, x29, #0x8
  4040a8:	mov	x0, x21
  4040ac:	mov	w2, wzr
  4040b0:	stur	xzr, [x29, #-8]
  4040b4:	bl	401f70 <strtoumax@plt>
  4040b8:	ldur	x24, [x29, #-8]
  4040bc:	str	x0, [sp, #16]
  4040c0:	cmp	x24, x21
  4040c4:	b.eq	4040dc <ferror@plt+0x1edc>  // b.none
  4040c8:	add	x8, x0, #0x1
  4040cc:	cmp	x8, #0x1
  4040d0:	b.hi	4040f4 <ferror@plt+0x1ef4>  // b.pmore
  4040d4:	ldr	w8, [x25]
  4040d8:	cbz	w8, 4040f4 <ferror@plt+0x1ef4>
  4040dc:	ldr	w8, [x25]
  4040e0:	mov	w9, #0xffffffea            	// #-22
  4040e4:	cmp	w8, #0x0
  4040e8:	csneg	w21, w9, w8, eq  // eq = none
  4040ec:	tbz	w21, #31, 4042c4 <ferror@plt+0x20c4>
  4040f0:	b	404088 <ferror@plt+0x1e88>
  4040f4:	cbz	x24, 4042b4 <ferror@plt+0x20b4>
  4040f8:	ldrb	w8, [x24]
  4040fc:	cbz	w8, 4042b4 <ferror@plt+0x20b4>
  404100:	mov	w28, wzr
  404104:	mov	w21, wzr
  404108:	mov	x22, xzr
  40410c:	b	404124 <ferror@plt+0x1f24>
  404110:	mov	x27, xzr
  404114:	cbz	x22, 4041ac <ferror@plt+0x1fac>
  404118:	mov	w21, #0xffffffea            	// #-22
  40411c:	mov	w8, wzr
  404120:	tbz	wzr, #0, 4042c0 <ferror@plt+0x20c0>
  404124:	ldrb	w8, [x24, #1]
  404128:	cmp	w8, #0x61
  40412c:	b.le	40416c <ferror@plt+0x1f6c>
  404130:	cmp	w8, #0x62
  404134:	b.eq	404174 <ferror@plt+0x1f74>  // b.none
  404138:	cmp	w8, #0x69
  40413c:	b.ne	404180 <ferror@plt+0x1f80>  // b.any
  404140:	ldrb	w9, [x24, #2]
  404144:	orr	w9, w9, #0x20
  404148:	cmp	w9, #0x62
  40414c:	b.ne	404158 <ferror@plt+0x1f58>  // b.any
  404150:	ldrb	w9, [x24, #3]
  404154:	cbz	w9, 4042e8 <ferror@plt+0x20e8>
  404158:	cmp	w8, #0x42
  40415c:	b.eq	404174 <ferror@plt+0x1f74>  // b.none
  404160:	cmp	w8, #0x62
  404164:	b.ne	40417c <ferror@plt+0x1f7c>  // b.any
  404168:	b	404174 <ferror@plt+0x1f74>
  40416c:	cmp	w8, #0x42
  404170:	b.ne	40417c <ferror@plt+0x1f7c>  // b.any
  404174:	ldrb	w9, [x24, #2]
  404178:	cbz	w9, 4042f0 <ferror@plt+0x20f0>
  40417c:	cbz	w8, 4042e8 <ferror@plt+0x20e8>
  404180:	bl	401e00 <localeconv@plt>
  404184:	cbz	x0, 404194 <ferror@plt+0x1f94>
  404188:	ldr	x26, [x0]
  40418c:	cbnz	x26, 40419c <ferror@plt+0x1f9c>
  404190:	b	404110 <ferror@plt+0x1f10>
  404194:	mov	x26, xzr
  404198:	cbz	x26, 404110 <ferror@plt+0x1f10>
  40419c:	mov	x0, x26
  4041a0:	bl	401cb0 <strlen@plt>
  4041a4:	mov	x27, x0
  4041a8:	cbnz	x22, 404118 <ferror@plt+0x1f18>
  4041ac:	mov	w8, wzr
  4041b0:	cbz	x26, 40422c <ferror@plt+0x202c>
  4041b4:	ldrb	w9, [x24]
  4041b8:	cbz	w9, 404238 <ferror@plt+0x2038>
  4041bc:	mov	x0, x26
  4041c0:	mov	x1, x24
  4041c4:	mov	x2, x27
  4041c8:	bl	401eb0 <strncmp@plt>
  4041cc:	cbnz	w0, 404118 <ferror@plt+0x1f18>
  4041d0:	add	x24, x24, x27
  4041d4:	ldrb	w8, [x24]
  4041d8:	cmp	w8, #0x30
  4041dc:	b.ne	4041f0 <ferror@plt+0x1ff0>  // b.any
  4041e0:	ldrb	w8, [x24, #1]!
  4041e4:	add	w28, w28, #0x1
  4041e8:	cmp	w8, #0x30
  4041ec:	b.eq	4041e0 <ferror@plt+0x1fe0>  // b.none
  4041f0:	ldr	x9, [x23]
  4041f4:	sxtb	x8, w8
  4041f8:	ldrh	w8, [x9, x8, lsl #1]
  4041fc:	tbnz	w8, #11, 404244 <ferror@plt+0x2044>
  404200:	mov	x22, xzr
  404204:	stur	x24, [x29, #-8]
  404208:	cbz	x22, 40421c <ferror@plt+0x201c>
  40420c:	ldur	x8, [x29, #-8]
  404210:	cbz	x8, 40429c <ferror@plt+0x209c>
  404214:	ldrb	w8, [x8]
  404218:	cbz	w8, 4042a8 <ferror@plt+0x20a8>
  40421c:	ldur	x24, [x29, #-8]
  404220:	mov	w8, #0x1                   	// #1
  404224:	tbnz	w8, #0, 404124 <ferror@plt+0x1f24>
  404228:	b	4042c0 <ferror@plt+0x20c0>
  40422c:	mov	w21, #0xffffffea            	// #-22
  404230:	tbnz	w8, #0, 404124 <ferror@plt+0x1f24>
  404234:	b	4042c0 <ferror@plt+0x20c0>
  404238:	mov	w21, #0xffffffea            	// #-22
  40423c:	tbnz	w8, #0, 404124 <ferror@plt+0x1f24>
  404240:	b	4042c0 <ferror@plt+0x20c0>
  404244:	sub	x1, x29, #0x8
  404248:	mov	x0, x24
  40424c:	mov	w2, wzr
  404250:	str	wzr, [x25]
  404254:	stur	xzr, [x29, #-8]
  404258:	bl	401f70 <strtoumax@plt>
  40425c:	ldur	x8, [x29, #-8]
  404260:	mov	x22, x0
  404264:	cmp	x8, x24
  404268:	b.eq	404280 <ferror@plt+0x2080>  // b.none
  40426c:	add	x8, x22, #0x1
  404270:	cmp	x8, #0x1
  404274:	b.hi	404208 <ferror@plt+0x2008>  // b.pmore
  404278:	ldr	w8, [x25]
  40427c:	cbz	w8, 404208 <ferror@plt+0x2008>
  404280:	ldr	w9, [x25]
  404284:	mov	w10, #0xffffffea            	// #-22
  404288:	mov	w8, wzr
  40428c:	cmp	w9, #0x0
  404290:	csneg	w21, w10, w9, eq  // eq = none
  404294:	tbnz	w8, #0, 404124 <ferror@plt+0x1f24>
  404298:	b	4042c0 <ferror@plt+0x20c0>
  40429c:	mov	w21, #0xffffffea            	// #-22
  4042a0:	tbnz	w8, #0, 404124 <ferror@plt+0x1f24>
  4042a4:	b	4042c0 <ferror@plt+0x20c0>
  4042a8:	mov	w21, #0xffffffea            	// #-22
  4042ac:	tbnz	w8, #0, 404124 <ferror@plt+0x1f24>
  4042b0:	b	4042c0 <ferror@plt+0x20c0>
  4042b4:	mov	w21, wzr
  4042b8:	ldr	x8, [sp, #16]
  4042bc:	str	x8, [x19]
  4042c0:	tbnz	w21, #31, 404088 <ferror@plt+0x1e88>
  4042c4:	mov	w0, w21
  4042c8:	ldp	x20, x19, [sp, #112]
  4042cc:	ldp	x22, x21, [sp, #96]
  4042d0:	ldp	x24, x23, [sp, #80]
  4042d4:	ldp	x26, x25, [sp, #64]
  4042d8:	ldp	x28, x27, [sp, #48]
  4042dc:	ldp	x29, x30, [sp, #32]
  4042e0:	add	sp, sp, #0x80
  4042e4:	ret
  4042e8:	mov	w23, #0x400                 	// #1024
  4042ec:	b	4042f4 <ferror@plt+0x20f4>
  4042f0:	mov	w23, #0x3e8                 	// #1000
  4042f4:	ldrsb	w24, [x24]
  4042f8:	adrp	x21, 406000 <ferror@plt+0x3e00>
  4042fc:	add	x21, x21, #0x79b
  404300:	mov	w2, #0x9                   	// #9
  404304:	mov	x0, x21
  404308:	mov	w1, w24
  40430c:	bl	402110 <memchr@plt>
  404310:	cbnz	x0, 404330 <ferror@plt+0x2130>
  404314:	adrp	x21, 406000 <ferror@plt+0x3e00>
  404318:	add	x21, x21, #0x7a4
  40431c:	mov	w2, #0x9                   	// #9
  404320:	mov	x0, x21
  404324:	mov	w1, w24
  404328:	bl	402110 <memchr@plt>
  40432c:	cbz	x0, 404080 <ferror@plt+0x1e80>
  404330:	sub	w8, w0, w21
  404334:	add	w24, w8, #0x1
  404338:	add	x0, sp, #0x10
  40433c:	mov	w1, w23
  404340:	mov	w2, w24
  404344:	bl	404404 <ferror@plt+0x2204>
  404348:	mov	w21, w0
  40434c:	cbz	x20, 404354 <ferror@plt+0x2154>
  404350:	str	w24, [x20]
  404354:	cbz	x22, 4042b8 <ferror@plt+0x20b8>
  404358:	cbz	w24, 4042b8 <ferror@plt+0x20b8>
  40435c:	mov	w8, #0x1                   	// #1
  404360:	add	x0, sp, #0x8
  404364:	mov	w1, w23
  404368:	mov	w2, w24
  40436c:	str	x8, [sp, #8]
  404370:	bl	404404 <ferror@plt+0x2204>
  404374:	mov	w8, #0xa                   	// #10
  404378:	cmp	x22, #0xb
  40437c:	b.cc	404390 <ferror@plt+0x2190>  // b.lo, b.ul, b.last
  404380:	add	x8, x8, x8, lsl #2
  404384:	lsl	x8, x8, #1
  404388:	cmp	x8, x22
  40438c:	b.cc	404380 <ferror@plt+0x2180>  // b.lo, b.ul, b.last
  404390:	cmp	w28, #0x1
  404394:	b.lt	4043a8 <ferror@plt+0x21a8>  // b.tstop
  404398:	add	x8, x8, x8, lsl #2
  40439c:	subs	w28, w28, #0x1
  4043a0:	lsl	x8, x8, #1
  4043a4:	b.ne	404398 <ferror@plt+0x2198>  // b.any
  4043a8:	ldp	x10, x9, [sp, #8]
  4043ac:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  4043b0:	mov	w13, #0x1                   	// #1
  4043b4:	movk	x11, #0xcccd
  4043b8:	mov	w12, #0xa                   	// #10
  4043bc:	b	4043d0 <ferror@plt+0x21d0>
  4043c0:	cmp	x22, #0x9
  4043c4:	mov	x22, x14
  4043c8:	mov	x13, x15
  4043cc:	b.ls	4043fc <ferror@plt+0x21fc>  // b.plast
  4043d0:	umulh	x14, x22, x11
  4043d4:	lsr	x14, x14, #3
  4043d8:	add	x15, x13, x13, lsl #2
  4043dc:	msub	x16, x14, x12, x22
  4043e0:	lsl	x15, x15, #1
  4043e4:	cbz	x16, 4043c0 <ferror@plt+0x21c0>
  4043e8:	udiv	x13, x8, x13
  4043ec:	udiv	x13, x13, x16
  4043f0:	udiv	x13, x10, x13
  4043f4:	add	x9, x9, x13
  4043f8:	b	4043c0 <ferror@plt+0x21c0>
  4043fc:	str	x9, [sp, #16]
  404400:	b	4042b8 <ferror@plt+0x20b8>
  404404:	cbz	w2, 40442c <ferror@plt+0x222c>
  404408:	sxtw	x8, w1
  40440c:	ldr	x9, [x0]
  404410:	umulh	x10, x8, x9
  404414:	cmp	xzr, x10
  404418:	b.ne	404434 <ferror@plt+0x2234>  // b.any
  40441c:	sub	w2, w2, #0x1
  404420:	mul	x9, x9, x8
  404424:	str	x9, [x0]
  404428:	cbnz	w2, 40440c <ferror@plt+0x220c>
  40442c:	mov	w0, wzr
  404430:	ret
  404434:	mov	w0, #0xffffffde            	// #-34
  404438:	ret
  40443c:	stp	x29, x30, [sp, #-16]!
  404440:	mov	x2, xzr
  404444:	mov	x29, sp
  404448:	bl	404020 <ferror@plt+0x1e20>
  40444c:	ldp	x29, x30, [sp], #16
  404450:	ret
  404454:	stp	x29, x30, [sp, #-48]!
  404458:	stp	x22, x21, [sp, #16]
  40445c:	stp	x20, x19, [sp, #32]
  404460:	mov	x20, x1
  404464:	mov	x19, x0
  404468:	mov	x21, x0
  40446c:	mov	x29, sp
  404470:	cbz	x0, 4044a0 <ferror@plt+0x22a0>
  404474:	ldrb	w22, [x19]
  404478:	mov	x21, x19
  40447c:	cbz	w22, 4044a0 <ferror@plt+0x22a0>
  404480:	mov	x21, x19
  404484:	bl	401ff0 <__ctype_b_loc@plt>
  404488:	ldr	x8, [x0]
  40448c:	and	x9, x22, #0xff
  404490:	ldrh	w8, [x8, x9, lsl #1]
  404494:	tbz	w8, #11, 4044a0 <ferror@plt+0x22a0>
  404498:	ldrb	w22, [x21, #1]!
  40449c:	cbnz	w22, 404484 <ferror@plt+0x2284>
  4044a0:	cbz	x20, 4044a8 <ferror@plt+0x22a8>
  4044a4:	str	x21, [x20]
  4044a8:	cmp	x21, x19
  4044ac:	b.ls	4044c0 <ferror@plt+0x22c0>  // b.plast
  4044b0:	ldrb	w8, [x21]
  4044b4:	cmp	w8, #0x0
  4044b8:	cset	w0, eq  // eq = none
  4044bc:	b	4044c4 <ferror@plt+0x22c4>
  4044c0:	mov	w0, wzr
  4044c4:	ldp	x20, x19, [sp, #32]
  4044c8:	ldp	x22, x21, [sp, #16]
  4044cc:	ldp	x29, x30, [sp], #48
  4044d0:	ret
  4044d4:	stp	x29, x30, [sp, #-48]!
  4044d8:	stp	x22, x21, [sp, #16]
  4044dc:	stp	x20, x19, [sp, #32]
  4044e0:	mov	x20, x1
  4044e4:	mov	x19, x0
  4044e8:	mov	x21, x0
  4044ec:	mov	x29, sp
  4044f0:	cbz	x0, 404520 <ferror@plt+0x2320>
  4044f4:	ldrb	w22, [x19]
  4044f8:	mov	x21, x19
  4044fc:	cbz	w22, 404520 <ferror@plt+0x2320>
  404500:	mov	x21, x19
  404504:	bl	401ff0 <__ctype_b_loc@plt>
  404508:	ldr	x8, [x0]
  40450c:	and	x9, x22, #0xff
  404510:	ldrh	w8, [x8, x9, lsl #1]
  404514:	tbz	w8, #12, 404520 <ferror@plt+0x2320>
  404518:	ldrb	w22, [x21, #1]!
  40451c:	cbnz	w22, 404504 <ferror@plt+0x2304>
  404520:	cbz	x20, 404528 <ferror@plt+0x2328>
  404524:	str	x21, [x20]
  404528:	cmp	x21, x19
  40452c:	b.ls	404540 <ferror@plt+0x2340>  // b.plast
  404530:	ldrb	w8, [x21]
  404534:	cmp	w8, #0x0
  404538:	cset	w0, eq  // eq = none
  40453c:	b	404544 <ferror@plt+0x2344>
  404540:	mov	w0, wzr
  404544:	ldp	x20, x19, [sp, #32]
  404548:	ldp	x22, x21, [sp, #16]
  40454c:	ldp	x29, x30, [sp], #48
  404550:	ret
  404554:	sub	sp, sp, #0x100
  404558:	stp	x29, x30, [sp, #208]
  40455c:	add	x29, sp, #0xd0
  404560:	mov	x8, #0xffffffffffffffd0    	// #-48
  404564:	mov	x9, sp
  404568:	sub	x10, x29, #0x50
  40456c:	stp	x22, x21, [sp, #224]
  404570:	stp	x20, x19, [sp, #240]
  404574:	mov	x20, x1
  404578:	mov	x19, x0
  40457c:	movk	x8, #0xff80, lsl #32
  404580:	add	x11, x29, #0x30
  404584:	add	x9, x9, #0x80
  404588:	add	x22, x10, #0x30
  40458c:	stp	x2, x3, [x29, #-80]
  404590:	stp	x4, x5, [x29, #-64]
  404594:	stp	x6, x7, [x29, #-48]
  404598:	stp	q1, q2, [sp, #16]
  40459c:	stp	q3, q4, [sp, #48]
  4045a0:	str	q0, [sp]
  4045a4:	stp	q5, q6, [sp, #80]
  4045a8:	str	q7, [sp, #112]
  4045ac:	stp	x9, x8, [x29, #-16]
  4045b0:	stp	x11, x22, [x29, #-32]
  4045b4:	ldursw	x8, [x29, #-8]
  4045b8:	tbz	w8, #31, 4045cc <ferror@plt+0x23cc>
  4045bc:	add	w9, w8, #0x8
  4045c0:	cmp	w9, #0x0
  4045c4:	stur	w9, [x29, #-8]
  4045c8:	b.le	40462c <ferror@plt+0x242c>
  4045cc:	ldur	x8, [x29, #-32]
  4045d0:	add	x9, x8, #0x8
  4045d4:	stur	x9, [x29, #-32]
  4045d8:	ldr	x1, [x8]
  4045dc:	cbz	x1, 404648 <ferror@plt+0x2448>
  4045e0:	ldursw	x8, [x29, #-8]
  4045e4:	tbz	w8, #31, 4045f8 <ferror@plt+0x23f8>
  4045e8:	add	w9, w8, #0x8
  4045ec:	cmp	w9, #0x0
  4045f0:	stur	w9, [x29, #-8]
  4045f4:	b.le	40463c <ferror@plt+0x243c>
  4045f8:	ldur	x8, [x29, #-32]
  4045fc:	add	x9, x8, #0x8
  404600:	stur	x9, [x29, #-32]
  404604:	ldr	x21, [x8]
  404608:	cbz	x21, 404648 <ferror@plt+0x2448>
  40460c:	mov	x0, x19
  404610:	bl	401fd0 <strcmp@plt>
  404614:	cbz	w0, 404664 <ferror@plt+0x2464>
  404618:	mov	x0, x19
  40461c:	mov	x1, x21
  404620:	bl	401fd0 <strcmp@plt>
  404624:	cbnz	w0, 4045b4 <ferror@plt+0x23b4>
  404628:	b	404668 <ferror@plt+0x2468>
  40462c:	add	x8, x22, x8
  404630:	ldr	x1, [x8]
  404634:	cbnz	x1, 4045e0 <ferror@plt+0x23e0>
  404638:	b	404648 <ferror@plt+0x2448>
  40463c:	add	x8, x22, x8
  404640:	ldr	x21, [x8]
  404644:	cbnz	x21, 40460c <ferror@plt+0x240c>
  404648:	adrp	x8, 417000 <ferror@plt+0x14e00>
  40464c:	ldr	w0, [x8, #792]
  404650:	adrp	x1, 406000 <ferror@plt+0x3e00>
  404654:	add	x1, x1, #0x7ad
  404658:	mov	x2, x20
  40465c:	mov	x3, x19
  404660:	bl	402150 <errx@plt>
  404664:	mov	w0, #0x1                   	// #1
  404668:	ldp	x20, x19, [sp, #240]
  40466c:	ldp	x22, x21, [sp, #224]
  404670:	ldp	x29, x30, [sp, #208]
  404674:	add	sp, sp, #0x100
  404678:	ret
  40467c:	cbz	x1, 4046a0 <ferror@plt+0x24a0>
  404680:	sxtb	w8, w2
  404684:	ldrsb	w9, [x0]
  404688:	cbz	w9, 4046a0 <ferror@plt+0x24a0>
  40468c:	cmp	w8, w9
  404690:	b.eq	4046a4 <ferror@plt+0x24a4>  // b.none
  404694:	sub	x1, x1, #0x1
  404698:	add	x0, x0, #0x1
  40469c:	cbnz	x1, 404684 <ferror@plt+0x2484>
  4046a0:	mov	x0, xzr
  4046a4:	ret
  4046a8:	stp	x29, x30, [sp, #-32]!
  4046ac:	stp	x20, x19, [sp, #16]
  4046b0:	mov	x29, sp
  4046b4:	mov	x20, x1
  4046b8:	mov	x19, x0
  4046bc:	bl	4046fc <ferror@plt+0x24fc>
  4046c0:	cmp	w0, w0, sxth
  4046c4:	b.ne	4046d4 <ferror@plt+0x24d4>  // b.any
  4046c8:	ldp	x20, x19, [sp, #16]
  4046cc:	ldp	x29, x30, [sp], #32
  4046d0:	ret
  4046d4:	bl	4021b0 <__errno_location@plt>
  4046d8:	mov	w8, #0x22                  	// #34
  4046dc:	str	w8, [x0]
  4046e0:	adrp	x8, 417000 <ferror@plt+0x14e00>
  4046e4:	ldr	w0, [x8, #792]
  4046e8:	adrp	x1, 406000 <ferror@plt+0x3e00>
  4046ec:	add	x1, x1, #0x7ad
  4046f0:	mov	x2, x20
  4046f4:	mov	x3, x19
  4046f8:	bl	4021e0 <err@plt>
  4046fc:	stp	x29, x30, [sp, #-32]!
  404700:	stp	x20, x19, [sp, #16]
  404704:	mov	x29, sp
  404708:	mov	x20, x1
  40470c:	mov	x19, x0
  404710:	bl	4047d4 <ferror@plt+0x25d4>
  404714:	cmp	x0, w0, sxtw
  404718:	b.ne	404728 <ferror@plt+0x2528>  // b.any
  40471c:	ldp	x20, x19, [sp, #16]
  404720:	ldp	x29, x30, [sp], #32
  404724:	ret
  404728:	bl	4021b0 <__errno_location@plt>
  40472c:	mov	w8, #0x22                  	// #34
  404730:	str	w8, [x0]
  404734:	adrp	x8, 417000 <ferror@plt+0x14e00>
  404738:	ldr	w0, [x8, #792]
  40473c:	adrp	x1, 406000 <ferror@plt+0x3e00>
  404740:	add	x1, x1, #0x7ad
  404744:	mov	x2, x20
  404748:	mov	x3, x19
  40474c:	bl	4021e0 <err@plt>
  404750:	stp	x29, x30, [sp, #-16]!
  404754:	mov	w2, #0xa                   	// #10
  404758:	mov	x29, sp
  40475c:	bl	404768 <ferror@plt+0x2568>
  404760:	ldp	x29, x30, [sp], #16
  404764:	ret
  404768:	stp	x29, x30, [sp, #-32]!
  40476c:	stp	x20, x19, [sp, #16]
  404770:	mov	x29, sp
  404774:	mov	x20, x1
  404778:	mov	x19, x0
  40477c:	bl	40488c <ferror@plt+0x268c>
  404780:	cmp	w0, #0x10, lsl #12
  404784:	b.cs	404794 <ferror@plt+0x2594>  // b.hs, b.nlast
  404788:	ldp	x20, x19, [sp, #16]
  40478c:	ldp	x29, x30, [sp], #32
  404790:	ret
  404794:	bl	4021b0 <__errno_location@plt>
  404798:	mov	w8, #0x22                  	// #34
  40479c:	str	w8, [x0]
  4047a0:	adrp	x8, 417000 <ferror@plt+0x14e00>
  4047a4:	ldr	w0, [x8, #792]
  4047a8:	adrp	x1, 406000 <ferror@plt+0x3e00>
  4047ac:	add	x1, x1, #0x7ad
  4047b0:	mov	x2, x20
  4047b4:	mov	x3, x19
  4047b8:	bl	4021e0 <err@plt>
  4047bc:	stp	x29, x30, [sp, #-16]!
  4047c0:	mov	w2, #0x10                  	// #16
  4047c4:	mov	x29, sp
  4047c8:	bl	404768 <ferror@plt+0x2568>
  4047cc:	ldp	x29, x30, [sp], #16
  4047d0:	ret
  4047d4:	stp	x29, x30, [sp, #-48]!
  4047d8:	mov	x29, sp
  4047dc:	str	x21, [sp, #16]
  4047e0:	stp	x20, x19, [sp, #32]
  4047e4:	mov	x20, x1
  4047e8:	mov	x19, x0
  4047ec:	str	xzr, [x29, #24]
  4047f0:	bl	4021b0 <__errno_location@plt>
  4047f4:	mov	x21, x0
  4047f8:	str	wzr, [x0]
  4047fc:	cbz	x19, 404848 <ferror@plt+0x2648>
  404800:	ldrb	w8, [x19]
  404804:	cbz	w8, 404848 <ferror@plt+0x2648>
  404808:	add	x1, x29, #0x18
  40480c:	mov	w2, #0xa                   	// #10
  404810:	mov	x0, x19
  404814:	bl	401d10 <strtoimax@plt>
  404818:	ldr	w8, [x21]
  40481c:	cbnz	w8, 404848 <ferror@plt+0x2648>
  404820:	ldr	x8, [x29, #24]
  404824:	cmp	x8, x19
  404828:	b.eq	404848 <ferror@plt+0x2648>  // b.none
  40482c:	cbz	x8, 404838 <ferror@plt+0x2638>
  404830:	ldrb	w8, [x8]
  404834:	cbnz	w8, 404848 <ferror@plt+0x2648>
  404838:	ldp	x20, x19, [sp, #32]
  40483c:	ldr	x21, [sp, #16]
  404840:	ldp	x29, x30, [sp], #48
  404844:	ret
  404848:	ldr	w8, [x21]
  40484c:	adrp	x9, 417000 <ferror@plt+0x14e00>
  404850:	ldr	w0, [x9, #792]
  404854:	adrp	x1, 406000 <ferror@plt+0x3e00>
  404858:	add	x1, x1, #0x7ad
  40485c:	mov	x2, x20
  404860:	mov	x3, x19
  404864:	cmp	w8, #0x22
  404868:	b.ne	404870 <ferror@plt+0x2670>  // b.any
  40486c:	bl	4021e0 <err@plt>
  404870:	bl	402150 <errx@plt>
  404874:	stp	x29, x30, [sp, #-16]!
  404878:	mov	w2, #0xa                   	// #10
  40487c:	mov	x29, sp
  404880:	bl	40488c <ferror@plt+0x268c>
  404884:	ldp	x29, x30, [sp], #16
  404888:	ret
  40488c:	stp	x29, x30, [sp, #-32]!
  404890:	stp	x20, x19, [sp, #16]
  404894:	mov	x29, sp
  404898:	mov	x20, x1
  40489c:	mov	x19, x0
  4048a0:	bl	404910 <ferror@plt+0x2710>
  4048a4:	lsr	x8, x0, #32
  4048a8:	cbnz	x8, 4048b8 <ferror@plt+0x26b8>
  4048ac:	ldp	x20, x19, [sp, #16]
  4048b0:	ldp	x29, x30, [sp], #32
  4048b4:	ret
  4048b8:	bl	4021b0 <__errno_location@plt>
  4048bc:	mov	w8, #0x22                  	// #34
  4048c0:	str	w8, [x0]
  4048c4:	adrp	x8, 417000 <ferror@plt+0x14e00>
  4048c8:	ldr	w0, [x8, #792]
  4048cc:	adrp	x1, 406000 <ferror@plt+0x3e00>
  4048d0:	add	x1, x1, #0x7ad
  4048d4:	mov	x2, x20
  4048d8:	mov	x3, x19
  4048dc:	bl	4021e0 <err@plt>
  4048e0:	stp	x29, x30, [sp, #-16]!
  4048e4:	mov	w2, #0x10                  	// #16
  4048e8:	mov	x29, sp
  4048ec:	bl	40488c <ferror@plt+0x268c>
  4048f0:	ldp	x29, x30, [sp], #16
  4048f4:	ret
  4048f8:	stp	x29, x30, [sp, #-16]!
  4048fc:	mov	w2, #0xa                   	// #10
  404900:	mov	x29, sp
  404904:	bl	404910 <ferror@plt+0x2710>
  404908:	ldp	x29, x30, [sp], #16
  40490c:	ret
  404910:	sub	sp, sp, #0x40
  404914:	stp	x29, x30, [sp, #16]
  404918:	stp	x22, x21, [sp, #32]
  40491c:	stp	x20, x19, [sp, #48]
  404920:	add	x29, sp, #0x10
  404924:	mov	w22, w2
  404928:	mov	x20, x1
  40492c:	mov	x19, x0
  404930:	str	xzr, [sp, #8]
  404934:	bl	4021b0 <__errno_location@plt>
  404938:	mov	x21, x0
  40493c:	str	wzr, [x0]
  404940:	cbz	x19, 404990 <ferror@plt+0x2790>
  404944:	ldrb	w8, [x19]
  404948:	cbz	w8, 404990 <ferror@plt+0x2790>
  40494c:	add	x1, sp, #0x8
  404950:	mov	x0, x19
  404954:	mov	w2, w22
  404958:	bl	401f70 <strtoumax@plt>
  40495c:	ldr	w8, [x21]
  404960:	cbnz	w8, 404990 <ferror@plt+0x2790>
  404964:	ldr	x8, [sp, #8]
  404968:	cmp	x8, x19
  40496c:	b.eq	404990 <ferror@plt+0x2790>  // b.none
  404970:	cbz	x8, 40497c <ferror@plt+0x277c>
  404974:	ldrb	w8, [x8]
  404978:	cbnz	w8, 404990 <ferror@plt+0x2790>
  40497c:	ldp	x20, x19, [sp, #48]
  404980:	ldp	x22, x21, [sp, #32]
  404984:	ldp	x29, x30, [sp, #16]
  404988:	add	sp, sp, #0x40
  40498c:	ret
  404990:	ldr	w8, [x21]
  404994:	adrp	x9, 417000 <ferror@plt+0x14e00>
  404998:	ldr	w0, [x9, #792]
  40499c:	adrp	x1, 406000 <ferror@plt+0x3e00>
  4049a0:	add	x1, x1, #0x7ad
  4049a4:	mov	x2, x20
  4049a8:	mov	x3, x19
  4049ac:	cmp	w8, #0x22
  4049b0:	b.ne	4049b8 <ferror@plt+0x27b8>  // b.any
  4049b4:	bl	4021e0 <err@plt>
  4049b8:	bl	402150 <errx@plt>
  4049bc:	stp	x29, x30, [sp, #-16]!
  4049c0:	mov	w2, #0x10                  	// #16
  4049c4:	mov	x29, sp
  4049c8:	bl	404910 <ferror@plt+0x2710>
  4049cc:	ldp	x29, x30, [sp], #16
  4049d0:	ret
  4049d4:	stp	x29, x30, [sp, #-48]!
  4049d8:	mov	x29, sp
  4049dc:	str	x21, [sp, #16]
  4049e0:	stp	x20, x19, [sp, #32]
  4049e4:	mov	x20, x1
  4049e8:	mov	x19, x0
  4049ec:	str	xzr, [x29, #24]
  4049f0:	bl	4021b0 <__errno_location@plt>
  4049f4:	mov	x21, x0
  4049f8:	str	wzr, [x0]
  4049fc:	cbz	x19, 404a44 <ferror@plt+0x2844>
  404a00:	ldrb	w8, [x19]
  404a04:	cbz	w8, 404a44 <ferror@plt+0x2844>
  404a08:	add	x1, x29, #0x18
  404a0c:	mov	x0, x19
  404a10:	bl	401d50 <strtod@plt>
  404a14:	ldr	w8, [x21]
  404a18:	cbnz	w8, 404a44 <ferror@plt+0x2844>
  404a1c:	ldr	x8, [x29, #24]
  404a20:	cmp	x8, x19
  404a24:	b.eq	404a44 <ferror@plt+0x2844>  // b.none
  404a28:	cbz	x8, 404a34 <ferror@plt+0x2834>
  404a2c:	ldrb	w8, [x8]
  404a30:	cbnz	w8, 404a44 <ferror@plt+0x2844>
  404a34:	ldp	x20, x19, [sp, #32]
  404a38:	ldr	x21, [sp, #16]
  404a3c:	ldp	x29, x30, [sp], #48
  404a40:	ret
  404a44:	ldr	w8, [x21]
  404a48:	adrp	x9, 417000 <ferror@plt+0x14e00>
  404a4c:	ldr	w0, [x9, #792]
  404a50:	adrp	x1, 406000 <ferror@plt+0x3e00>
  404a54:	add	x1, x1, #0x7ad
  404a58:	mov	x2, x20
  404a5c:	mov	x3, x19
  404a60:	cmp	w8, #0x22
  404a64:	b.ne	404a6c <ferror@plt+0x286c>  // b.any
  404a68:	bl	4021e0 <err@plt>
  404a6c:	bl	402150 <errx@plt>
  404a70:	stp	x29, x30, [sp, #-48]!
  404a74:	mov	x29, sp
  404a78:	str	x21, [sp, #16]
  404a7c:	stp	x20, x19, [sp, #32]
  404a80:	mov	x20, x1
  404a84:	mov	x19, x0
  404a88:	str	xzr, [x29, #24]
  404a8c:	bl	4021b0 <__errno_location@plt>
  404a90:	mov	x21, x0
  404a94:	str	wzr, [x0]
  404a98:	cbz	x19, 404ae4 <ferror@plt+0x28e4>
  404a9c:	ldrb	w8, [x19]
  404aa0:	cbz	w8, 404ae4 <ferror@plt+0x28e4>
  404aa4:	add	x1, x29, #0x18
  404aa8:	mov	w2, #0xa                   	// #10
  404aac:	mov	x0, x19
  404ab0:	bl	402000 <strtol@plt>
  404ab4:	ldr	w8, [x21]
  404ab8:	cbnz	w8, 404ae4 <ferror@plt+0x28e4>
  404abc:	ldr	x8, [x29, #24]
  404ac0:	cmp	x8, x19
  404ac4:	b.eq	404ae4 <ferror@plt+0x28e4>  // b.none
  404ac8:	cbz	x8, 404ad4 <ferror@plt+0x28d4>
  404acc:	ldrb	w8, [x8]
  404ad0:	cbnz	w8, 404ae4 <ferror@plt+0x28e4>
  404ad4:	ldp	x20, x19, [sp, #32]
  404ad8:	ldr	x21, [sp, #16]
  404adc:	ldp	x29, x30, [sp], #48
  404ae0:	ret
  404ae4:	ldr	w8, [x21]
  404ae8:	adrp	x9, 417000 <ferror@plt+0x14e00>
  404aec:	ldr	w0, [x9, #792]
  404af0:	adrp	x1, 406000 <ferror@plt+0x3e00>
  404af4:	add	x1, x1, #0x7ad
  404af8:	mov	x2, x20
  404afc:	mov	x3, x19
  404b00:	cmp	w8, #0x22
  404b04:	b.ne	404b0c <ferror@plt+0x290c>  // b.any
  404b08:	bl	4021e0 <err@plt>
  404b0c:	bl	402150 <errx@plt>
  404b10:	stp	x29, x30, [sp, #-48]!
  404b14:	mov	x29, sp
  404b18:	str	x21, [sp, #16]
  404b1c:	stp	x20, x19, [sp, #32]
  404b20:	mov	x20, x1
  404b24:	mov	x19, x0
  404b28:	str	xzr, [x29, #24]
  404b2c:	bl	4021b0 <__errno_location@plt>
  404b30:	mov	x21, x0
  404b34:	str	wzr, [x0]
  404b38:	cbz	x19, 404b84 <ferror@plt+0x2984>
  404b3c:	ldrb	w8, [x19]
  404b40:	cbz	w8, 404b84 <ferror@plt+0x2984>
  404b44:	add	x1, x29, #0x18
  404b48:	mov	w2, #0xa                   	// #10
  404b4c:	mov	x0, x19
  404b50:	bl	401ca0 <strtoul@plt>
  404b54:	ldr	w8, [x21]
  404b58:	cbnz	w8, 404b84 <ferror@plt+0x2984>
  404b5c:	ldr	x8, [x29, #24]
  404b60:	cmp	x8, x19
  404b64:	b.eq	404b84 <ferror@plt+0x2984>  // b.none
  404b68:	cbz	x8, 404b74 <ferror@plt+0x2974>
  404b6c:	ldrb	w8, [x8]
  404b70:	cbnz	w8, 404b84 <ferror@plt+0x2984>
  404b74:	ldp	x20, x19, [sp, #32]
  404b78:	ldr	x21, [sp, #16]
  404b7c:	ldp	x29, x30, [sp], #48
  404b80:	ret
  404b84:	ldr	w8, [x21]
  404b88:	adrp	x9, 417000 <ferror@plt+0x14e00>
  404b8c:	ldr	w0, [x9, #792]
  404b90:	adrp	x1, 406000 <ferror@plt+0x3e00>
  404b94:	add	x1, x1, #0x7ad
  404b98:	mov	x2, x20
  404b9c:	mov	x3, x19
  404ba0:	cmp	w8, #0x22
  404ba4:	b.ne	404bac <ferror@plt+0x29ac>  // b.any
  404ba8:	bl	4021e0 <err@plt>
  404bac:	bl	402150 <errx@plt>
  404bb0:	sub	sp, sp, #0x30
  404bb4:	stp	x20, x19, [sp, #32]
  404bb8:	mov	x20, x1
  404bbc:	add	x1, sp, #0x8
  404bc0:	stp	x29, x30, [sp, #16]
  404bc4:	add	x29, sp, #0x10
  404bc8:	mov	x19, x0
  404bcc:	bl	40443c <ferror@plt+0x223c>
  404bd0:	cbnz	w0, 404be8 <ferror@plt+0x29e8>
  404bd4:	ldr	x0, [sp, #8]
  404bd8:	ldp	x20, x19, [sp, #32]
  404bdc:	ldp	x29, x30, [sp, #16]
  404be0:	add	sp, sp, #0x30
  404be4:	ret
  404be8:	bl	4021b0 <__errno_location@plt>
  404bec:	adrp	x9, 417000 <ferror@plt+0x14e00>
  404bf0:	ldr	w8, [x0]
  404bf4:	ldr	w0, [x9, #792]
  404bf8:	adrp	x1, 406000 <ferror@plt+0x3e00>
  404bfc:	add	x1, x1, #0x7ad
  404c00:	mov	x2, x20
  404c04:	mov	x3, x19
  404c08:	cbnz	w8, 404c10 <ferror@plt+0x2a10>
  404c0c:	bl	402150 <errx@plt>
  404c10:	bl	4021e0 <err@plt>
  404c14:	stp	x29, x30, [sp, #-32]!
  404c18:	str	x19, [sp, #16]
  404c1c:	mov	x19, x1
  404c20:	mov	x1, x2
  404c24:	mov	x29, sp
  404c28:	bl	4049d4 <ferror@plt+0x27d4>
  404c2c:	fcvtzs	x8, d0
  404c30:	mov	x9, #0x848000000000        	// #145685290680320
  404c34:	movk	x9, #0x412e, lsl #48
  404c38:	scvtf	d1, x8
  404c3c:	fmov	d2, x9
  404c40:	fsub	d0, d0, d1
  404c44:	fmul	d0, d0, d2
  404c48:	fcvtzs	x9, d0
  404c4c:	stp	x8, x9, [x19]
  404c50:	ldr	x19, [sp, #16]
  404c54:	ldp	x29, x30, [sp], #32
  404c58:	ret
  404c5c:	and	w8, w0, #0xf000
  404c60:	sub	w8, w8, #0x1, lsl #12
  404c64:	lsr	w9, w8, #12
  404c68:	cmp	w9, #0xb
  404c6c:	mov	w8, wzr
  404c70:	b.hi	404cc4 <ferror@plt+0x2ac4>  // b.pmore
  404c74:	adrp	x10, 406000 <ferror@plt+0x3e00>
  404c78:	add	x10, x10, #0x78f
  404c7c:	adr	x11, 404c90 <ferror@plt+0x2a90>
  404c80:	ldrb	w12, [x10, x9]
  404c84:	add	x11, x11, x12, lsl #2
  404c88:	mov	w9, #0x64                  	// #100
  404c8c:	br	x11
  404c90:	mov	w9, #0x70                  	// #112
  404c94:	b	404cbc <ferror@plt+0x2abc>
  404c98:	mov	w9, #0x63                  	// #99
  404c9c:	b	404cbc <ferror@plt+0x2abc>
  404ca0:	mov	w9, #0x62                  	// #98
  404ca4:	b	404cbc <ferror@plt+0x2abc>
  404ca8:	mov	w9, #0x6c                  	// #108
  404cac:	b	404cbc <ferror@plt+0x2abc>
  404cb0:	mov	w9, #0x73                  	// #115
  404cb4:	b	404cbc <ferror@plt+0x2abc>
  404cb8:	mov	w9, #0x2d                  	// #45
  404cbc:	mov	w8, #0x1                   	// #1
  404cc0:	strb	w9, [x1]
  404cc4:	tst	w0, #0x100
  404cc8:	mov	w9, #0x72                  	// #114
  404ccc:	mov	w10, #0x2d                  	// #45
  404cd0:	add	x11, x1, x8
  404cd4:	mov	w12, #0x77                  	// #119
  404cd8:	csel	w17, w10, w9, eq  // eq = none
  404cdc:	tst	w0, #0x80
  404ce0:	mov	w14, #0x53                  	// #83
  404ce4:	mov	w15, #0x73                  	// #115
  404ce8:	mov	w16, #0x78                  	// #120
  404cec:	strb	w17, [x11]
  404cf0:	csel	w17, w10, w12, eq  // eq = none
  404cf4:	tst	w0, #0x40
  404cf8:	orr	x13, x8, #0x2
  404cfc:	strb	w17, [x11, #1]
  404d00:	csel	w11, w15, w14, ne  // ne = any
  404d04:	csel	w17, w16, w10, ne  // ne = any
  404d08:	tst	w0, #0x800
  404d0c:	csel	w11, w17, w11, eq  // eq = none
  404d10:	add	x13, x13, x1
  404d14:	tst	w0, #0x20
  404d18:	strb	w11, [x13]
  404d1c:	csel	w11, w10, w9, eq  // eq = none
  404d20:	tst	w0, #0x10
  404d24:	strb	w11, [x13, #1]
  404d28:	csel	w11, w10, w12, eq  // eq = none
  404d2c:	tst	w0, #0x8
  404d30:	csel	w14, w15, w14, ne  // ne = any
  404d34:	csel	w15, w16, w10, ne  // ne = any
  404d38:	tst	w0, #0x400
  404d3c:	orr	x8, x8, #0x6
  404d40:	csel	w14, w15, w14, eq  // eq = none
  404d44:	tst	w0, #0x4
  404d48:	add	x8, x8, x1
  404d4c:	csel	w9, w10, w9, eq  // eq = none
  404d50:	tst	w0, #0x2
  404d54:	mov	w17, #0x54                  	// #84
  404d58:	strb	w11, [x13, #2]
  404d5c:	mov	w11, #0x74                  	// #116
  404d60:	strb	w14, [x13, #3]
  404d64:	strb	w9, [x8]
  404d68:	csel	w9, w10, w12, eq  // eq = none
  404d6c:	tst	w0, #0x1
  404d70:	strb	w9, [x8, #1]
  404d74:	csel	w9, w11, w17, ne  // ne = any
  404d78:	csel	w10, w16, w10, ne  // ne = any
  404d7c:	tst	w0, #0x200
  404d80:	csel	w9, w10, w9, eq  // eq = none
  404d84:	mov	x0, x1
  404d88:	strb	w9, [x8, #2]
  404d8c:	strb	wzr, [x8, #3]
  404d90:	ret
  404d94:	sub	sp, sp, #0x60
  404d98:	stp	x22, x21, [sp, #64]
  404d9c:	stp	x20, x19, [sp, #80]
  404da0:	mov	x21, x1
  404da4:	mov	w20, w0
  404da8:	add	x22, sp, #0x8
  404dac:	stp	x29, x30, [sp, #48]
  404db0:	add	x29, sp, #0x30
  404db4:	tbz	w0, #1, 404dc4 <ferror@plt+0x2bc4>
  404db8:	orr	x22, x22, #0x1
  404dbc:	mov	w8, #0x20                  	// #32
  404dc0:	strb	w8, [sp, #8]
  404dc4:	mov	x0, x21
  404dc8:	bl	404f64 <ferror@plt+0x2d64>
  404dcc:	cbz	w0, 404df0 <ferror@plt+0x2bf0>
  404dd0:	mov	w8, #0x6667                	// #26215
  404dd4:	movk	w8, #0x6666, lsl #16
  404dd8:	smull	x8, w0, w8
  404ddc:	lsr	x9, x8, #63
  404de0:	asr	x8, x8, #34
  404de4:	add	w8, w8, w9
  404de8:	sxtw	x9, w8
  404dec:	b	404df4 <ferror@plt+0x2bf4>
  404df0:	mov	x9, xzr
  404df4:	adrp	x8, 406000 <ferror@plt+0x3e00>
  404df8:	add	x8, x8, #0x7b6
  404dfc:	ldrb	w11, [x8, x9]
  404e00:	mov	x10, #0xffffffffffffffff    	// #-1
  404e04:	lsl	x8, x10, x0
  404e08:	bic	x8, x21, x8
  404e0c:	cmp	w0, #0x0
  404e10:	mov	x10, x22
  404e14:	lsr	x19, x21, x0
  404e18:	csel	x8, x8, xzr, ne  // ne = any
  404e1c:	strb	w11, [x10], #1
  404e20:	tbz	w20, #0, 404e34 <ferror@plt+0x2c34>
  404e24:	cbz	x9, 404e34 <ferror@plt+0x2c34>
  404e28:	mov	w9, #0x4269                	// #17001
  404e2c:	add	x10, x22, #0x3
  404e30:	sturh	w9, [x22, #1]
  404e34:	strb	wzr, [x10]
  404e38:	cbz	x8, 404e80 <ferror@plt+0x2c80>
  404e3c:	sub	w9, w0, #0xa
  404e40:	lsr	x8, x8, x9
  404e44:	tbnz	w20, #2, 404e8c <ferror@plt+0x2c8c>
  404e48:	mov	x10, #0xf5c3                	// #62915
  404e4c:	movk	x10, #0x5c28, lsl #16
  404e50:	add	x9, x8, #0x32
  404e54:	movk	x10, #0xc28f, lsl #32
  404e58:	movk	x10, #0x28f5, lsl #48
  404e5c:	sub	x8, x8, #0x3b6
  404e60:	lsr	x9, x9, #2
  404e64:	cmp	x8, #0x64
  404e68:	umulh	x8, x9, x10
  404e6c:	lsr	x8, x8, #2
  404e70:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  404e74:	cinc	w19, w19, cc  // cc = lo, ul, last
  404e78:	cbnz	x20, 404ebc <ferror@plt+0x2cbc>
  404e7c:	b	404f2c <ferror@plt+0x2d2c>
  404e80:	mov	x20, xzr
  404e84:	cbnz	x20, 404ebc <ferror@plt+0x2cbc>
  404e88:	b	404f2c <ferror@plt+0x2d2c>
  404e8c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  404e90:	add	x8, x8, #0x5
  404e94:	movk	x9, #0xcccd
  404e98:	umulh	x10, x8, x9
  404e9c:	lsr	x20, x10, #3
  404ea0:	mul	x9, x20, x9
  404ea4:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  404ea8:	ror	x9, x9, #1
  404eac:	movk	x10, #0x1999, lsl #48
  404eb0:	cmp	x9, x10
  404eb4:	b.ls	404f0c <ferror@plt+0x2d0c>  // b.plast
  404eb8:	cbz	x20, 404f2c <ferror@plt+0x2d2c>
  404ebc:	bl	401e00 <localeconv@plt>
  404ec0:	cbz	x0, 404ed0 <ferror@plt+0x2cd0>
  404ec4:	ldr	x4, [x0]
  404ec8:	cbnz	x4, 404ed8 <ferror@plt+0x2cd8>
  404ecc:	b	404ee0 <ferror@plt+0x2ce0>
  404ed0:	mov	x4, xzr
  404ed4:	cbz	x4, 404ee0 <ferror@plt+0x2ce0>
  404ed8:	ldrb	w8, [x4]
  404edc:	cbnz	w8, 404ee8 <ferror@plt+0x2ce8>
  404ee0:	adrp	x4, 405000 <ferror@plt+0x2e00>
  404ee4:	add	x4, x4, #0xf48
  404ee8:	adrp	x2, 406000 <ferror@plt+0x3e00>
  404eec:	add	x2, x2, #0x7be
  404ef0:	add	x0, sp, #0x10
  404ef4:	add	x6, sp, #0x8
  404ef8:	mov	w1, #0x20                  	// #32
  404efc:	mov	w3, w19
  404f00:	mov	x5, x20
  404f04:	bl	401df0 <snprintf@plt>
  404f08:	b	404f48 <ferror@plt+0x2d48>
  404f0c:	mov	x9, #0xf5c3                	// #62915
  404f10:	movk	x9, #0x5c28, lsl #16
  404f14:	movk	x9, #0xc28f, lsl #32
  404f18:	lsr	x8, x8, #2
  404f1c:	movk	x9, #0x28f5, lsl #48
  404f20:	umulh	x8, x8, x9
  404f24:	lsr	x20, x8, #2
  404f28:	cbnz	x20, 404ebc <ferror@plt+0x2cbc>
  404f2c:	adrp	x2, 406000 <ferror@plt+0x3e00>
  404f30:	add	x2, x2, #0x7c8
  404f34:	add	x0, sp, #0x10
  404f38:	add	x4, sp, #0x8
  404f3c:	mov	w1, #0x20                  	// #32
  404f40:	mov	w3, w19
  404f44:	bl	401df0 <snprintf@plt>
  404f48:	add	x0, sp, #0x10
  404f4c:	bl	401f20 <strdup@plt>
  404f50:	ldp	x20, x19, [sp, #80]
  404f54:	ldp	x22, x21, [sp, #64]
  404f58:	ldp	x29, x30, [sp, #48]
  404f5c:	add	sp, sp, #0x60
  404f60:	ret
  404f64:	mov	w8, #0xa                   	// #10
  404f68:	lsr	x9, x0, x8
  404f6c:	cbz	x9, 404f80 <ferror@plt+0x2d80>
  404f70:	cmp	x8, #0x33
  404f74:	add	x8, x8, #0xa
  404f78:	b.cc	404f68 <ferror@plt+0x2d68>  // b.lo, b.ul, b.last
  404f7c:	mov	w8, #0x46                  	// #70
  404f80:	sub	w0, w8, #0xa
  404f84:	ret
  404f88:	stp	x29, x30, [sp, #-80]!
  404f8c:	stp	x26, x25, [sp, #16]
  404f90:	stp	x24, x23, [sp, #32]
  404f94:	stp	x22, x21, [sp, #48]
  404f98:	stp	x20, x19, [sp, #64]
  404f9c:	mov	x29, sp
  404fa0:	cbz	x0, 405084 <ferror@plt+0x2e84>
  404fa4:	mov	x20, x3
  404fa8:	mov	w19, #0xffffffff            	// #-1
  404fac:	cbz	x3, 4050a0 <ferror@plt+0x2ea0>
  404fb0:	mov	x21, x2
  404fb4:	cbz	x2, 4050a0 <ferror@plt+0x2ea0>
  404fb8:	mov	x22, x1
  404fbc:	cbz	x1, 4050a0 <ferror@plt+0x2ea0>
  404fc0:	ldrb	w8, [x0]
  404fc4:	cbz	w8, 4050a0 <ferror@plt+0x2ea0>
  404fc8:	ldrb	w8, [x0]
  404fcc:	cbz	w8, 40508c <ferror@plt+0x2e8c>
  404fd0:	mov	x24, xzr
  404fd4:	mov	x23, xzr
  404fd8:	add	x25, x0, #0x1
  404fdc:	b	404fe8 <ferror@plt+0x2de8>
  404fe0:	ldrb	w8, [x25], #1
  404fe4:	cbz	w8, 40509c <ferror@plt+0x2e9c>
  404fe8:	cmp	x24, x21
  404fec:	b.cs	40505c <ferror@plt+0x2e5c>  // b.hs, b.nlast
  404ff0:	ldrb	w10, [x25]
  404ff4:	sub	x9, x25, #0x1
  404ff8:	cmp	x23, #0x0
  404ffc:	and	w8, w8, #0xff
  405000:	csel	x23, x9, x23, eq  // eq = none
  405004:	cmp	w8, #0x2c
  405008:	csel	x8, x9, xzr, eq  // eq = none
  40500c:	cmp	w10, #0x0
  405010:	csel	x26, x25, x8, eq  // eq = none
  405014:	mov	w8, #0x4                   	// #4
  405018:	cbz	x23, 405064 <ferror@plt+0x2e64>
  40501c:	cbz	x26, 405064 <ferror@plt+0x2e64>
  405020:	subs	x1, x26, x23
  405024:	b.ls	405074 <ferror@plt+0x2e74>  // b.plast
  405028:	mov	x0, x23
  40502c:	blr	x20
  405030:	cmn	w0, #0x1
  405034:	b.eq	405074 <ferror@plt+0x2e74>  // b.none
  405038:	str	w0, [x22, x24, lsl #2]
  40503c:	ldrb	w8, [x26]
  405040:	mov	x23, xzr
  405044:	add	x24, x24, #0x1
  405048:	cmp	w8, #0x0
  40504c:	cset	w8, eq  // eq = none
  405050:	lsl	w8, w8, #1
  405054:	cbnz	w8, 405068 <ferror@plt+0x2e68>
  405058:	b	404fe0 <ferror@plt+0x2de0>
  40505c:	mov	w19, #0xfffffffe            	// #-2
  405060:	mov	w8, #0x1                   	// #1
  405064:	cbz	w8, 404fe0 <ferror@plt+0x2de0>
  405068:	cmp	w8, #0x4
  40506c:	b.eq	404fe0 <ferror@plt+0x2de0>  // b.none
  405070:	b	405094 <ferror@plt+0x2e94>
  405074:	mov	w19, #0xffffffff            	// #-1
  405078:	mov	w8, #0x1                   	// #1
  40507c:	cbnz	w8, 405068 <ferror@plt+0x2e68>
  405080:	b	404fe0 <ferror@plt+0x2de0>
  405084:	mov	w19, #0xffffffff            	// #-1
  405088:	b	4050a0 <ferror@plt+0x2ea0>
  40508c:	mov	x24, xzr
  405090:	b	40509c <ferror@plt+0x2e9c>
  405094:	cmp	w8, #0x2
  405098:	b.ne	4050a0 <ferror@plt+0x2ea0>  // b.any
  40509c:	mov	w19, w24
  4050a0:	mov	w0, w19
  4050a4:	ldp	x20, x19, [sp, #64]
  4050a8:	ldp	x22, x21, [sp, #48]
  4050ac:	ldp	x24, x23, [sp, #32]
  4050b0:	ldp	x26, x25, [sp, #16]
  4050b4:	ldp	x29, x30, [sp], #80
  4050b8:	ret
  4050bc:	stp	x29, x30, [sp, #-32]!
  4050c0:	str	x19, [sp, #16]
  4050c4:	mov	x29, sp
  4050c8:	cbz	x0, 4050ec <ferror@plt+0x2eec>
  4050cc:	mov	x19, x3
  4050d0:	mov	w8, #0xffffffff            	// #-1
  4050d4:	cbz	x3, 4050f0 <ferror@plt+0x2ef0>
  4050d8:	ldrb	w9, [x0]
  4050dc:	cbz	w9, 4050f0 <ferror@plt+0x2ef0>
  4050e0:	ldr	x8, [x19]
  4050e4:	cmp	x8, x2
  4050e8:	b.ls	405100 <ferror@plt+0x2f00>  // b.plast
  4050ec:	mov	w8, #0xffffffff            	// #-1
  4050f0:	ldr	x19, [sp, #16]
  4050f4:	mov	w0, w8
  4050f8:	ldp	x29, x30, [sp], #32
  4050fc:	ret
  405100:	cmp	w9, #0x2b
  405104:	b.ne	405110 <ferror@plt+0x2f10>  // b.any
  405108:	add	x0, x0, #0x1
  40510c:	b	405114 <ferror@plt+0x2f14>
  405110:	str	xzr, [x19]
  405114:	ldr	x8, [x19]
  405118:	mov	x3, x4
  40511c:	add	x1, x1, x8, lsl #2
  405120:	sub	x2, x2, x8
  405124:	bl	404f88 <ferror@plt+0x2d88>
  405128:	mov	w8, w0
  40512c:	cmp	w0, #0x1
  405130:	b.lt	4050f0 <ferror@plt+0x2ef0>  // b.tstop
  405134:	ldr	x9, [x19]
  405138:	add	x9, x9, w8, sxtw
  40513c:	str	x9, [x19]
  405140:	b	4050f0 <ferror@plt+0x2ef0>
  405144:	stp	x29, x30, [sp, #-80]!
  405148:	stp	x22, x21, [sp, #48]
  40514c:	mov	w21, #0xffffffea            	// #-22
  405150:	str	x25, [sp, #16]
  405154:	stp	x24, x23, [sp, #32]
  405158:	stp	x20, x19, [sp, #64]
  40515c:	mov	x29, sp
  405160:	cbz	x1, 40524c <ferror@plt+0x304c>
  405164:	cbz	x0, 40524c <ferror@plt+0x304c>
  405168:	mov	x19, x2
  40516c:	cbz	x2, 40524c <ferror@plt+0x304c>
  405170:	ldrb	w8, [x0]
  405174:	cbz	w8, 405248 <ferror@plt+0x3048>
  405178:	mov	x20, x1
  40517c:	mov	x22, xzr
  405180:	add	x23, x0, #0x1
  405184:	mov	w24, #0x1                   	// #1
  405188:	b	405194 <ferror@plt+0x2f94>
  40518c:	ldrb	w8, [x23], #1
  405190:	cbz	w8, 405248 <ferror@plt+0x3048>
  405194:	mov	x9, x23
  405198:	ldrb	w10, [x9], #-1
  40519c:	cmp	x22, #0x0
  4051a0:	and	w8, w8, #0xff
  4051a4:	csel	x22, x9, x22, eq  // eq = none
  4051a8:	cmp	w8, #0x2c
  4051ac:	csel	x8, x9, xzr, eq  // eq = none
  4051b0:	cmp	w10, #0x0
  4051b4:	csel	x25, x23, x8, eq  // eq = none
  4051b8:	mov	w8, #0x4                   	// #4
  4051bc:	cbz	x22, 405220 <ferror@plt+0x3020>
  4051c0:	cbz	x25, 405220 <ferror@plt+0x3020>
  4051c4:	subs	x1, x25, x22
  4051c8:	b.ls	405218 <ferror@plt+0x3018>  // b.plast
  4051cc:	mov	x0, x22
  4051d0:	blr	x19
  4051d4:	tbnz	w0, #31, 405230 <ferror@plt+0x3030>
  4051d8:	add	w8, w0, #0x7
  4051dc:	cmp	w0, #0x0
  4051e0:	csel	w8, w8, w0, lt  // lt = tstop
  4051e4:	sbfx	x8, x8, #3, #29
  4051e8:	ldrb	w9, [x20, x8]
  4051ec:	and	w10, w0, #0x7
  4051f0:	lsl	w10, w24, w10
  4051f4:	mov	x22, xzr
  4051f8:	orr	w9, w9, w10
  4051fc:	strb	w9, [x20, x8]
  405200:	ldrb	w8, [x25]
  405204:	cmp	w8, #0x0
  405208:	cset	w8, eq  // eq = none
  40520c:	lsl	w8, w8, #1
  405210:	cbnz	w8, 405224 <ferror@plt+0x3024>
  405214:	b	40518c <ferror@plt+0x2f8c>
  405218:	mov	w21, #0xffffffff            	// #-1
  40521c:	mov	w8, #0x1                   	// #1
  405220:	cbz	w8, 40518c <ferror@plt+0x2f8c>
  405224:	cmp	w8, #0x4
  405228:	b.eq	40518c <ferror@plt+0x2f8c>  // b.none
  40522c:	b	405240 <ferror@plt+0x3040>
  405230:	mov	w8, #0x1                   	// #1
  405234:	mov	w21, w0
  405238:	cbnz	w8, 405224 <ferror@plt+0x3024>
  40523c:	b	40518c <ferror@plt+0x2f8c>
  405240:	cmp	w8, #0x2
  405244:	b.ne	40524c <ferror@plt+0x304c>  // b.any
  405248:	mov	w21, wzr
  40524c:	mov	w0, w21
  405250:	ldp	x20, x19, [sp, #64]
  405254:	ldp	x22, x21, [sp, #48]
  405258:	ldp	x24, x23, [sp, #32]
  40525c:	ldr	x25, [sp, #16]
  405260:	ldp	x29, x30, [sp], #80
  405264:	ret
  405268:	stp	x29, x30, [sp, #-64]!
  40526c:	stp	x22, x21, [sp, #32]
  405270:	mov	w21, #0xffffffea            	// #-22
  405274:	stp	x24, x23, [sp, #16]
  405278:	stp	x20, x19, [sp, #48]
  40527c:	mov	x29, sp
  405280:	cbz	x1, 405350 <ferror@plt+0x3150>
  405284:	cbz	x0, 405350 <ferror@plt+0x3150>
  405288:	mov	x19, x2
  40528c:	cbz	x2, 405350 <ferror@plt+0x3150>
  405290:	ldrb	w8, [x0]
  405294:	cbz	w8, 40534c <ferror@plt+0x314c>
  405298:	mov	x20, x1
  40529c:	mov	x22, xzr
  4052a0:	add	x23, x0, #0x1
  4052a4:	b	4052b0 <ferror@plt+0x30b0>
  4052a8:	ldrb	w8, [x23], #1
  4052ac:	cbz	w8, 40534c <ferror@plt+0x314c>
  4052b0:	mov	x9, x23
  4052b4:	ldrb	w10, [x9], #-1
  4052b8:	cmp	x22, #0x0
  4052bc:	and	w8, w8, #0xff
  4052c0:	csel	x22, x9, x22, eq  // eq = none
  4052c4:	cmp	w8, #0x2c
  4052c8:	csel	x8, x9, xzr, eq  // eq = none
  4052cc:	cmp	w10, #0x0
  4052d0:	csel	x24, x23, x8, eq  // eq = none
  4052d4:	mov	w8, #0x4                   	// #4
  4052d8:	cbz	x22, 405324 <ferror@plt+0x3124>
  4052dc:	cbz	x24, 405324 <ferror@plt+0x3124>
  4052e0:	subs	x1, x24, x22
  4052e4:	b.ls	40531c <ferror@plt+0x311c>  // b.plast
  4052e8:	mov	x0, x22
  4052ec:	blr	x19
  4052f0:	tbnz	x0, #63, 405334 <ferror@plt+0x3134>
  4052f4:	ldr	x8, [x20]
  4052f8:	mov	x22, xzr
  4052fc:	orr	x8, x8, x0
  405300:	str	x8, [x20]
  405304:	ldrb	w8, [x24]
  405308:	cmp	w8, #0x0
  40530c:	cset	w8, eq  // eq = none
  405310:	lsl	w8, w8, #1
  405314:	cbnz	w8, 405328 <ferror@plt+0x3128>
  405318:	b	4052a8 <ferror@plt+0x30a8>
  40531c:	mov	w21, #0xffffffff            	// #-1
  405320:	mov	w8, #0x1                   	// #1
  405324:	cbz	w8, 4052a8 <ferror@plt+0x30a8>
  405328:	cmp	w8, #0x4
  40532c:	b.eq	4052a8 <ferror@plt+0x30a8>  // b.none
  405330:	b	405344 <ferror@plt+0x3144>
  405334:	mov	w8, #0x1                   	// #1
  405338:	mov	w21, w0
  40533c:	cbnz	w8, 405328 <ferror@plt+0x3128>
  405340:	b	4052a8 <ferror@plt+0x30a8>
  405344:	cmp	w8, #0x2
  405348:	b.ne	405350 <ferror@plt+0x3150>  // b.any
  40534c:	mov	w21, wzr
  405350:	mov	w0, w21
  405354:	ldp	x20, x19, [sp, #48]
  405358:	ldp	x22, x21, [sp, #32]
  40535c:	ldp	x24, x23, [sp, #16]
  405360:	ldp	x29, x30, [sp], #64
  405364:	ret
  405368:	stp	x29, x30, [sp, #-64]!
  40536c:	mov	x29, sp
  405370:	str	x23, [sp, #16]
  405374:	stp	x22, x21, [sp, #32]
  405378:	stp	x20, x19, [sp, #48]
  40537c:	str	xzr, [x29, #24]
  405380:	cbz	x0, 405470 <ferror@plt+0x3270>
  405384:	mov	w21, w3
  405388:	mov	x19, x2
  40538c:	mov	x23, x1
  405390:	mov	x22, x0
  405394:	str	w3, [x1]
  405398:	str	w3, [x2]
  40539c:	bl	4021b0 <__errno_location@plt>
  4053a0:	str	wzr, [x0]
  4053a4:	ldrb	w8, [x22]
  4053a8:	mov	x20, x0
  4053ac:	cmp	w8, #0x3a
  4053b0:	b.ne	4053f8 <ferror@plt+0x31f8>  // b.any
  4053b4:	add	x21, x22, #0x1
  4053b8:	add	x1, x29, #0x18
  4053bc:	mov	w2, #0xa                   	// #10
  4053c0:	mov	x0, x21
  4053c4:	bl	402000 <strtol@plt>
  4053c8:	str	w0, [x19]
  4053cc:	ldr	w8, [x20]
  4053d0:	mov	w0, #0xffffffff            	// #-1
  4053d4:	cbnz	w8, 405470 <ferror@plt+0x3270>
  4053d8:	ldr	x8, [x29, #24]
  4053dc:	cbz	x8, 405470 <ferror@plt+0x3270>
  4053e0:	cmp	x8, x21
  4053e4:	mov	w0, #0xffffffff            	// #-1
  4053e8:	b.eq	405470 <ferror@plt+0x3270>  // b.none
  4053ec:	ldrb	w8, [x8]
  4053f0:	cbz	w8, 40546c <ferror@plt+0x326c>
  4053f4:	b	405470 <ferror@plt+0x3270>
  4053f8:	add	x1, x29, #0x18
  4053fc:	mov	w2, #0xa                   	// #10
  405400:	mov	x0, x22
  405404:	bl	402000 <strtol@plt>
  405408:	str	w0, [x23]
  40540c:	str	w0, [x19]
  405410:	ldr	x8, [x29, #24]
  405414:	mov	w0, #0xffffffff            	// #-1
  405418:	cmp	x8, x22
  40541c:	b.eq	405470 <ferror@plt+0x3270>  // b.none
  405420:	ldr	w9, [x20]
  405424:	cbnz	w9, 405470 <ferror@plt+0x3270>
  405428:	cbz	x8, 405470 <ferror@plt+0x3270>
  40542c:	ldrb	w9, [x8]
  405430:	cmp	w9, #0x2d
  405434:	b.eq	405458 <ferror@plt+0x3258>  // b.none
  405438:	cmp	w9, #0x3a
  40543c:	b.ne	40546c <ferror@plt+0x326c>  // b.any
  405440:	ldrb	w10, [x8, #1]
  405444:	cbz	w10, 405468 <ferror@plt+0x3268>
  405448:	cmp	w9, #0x3a
  40544c:	b.eq	405458 <ferror@plt+0x3258>  // b.none
  405450:	cmp	w9, #0x2d
  405454:	b.ne	40546c <ferror@plt+0x326c>  // b.any
  405458:	add	x21, x8, #0x1
  40545c:	str	xzr, [x29, #24]
  405460:	str	wzr, [x20]
  405464:	b	4053b8 <ferror@plt+0x31b8>
  405468:	str	w21, [x19]
  40546c:	mov	w0, wzr
  405470:	ldp	x20, x19, [sp, #48]
  405474:	ldp	x22, x21, [sp, #32]
  405478:	ldr	x23, [sp, #16]
  40547c:	ldp	x29, x30, [sp], #64
  405480:	ret
  405484:	sub	sp, sp, #0x50
  405488:	stp	x20, x19, [sp, #64]
  40548c:	mov	x20, x1
  405490:	mov	x19, x0
  405494:	stp	x29, x30, [sp, #16]
  405498:	stp	x24, x23, [sp, #32]
  40549c:	stp	x22, x21, [sp, #48]
  4054a0:	add	x29, sp, #0x10
  4054a4:	mov	w0, wzr
  4054a8:	cbz	x20, 405574 <ferror@plt+0x3374>
  4054ac:	cbz	x19, 405574 <ferror@plt+0x3374>
  4054b0:	add	x1, sp, #0x8
  4054b4:	mov	x0, x19
  4054b8:	bl	40558c <ferror@plt+0x338c>
  4054bc:	mov	x21, x0
  4054c0:	mov	x1, sp
  4054c4:	mov	x0, x20
  4054c8:	bl	40558c <ferror@plt+0x338c>
  4054cc:	ldp	x24, x22, [sp]
  4054d0:	adds	x8, x24, x22
  4054d4:	b.eq	405500 <ferror@plt+0x3300>  // b.none
  4054d8:	mov	x23, x0
  4054dc:	cmp	x8, #0x1
  4054e0:	b.ne	405528 <ferror@plt+0x3328>  // b.any
  4054e4:	cbz	x21, 40550c <ferror@plt+0x330c>
  4054e8:	ldrb	w8, [x21]
  4054ec:	cmp	w8, #0x2f
  4054f0:	b.ne	40550c <ferror@plt+0x330c>  // b.any
  4054f4:	mov	w0, #0x1                   	// #1
  4054f8:	cbnz	w0, 405568 <ferror@plt+0x3368>
  4054fc:	b	4054a4 <ferror@plt+0x32a4>
  405500:	mov	w0, #0x1                   	// #1
  405504:	cbnz	w0, 405568 <ferror@plt+0x3368>
  405508:	b	4054a4 <ferror@plt+0x32a4>
  40550c:	cbz	x23, 405528 <ferror@plt+0x3328>
  405510:	ldrb	w8, [x23]
  405514:	cmp	w8, #0x2f
  405518:	b.ne	405528 <ferror@plt+0x3328>  // b.any
  40551c:	mov	w0, #0x1                   	// #1
  405520:	cbnz	w0, 405568 <ferror@plt+0x3368>
  405524:	b	4054a4 <ferror@plt+0x32a4>
  405528:	mov	w0, #0x3                   	// #3
  40552c:	cbz	x21, 405554 <ferror@plt+0x3354>
  405530:	cbz	x23, 405554 <ferror@plt+0x3354>
  405534:	cmp	x22, x24
  405538:	b.ne	405554 <ferror@plt+0x3354>  // b.any
  40553c:	mov	x0, x21
  405540:	mov	x1, x23
  405544:	mov	x2, x22
  405548:	bl	401eb0 <strncmp@plt>
  40554c:	cbz	w0, 40555c <ferror@plt+0x335c>
  405550:	mov	w0, #0x3                   	// #3
  405554:	cbnz	w0, 405568 <ferror@plt+0x3368>
  405558:	b	4054a4 <ferror@plt+0x32a4>
  40555c:	add	x19, x21, x22
  405560:	add	x20, x23, x24
  405564:	cbz	w0, 4054a4 <ferror@plt+0x32a4>
  405568:	cmp	w0, #0x3
  40556c:	b.ne	405574 <ferror@plt+0x3374>  // b.any
  405570:	mov	w0, wzr
  405574:	ldp	x20, x19, [sp, #64]
  405578:	ldp	x22, x21, [sp, #48]
  40557c:	ldp	x24, x23, [sp, #32]
  405580:	ldp	x29, x30, [sp, #16]
  405584:	add	sp, sp, #0x50
  405588:	ret
  40558c:	mov	x8, x0
  405590:	str	xzr, [x1]
  405594:	mov	x0, x8
  405598:	cbz	x8, 4055e0 <ferror@plt+0x33e0>
  40559c:	ldrb	w9, [x0]
  4055a0:	cmp	w9, #0x2f
  4055a4:	b.ne	4055b8 <ferror@plt+0x33b8>  // b.any
  4055a8:	mov	x8, x0
  4055ac:	ldrb	w10, [x8, #1]!
  4055b0:	cmp	w10, #0x2f
  4055b4:	b.eq	405594 <ferror@plt+0x3394>  // b.none
  4055b8:	cbz	w9, 4055dc <ferror@plt+0x33dc>
  4055bc:	mov	w8, #0x1                   	// #1
  4055c0:	str	x8, [x1]
  4055c4:	ldrb	w9, [x0, x8]
  4055c8:	cbz	w9, 4055e0 <ferror@plt+0x33e0>
  4055cc:	cmp	w9, #0x2f
  4055d0:	b.eq	4055e0 <ferror@plt+0x33e0>  // b.none
  4055d4:	add	x8, x8, #0x1
  4055d8:	b	4055c0 <ferror@plt+0x33c0>
  4055dc:	mov	x0, xzr
  4055e0:	ret
  4055e4:	stp	x29, x30, [sp, #-64]!
  4055e8:	orr	x8, x0, x1
  4055ec:	stp	x24, x23, [sp, #16]
  4055f0:	stp	x22, x21, [sp, #32]
  4055f4:	stp	x20, x19, [sp, #48]
  4055f8:	mov	x29, sp
  4055fc:	cbz	x8, 405630 <ferror@plt+0x3430>
  405600:	mov	x19, x1
  405604:	mov	x22, x0
  405608:	mov	x20, x2
  40560c:	cbz	x0, 405644 <ferror@plt+0x3444>
  405610:	cbz	x19, 405658 <ferror@plt+0x3458>
  405614:	mov	x0, x22
  405618:	bl	401cb0 <strlen@plt>
  40561c:	mvn	x8, x0
  405620:	cmp	x8, x20
  405624:	b.cs	405660 <ferror@plt+0x3460>  // b.hs, b.nlast
  405628:	mov	x21, xzr
  40562c:	b	40569c <ferror@plt+0x349c>
  405630:	adrp	x0, 406000 <ferror@plt+0x3e00>
  405634:	add	x0, x0, #0xd
  405638:	bl	401f20 <strdup@plt>
  40563c:	mov	x21, x0
  405640:	b	40569c <ferror@plt+0x349c>
  405644:	mov	x0, x19
  405648:	mov	x1, x20
  40564c:	bl	402070 <strndup@plt>
  405650:	mov	x21, x0
  405654:	b	40569c <ferror@plt+0x349c>
  405658:	mov	x0, x22
  40565c:	b	405638 <ferror@plt+0x3438>
  405660:	add	x24, x0, x20
  405664:	mov	x23, x0
  405668:	add	x0, x24, #0x1
  40566c:	bl	401e60 <malloc@plt>
  405670:	mov	x21, x0
  405674:	cbz	x0, 40569c <ferror@plt+0x349c>
  405678:	mov	x0, x21
  40567c:	mov	x1, x22
  405680:	mov	x2, x23
  405684:	bl	401c80 <memcpy@plt>
  405688:	add	x0, x21, x23
  40568c:	mov	x1, x19
  405690:	mov	x2, x20
  405694:	bl	401c80 <memcpy@plt>
  405698:	strb	wzr, [x21, x24]
  40569c:	mov	x0, x21
  4056a0:	ldp	x20, x19, [sp, #48]
  4056a4:	ldp	x22, x21, [sp, #32]
  4056a8:	ldp	x24, x23, [sp, #16]
  4056ac:	ldp	x29, x30, [sp], #64
  4056b0:	ret
  4056b4:	stp	x29, x30, [sp, #-32]!
  4056b8:	stp	x20, x19, [sp, #16]
  4056bc:	mov	x19, x1
  4056c0:	mov	x20, x0
  4056c4:	mov	x29, sp
  4056c8:	cbz	x1, 4056dc <ferror@plt+0x34dc>
  4056cc:	mov	x0, x19
  4056d0:	bl	401cb0 <strlen@plt>
  4056d4:	mov	x2, x0
  4056d8:	b	4056e0 <ferror@plt+0x34e0>
  4056dc:	mov	x2, xzr
  4056e0:	mov	x0, x20
  4056e4:	mov	x1, x19
  4056e8:	bl	4055e4 <ferror@plt+0x33e4>
  4056ec:	ldp	x20, x19, [sp, #16]
  4056f0:	ldp	x29, x30, [sp], #32
  4056f4:	ret
  4056f8:	sub	sp, sp, #0x120
  4056fc:	stp	x29, x30, [sp, #256]
  405700:	add	x29, sp, #0x100
  405704:	add	x9, sp, #0x80
  405708:	mov	x10, sp
  40570c:	mov	x11, #0xffffffffffffffd0    	// #-48
  405710:	add	x8, x29, #0x20
  405714:	movk	x11, #0xff80, lsl #32
  405718:	add	x9, x9, #0x30
  40571c:	add	x10, x10, #0x80
  405720:	stp	x8, x9, [x29, #-32]
  405724:	stp	x10, x11, [x29, #-16]
  405728:	stp	q1, q2, [sp, #16]
  40572c:	str	q0, [sp]
  405730:	ldp	q0, q1, [x29, #-32]
  405734:	stp	x28, x19, [sp, #272]
  405738:	mov	x19, x0
  40573c:	stp	x2, x3, [sp, #128]
  405740:	sub	x0, x29, #0x28
  405744:	sub	x2, x29, #0x50
  405748:	stp	x4, x5, [sp, #144]
  40574c:	stp	x6, x7, [sp, #160]
  405750:	stp	q3, q4, [sp, #48]
  405754:	stp	q5, q6, [sp, #80]
  405758:	str	q7, [sp, #112]
  40575c:	stp	q0, q1, [x29, #-80]
  405760:	bl	402050 <vasprintf@plt>
  405764:	tbnz	w0, #31, 40578c <ferror@plt+0x358c>
  405768:	ldur	x1, [x29, #-40]
  40576c:	sxtw	x2, w0
  405770:	mov	x0, x19
  405774:	bl	4055e4 <ferror@plt+0x33e4>
  405778:	ldur	x8, [x29, #-40]
  40577c:	mov	x19, x0
  405780:	mov	x0, x8
  405784:	bl	402020 <free@plt>
  405788:	b	405790 <ferror@plt+0x3590>
  40578c:	mov	x19, xzr
  405790:	mov	x0, x19
  405794:	ldp	x28, x19, [sp, #272]
  405798:	ldp	x29, x30, [sp, #256]
  40579c:	add	sp, sp, #0x120
  4057a0:	ret
  4057a4:	stp	x29, x30, [sp, #-80]!
  4057a8:	stp	x24, x23, [sp, #32]
  4057ac:	stp	x22, x21, [sp, #48]
  4057b0:	stp	x20, x19, [sp, #64]
  4057b4:	ldr	x19, [x0]
  4057b8:	str	x25, [sp, #16]
  4057bc:	mov	x29, sp
  4057c0:	ldrb	w8, [x19]
  4057c4:	cbz	w8, 4058c4 <ferror@plt+0x36c4>
  4057c8:	mov	x20, x0
  4057cc:	mov	x22, x1
  4057d0:	mov	x0, x19
  4057d4:	mov	x1, x2
  4057d8:	mov	w23, w3
  4057dc:	mov	x21, x2
  4057e0:	bl	402080 <strspn@plt>
  4057e4:	add	x19, x19, x0
  4057e8:	ldrb	w8, [x19]
  4057ec:	cbz	x8, 4058c0 <ferror@plt+0x36c0>
  4057f0:	cbz	w23, 405878 <ferror@plt+0x3678>
  4057f4:	cmp	w8, #0x3f
  4057f8:	b.hi	405890 <ferror@plt+0x3690>  // b.pmore
  4057fc:	mov	w9, #0x1                   	// #1
  405800:	lsl	x8, x9, x8
  405804:	mov	x9, #0x1                   	// #1
  405808:	movk	x9, #0x84, lsl #32
  40580c:	and	x8, x8, x9
  405810:	cbz	x8, 405890 <ferror@plt+0x3690>
  405814:	mov	x23, x19
  405818:	ldrb	w25, [x23], #1
  40581c:	add	x1, x29, #0x1c
  405820:	strb	wzr, [x29, #29]
  405824:	mov	x0, x23
  405828:	strb	w25, [x29, #28]
  40582c:	bl	4058fc <ferror@plt+0x36fc>
  405830:	str	x0, [x22]
  405834:	add	x8, x0, x19
  405838:	ldrb	w9, [x8, #1]
  40583c:	mov	w8, wzr
  405840:	cbz	w9, 4058e8 <ferror@plt+0x36e8>
  405844:	cmp	w9, w25
  405848:	b.ne	4058e8 <ferror@plt+0x36e8>  // b.any
  40584c:	add	x8, x0, x19
  405850:	ldrsb	w1, [x8, #2]
  405854:	mov	x24, x0
  405858:	cbz	w1, 405868 <ferror@plt+0x3668>
  40585c:	mov	x0, x21
  405860:	bl	402090 <strchr@plt>
  405864:	cbz	x0, 4058e4 <ferror@plt+0x36e4>
  405868:	add	x8, x19, x24
  40586c:	add	x19, x8, #0x2
  405870:	mov	w8, #0x1                   	// #1
  405874:	b	4058ec <ferror@plt+0x36ec>
  405878:	mov	x0, x19
  40587c:	mov	x1, x21
  405880:	bl	402180 <strcspn@plt>
  405884:	str	x0, [x22]
  405888:	add	x22, x19, x0
  40588c:	b	4058b8 <ferror@plt+0x36b8>
  405890:	mov	x0, x19
  405894:	mov	x1, x21
  405898:	bl	4058fc <ferror@plt+0x36fc>
  40589c:	str	x0, [x22]
  4058a0:	add	x22, x19, x0
  4058a4:	ldrsb	w1, [x22]
  4058a8:	cbz	w1, 4058b8 <ferror@plt+0x36b8>
  4058ac:	mov	x0, x21
  4058b0:	bl	402090 <strchr@plt>
  4058b4:	cbz	x0, 4058c0 <ferror@plt+0x36c0>
  4058b8:	str	x22, [x20]
  4058bc:	b	4058c8 <ferror@plt+0x36c8>
  4058c0:	str	x19, [x20]
  4058c4:	mov	x19, xzr
  4058c8:	mov	x0, x19
  4058cc:	ldp	x20, x19, [sp, #64]
  4058d0:	ldp	x22, x21, [sp, #48]
  4058d4:	ldp	x24, x23, [sp, #32]
  4058d8:	ldr	x25, [sp, #16]
  4058dc:	ldp	x29, x30, [sp], #80
  4058e0:	ret
  4058e4:	mov	w8, wzr
  4058e8:	mov	x23, x19
  4058ec:	str	x19, [x20]
  4058f0:	mov	x19, x23
  4058f4:	tbz	w8, #0, 4058c4 <ferror@plt+0x36c4>
  4058f8:	b	4058c8 <ferror@plt+0x36c8>
  4058fc:	stp	x29, x30, [sp, #-48]!
  405900:	stp	x22, x21, [sp, #16]
  405904:	stp	x20, x19, [sp, #32]
  405908:	ldrb	w8, [x0]
  40590c:	mov	x29, sp
  405910:	cbz	w8, 405960 <ferror@plt+0x3760>
  405914:	mov	x19, x1
  405918:	mov	x22, xzr
  40591c:	mov	w20, wzr
  405920:	add	x21, x0, #0x1
  405924:	b	405948 <ferror@plt+0x3748>
  405928:	sxtb	w1, w8
  40592c:	mov	x0, x19
  405930:	bl	402090 <strchr@plt>
  405934:	cbnz	x0, 40596c <ferror@plt+0x376c>
  405938:	mov	w20, wzr
  40593c:	ldrb	w8, [x21, x22]
  405940:	add	x22, x22, #0x1
  405944:	cbz	w8, 40596c <ferror@plt+0x376c>
  405948:	cbnz	w20, 405938 <ferror@plt+0x3738>
  40594c:	and	w9, w8, #0xff
  405950:	cmp	w9, #0x5c
  405954:	b.ne	405928 <ferror@plt+0x3728>  // b.any
  405958:	mov	w20, #0x1                   	// #1
  40595c:	b	40593c <ferror@plt+0x373c>
  405960:	mov	w20, wzr
  405964:	mov	w22, wzr
  405968:	b	40596c <ferror@plt+0x376c>
  40596c:	sub	w8, w22, w20
  405970:	ldp	x20, x19, [sp, #32]
  405974:	ldp	x22, x21, [sp, #16]
  405978:	sxtw	x0, w8
  40597c:	ldp	x29, x30, [sp], #48
  405980:	ret
  405984:	stp	x29, x30, [sp, #-32]!
  405988:	str	x19, [sp, #16]
  40598c:	mov	x19, x0
  405990:	mov	x29, sp
  405994:	mov	x0, x19
  405998:	bl	401ee0 <fgetc@plt>
  40599c:	cmn	w0, #0x1
  4059a0:	b.eq	4059b4 <ferror@plt+0x37b4>  // b.none
  4059a4:	cmp	w0, #0xa
  4059a8:	b.ne	405994 <ferror@plt+0x3794>  // b.any
  4059ac:	mov	w0, wzr
  4059b0:	b	4059b8 <ferror@plt+0x37b8>
  4059b4:	mov	w0, #0x1                   	// #1
  4059b8:	ldr	x19, [sp, #16]
  4059bc:	ldp	x29, x30, [sp], #32
  4059c0:	ret
  4059c4:	nop
  4059c8:	stp	x29, x30, [sp, #-64]!
  4059cc:	mov	x29, sp
  4059d0:	stp	x19, x20, [sp, #16]
  4059d4:	adrp	x20, 416000 <ferror@plt+0x13e00>
  4059d8:	add	x20, x20, #0xdc0
  4059dc:	stp	x21, x22, [sp, #32]
  4059e0:	adrp	x21, 416000 <ferror@plt+0x13e00>
  4059e4:	add	x21, x21, #0xdb8
  4059e8:	sub	x20, x20, x21
  4059ec:	mov	w22, w0
  4059f0:	stp	x23, x24, [sp, #48]
  4059f4:	mov	x23, x1
  4059f8:	mov	x24, x2
  4059fc:	bl	401c40 <memcpy@plt-0x40>
  405a00:	cmp	xzr, x20, asr #3
  405a04:	b.eq	405a30 <ferror@plt+0x3830>  // b.none
  405a08:	asr	x20, x20, #3
  405a0c:	mov	x19, #0x0                   	// #0
  405a10:	ldr	x3, [x21, x19, lsl #3]
  405a14:	mov	x2, x24
  405a18:	add	x19, x19, #0x1
  405a1c:	mov	x1, x23
  405a20:	mov	w0, w22
  405a24:	blr	x3
  405a28:	cmp	x20, x19
  405a2c:	b.ne	405a10 <ferror@plt+0x3810>  // b.any
  405a30:	ldp	x19, x20, [sp, #16]
  405a34:	ldp	x21, x22, [sp, #32]
  405a38:	ldp	x23, x24, [sp, #48]
  405a3c:	ldp	x29, x30, [sp], #64
  405a40:	ret
  405a44:	nop
  405a48:	ret
  405a4c:	nop
  405a50:	adrp	x2, 417000 <ferror@plt+0x14e00>
  405a54:	mov	x1, #0x0                   	// #0
  405a58:	ldr	x2, [x2, #720]
  405a5c:	b	401da0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405a60 <.fini>:
  405a60:	stp	x29, x30, [sp, #-16]!
  405a64:	mov	x29, sp
  405a68:	ldp	x29, x30, [sp], #16
  405a6c:	ret
