
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035852                       # Number of seconds simulated
sim_ticks                                 35851893171                       # Number of ticks simulated
final_tick                               562818256356                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 130838                       # Simulator instruction rate (inst/s)
host_op_rate                                   165249                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1423536                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902480                       # Number of bytes of host memory used
host_seconds                                 25185.10                       # Real time elapsed on the host
sim_insts                                  3295163509                       # Number of instructions simulated
sim_ops                                    4161824802                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2093824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1870592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1200000                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5169152                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1889792                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1889792                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16358                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14614                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9375                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 40384                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14764                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14764                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49983                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     58402048                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        35702                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     52175543                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46413                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     33471036                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               144180726                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49983                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        35702                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46413                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             132099                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52711080                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52711080                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52711080                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49983                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     58402048                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        35702                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     52175543                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46413                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     33471036                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              196891806                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85975764                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31077646                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25256722                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2117710                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13134826                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12144378                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3280865                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89727                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31182227                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172283806                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31077646                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15425243                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37905055                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11373047                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6276895                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15274778                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       913164                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84572577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.517045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46667522     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3325815      3.93%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2698474      3.19%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6542233      7.74%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1782346      2.11%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2283093      2.70%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1641760      1.94%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          922589      1.09%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18708745     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84572577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361470                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.003865                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32622226                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6087574                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36450699                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       245881                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9166195                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309429                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42518                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206004048                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82133                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9166195                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35011547                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1376632                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1187902                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34250524                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3579775                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198725861                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        31688                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1481737                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1114582                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1575                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278179765                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    927735324                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    927735324                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107484174                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40387                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22575                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9818679                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18531373                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9430868                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       146880                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3001002                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         187952755                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38847                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149357756                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       286932                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64849899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198085084                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5779                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84572577                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766031                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887409                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29230680     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18268609     21.60%     56.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11921697     14.10%     70.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8848275     10.46%     80.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7621373      9.01%     89.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3954526      4.68%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3371358      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633814      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       722245      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84572577                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         875112     71.09%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             3      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178223     14.48%     85.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177683     14.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124440231     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126186      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14827972      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7946833      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149357756                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.737208                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1231021                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008242                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384806039                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    252842148                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145559965                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150588777                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560178                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7297402                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2961                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          649                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2405092                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9166195                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         566640                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81782                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    187991602                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       410077                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18531373                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9430868                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22313                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73140                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          649                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1266145                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1189822                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2455967                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146988237                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13913139                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2369516                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21649693                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20736983                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7736554                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.709647                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145656763                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145559965                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94861639                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267820668                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.693035                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354198                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809437                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65182853                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2122033                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75406382                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628635                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.141149                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29178656     38.70%     38.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20957620     27.79%     66.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8531312     11.31%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4793163      6.36%     84.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3915977      5.19%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1589429      2.11%     91.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1886943      2.50%     93.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949263      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3604019      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75406382                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809437                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655598                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3604019                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259794653                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385156597                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43971                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1403187                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.859758                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.859758                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.163119                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.163119                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661265576                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201162533                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190077069                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85975764                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31282950                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25661249                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2033021                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13092489                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12205459                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3186179                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87802                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32303129                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171782783                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31282950                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15391638                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36922075                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10895346                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6699127                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15801288                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       812874                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84754337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.491079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47832262     56.44%     56.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3684601      4.35%     60.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3222073      3.80%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3469735      4.09%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3056109      3.61%     72.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1581682      1.87%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1033457      1.22%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2737124      3.23%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18137294     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84754337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363858                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.998037                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33979729                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6275538                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35123638                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       551942                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8823489                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5123734                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6593                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203759754                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        51519                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8823489                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35666307                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2734063                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       814948                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33958252                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2757277                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196856539                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        10734                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1727592                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       754719                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          115                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    273400990                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    917956964                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    917956964                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169823305                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       103577674                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34171                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17999                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7314978                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19404592                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     10117097                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       244180                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3114917                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185601141                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34158                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149139824                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       282909                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     61580423                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    188125477                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1814                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84754337                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.759672                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.910465                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30069355     35.48%     35.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18036036     21.28%     56.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12013031     14.17%     70.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7691069      9.07%     80.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7637815      9.01%     89.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4471584      5.28%     94.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3416327      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       755583      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       663537      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84754337                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1095436     70.06%     70.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            42      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        205691     13.16%     83.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       262323     16.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122679495     82.26%     82.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2035404      1.36%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16172      0.01%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15880858     10.65%     94.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8527895      5.72%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149139824                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.734673                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1563492                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010483                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384880386                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    247216781                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144959696                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150703316                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       262917                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7078402                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          501                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1084                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2302833                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          586                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8823489                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1980277                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       166402                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185635300                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       312955                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19404592                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     10117097                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17986                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        121023                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7951                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1084                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1241219                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1139533                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2380752                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146540917                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14927710                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2598907                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23209028                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20771667                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8281318                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.704444                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145107727                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144959696                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94569621                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        264197123                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.686053                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.357951                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100929961                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123560452                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62078241                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32344                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2058092                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75930848                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627276                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172728                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30206921     39.78%     39.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20639334     27.18%     66.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8451523     11.13%     78.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4333473      5.71%     83.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3718437      4.90%     88.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1824583      2.40%     91.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2007241      2.64%     93.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1017144      1.34%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3732192      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75930848                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100929961                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123560452                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20140454                       # Number of memory references committed
system.switch_cpus1.commit.loads             12326190                       # Number of loads committed
system.switch_cpus1.commit.membars              16172                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17737057                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111170769                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2435842                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3732192                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257837349                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          380109071                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41835                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1221427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100929961                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123560452                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100929961                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851836                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851836                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.173935                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.173935                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       661627847                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198816687                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      191088825                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32344                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85975764                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31421408                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25555813                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2097552                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13336324                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12401284                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3225406                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92472                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34746616                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             171587740                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31421408                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15626690                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36049327                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10769221                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5360846                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16978150                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       830390                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84792895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.493210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.299698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48743568     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1921208      2.27%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2528994      2.98%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3820953      4.51%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3721579      4.39%     71.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2827509      3.33%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1684026      1.99%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2524053      2.98%     79.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17021005     20.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84792895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365468                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.995769                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35905073                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5242393                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34737481                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       272118                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8635828                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5332429                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          271                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     205255395                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1364                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8635828                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37793202                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1052171                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1418027                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33077319                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2816341                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199304501                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          809                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1219425                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       882655                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           62                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    277595224                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    928235361                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    928235361                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172763712                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       104831507                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        42247                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23847                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7940896                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18476841                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9800551                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       190213                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3127355                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185286216                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149304727                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       269971                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60223884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    183035558                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6433                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84792895                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.760816                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898217                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29369191     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18666104     22.01%     56.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12028862     14.19%     70.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8225764      9.70%     80.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7710212      9.09%     89.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4110142      4.85%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3021043      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       906825      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       754752      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84792895                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         727901     68.90%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             7      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        151742     14.36%     83.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176803     16.74%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124237088     83.21%     83.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2109210      1.41%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16865      0.01%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14730921      9.87%     94.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8210643      5.50%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149304727                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.736591                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1056453                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007076                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    384728773                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    245551115                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145099641                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     150361180                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       505883                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7075958                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          889                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2492930                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          131                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8635828                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         622017                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        99587                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185326385                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1200126                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18476841                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9800551                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23299                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         75167                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          889                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1283129                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1183360                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2466489                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146423970                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13866828                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2880757                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21887855                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20509199                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8021027                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.703084                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145137837                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145099641                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93226920                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        261825285                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.687681                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356065                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101179681                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124354440                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60972078                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33732                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2132154                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76157066                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.632868                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.154254                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29260865     38.42%     38.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21927821     28.79%     67.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8081803     10.61%     77.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4624154      6.07%     83.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3860376      5.07%     88.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1889148      2.48%     91.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1895321      2.49%     93.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       809243      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3808335      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76157066                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101179681                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124354440                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18708504                       # Number of memory references committed
system.switch_cpus2.commit.loads             11400883                       # Number of loads committed
system.switch_cpus2.commit.membars              16866                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17835285                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112088773                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2537391                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3808335                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257675249                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          379293432                       # The number of ROB writes
system.switch_cpus2.timesIdled                  34195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1182869                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101179681                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124354440                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101179681                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.849733                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.849733                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.176840                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.176840                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       658925227                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      200375875                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      189613412                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33732                       # number of misc regfile writes
system.l2.replacements                          40385                       # number of replacements
system.l2.tagsinuse                      32767.978159                       # Cycle average of tags in use
system.l2.total_refs                          2070846                       # Total number of references to valid blocks.
system.l2.sampled_refs                          73153                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.308422                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           925.509067                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.410423                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5202.158928                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.235692                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6147.028925                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.380968                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3843.647280                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4936.527534                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6698.004637                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4990.074706                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.028244                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000257                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.158757                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000221                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.187592                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000286                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.117299                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.150651                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.204407                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.152285                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        56411                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        82184                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        43487                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  182082                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            68122                       # number of Writeback hits
system.l2.Writeback_hits::total                 68122                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        56411                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        82184                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        43487                       # number of demand (read+write) hits
system.l2.demand_hits::total                   182082                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        56411                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        82184                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        43487                       # number of overall hits
system.l2.overall_hits::total                  182082                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16358                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14614                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9370                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 40379                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16358                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14614                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9375                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40384                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16358                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14614                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9375                       # number of overall misses
system.l2.overall_misses::total                 40384                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       592708                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    832796262                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       390416                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    787453037                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       632193                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    488104231                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2109968847                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       200219                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        200219                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       592708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    832796262                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       390416                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    787453037                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       632193                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    488304450                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2110169066                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       592708                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    832796262                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       390416                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    787453037                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       632193                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    488304450                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2110169066                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72769                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        96798                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        52857                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              222461                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        68122                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             68122                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72769                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        96798                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        52862                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               222466                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72769                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        96798                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        52862                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              222466                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.224794                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.150974                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.177271                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.181510                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.224794                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.150974                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.177349                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.181529                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.224794                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.150974                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.177349                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.181529                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 42336.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 50910.640787                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 39041.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53883.470439                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 48630.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52092.233831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52254.113450                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 40043.800000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 40043.800000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 42336.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 50910.640787                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 39041.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53883.470439                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 48630.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52085.808000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52252.601674                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 42336.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 50910.640787                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 39041.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53883.470439                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 48630.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52085.808000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52252.601674                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14764                       # number of writebacks
system.l2.writebacks::total                     14764                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16358                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14614                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9370                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            40379                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40384                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40384                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       511828                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    738099699                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       331499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    703470079                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       556964                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    433640348                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1876610417                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       171181                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       171181                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       511828                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    738099699                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       331499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    703470079                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       556964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    433811529                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1876781598                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       511828                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    738099699                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       331499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    703470079                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       556964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    433811529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1876781598                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.224794                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.150974                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.177271                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.181510                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.224794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.150974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.177349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.181529                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.224794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.150974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.177349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.181529                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36559.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45121.634613                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 33149.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48136.723621                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42843.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46279.652935                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46474.910647                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 34236.200000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 34236.200000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36559.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45121.634613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 33149.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48136.723621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 42843.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46273.229760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46473.395355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36559.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45121.634613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 33149.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48136.723621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 42843.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46273.229760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46473.395355                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.996116                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015282379                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042821.688129                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996116                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15274762                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15274762                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15274762                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15274762                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15274762                       # number of overall hits
system.cpu0.icache.overall_hits::total       15274762                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       731514                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       731514                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       731514                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       731514                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       731514                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       731514                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15274778                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15274778                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15274778                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15274778                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15274778                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15274778                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 45719.625000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 45719.625000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 45719.625000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 45719.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 45719.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 45719.625000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       606708                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       606708                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       606708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       606708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       606708                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       606708                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43336.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43336.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43336.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43336.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43336.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43336.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72769                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180560192                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73025                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2472.580514                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.511811                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.488189                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900437                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099563                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10568567                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10568567                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21902                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21902                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17561272                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17561272                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17561272                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17561272                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       155377                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       155377                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       155377                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        155377                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       155377                       # number of overall misses
system.cpu0.dcache.overall_misses::total       155377                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4922769387                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4922769387                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4922769387                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4922769387                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4922769387                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4922769387                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10723944                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10723944                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17716649                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17716649                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17716649                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17716649                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014489                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014489                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008770                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008770                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008770                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008770                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31682.741892                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31682.741892                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31682.741892                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31682.741892                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31682.741892                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31682.741892                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21138                       # number of writebacks
system.cpu0.dcache.writebacks::total            21138                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        82608                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        82608                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        82608                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        82608                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        82608                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        82608                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72769                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72769                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72769                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72769                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72769                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72769                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1375799516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1375799516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1375799516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1375799516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1375799516                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1375799516                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006786                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006786                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004107                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004107                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004107                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004107                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18906.395800                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18906.395800                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18906.395800                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18906.395800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18906.395800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18906.395800                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.997923                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010716139                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1837665.707273                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.997923                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016022                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15801275                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15801275                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15801275                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15801275                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15801275                       # number of overall hits
system.cpu1.icache.overall_hits::total       15801275                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.cpu1.icache.overall_misses::total           13                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       535431                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       535431                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       535431                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       535431                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       535431                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       535431                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15801288                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15801288                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15801288                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15801288                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15801288                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15801288                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        41187                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        41187                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        41187                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        41187                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        41187                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        41187                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       400416                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       400416                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       400416                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       400416                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       400416                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       400416                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40041.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40041.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 40041.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40041.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 40041.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40041.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 96798                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191253605                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 97054                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1970.589620                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.499100                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.500900                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916012                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083988                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11734692                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11734692                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7781775                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7781775                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17141                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17141                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16172                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16172                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19516467                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19516467                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19516467                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19516467                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       362244                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       362244                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           40                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       362284                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        362284                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       362284                       # number of overall misses
system.cpu1.dcache.overall_misses::total       362284                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10440051984                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10440051984                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1233808                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1233808                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10441285792                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10441285792                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10441285792                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10441285792                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     12096936                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12096936                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7781815                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7781815                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16172                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16172                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19878751                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19878751                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19878751                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19878751                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029945                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029945                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000005                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018225                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018225                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018225                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018225                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28820.496638                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28820.496638                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 30845.200000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 30845.200000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28820.720186                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28820.720186                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28820.720186                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28820.720186                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21924                       # number of writebacks
system.cpu1.dcache.writebacks::total            21924                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       265446                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       265446                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           40                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       265486                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       265486                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       265486                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       265486                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        96798                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        96798                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        96798                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        96798                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        96798                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        96798                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1611442843                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1611442843                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1611442843                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1611442843                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1611442843                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1611442843                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004869                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004869                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004869                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004869                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16647.480764                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16647.480764                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16647.480764                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16647.480764                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16647.480764                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16647.480764                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996739                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015132411                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2046637.925403                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996739                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16978135                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16978135                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16978135                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16978135                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16978135                       # number of overall hits
system.cpu2.icache.overall_hits::total       16978135                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       793073                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       793073                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       793073                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       793073                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       793073                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       793073                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16978150                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16978150                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16978150                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16978150                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16978150                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16978150                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 52871.533333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52871.533333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 52871.533333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52871.533333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 52871.533333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52871.533333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       652469                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       652469                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       652469                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       652469                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       652469                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       652469                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50189.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50189.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50189.923077                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50189.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50189.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50189.923077                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 52862                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               173539255                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53118                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3267.051753                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.189880                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.810120                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910898                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089102                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10548078                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10548078                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7269906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7269906                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17803                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17803                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16866                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16866                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17817984                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17817984                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17817984                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17817984                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       135104                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       135104                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2962                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2962                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       138066                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        138066                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       138066                       # number of overall misses
system.cpu2.dcache.overall_misses::total       138066                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4568137144                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4568137144                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    167903729                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    167903729                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4736040873                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4736040873                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4736040873                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4736040873                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10683182                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10683182                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7272868                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7272868                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16866                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16866                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17956050                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17956050                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17956050                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17956050                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012646                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012646                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000407                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000407                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007689                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007689                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007689                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007689                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33812.005152                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33812.005152                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 56685.931465                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 56685.931465                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34302.731107                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34302.731107                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34302.731107                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34302.731107                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       516765                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 39751.153846                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        25060                       # number of writebacks
system.cpu2.dcache.writebacks::total            25060                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82247                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82247                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2957                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2957                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85204                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85204                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85204                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85204                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        52857                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        52857                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            5                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        52862                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        52862                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        52862                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        52862                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    910309813                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    910309813                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       222064                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       222064                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    910531877                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    910531877                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    910531877                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    910531877                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002944                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002944                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17222.124090                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17222.124090                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 44412.800000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 44412.800000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17224.695944                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17224.695944                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 17224.695944                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17224.695944                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
