TimeQuest Timing Analyzer report for lab9
Thu Apr 16 01:17:24 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. MTBF Summary
 32. Synchronizer Summary
 33. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 46. Slow 1200mV 0C Model Fmax Summary
 47. Slow 1200mV 0C Model Setup Summary
 48. Slow 1200mV 0C Model Hold Summary
 49. Slow 1200mV 0C Model Recovery Summary
 50. Slow 1200mV 0C Model Removal Summary
 51. Slow 1200mV 0C Model Minimum Pulse Width Summary
 52. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 53. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 54. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 55. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 57. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 58. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 59. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Output Enable Times
 67. Minimum Output Enable Times
 68. Output Disable Times
 69. Minimum Output Disable Times
 70. MTBF Summary
 71. Synchronizer Summary
 72. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 85. Fast 1200mV 0C Model Setup Summary
 86. Fast 1200mV 0C Model Hold Summary
 87. Fast 1200mV 0C Model Recovery Summary
 88. Fast 1200mV 0C Model Removal Summary
 89. Fast 1200mV 0C Model Minimum Pulse Width Summary
 90. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 91. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 92. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 93. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 94. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 95. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 96. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 97. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
100. Setup Times
101. Hold Times
102. Clock to Output Times
103. Minimum Clock to Output Times
104. Output Enable Times
105. Minimum Output Enable Times
106. Output Disable Times
107. Minimum Output Disable Times
108. MTBF Summary
109. Synchronizer Summary
110. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
123. Multicorner Timing Analysis Summary
124. Setup Times
125. Hold Times
126. Clock to Output Times
127. Minimum Clock to Output Times
128. Board Trace Model Assignments
129. Input Transition Times
130. Signal Integrity Metrics (Slow 1200mv 0c Model)
131. Signal Integrity Metrics (Slow 1200mv 85c Model)
132. Signal Integrity Metrics (Fast 1200mv 0c Model)
133. Setup Transfers
134. Hold Transfers
135. Recovery Transfers
136. Removal Transfers
137. Report TCCS
138. Report RSKM
139. Unconstrained Paths
140. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; lab9                                               ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  16.7%      ;
;     Processors 5-6         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; lab9_soc/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Thu Apr 16 01:17:19 2015 ;
; lab9_soc/synthesis/submodules/lab9_soc_nios2_qsys_0.sdc   ; OK     ; Thu Apr 16 01:17:19 2015 ;
; lab9.sdc                                                  ; OK     ; Thu Apr 16 01:17:19 2015 ;
+-----------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK_50            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 88.4 MHz   ; 88.4 MHz        ; CLOCK_50            ;      ;
; 134.05 MHz ; 134.05 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 8.688  ; 0.000         ;
; altera_reserved_tck ; 46.270 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.383 ; 0.000         ;
; altera_reserved_tck ; 0.404 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 13.812 ; 0.000         ;
; altera_reserved_tck ; 47.510 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.080 ; 0.000         ;
; CLOCK_50            ; 4.095 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; CLOCK_50            ; 9.623  ; 0.000              ;
; altera_reserved_tck ; 49.727 ; 0.000              ;
+---------------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.688  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 11.256     ;
; 8.710  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.236     ;
; 8.951  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.984     ;
; 9.088  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[23]                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 10.858     ;
; 9.123  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.815     ;
; 9.145  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.795     ;
; 9.164  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26]                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 10.778     ;
; 9.165  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 10.777     ;
; 9.193  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 10.753     ;
; 9.246  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.689     ;
; 9.248  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[26]                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.696     ;
; 9.264  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23]                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 10.678     ;
; 9.303  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 10.643     ;
; 9.357  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 10.585     ;
; 9.386  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 10.543     ;
; 9.396  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.542     ;
; 9.397  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.541     ;
; 9.410  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 10.536     ;
; 9.411  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[16]                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 10.535     ;
; 9.418  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.522     ;
; 9.419  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.521     ;
; 9.459  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 10.483     ;
; 9.466  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                               ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.483     ;
; 9.510  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 10.436     ;
; 9.514  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 10.439     ;
; 9.521  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 10.425     ;
; 9.523  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[23]                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.417     ;
; 9.550  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[24]                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 10.392     ;
; 9.562  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[25]                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.373     ;
; 9.599  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 10.337     ;
; 9.600  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 10.336     ;
; 9.612  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.328     ;
; 9.613  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[18]                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.322     ;
; 9.623  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.312     ;
; 9.659  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 10.270     ;
; 9.660  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 10.269     ;
; 9.673  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 10.279     ;
; 9.677  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.268     ;
; 9.681  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 10.248     ;
; 9.683  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[26]                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.255     ;
; 9.698  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 10.248     ;
; 9.699  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 10.237     ;
; 9.715  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.220     ;
; 9.724  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.211     ;
; 9.738  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.202     ;
; 9.792  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 10.144     ;
; 9.796  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[23]                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.144     ;
; 9.797  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[23]                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.143     ;
; 9.803  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[15]                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.132     ;
; 9.808  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.141     ;
; 9.815  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 10.131     ;
; 9.835  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[16]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.105     ;
; 9.844  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[24]                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.091     ;
; 9.845  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.095     ;
; 9.847  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.102     ;
; 9.851  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[23]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.168     ; 9.886      ;
; 9.854  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.091     ;
; 9.872  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 10.064     ;
; 9.873  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 10.063     ;
; 9.873  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 10.063     ;
; 9.874  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 10.062     ;
; 9.891  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_cmd[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.161     ; 9.853      ;
; 9.894  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 10.042     ;
; 9.901  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 10.042     ;
; 9.903  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.032     ;
; 9.906  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.034     ;
; 9.907  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.033     ;
; 9.920  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.015     ;
; 9.936  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 10.011     ;
; 9.940  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[19]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.165     ; 9.800      ;
; 9.945  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.995      ;
; 9.954  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 9.975      ;
; 9.955  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 9.974      ;
; 9.956  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[26]                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.982      ;
; 9.956  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.984      ;
; 9.957  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[26]                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.981      ;
; 9.972  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.964      ;
; 9.973  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.963      ;
; 9.985  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[24]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.951      ;
; 9.985  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[12]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 9.804      ;
; 9.997  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[25]                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 9.932      ;
; 10.002 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.942      ;
; 10.011 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.929      ;
; 10.012 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.928      ;
; 10.013 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.172     ; 9.720      ;
; 10.015 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_cmd[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.174     ; 9.716      ;
; 10.021 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[19]                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 9.914      ;
; 10.024 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.922      ;
; 10.036 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[14]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.155     ; 9.714      ;
; 10.048 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[18]                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 9.881      ;
; 10.058 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 9.871      ;
; 10.060 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[22]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.162     ; 9.683      ;
; 10.065 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.871      ;
; 10.066 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.870      ;
; 10.096 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 9.843      ;
; 10.108 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.838      ;
; 10.115 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[15]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 9.652      ;
; 10.118 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.822      ;
; 10.119 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[16]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.821      ;
; 10.119 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.821      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.093     ; 3.655      ;
; 46.855 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.097     ; 3.066      ;
; 46.865 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.097     ; 3.056      ;
; 46.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 3.015      ;
; 47.000 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 2.930      ;
; 47.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 2.743      ;
; 47.294 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.093     ; 2.631      ;
; 47.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 2.544      ;
; 47.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.095     ; 2.500      ;
; 47.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 2.493      ;
; 47.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.099     ; 2.459      ;
; 47.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 2.404      ;
; 47.657 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.093     ; 2.268      ;
; 47.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.096     ; 1.951      ;
; 47.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.092     ; 1.934      ;
; 48.140 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                      ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 1.794      ;
; 48.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 1.458      ;
; 48.695 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.094     ; 1.229      ;
; 94.522 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.415      ;
; 94.522 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.415      ;
; 94.522 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.415      ;
; 94.522 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.415      ;
; 94.522 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.415      ;
; 94.522 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.415      ;
; 94.522 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.415      ;
; 94.522 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.415      ;
; 94.522 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.415      ;
; 94.522 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.415      ;
; 94.522 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.415      ;
; 94.522 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.415      ;
; 94.806 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.102      ;
; 94.806 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.102      ;
; 94.806 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.102      ;
; 94.806 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.102      ;
; 94.806 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.102      ;
; 94.806 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.102      ;
; 94.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.994      ;
; 94.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.994      ;
; 94.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.994      ;
; 94.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.994      ;
; 94.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.994      ;
; 94.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.994      ;
; 94.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.994      ;
; 94.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.994      ;
; 94.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.994      ;
; 94.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.994      ;
; 94.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.994      ;
; 94.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.994      ;
; 95.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.870      ;
; 95.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.870      ;
; 95.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.870      ;
; 95.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.870      ;
; 95.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.870      ;
; 95.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.870      ;
; 95.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.870      ;
; 95.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.870      ;
; 95.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.870      ;
; 95.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.870      ;
; 95.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.870      ;
; 95.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.870      ;
; 95.078 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.847      ;
; 95.078 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.847      ;
; 95.078 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.847      ;
; 95.078 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.847      ;
; 95.078 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.847      ;
; 95.078 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.847      ;
; 95.078 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.847      ;
; 95.078 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.847      ;
; 95.078 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.847      ;
; 95.078 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.847      ;
; 95.078 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.847      ;
; 95.078 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.847      ;
; 95.208 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.692      ;
; 95.208 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.692      ;
; 95.208 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.692      ;
; 95.208 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.692      ;
; 95.208 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.692      ;
; 95.208 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.692      ;
; 95.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.643      ;
; 95.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.643      ;
; 95.326 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.570      ;
; 95.326 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.570      ;
; 95.326 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.570      ;
; 95.326 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.570      ;
; 95.326 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.570      ;
; 95.326 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.570      ;
; 95.362 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.534      ;
; 95.362 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.534      ;
; 95.362 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.534      ;
; 95.362 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.534      ;
; 95.362 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.534      ;
; 95.362 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.534      ;
; 95.412 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.532      ;
; 95.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.425      ;
; 95.512 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.432      ;
; 95.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.336      ;
; 95.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.336      ;
; 95.691 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.216      ;
; 95.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.146      ;
; 95.820 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.124      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; io_module:io_module0|state.ACK_MSG_3                                                                                                                                  ; io_module:io_module0|state.ACK_MSG_3                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.385 ; io_module:io_module0|state.SEND_BACK_0                                                                                                                                ; io_module:io_module0|state.SEND_BACK_0                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.ACK_MSG_6                                                                                                                                  ; io_module:io_module0|state.ACK_MSG_6                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.READ_MSG_6                                                                                                                                 ; io_module:io_module0|state.READ_MSG_6                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.ACK_MSG_5                                                                                                                                  ; io_module:io_module0|state.ACK_MSG_5                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.READ_MSG_5                                                                                                                                 ; io_module:io_module0|state.READ_MSG_5                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.ACK_MSG_4                                                                                                                                  ; io_module:io_module0|state.ACK_MSG_4                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.READ_MSG_4                                                                                                                                 ; io_module:io_module0|state.READ_MSG_4                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.SEND_BACK_7                                                                                                                                ; io_module:io_module0|state.SEND_BACK_7                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.GOT_ACK_6                                                                                                                                  ; io_module:io_module0|state.GOT_ACK_6                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.SEND_BACK_6                                                                                                                                ; io_module:io_module0|state.SEND_BACK_6                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.GOT_ACK_5                                                                                                                                  ; io_module:io_module0|state.GOT_ACK_5                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.SEND_BACK_4                                                                                                                                ; io_module:io_module0|state.SEND_BACK_4                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.GOT_ACK_3                                                                                                                                  ; io_module:io_module0|state.GOT_ACK_3                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.SEND_BACK_3                                                                                                                                ; io_module:io_module0|state.SEND_BACK_3                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.GOT_ACK_2                                                                                                                                  ; io_module:io_module0|state.GOT_ACK_2                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.SEND_BACK_2                                                                                                                                ; io_module:io_module0|state.SEND_BACK_2                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.GOT_ACK_1                                                                                                                                  ; io_module:io_module0|state.GOT_ACK_1                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.SEND_BACK_1                                                                                                                                ; io_module:io_module0|state.SEND_BACK_1                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.GOT_ACK_0                                                                                                                                  ; io_module:io_module0|state.GOT_ACK_0                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.SEND_BACK_13                                                                                                                               ; io_module:io_module0|state.SEND_BACK_13                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.GOT_ACK_12                                                                                                                                 ; io_module:io_module0|state.GOT_ACK_12                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.SEND_BACK_10                                                                                                                               ; io_module:io_module0|state.SEND_BACK_10                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.READ_MSG_15                                                                                                                                ; io_module:io_module0|state.READ_MSG_15                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.ACK_MSG_14                                                                                                                                 ; io_module:io_module0|state.ACK_MSG_14                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.READ_MSG_14                                                                                                                                ; io_module:io_module0|state.READ_MSG_14                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.ACK_MSG_13                                                                                                                                 ; io_module:io_module0|state.ACK_MSG_13                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.READ_MSG_13                                                                                                                                ; io_module:io_module0|state.READ_MSG_13                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.ACK_MSG_12                                                                                                                                 ; io_module:io_module0|state.ACK_MSG_12                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.READ_MSG_12                                                                                                                                ; io_module:io_module0|state.READ_MSG_12                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.ACK_MSG_11                                                                                                                                 ; io_module:io_module0|state.ACK_MSG_11                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.READ_MSG_11                                                                                                                                ; io_module:io_module0|state.READ_MSG_11                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.ACK_MSG_10                                                                                                                                 ; io_module:io_module0|state.ACK_MSG_10                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.READ_MSG_10                                                                                                                                ; io_module:io_module0|state.READ_MSG_10                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.ACK_MSG_9                                                                                                                                  ; io_module:io_module0|state.ACK_MSG_9                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.READ_MSG_9                                                                                                                                 ; io_module:io_module0|state.READ_MSG_9                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.ACK_MSG_8                                                                                                                                  ; io_module:io_module0|state.ACK_MSG_8                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.READ_MSG_8                                                                                                                                 ; io_module:io_module0|state.READ_MSG_8                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.ACK_MSG_7                                                                                                                                  ; io_module:io_module0|state.ACK_MSG_7                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; io_module:io_module0|state.READ_MSG_7                                                                                                                                 ; io_module:io_module0|state.READ_MSG_7                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.GOT_ACK_9                                                                                                                                  ; io_module:io_module0|state.GOT_ACK_9                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.SEND_BACK_9                                                                                                                                ; io_module:io_module0|state.SEND_BACK_9                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.GOT_ACK_8                                                                                                                                  ; io_module:io_module0|state.GOT_ACK_8                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.SEND_BACK_8                                                                                                                                ; io_module:io_module0|state.SEND_BACK_8                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.GOT_ACK_7                                                                                                                                  ; io_module:io_module0|state.GOT_ACK_7                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.SEND_BACK_5                                                                                                                                ; io_module:io_module0|state.SEND_BACK_5                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.GOT_ACK_4                                                                                                                                  ; io_module:io_module0|state.GOT_ACK_4                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.SEND_BACK_12                                                                                                                               ; io_module:io_module0|state.SEND_BACK_12                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.GOT_ACK_11                                                                                                                                 ; io_module:io_module0|state.GOT_ACK_11                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.SEND_BACK_11                                                                                                                               ; io_module:io_module0|state.SEND_BACK_11                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.GOT_ACK_10                                                                                                                                 ; io_module:io_module0|state.GOT_ACK_10                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_KEY_12                                                                                                                                 ; io_module:io_module0|state.ACK_KEY_12                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_KEY_7                                                                                                                                  ; io_module:io_module0|state.ACK_KEY_7                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_KEY_7                                                                                                                                 ; io_module:io_module0|state.READ_KEY_7                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_KEY_6                                                                                                                                  ; io_module:io_module0|state.ACK_KEY_6                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_KEY_6                                                                                                                                 ; io_module:io_module0|state.READ_KEY_6                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_KEY_5                                                                                                                                  ; io_module:io_module0|state.ACK_KEY_5                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_KEY_5                                                                                                                                 ; io_module:io_module0|state.READ_KEY_5                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_KEY_4                                                                                                                                  ; io_module:io_module0|state.ACK_KEY_4                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]          ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                               ; lab9_soc:NiosII|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]          ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[1]                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[0]                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[0]                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[1]                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][67]                                            ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][67]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][67]                                            ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][67]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][67]                                            ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][67]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][67]                                            ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][67]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_KEY_0                                                                                                                                 ; io_module:io_module0|state.READ_KEY_0                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_MSG_0                                                                                                                                 ; io_module:io_module0|state.READ_MSG_0                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_MSG_3                                                                                                                                 ; io_module:io_module0|state.READ_MSG_3                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_MSG_2                                                                                                                                  ; io_module:io_module0|state.ACK_MSG_2                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_MSG_2                                                                                                                                 ; io_module:io_module0|state.READ_MSG_2                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_MSG_1                                                                                                                                  ; io_module:io_module0|state.ACK_MSG_1                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_MSG_1                                                                                                                                 ; io_module:io_module0|state.READ_MSG_1                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_MSG_0                                                                                                                                  ; io_module:io_module0|state.ACK_MSG_0                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.SEND_TO_AES                                                                                                                                ; io_module:io_module0|state.SEND_TO_AES                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_KEY_15                                                                                                                                 ; io_module:io_module0|state.ACK_KEY_15                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_KEY_15                                                                                                                                ; io_module:io_module0|state.READ_KEY_15                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_KEY_14                                                                                                                                 ; io_module:io_module0|state.ACK_KEY_14                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_KEY_14                                                                                                                                ; io_module:io_module0|state.READ_KEY_14                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_KEY_13                                                                                                                                 ; io_module:io_module0|state.ACK_KEY_13                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_KEY_13                                                                                                                                ; io_module:io_module0|state.READ_KEY_13                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_KEY_12                                                                                                                                ; io_module:io_module0|state.READ_KEY_12                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_KEY_11                                                                                                                                 ; io_module:io_module0|state.ACK_KEY_11                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_KEY_11                                                                                                                                ; io_module:io_module0|state.READ_KEY_11                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_KEY_10                                                                                                                                 ; io_module:io_module0|state.ACK_KEY_10                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_KEY_10                                                                                                                                ; io_module:io_module0|state.READ_KEY_10                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_KEY_9                                                                                                                                  ; io_module:io_module0|state.ACK_KEY_9                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_KEY_9                                                                                                                                 ; io_module:io_module0|state.READ_KEY_9                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.ACK_KEY_8                                                                                                                                  ; io_module:io_module0|state.ACK_KEY_8                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; io_module:io_module0|state.READ_KEY_8                                                                                                                                 ; io_module:io_module0|state.READ_KEY_8                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.404 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.409 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.674      ;
; 0.415 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 0.697      ;
; 0.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.687      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.694      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.697      ;
; 0.438 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.704      ;
; 0.441 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.705      ;
; 0.442 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.707      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.707      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.709      ;
; 0.447 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.711      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.716      ;
; 0.452 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.716      ;
; 0.453 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.717      ;
; 0.453 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.717      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.718      ;
; 0.454 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.718      ;
; 0.454 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.718      ;
; 0.454 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.718      ;
; 0.455 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.720      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.719      ;
; 0.456 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.719      ;
; 0.456 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.720      ;
; 0.457 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.721      ;
; 0.460 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.725      ;
; 0.461 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.726      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.815      ;
; 0.555 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.819      ;
; 0.556 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.820      ;
; 0.557 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.821      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.821      ;
; 0.558 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.822      ;
; 0.562 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.826      ;
; 0.563 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.827      ;
; 0.565 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.829      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.841      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.841      ;
; 0.577 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.841      ;
; 0.578 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.842      ;
; 0.578 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.842      ;
; 0.578 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.842      ;
; 0.580 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.844      ;
; 0.580 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.844      ;
; 0.585 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 0.867      ;
; 0.586 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.850      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.867      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.868      ;
; 0.604 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.868      ;
; 0.604 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.868      ;
; 0.607 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.872      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.873      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.874      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.874      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.874      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.875      ;
; 0.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.878      ;
; 0.625 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.889      ;
; 0.632 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.896      ;
; 0.635 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.899      ;
; 0.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.903      ;
; 0.639 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.903      ;
; 0.640 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.904      ;
; 0.641 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.906      ;
; 0.644 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.908      ;
; 0.649 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.912      ;
; 0.651 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.914      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.812 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[19]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.245     ; 5.838      ;
; 13.812 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[20]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.245     ; 5.838      ;
; 13.812 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[22]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.242     ; 5.841      ;
; 13.812 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[16]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.242     ; 5.841      ;
; 13.817 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 5.964      ;
; 13.817 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 5.964      ;
; 13.817 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[17]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 5.826      ;
; 13.820 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[22]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 5.954      ;
; 13.820 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 5.951      ;
; 13.820 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[19]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 5.951      ;
; 13.820 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 5.954      ;
; 13.825 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 5.939      ;
; 13.825 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 5.939      ;
; 13.825 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[18]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 5.833      ;
; 13.831 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[23]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.248     ; 5.816      ;
; 13.833 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[18]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 5.946      ;
; 13.838 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[21]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 5.784      ;
; 13.839 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[23]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 5.929      ;
; 13.846 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[21]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.162     ; 5.897      ;
; 13.846 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.235     ; 5.814      ;
; 13.849 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[10]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.196     ; 5.850      ;
; 13.849 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[12]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.196     ; 5.850      ;
; 13.853 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.194     ; 5.848      ;
; 13.853 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[25]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.193     ; 5.849      ;
; 13.853 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[26]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.193     ; 5.849      ;
; 13.853 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[27]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.193     ; 5.849      ;
; 13.853 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[28]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.194     ; 5.848      ;
; 13.853 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[30]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.194     ; 5.848      ;
; 13.854 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 5.921      ;
; 13.854 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 5.927      ;
; 13.854 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[9]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 5.927      ;
; 13.854 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 5.915      ;
; 13.854 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 5.915      ;
; 13.855 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 5.932      ;
; 13.855 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 5.932      ;
; 13.856 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.203     ; 5.836      ;
; 13.856 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.203     ; 5.836      ;
; 13.857 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[12]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.963      ;
; 13.857 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[10]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.963      ;
; 13.857 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 5.838      ;
; 13.857 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[29]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.194     ; 5.844      ;
; 13.857 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[31]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.198     ; 5.840      ;
; 13.857 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 5.838      ;
; 13.858 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.935      ;
; 13.858 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[12]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.935      ;
; 13.858 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[11]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.940      ;
; 13.858 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[15]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.218     ; 5.819      ;
; 13.858 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 5.822      ;
; 13.858 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[11]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.247     ; 5.790      ;
; 13.858 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[14]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.235     ; 5.802      ;
; 13.858 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[9]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.218     ; 5.819      ;
; 13.858 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[8]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.218     ; 5.819      ;
; 13.858 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[24]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.218     ; 5.819      ;
; 13.861 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[30]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.961      ;
; 13.861 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[28]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.961      ;
; 13.861 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[27]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.962      ;
; 13.861 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[26]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.962      ;
; 13.861 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[25]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.962      ;
; 13.861 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.961      ;
; 13.861 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.961      ;
; 13.861 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.960      ;
; 13.864 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 5.949      ;
; 13.864 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 5.949      ;
; 13.865 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.953      ;
; 13.865 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[31]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.953      ;
; 13.865 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[29]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.957      ;
; 13.865 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 5.951      ;
; 13.865 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 5.951      ;
; 13.865 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[10]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.957      ;
; 13.866 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[24]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.932      ;
; 13.866 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[15]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.932      ;
; 13.866 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[14]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 5.915      ;
; 13.866 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[11]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 5.903      ;
; 13.866 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[9]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.932      ;
; 13.866 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.932      ;
; 13.866 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.935      ;
; 13.869 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 5.893      ;
; 13.869 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 5.893      ;
; 13.871 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.930      ;
; 13.873 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.211     ; 5.811      ;
; 13.874 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[13]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.223     ; 5.798      ;
; 13.881 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.924      ;
; 13.882 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[13]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.911      ;
; 13.995 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.961      ;
; 13.995 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.961      ;
; 13.995 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.961      ;
; 14.046 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.145     ; 5.685      ;
; 14.046 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_19                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 5.682      ;
; 14.046 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 5.682      ;
; 14.046 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_22                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.145     ; 5.685      ;
; 14.051 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_17                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.155     ; 5.670      ;
; 14.059 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_18                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 5.677      ;
; 14.065 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_23                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 5.660      ;
; 14.072 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_21                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.176     ; 5.628      ;
; 14.080 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 5.658      ;
; 14.083 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 5.694      ;
; 14.083 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_12                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 5.694      ;
; 14.087 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_7                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 5.692      ;
; 14.087 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_25                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 5.693      ;
; 14.087 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_26                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 5.693      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.096     ; 2.412      ;
; 47.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.096     ; 2.412      ;
; 47.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 2.324      ;
; 97.221 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.711      ;
; 97.221 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.711      ;
; 97.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.634      ;
; 97.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.634      ;
; 97.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.634      ;
; 97.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.634      ;
; 97.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.634      ;
; 97.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.634      ;
; 97.316 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.620      ;
; 97.316 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.620      ;
; 97.316 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.620      ;
; 97.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.602      ;
; 97.521 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.412      ;
; 97.521 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.412      ;
; 97.530 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.398      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.399      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.399      ;
; 97.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.382      ;
; 97.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.382      ;
; 97.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.382      ;
; 97.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.382      ;
; 97.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.382      ;
; 97.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.367      ;
; 97.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.367      ;
; 97.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.367      ;
; 97.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.367      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.364      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.364      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.364      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.364      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.364      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.364      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.364      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.364      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.364      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.364      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.364      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.364      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.364      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.364      ;
; 97.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.335      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.328      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.328      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.328      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.328      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.328      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.328      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.328      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.328      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.328      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.328      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.328      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.328      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.328      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.189      ;
; 97.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.966      ;
; 97.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.966      ;
; 97.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.966      ;
; 97.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.966      ;
; 97.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.966      ;
; 97.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.966      ;
; 97.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.966      ;
; 97.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.966      ;
; 97.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.966      ;
; 97.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.966      ;
; 98.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.500      ;
; 98.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.500      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.080  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.344      ;
; 1.080  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.344      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.820      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.820      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.820      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.820      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.820      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.820      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.820      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.820      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.820      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.820      ;
; 1.782  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.043      ;
; 1.949  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.205      ;
; 1.954  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.218      ;
; 1.954  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.218      ;
; 1.954  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.218      ;
; 1.954  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.218      ;
; 1.954  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.218      ;
; 1.954  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.218      ;
; 1.954  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.218      ;
; 1.954  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.218      ;
; 1.954  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.218      ;
; 1.954  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.218      ;
; 1.954  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.218      ;
; 1.954  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.218      ;
; 1.954  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.218      ;
; 1.982  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.237      ;
; 1.982  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.237      ;
; 1.982  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.237      ;
; 1.982  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.237      ;
; 1.982  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.237      ;
; 1.982  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.237      ;
; 1.982  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.237      ;
; 1.982  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.237      ;
; 1.982  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.237      ;
; 1.982  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.237      ;
; 1.982  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.237      ;
; 1.982  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.237      ;
; 1.982  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.237      ;
; 1.982  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.237      ;
; 1.997  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.262      ;
; 1.997  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.262      ;
; 1.997  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.262      ;
; 1.997  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.262      ;
; 1.997  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.262      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.252      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.252      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.252      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.252      ;
; 2.004  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.266      ;
; 2.004  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.266      ;
; 2.023  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.275      ;
; 2.035  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.293      ;
; 2.035  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.293      ;
; 2.233  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.489      ;
; 2.247  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.507      ;
; 2.247  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.507      ;
; 2.247  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.507      ;
; 2.269  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.524      ;
; 2.269  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.524      ;
; 2.269  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.524      ;
; 2.269  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.524      ;
; 2.269  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.524      ;
; 2.269  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.524      ;
; 2.328  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.585      ;
; 2.328  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.585      ;
; 51.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.073      ; 2.206      ;
; 52.045 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.062      ; 2.293      ;
; 52.045 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.062      ; 2.293      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.095 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.532      ; 4.813      ;
; 4.096 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.524      ; 4.806      ;
; 4.151 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.463      ; 4.800      ;
; 4.151 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.463      ; 4.800      ;
; 4.151 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.463      ; 4.800      ;
; 4.151 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.463      ; 4.800      ;
; 4.151 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.463      ; 4.800      ;
; 4.151 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.463      ; 4.800      ;
; 4.151 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.463      ; 4.800      ;
; 4.151 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.463      ; 4.800      ;
; 4.151 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.463      ; 4.800      ;
; 4.151 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.463      ; 4.800      ;
; 4.151 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.463      ; 4.800      ;
; 4.151 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.463      ; 4.800      ;
; 4.454 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 5.188      ;
; 4.454 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 5.188      ;
; 4.454 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 5.188      ;
; 4.454 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 5.188      ;
; 4.454 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 5.188      ;
; 4.454 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 5.188      ;
; 4.454 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 5.188      ;
; 4.482 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.522      ; 5.190      ;
; 4.482 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.522      ; 5.190      ;
; 4.482 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.522      ; 5.190      ;
; 4.482 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.522      ; 5.190      ;
; 4.482 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.522      ; 5.190      ;
; 4.482 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.522      ; 5.190      ;
; 4.482 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.522      ; 5.190      ;
; 4.482 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.522      ; 5.190      ;
; 4.482 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.522      ; 5.190      ;
; 4.484 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.524      ; 5.194      ;
; 4.484 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.524      ; 5.194      ;
; 4.484 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.524      ; 5.194      ;
; 4.484 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.524      ; 5.194      ;
; 4.484 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.524      ; 5.194      ;
; 4.484 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.524      ; 5.194      ;
; 4.484 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.524      ; 5.194      ;
; 4.545 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 4.820      ;
; 4.545 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 4.820      ;
; 4.545 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator|av_readdata_pre[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 4.831      ;
; 4.545 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_to_sw_port:to_sw_port|readdata[0]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 4.831      ;
; 4.545 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 4.831      ;
; 4.545 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_to_sw_sig:to_sw_sig|readdata[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 4.831      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[16]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.804      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[3]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.804      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[10]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.802      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[9]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.802      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[8]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.802      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[22]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.804      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[23]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 4.800      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[25]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 4.800      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[27]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.804      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[29]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 4.800      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[31]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 4.800      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.804      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.794      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 4.798      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[0]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.794      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[1]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.794      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.794      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.794      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.794      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[2]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.794      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[31]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.794      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 4.798      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 4.798      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src2[6]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 4.800      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[6]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.804      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[5]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 4.806      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[2]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.802      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[1]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 4.806      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_byteenable[3]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.794      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_byteenable[0]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.794      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_byteenable[2]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.794      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_byteenable[1]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.794      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[7]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.802      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[7]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.802      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[7]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 4.806      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[5]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.802      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[3]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.804      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[1]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.802      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[6]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 4.806      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[4]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.802      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[3]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.802      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.802      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[1]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 4.806      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 4.806      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[12]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 4.796      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[10]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 4.796      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[19]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 4.808      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 4.808      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 4.808      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 4.808      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[24]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 4.808      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[25]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 4.808      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[18]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 4.808      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 4.808      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 4.808      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[15]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 4.808      ;
; 4.546 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 4.808      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.623 ; 9.858        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_1|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.623 ; 9.858        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_4|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.623 ; 9.858        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_8|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.624 ; 9.859        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing4|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing1|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                             ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                   ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                             ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                   ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                      ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                            ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                      ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                            ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                              ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing5|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing7|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_3|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_8|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                              ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                       ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing10|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing12|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_2|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_2|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_2|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_3|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_4|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_5|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_6|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_7|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_9|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_9|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing13|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing3|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing6|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing8|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing9|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_1|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_1|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_3|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_4|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_5|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_5|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_6|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_6|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_6|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_7|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_7|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_8|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_8|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing11|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing14|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing16|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_9|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing15|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing2|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_1|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_2|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_3|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_4|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_5|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_7|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_9|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.644 ; 9.879        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                             ;
; 9.645 ; 9.880        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                             ;
; 9.678 ; 9.836        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                    ;
; 9.678 ; 9.836        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                    ;
; 9.679 ; 9.837        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                         ;
; 9.679 ; 9.837        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.727 ; 49.947       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.000 ;
; 49.727 ; 49.947       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.010 ;
; 49.727 ; 49.947       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.100 ;
; 49.731 ; 49.951       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                               ;
; 49.731 ; 49.951       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                             ;
; 49.731 ; 49.951       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]     ;
; 49.731 ; 49.951       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]     ;
; 49.731 ; 49.951       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]     ;
; 49.731 ; 49.951       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]     ;
; 49.731 ; 49.951       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]     ;
; 49.731 ; 49.951       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]     ;
; 49.731 ; 49.951       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                           ;
; 49.731 ; 49.951       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                           ;
; 49.731 ; 49.951       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                           ;
; 49.731 ; 49.951       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                           ;
; 49.731 ; 49.951       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]                                                                                                                                                                                         ;
; 49.731 ; 49.951       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[1]                                                                                                                                                                                         ;
; 49.731 ; 49.951       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[2]                                                                                                                                                                                         ;
; 49.731 ; 49.951       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[3]                                                                                                                                                                                         ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                    ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                             ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                             ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                             ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                             ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                             ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                             ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                             ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                             ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                             ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                   ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                           ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                             ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                      ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                      ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                      ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                      ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                          ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                          ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                          ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                          ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                          ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                          ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                          ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                          ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                          ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                          ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                              ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                              ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                              ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                              ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                              ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                      ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                      ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                      ;
; 49.732 ; 49.952       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                      ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                   ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                            ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                         ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                         ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                             ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                 ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                 ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                 ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                 ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                 ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                          ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                                                                          ;
; 49.733 ; 49.953       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                          ;
; 49.734 ; 49.954       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]     ;
; 49.734 ; 49.954       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]     ;
; 49.734 ; 49.954       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]     ;
; 49.734 ; 49.954       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]     ;
; 49.734 ; 49.954       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]     ;
; 49.734 ; 49.954       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]     ;
; 49.734 ; 49.954       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]     ;
; 49.734 ; 49.954       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]     ;
; 49.734 ; 49.954       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]     ;
; 49.734 ; 49.954       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]     ;
; 49.734 ; 49.954       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]     ;
; 49.734 ; 49.954       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]     ;
; 49.734 ; 49.954       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]     ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 1.384 ; 1.488 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.336 ; 1.440 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.332 ; 1.436 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.321 ; 1.425 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.346 ; 1.450 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.311 ; 1.415 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.334 ; 1.438 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.344 ; 1.448 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.315 ; 1.419 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.329 ; 1.433 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.339 ; 1.443 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.347 ; 1.451 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.358 ; 1.462 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.327 ; 1.431 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.384 ; 1.488 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.366 ; 1.470 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.359 ; 1.463 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.308 ; 1.412 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.318 ; 1.422 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.323 ; 1.427 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.331 ; 1.435 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.321 ; 1.425 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.349 ; 1.453 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.318 ; 1.422 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.304 ; 1.408 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.299 ; 1.403 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.274 ; 1.378 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.304 ; 1.408 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.304 ; 1.408 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.285 ; 1.389 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.285 ; 1.389 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.315 ; 1.419 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.329 ; 1.433 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 6.369 ; 6.816 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 6.369 ; 6.816 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.356 ; 2.490 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.389 ; 8.512 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.639 ; -0.743 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.703 ; -0.807 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.698 ; -0.802 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.687 ; -0.791 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.713 ; -0.817 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.677 ; -0.781 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.700 ; -0.804 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.710 ; -0.814 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.681 ; -0.785 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.695 ; -0.799 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.705 ; -0.809 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.713 ; -0.817 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.725 ; -0.829 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.693 ; -0.797 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.750 ; -0.854 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.733 ; -0.837 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.725 ; -0.829 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.674 ; -0.778 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.685 ; -0.789 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.690 ; -0.794 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.698 ; -0.802 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.688 ; -0.792 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.717 ; -0.821 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.684 ; -0.788 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.670 ; -0.774 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.665 ; -0.769 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.639 ; -0.743 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.669 ; -0.773 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.669 ; -0.773 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.651 ; -0.755 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.651 ; -0.755 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.681 ; -0.785 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.695 ; -0.799 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -4.928 ; -5.377 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; -4.928 ; -5.377 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.171  ; 1.064  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.281 ; -1.612 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.338  ; 3.311  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.284  ; 3.257  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.183  ; 3.153  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.294  ; 3.267  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.309  ; 3.282  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.220  ; 3.190  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.244  ; 3.214  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.312  ; 3.285  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.306  ; 3.279  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.256  ; 3.226  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.334  ; 3.307  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.319  ; 3.292  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.338  ; 3.311  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.193  ; 3.163  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.338  ; 3.311  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.300  ; 3.273  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.812  ; 0.904  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 3.358  ; 3.331  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.406  ; 3.379  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.316  ; 3.289  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.372  ; 3.345  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.366  ; 3.339  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.362  ; 3.335  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.379  ; 3.352  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.389  ; 3.362  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.378  ; 3.351  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.344  ; 3.317  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.354  ; 3.327  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.406  ; 3.379  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.386  ; 3.359  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.389  ; 3.362  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.254  ; 3.224  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.374  ; 3.347  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.325  ; 3.298  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.349  ; 3.322  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.341  ; 3.314  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.331  ; 3.304  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.302  ; 3.275  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.335  ; 3.308  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.309  ; 3.282  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.340  ; 3.313  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.370  ; 3.343  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.370  ; 3.343  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.348  ; 3.321  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.348  ; 3.321  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.378  ; 3.351  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.384  ; 3.357  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.374  ; 3.347  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.374  ; 3.347  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.310  ; 3.283  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.334  ; 3.307  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.229  ; 3.199  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.316  ; 3.289  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 3.295  ; 3.268  ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 13.622 ; 13.681 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 10.906 ; 10.810 ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 11.470 ; 11.596 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 11.193 ; 11.244 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 10.669 ; 10.513 ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 11.686 ; 11.785 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 13.622 ; 13.681 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 12.598 ; 12.619 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 11.350 ; 11.369 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 10.061 ; 10.093 ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 8.272  ; 8.292  ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 10.038 ; 9.803  ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 9.762  ; 9.523  ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 9.085  ; 9.035  ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 11.350 ; 11.369 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 10.695 ; 10.761 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 10.440 ; 10.363 ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 10.176 ; 10.101 ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 9.929  ; 9.911  ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 10.440 ; 10.363 ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 10.114 ; 10.064 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 8.811  ; 8.820  ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 10.137 ; 10.134 ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 9.509  ; 9.549  ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 12.332 ; 12.304 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 9.313  ; 9.231  ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 9.270  ; 9.179  ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 12.332 ; 12.304 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 10.404 ; 10.415 ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 9.432  ; 9.421  ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 11.011 ; 10.894 ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 9.258  ; 9.124  ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 10.951 ; 10.989 ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 10.951 ; 10.989 ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 9.294  ; 9.419  ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 9.578  ; 9.619  ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 10.908 ; 10.811 ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 9.352  ; 9.300  ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 9.626  ; 9.557  ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 10.660 ; 10.793 ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 11.616 ; 11.633 ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 9.039  ; 9.006  ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 11.616 ; 11.633 ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 9.589  ; 9.535  ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 9.122  ; 8.999  ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 10.054 ; 10.072 ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 9.471  ; 9.414  ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 9.157  ; 9.193  ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 11.865 ; 11.836 ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 11.157 ; 10.992 ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 10.065 ; 10.149 ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 9.449  ; 9.528  ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 9.938  ; 9.995  ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 9.367  ; 9.337  ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 11.865 ; 11.836 ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 9.562  ; 9.624  ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 11.514 ; 11.400 ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 11.107 ; 11.065 ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 11.338 ; 11.198 ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 10.132 ; 10.070 ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 10.618 ; 10.466 ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 10.927 ; 10.895 ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 11.514 ; 11.400 ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 9.660  ; 9.744  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 14.883 ; 14.986 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 10.062 ; 10.207 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 11.779 ; 11.756 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 14.883 ; 14.986 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 10.316 ; 10.356 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 12.860 ; 12.753 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 12.138 ; 11.943 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 12.134 ; 12.186 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 9.358  ; 9.475  ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 12.860 ; 12.753 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 10.852 ; 10.958 ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 9.608  ; 9.704  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 12.289 ; 12.152 ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 9.595  ; 9.707  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.812  ; 0.904  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 15.986 ; 16.695 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.702  ; 2.673  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.854  ; 2.828  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.801  ; 2.775  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.702  ; 2.673  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.878  ; 2.852  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.811  ; 2.785  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.825  ; 2.799  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.737  ; 2.708  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.761  ; 2.732  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.829  ; 2.803  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.823  ; 2.797  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.772  ; 2.743  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.850  ; 2.824  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.835  ; 2.809  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.712  ; 2.683  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.712  ; 2.683  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.853  ; 2.827  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.817  ; 2.791  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.354  ; 0.444  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 2.873  ; 2.847  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.771  ; 2.742  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.833  ; 2.807  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.877  ; 2.851  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.888  ; 2.862  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.883  ; 2.857  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.878  ; 2.852  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.895  ; 2.869  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.905  ; 2.879  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.894  ; 2.868  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.860  ; 2.834  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.870  ; 2.844  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.922  ; 2.896  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.831  ; 2.805  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.902  ; 2.876  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.905  ; 2.879  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.771  ; 2.742  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.890  ; 2.864  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.841  ; 2.815  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.831  ; 2.805  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.866  ; 2.840  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.858  ; 2.832  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.848  ; 2.822  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.820  ; 2.794  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.851  ; 2.825  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.825  ; 2.799  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.830  ; 2.804  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.855  ; 2.829  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.885  ; 2.859  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.885  ; 2.859  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.864  ; 2.838  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.864  ; 2.838  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.894  ; 2.868  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.900  ; 2.874  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.746  ; 2.717  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.890  ; 2.864  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.827  ; 2.801  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.851  ; 2.825  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.746  ; 2.717  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.833  ; 2.807  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 2.814  ; 2.788  ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 9.501  ; 9.352  ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 9.778  ; 9.641  ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 10.362 ; 10.542 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 9.993  ; 10.062 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 9.501  ; 9.352  ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 10.521 ; 10.550 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 12.433 ; 12.448 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 11.418 ; 11.404 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 7.641  ; 7.597  ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 9.298  ; 9.336  ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 7.641  ; 7.597  ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 9.341  ; 9.049  ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 9.014  ; 8.792  ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 8.358  ; 8.394  ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 10.568 ; 10.679 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 9.978  ; 10.066 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 8.084  ; 8.176  ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 9.395  ; 9.336  ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 9.209  ; 9.132  ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 9.740  ; 9.592  ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 9.334  ; 9.291  ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 8.084  ; 8.176  ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 9.356  ; 9.450  ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 8.761  ; 8.828  ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 8.506  ; 8.468  ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 8.570  ; 8.502  ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 8.566  ; 8.516  ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 11.564 ; 11.560 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 9.615  ; 9.643  ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 8.695  ; 8.668  ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 10.206 ; 10.104 ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 8.506  ; 8.468  ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 8.614  ; 8.662  ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 10.159 ; 10.212 ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 8.618  ; 8.675  ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 8.969  ; 8.875  ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 10.112 ; 10.041 ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 8.614  ; 8.662  ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 8.921  ; 8.949  ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 9.888  ; 10.007 ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 8.303  ; 8.281  ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 8.303  ; 8.281  ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 10.889 ; 10.950 ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 8.841  ; 8.792  ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 8.387  ; 8.285  ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 9.298  ; 9.296  ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 8.776  ; 8.676  ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 8.412  ; 8.509  ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 8.632  ; 8.697  ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 10.349 ; 10.209 ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 9.351  ; 9.369  ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 8.832  ; 8.773  ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 9.179  ; 9.252  ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 8.632  ; 8.697  ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 11.121 ; 11.192 ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 8.824  ; 8.877  ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 8.745  ; 8.821  ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 10.129 ; 10.094 ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 10.350 ; 10.221 ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 9.241  ; 9.143  ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 9.662  ; 9.522  ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 10.001 ; 9.970  ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 10.524 ; 10.417 ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 8.745  ; 8.821  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 9.706  ; 9.842  ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 9.706  ; 9.842  ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 11.354 ; 11.330 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 11.525 ; 11.481 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 9.736  ; 9.876  ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 9.029  ; 9.139  ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 11.700 ; 11.511 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 11.694 ; 11.742 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 9.029  ; 9.139  ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 12.391 ; 12.287 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 10.463 ; 10.563 ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 9.271  ; 9.361  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 11.844 ; 11.711 ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 9.257  ; 9.363  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.354  ; 0.444  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.519 ; 14.229 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.105 ; 3.023 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.195 ; 3.118 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.220 ; 3.143 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.231 ; 3.154 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.215 ; 3.138 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.231 ; 3.154 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.228 ; 3.151 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.228 ; 3.151 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.237 ; 3.160 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.213 ; 3.136 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.213 ; 3.136 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.235 ; 3.158 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.183 ; 3.106 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.235 ; 3.158 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.208 ; 3.131 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.105 ; 3.023 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.213 ; 3.136 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.214 ; 3.137 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.203 ; 3.126 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.218 ; 3.141 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.210 ; 3.133 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.210 ; 3.133 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.181 ; 3.104 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.214 ; 3.137 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.208 ; 3.131 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.213 ; 3.136 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.239 ; 3.162 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.239 ; 3.162 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.239 ; 3.162 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.237 ; 3.160 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.237 ; 3.160 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.237 ; 3.160 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.233 ; 3.156 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.624 ; 2.542 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.714 ; 2.637 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.738 ; 2.661 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.749 ; 2.672 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.734 ; 2.657 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.749 ; 2.672 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.746 ; 2.669 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.746 ; 2.669 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.755 ; 2.678 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.731 ; 2.654 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.731 ; 2.654 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.753 ; 2.676 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.702 ; 2.625 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.753 ; 2.676 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.726 ; 2.649 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.624 ; 2.542 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.731 ; 2.654 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.732 ; 2.655 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.722 ; 2.645 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.737 ; 2.660 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.729 ; 2.652 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.729 ; 2.652 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.701 ; 2.624 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.732 ; 2.655 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.726 ; 2.649 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.731 ; 2.654 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.756 ; 2.679 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.756 ; 2.679 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.756 ; 2.679 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.755 ; 2.678 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.755 ; 2.678 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.755 ; 2.678 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.751 ; 2.674 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.091     ; 3.173     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.186     ; 3.263     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.211     ; 3.288     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.222     ; 3.299     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.206     ; 3.283     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.222     ; 3.299     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.219     ; 3.296     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.219     ; 3.296     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.228     ; 3.305     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.226     ; 3.303     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.174     ; 3.251     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.226     ; 3.303     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.199     ; 3.276     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.091     ; 3.173     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.205     ; 3.282     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.194     ; 3.271     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.209     ; 3.286     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.201     ; 3.278     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.201     ; 3.278     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.172     ; 3.249     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.205     ; 3.282     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.199     ; 3.276     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.230     ; 3.307     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.230     ; 3.307     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.230     ; 3.307     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.228     ; 3.305     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.228     ; 3.305     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.228     ; 3.305     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.224     ; 3.301     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.608     ; 2.690     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.703     ; 2.780     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.727     ; 2.804     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.738     ; 2.815     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.723     ; 2.800     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.738     ; 2.815     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.735     ; 2.812     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.735     ; 2.812     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.744     ; 2.821     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.720     ; 2.797     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.720     ; 2.797     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.742     ; 2.819     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.691     ; 2.768     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.742     ; 2.819     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.715     ; 2.792     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.608     ; 2.690     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.720     ; 2.797     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.721     ; 2.798     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.711     ; 2.788     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.726     ; 2.803     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.718     ; 2.795     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.718     ; 2.795     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.690     ; 2.767     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.721     ; 2.798     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.715     ; 2.792     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.720     ; 2.797     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.745     ; 2.822     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.745     ; 2.822     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.745     ; 2.822     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.744     ; 2.821     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.744     ; 2.821     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.744     ; 2.821     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.740     ; 2.817     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.245 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.245                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.969       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 14.276       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.371                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.793       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 14.578       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 34.034                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.948       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 15.086       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 34.483                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.969       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.514       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 34.485                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.971       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.514       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 34.840                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.005       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.835       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 35.070                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.969       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.101       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 36.367                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.970       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.397       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                            ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 37.720                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 18.954       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 18.766       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                            ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 37.726                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 18.951       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 18.775       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                                   ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                        ; 37.788                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 18.805       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 18.983       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                               ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 196.999                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.132       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 97.867       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 197.394                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.150       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.244       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 95.78 MHz  ; 95.78 MHz       ; CLOCK_50            ;      ;
; 152.11 MHz ; 152.11 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 9.559  ; 0.000         ;
; altera_reserved_tck ; 46.713 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.336 ; 0.000         ;
; altera_reserved_tck ; 0.353 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 14.439 ; 0.000         ;
; altera_reserved_tck ; 47.809 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.981 ; 0.000         ;
; CLOCK_50            ; 3.713 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.642  ; 0.000             ;
; altera_reserved_tck ; 49.719 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.559  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 10.396     ;
; 9.587  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 10.370     ;
; 9.805  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 10.142     ;
; 9.932  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.017     ;
; 9.945  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[23]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 10.012     ;
; 9.960  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.991      ;
; 9.960  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.991      ;
; 9.962  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.989      ;
; 10.019 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[26]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.936      ;
; 10.064 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.883      ;
; 10.087 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.868      ;
; 10.103 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.848      ;
; 10.124 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.827      ;
; 10.142 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.813      ;
; 10.178 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.763      ;
; 10.183 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.766      ;
; 10.185 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.764      ;
; 10.211 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.740      ;
; 10.213 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.738      ;
; 10.220 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.731      ;
; 10.228 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.727      ;
; 10.251 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[16]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.704      ;
; 10.285 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.670      ;
; 10.294 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.661      ;
; 10.318 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[23]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.633      ;
; 10.333 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.612      ;
; 10.335 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.610      ;
; 10.339 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.624      ;
; 10.345 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.615      ;
; 10.356 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[24]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.595      ;
; 10.371 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[25]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.576      ;
; 10.392 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[26]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.557      ;
; 10.394 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[18]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.553      ;
; 10.402 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.545      ;
; 10.429 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.512      ;
; 10.431 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.510      ;
; 10.437 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.504      ;
; 10.444 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.511      ;
; 10.460 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.489      ;
; 10.475 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 9.486      ;
; 10.476 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.469      ;
; 10.488 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.459      ;
; 10.495 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.452      ;
; 10.497 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.448      ;
; 10.500 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 9.457      ;
; 10.515 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.434      ;
; 10.553 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.402      ;
; 10.555 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[15]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.392      ;
; 10.569 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[23]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.382      ;
; 10.571 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[23]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.380      ;
; 10.584 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.361      ;
; 10.586 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.359      ;
; 10.586 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.359      ;
; 10.588 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.357      ;
; 10.593 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.352      ;
; 10.601 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.348      ;
; 10.615 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 9.346      ;
; 10.620 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[24]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.327      ;
; 10.624 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[16]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.325      ;
; 10.643 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[26]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.306      ;
; 10.645 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[26]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.304      ;
; 10.647 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.300      ;
; 10.650 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 9.307      ;
; 10.651 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 9.310      ;
; 10.655 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_cmd[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 9.102      ;
; 10.658 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.291      ;
; 10.665 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.282      ;
; 10.667 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.282      ;
; 10.671 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[23]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 9.085      ;
; 10.688 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.253      ;
; 10.690 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.251      ;
; 10.711 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.238      ;
; 10.712 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 9.245      ;
; 10.713 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.236      ;
; 10.718 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.236      ;
; 10.720 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.235      ;
; 10.727 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.218      ;
; 10.729 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[24]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.216      ;
; 10.729 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.216      ;
; 10.742 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[19]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 9.017      ;
; 10.743 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_cmd[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 9.000      ;
; 10.744 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[25]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.197      ;
; 10.748 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.197      ;
; 10.748 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 9.209      ;
; 10.750 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.195      ;
; 10.758 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[19]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.189      ;
; 10.766 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.183      ;
; 10.767 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[18]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.174      ;
; 10.768 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.181      ;
; 10.775 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.166      ;
; 10.815 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[12]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 8.987      ;
; 10.817 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.132      ;
; 10.823 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_cmd[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 8.947      ;
; 10.839 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[23]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 8.930      ;
; 10.840 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_cmd[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 8.930      ;
; 10.841 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 8.911      ;
; 10.844 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.101      ;
; 10.846 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.099      ;
; 10.848 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.107      ;
; 10.852 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.097      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.003      ; 3.309      ;
; 47.155 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.000      ; 2.864      ;
; 47.220 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.000      ; 2.799      ;
; 47.316 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.006      ; 2.709      ;
; 47.370 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.007      ; 2.656      ;
; 47.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.007      ; 2.458      ;
; 47.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.003      ; 2.409      ;
; 47.724 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.007      ; 2.302      ;
; 47.738 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.002      ; 2.283      ;
; 47.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.010      ; 2.257      ;
; 47.786 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.002     ; 2.231      ;
; 47.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.010      ; 2.190      ;
; 47.919 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.005      ; 2.105      ;
; 48.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.001      ; 1.785      ;
; 48.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.004      ; 1.734      ;
; 48.415 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                      ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.011      ; 1.615      ;
; 48.694 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.011      ; 1.336      ;
; 48.906 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.004      ; 1.117      ;
; 94.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.048      ;
; 94.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.048      ;
; 94.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.048      ;
; 94.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.048      ;
; 94.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.048      ;
; 94.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.048      ;
; 94.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.048      ;
; 94.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.048      ;
; 94.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.048      ;
; 94.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.048      ;
; 94.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.048      ;
; 94.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.048      ;
; 95.151 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.761      ;
; 95.151 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.761      ;
; 95.151 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.761      ;
; 95.151 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.761      ;
; 95.151 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.761      ;
; 95.151 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.761      ;
; 95.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.663      ;
; 95.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.663      ;
; 95.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.663      ;
; 95.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.663      ;
; 95.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.663      ;
; 95.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.663      ;
; 95.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.663      ;
; 95.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.663      ;
; 95.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.663      ;
; 95.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.663      ;
; 95.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.663      ;
; 95.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.663      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.488      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.488      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.488      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.488      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.488      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.488      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.488      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.488      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.488      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.488      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.488      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.488      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.453      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.453      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.453      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.453      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.453      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.453      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.453      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.453      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.453      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.453      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.453      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.453      ;
; 95.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.376      ;
; 95.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.376      ;
; 95.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.376      ;
; 95.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.376      ;
; 95.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.376      ;
; 95.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.376      ;
; 95.652 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.289      ;
; 95.652 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.289      ;
; 95.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.201      ;
; 95.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.201      ;
; 95.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.201      ;
; 95.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.201      ;
; 95.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.201      ;
; 95.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.201      ;
; 95.730 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.172      ;
; 95.730 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.172      ;
; 95.730 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.172      ;
; 95.730 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.172      ;
; 95.730 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.172      ;
; 95.730 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.172      ;
; 95.804 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.145      ;
; 95.878 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.071      ;
; 95.892 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.050      ;
; 95.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.036      ;
; 95.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.036      ;
; 96.058 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.853      ;
; 96.119 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.792      ;
; 96.164 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.782      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.336 ; io_module:io_module0|state.ACK_MSG_3                                                                                                                                           ; io_module:io_module0|state.ACK_MSG_3                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.597      ;
; 0.337 ; io_module:io_module0|state.SEND_BACK_0                                                                                                                                         ; io_module:io_module0|state.SEND_BACK_0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.GOT_ACK_9                                                                                                                                           ; io_module:io_module0|state.GOT_ACK_9                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.SEND_BACK_9                                                                                                                                         ; io_module:io_module0|state.SEND_BACK_9                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.GOT_ACK_8                                                                                                                                           ; io_module:io_module0|state.GOT_ACK_8                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.SEND_BACK_8                                                                                                                                         ; io_module:io_module0|state.SEND_BACK_8                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.GOT_ACK_7                                                                                                                                           ; io_module:io_module0|state.GOT_ACK_7                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.SEND_BACK_5                                                                                                                                         ; io_module:io_module0|state.SEND_BACK_5                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.GOT_ACK_4                                                                                                                                           ; io_module:io_module0|state.GOT_ACK_4                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.SEND_BACK_12                                                                                                                                        ; io_module:io_module0|state.SEND_BACK_12                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.GOT_ACK_11                                                                                                                                          ; io_module:io_module0|state.GOT_ACK_11                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.SEND_BACK_11                                                                                                                                        ; io_module:io_module0|state.SEND_BACK_11                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.GOT_ACK_10                                                                                                                                          ; io_module:io_module0|state.GOT_ACK_10                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_KEY_0                                                                                                                                          ; io_module:io_module0|state.READ_KEY_0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_0                                                                                                                                          ; io_module:io_module0|state.READ_MSG_0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_6                                                                                                                                           ; io_module:io_module0|state.ACK_MSG_6                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_6                                                                                                                                          ; io_module:io_module0|state.READ_MSG_6                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_5                                                                                                                                           ; io_module:io_module0|state.ACK_MSG_5                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_5                                                                                                                                          ; io_module:io_module0|state.READ_MSG_5                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_4                                                                                                                                           ; io_module:io_module0|state.ACK_MSG_4                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_4                                                                                                                                          ; io_module:io_module0|state.READ_MSG_4                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_3                                                                                                                                          ; io_module:io_module0|state.READ_MSG_3                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_2                                                                                                                                           ; io_module:io_module0|state.ACK_MSG_2                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_2                                                                                                                                          ; io_module:io_module0|state.READ_MSG_2                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_1                                                                                                                                           ; io_module:io_module0|state.ACK_MSG_1                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_1                                                                                                                                          ; io_module:io_module0|state.READ_MSG_1                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_0                                                                                                                                           ; io_module:io_module0|state.ACK_MSG_0                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.SEND_TO_AES                                                                                                                                         ; io_module:io_module0|state.SEND_TO_AES                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_KEY_15                                                                                                                                          ; io_module:io_module0|state.ACK_KEY_15                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_KEY_15                                                                                                                                         ; io_module:io_module0|state.READ_KEY_15                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_KEY_14                                                                                                                                          ; io_module:io_module0|state.ACK_KEY_14                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_KEY_14                                                                                                                                         ; io_module:io_module0|state.READ_KEY_14                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_KEY_13                                                                                                                                          ; io_module:io_module0|state.ACK_KEY_13                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_KEY_13                                                                                                                                         ; io_module:io_module0|state.READ_KEY_13                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_KEY_12                                                                                                                                         ; io_module:io_module0|state.READ_KEY_12                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_KEY_11                                                                                                                                          ; io_module:io_module0|state.ACK_KEY_11                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_KEY_11                                                                                                                                         ; io_module:io_module0|state.READ_KEY_11                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_KEY_10                                                                                                                                          ; io_module:io_module0|state.ACK_KEY_10                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_KEY_10                                                                                                                                         ; io_module:io_module0|state.READ_KEY_10                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_KEY_9                                                                                                                                           ; io_module:io_module0|state.ACK_KEY_9                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_KEY_9                                                                                                                                          ; io_module:io_module0|state.READ_KEY_9                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_KEY_8                                                                                                                                           ; io_module:io_module0|state.ACK_KEY_8                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_KEY_8                                                                                                                                          ; io_module:io_module0|state.READ_KEY_8                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.GOT_ACK_15                                                                                                                                          ; io_module:io_module0|state.GOT_ACK_15                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.SEND_BACK_7                                                                                                                                         ; io_module:io_module0|state.SEND_BACK_7                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.GOT_ACK_6                                                                                                                                           ; io_module:io_module0|state.GOT_ACK_6                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.SEND_BACK_6                                                                                                                                         ; io_module:io_module0|state.SEND_BACK_6                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.GOT_ACK_5                                                                                                                                           ; io_module:io_module0|state.GOT_ACK_5                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.SEND_BACK_4                                                                                                                                         ; io_module:io_module0|state.SEND_BACK_4                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.GOT_ACK_3                                                                                                                                           ; io_module:io_module0|state.GOT_ACK_3                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.SEND_BACK_3                                                                                                                                         ; io_module:io_module0|state.SEND_BACK_3                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.GOT_ACK_2                                                                                                                                           ; io_module:io_module0|state.GOT_ACK_2                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.SEND_BACK_2                                                                                                                                         ; io_module:io_module0|state.SEND_BACK_2                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.GOT_ACK_1                                                                                                                                           ; io_module:io_module0|state.GOT_ACK_1                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; aes_controller:aes_controller0|state.WAIT                                                                                                                                      ; aes_controller:aes_controller0|state.WAIT                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; aes_controller:aes_controller0|state.COMPUTE                                                                                                                                   ; aes_controller:aes_controller0|state.COMPUTE                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; aes_controller:aes_controller0|state.READY                                                                                                                                     ; aes_controller:aes_controller0|state.READY                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.SEND_BACK_15                                                                                                                                        ; io_module:io_module0|state.SEND_BACK_15                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.GOT_ACK_14                                                                                                                                          ; io_module:io_module0|state.GOT_ACK_14                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.SEND_BACK_14                                                                                                                                        ; io_module:io_module0|state.SEND_BACK_14                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.GOT_ACK_13                                                                                                                                          ; io_module:io_module0|state.GOT_ACK_13                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.SEND_BACK_13                                                                                                                                        ; io_module:io_module0|state.SEND_BACK_13                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.GOT_ACK_12                                                                                                                                          ; io_module:io_module0|state.GOT_ACK_12                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.SEND_BACK_10                                                                                                                                        ; io_module:io_module0|state.SEND_BACK_10                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_15                                                                                                                                          ; io_module:io_module0|state.ACK_MSG_15                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_15                                                                                                                                         ; io_module:io_module0|state.READ_MSG_15                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_14                                                                                                                                          ; io_module:io_module0|state.ACK_MSG_14                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_14                                                                                                                                         ; io_module:io_module0|state.READ_MSG_14                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_13                                                                                                                                          ; io_module:io_module0|state.ACK_MSG_13                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_13                                                                                                                                         ; io_module:io_module0|state.READ_MSG_13                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_12                                                                                                                                          ; io_module:io_module0|state.ACK_MSG_12                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_12                                                                                                                                         ; io_module:io_module0|state.READ_MSG_12                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_11                                                                                                                                          ; io_module:io_module0|state.ACK_MSG_11                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_11                                                                                                                                         ; io_module:io_module0|state.READ_MSG_11                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_10                                                                                                                                          ; io_module:io_module0|state.ACK_MSG_10                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_10                                                                                                                                         ; io_module:io_module0|state.READ_MSG_10                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_9                                                                                                                                           ; io_module:io_module0|state.ACK_MSG_9                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_9                                                                                                                                          ; io_module:io_module0|state.READ_MSG_9                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_8                                                                                                                                           ; io_module:io_module0|state.ACK_MSG_8                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_8                                                                                                                                          ; io_module:io_module0|state.READ_MSG_8                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.ACK_MSG_7                                                                                                                                           ; io_module:io_module0|state.ACK_MSG_7                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; io_module:io_module0|state.READ_MSG_7                                                                                                                                          ; io_module:io_module0|state.READ_MSG_7                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                         ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|active_cs_n                                                                                                                               ; lab9_soc:NiosII|lab9_soc_sdram:sdram|active_cs_n                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                        ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                        ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                        ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                         ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|wr_address                                                        ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|wr_address                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                          ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.381 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.624      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.643      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.646      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.406 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.649      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.650      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.650      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.653      ;
; 0.415 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.661      ;
; 0.419 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.662      ;
; 0.419 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.660      ;
; 0.419 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.420 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.662      ;
; 0.422 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.665      ;
; 0.424 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.667      ;
; 0.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.507 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.514 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.757      ;
; 0.514 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.756      ;
; 0.516 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.758      ;
; 0.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.769      ;
; 0.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.528 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.771      ;
; 0.528 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.771      ;
; 0.528 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.771      ;
; 0.528 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.770      ;
; 0.530 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.773      ;
; 0.530 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.773      ;
; 0.533 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.792      ;
; 0.535 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.778      ;
; 0.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.791      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.792      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.793      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.797      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.797      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.798      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.798      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.798      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.799      ;
; 0.565 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.808      ;
; 0.569 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.812      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.819      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.582 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.826      ;
; 0.586 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.830      ;
; 0.590 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.831      ;
; 0.591 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.835      ;
; 0.592 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.833      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.439 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[22]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.223     ; 5.238      ;
; 14.439 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[16]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.223     ; 5.238      ;
; 14.441 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[19]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.226     ; 5.233      ;
; 14.441 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[20]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.226     ; 5.233      ;
; 14.443 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[17]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.233     ; 5.224      ;
; 14.452 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[18]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 5.231      ;
; 14.453 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 5.348      ;
; 14.453 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 5.348      ;
; 14.455 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[22]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.338      ;
; 14.455 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.338      ;
; 14.456 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[23]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 5.215      ;
; 14.457 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 5.333      ;
; 14.457 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[19]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 5.333      ;
; 14.459 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 5.324      ;
; 14.459 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 5.324      ;
; 14.461 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[21]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.254     ; 5.185      ;
; 14.466 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.212      ;
; 14.468 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[18]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 5.331      ;
; 14.472 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[23]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 5.315      ;
; 14.474 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[10]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.183     ; 5.243      ;
; 14.474 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[12]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.183     ; 5.243      ;
; 14.476 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.190     ; 5.234      ;
; 14.476 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.190     ; 5.234      ;
; 14.477 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[21]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 5.285      ;
; 14.477 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.179     ; 5.244      ;
; 14.477 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.187     ; 5.236      ;
; 14.477 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.201     ; 5.222      ;
; 14.477 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[25]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.178     ; 5.245      ;
; 14.477 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[26]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.178     ; 5.245      ;
; 14.477 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[27]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.178     ; 5.245      ;
; 14.477 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[28]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.179     ; 5.244      ;
; 14.477 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[30]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.179     ; 5.244      ;
; 14.477 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[31]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.185     ; 5.238      ;
; 14.477 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.187     ; 5.236      ;
; 14.478 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[15]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.205     ; 5.217      ;
; 14.478 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[9]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.205     ; 5.217      ;
; 14.478 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[8]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.205     ; 5.217      ;
; 14.478 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[24]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.205     ; 5.217      ;
; 14.478 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[29]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 5.241      ;
; 14.479 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[14]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.199      ;
; 14.481 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[11]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.235     ; 5.184      ;
; 14.482 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 5.312      ;
; 14.482 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[9]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 5.312      ;
; 14.482 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.299      ;
; 14.482 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.299      ;
; 14.483 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.305      ;
; 14.483 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.317      ;
; 14.483 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.317      ;
; 14.484 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 5.322      ;
; 14.484 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[12]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 5.322      ;
; 14.485 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[11]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.326      ;
; 14.490 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[12]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 5.343      ;
; 14.490 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[10]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 5.343      ;
; 14.490 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.197     ; 5.213      ;
; 14.492 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.334      ;
; 14.492 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.334      ;
; 14.492 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[13]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.210     ; 5.198      ;
; 14.493 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.338      ;
; 14.493 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[31]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.338      ;
; 14.493 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[30]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.344      ;
; 14.493 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[28]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.344      ;
; 14.493 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[27]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.345      ;
; 14.493 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[26]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.345      ;
; 14.493 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[25]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.345      ;
; 14.493 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.344      ;
; 14.493 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.336      ;
; 14.493 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 5.322      ;
; 14.493 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.336      ;
; 14.493 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.344      ;
; 14.494 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[29]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.341      ;
; 14.494 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[24]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.317      ;
; 14.494 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[15]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.317      ;
; 14.494 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[9]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.317      ;
; 14.494 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.317      ;
; 14.494 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[10]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.341      ;
; 14.494 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 5.342      ;
; 14.495 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[14]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 5.299      ;
; 14.497 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[11]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.284      ;
; 14.497 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 5.277      ;
; 14.497 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 5.277      ;
; 14.499 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 5.316      ;
; 14.506 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.313      ;
; 14.508 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[13]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 5.298      ;
; 14.620 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.343      ;
; 14.620 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.343      ;
; 14.620 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.343      ;
; 14.666 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.085      ;
; 14.666 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_22                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.085      ;
; 14.668 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_19                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 5.080      ;
; 14.668 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 5.080      ;
; 14.670 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_17                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 5.071      ;
; 14.679 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_18                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 5.078      ;
; 14.683 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_23                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 5.062      ;
; 14.688 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_21                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 5.032      ;
; 14.693 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 5.059      ;
; 14.701 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.090      ;
; 14.701 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_12                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.090      ;
; 14.703 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_5                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 5.081      ;
; 14.703 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_6                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 5.081      ;
; 14.704 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_31                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.085      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.809 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.001      ; 2.211      ;
; 47.809 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.001      ; 2.211      ;
; 47.912 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.010      ; 2.117      ;
; 97.449 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.492      ;
; 97.449 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.492      ;
; 97.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.432      ;
; 97.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.432      ;
; 97.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.432      ;
; 97.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.432      ;
; 97.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.432      ;
; 97.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.432      ;
; 97.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.432      ;
; 97.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.432      ;
; 97.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.432      ;
; 97.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.396      ;
; 97.730 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.211      ;
; 97.730 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.211      ;
; 97.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.197      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.190      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.190      ;
; 97.763 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.184      ;
; 97.763 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.184      ;
; 97.763 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.184      ;
; 97.763 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.184      ;
; 97.763 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.184      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.174      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.174      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.174      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.174      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.165      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.165      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.165      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.165      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.165      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.165      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.165      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.165      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.165      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.165      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.165      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.165      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.165      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.165      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.145      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.145      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.145      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.145      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.145      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.145      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.145      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.145      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.145      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.145      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.145      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.145      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.145      ;
; 97.808 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.132      ;
; 97.939 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.005      ;
; 98.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.789      ;
; 98.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.789      ;
; 98.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.789      ;
; 98.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.789      ;
; 98.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.789      ;
; 98.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.789      ;
; 98.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.789      ;
; 98.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.789      ;
; 98.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.789      ;
; 98.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.789      ;
; 98.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.345      ;
; 98.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.345      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.981  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.224      ;
; 0.981  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.224      ;
; 1.420  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.661      ;
; 1.420  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.661      ;
; 1.420  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.661      ;
; 1.420  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.661      ;
; 1.420  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.661      ;
; 1.420  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.661      ;
; 1.420  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.661      ;
; 1.420  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.661      ;
; 1.420  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.661      ;
; 1.420  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.661      ;
; 1.609  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.849      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.008      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.008      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.008      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.008      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.008      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.008      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.008      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.008      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.008      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.008      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.008      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.008      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.008      ;
; 1.776  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.012      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.036      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.036      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.036      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.036      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.036      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.036      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.036      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.036      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.036      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.036      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.036      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.036      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.036      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.036      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.039      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.039      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.039      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.039      ;
; 1.814  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.057      ;
; 1.814  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.057      ;
; 1.814  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.057      ;
; 1.814  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.057      ;
; 1.814  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.057      ;
; 1.829  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.069      ;
; 1.829  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.069      ;
; 1.834  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.067      ;
; 1.843  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.080      ;
; 1.843  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.080      ;
; 2.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.242      ;
; 2.011  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.251      ;
; 2.011  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.251      ;
; 2.011  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.251      ;
; 2.029  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.265      ;
; 2.029  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.265      ;
; 2.029  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.265      ;
; 2.029  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.265      ;
; 2.029  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.265      ;
; 2.029  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.265      ;
; 2.094  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.331      ;
; 2.094  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.331      ;
; 51.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.154      ; 2.000      ;
; 51.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.145      ; 2.080      ;
; 51.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.145      ; 2.080      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.713 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.486      ; 4.370      ;
; 3.715 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 4.364      ;
; 3.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 4.359      ;
; 3.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 4.359      ;
; 3.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 4.359      ;
; 3.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 4.359      ;
; 3.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 4.359      ;
; 3.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 4.359      ;
; 3.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 4.359      ;
; 3.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 4.359      ;
; 3.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 4.359      ;
; 3.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 4.359      ;
; 3.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 4.359      ;
; 3.770 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 4.359      ;
; 4.058 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.505      ; 4.734      ;
; 4.058 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.505      ; 4.734      ;
; 4.058 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.505      ; 4.734      ;
; 4.058 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.505      ; 4.734      ;
; 4.058 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.505      ; 4.734      ;
; 4.058 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.505      ; 4.734      ;
; 4.058 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.505      ; 4.734      ;
; 4.085 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 4.736      ;
; 4.085 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 4.736      ;
; 4.085 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 4.736      ;
; 4.085 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 4.736      ;
; 4.085 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 4.736      ;
; 4.085 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 4.736      ;
; 4.085 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 4.736      ;
; 4.085 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 4.736      ;
; 4.085 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 4.736      ;
; 4.086 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 4.740      ;
; 4.086 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 4.740      ;
; 4.086 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 4.740      ;
; 4.086 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 4.740      ;
; 4.086 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 4.740      ;
; 4.086 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 4.740      ;
; 4.086 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 4.740      ;
; 4.130 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 4.380      ;
; 4.130 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 4.380      ;
; 4.130 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator|av_readdata_pre[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 4.392      ;
; 4.130 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_to_sw_port:to_sw_port|readdata[0]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 4.392      ;
; 4.130 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 4.392      ;
; 4.130 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_to_sw_sig:to_sw_sig|readdata[0]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 4.392      ;
; 4.131 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 4.334      ;
; 4.131 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 4.367      ;
; 4.131 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 4.367      ;
; 4.131 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 4.367      ;
; 4.131 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 4.367      ;
; 4.131 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 4.367      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[16]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.363      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[3]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.363      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[10]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 4.361      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[9]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 4.361      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[8]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 4.361      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[22]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.363      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[23]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 4.359      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[25]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 4.359      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[27]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.363      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[29]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 4.359      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[31]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 4.359      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[0]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 4.351      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.363      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 4.353      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 4.357      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[0]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 4.353      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[1]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 4.353      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 4.353      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 4.353      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 4.353      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[2]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 4.353      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[31]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 4.353      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 4.357      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 4.357      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|R_ctrl_crst                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 4.355      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_status_reg_pie                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 4.353      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 4.353      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|R_logic_op[0]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 4.355      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|R_logic_op[1]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 4.355      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src2[6]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 4.359      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[8]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 4.357      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[6]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.363      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[5]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.365      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[2]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 4.361      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[1]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.365      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_byteenable[3]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 4.353      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_byteenable[0]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 4.353      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_byteenable[2]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 4.353      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_byteenable[1]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 4.353      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[7]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 4.361      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[7]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 4.361      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[7]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.365      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[5]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 4.361      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[3]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.363      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[1]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 4.361      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[6]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.365      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[4]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 4.361      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[3]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 4.361      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[0]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 4.361      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[1]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.365      ;
; 4.132 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[0]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.365      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.642 ; 9.875        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_1|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing1|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_4|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_8|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                             ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                   ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_1|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_2|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_4|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_5|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_6|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_7|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_8|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                              ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                             ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                   ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing10|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing4|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_2|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_2|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_3|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_3|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_3|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_4|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_6|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_6|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_8|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_8|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_9|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_9|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                              ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing12|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing16|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing5|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing7|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing8|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_1|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_2|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_3|SubBytes:subbytes_2|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_5|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_5|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_7|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_7|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_7|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_9|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing11|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing13|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing14|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing15|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing3|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing6|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing9|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_0|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_1|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_4|SubBytes:subbytes_1|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_5|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_6|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_9|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                      ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                            ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                      ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                            ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing2|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                       ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                       ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                       ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                       ;
; 9.652 ; 9.885        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                       ;
; 9.652 ; 9.885        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                       ;
; 9.652 ; 9.885        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                       ;
; 9.652 ; 9.885        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                       ;
; 9.652 ; 9.885        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                       ;
; 9.652 ; 9.885        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                       ;
; 9.652 ; 9.885        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                       ;
; 9.652 ; 9.885        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                       ;
; 9.653 ; 9.839        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_2_1                                                                                                                                                                                                                                                                                                  ;
; 9.653 ; 9.839        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS2_2_1                                                                                                                                                                                                                                                                                                  ;
; 9.653 ; 9.839        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS4_2_1                                                                                                                                                                                                                                                                                                  ;
; 9.653 ; 9.839        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS5_2_1                                                                                                                                                                                                                                                                                                  ;
; 9.653 ; 9.839        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS5_3                                                                                                                                                                                                                                                                                                    ;
; 9.653 ; 9.839        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS5_3_1                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.719 ; 49.937       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ;
; 49.719 ; 49.937       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                       ;
; 49.719 ; 49.937       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                       ;
; 49.759 ; 49.945       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                      ;
; 49.759 ; 49.945       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                      ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                        ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                   ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                        ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                        ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                        ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                        ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                        ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                      ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                       ;
; 49.760 ; 49.946       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                       ;
; 49.761 ; 49.947       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                               ;
; 49.761 ; 49.947       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                            ;
; 49.761 ; 49.947       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                            ;
; 49.761 ; 49.947       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                                                                            ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                  ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                  ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                  ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                  ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                  ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                              ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                               ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                               ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                               ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                               ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                  ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                  ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                  ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                  ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                  ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                               ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ;
; 49.762 ; 49.948       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 1.207 ; 1.290 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.159 ; 1.242 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.154 ; 1.237 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.144 ; 1.227 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.168 ; 1.251 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.134 ; 1.217 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.157 ; 1.240 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.167 ; 1.250 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.136 ; 1.219 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.152 ; 1.235 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.162 ; 1.245 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.170 ; 1.253 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.182 ; 1.265 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.150 ; 1.233 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.207 ; 1.290 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.189 ; 1.272 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.182 ; 1.265 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.130 ; 1.213 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.140 ; 1.223 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.144 ; 1.227 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.153 ; 1.236 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.143 ; 1.226 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.171 ; 1.254 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.140 ; 1.223 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.126 ; 1.209 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.122 ; 1.205 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.095 ; 1.178 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.125 ; 1.208 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.125 ; 1.208 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.106 ; 1.189 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.108 ; 1.191 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.136 ; 1.219 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.152 ; 1.235 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 5.827 ; 5.995 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 5.827 ; 5.995 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.407 ; 2.583 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.138 ; 8.400 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.529 ; -0.612 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.594 ; -0.677 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.588 ; -0.671 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.578 ; -0.661 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.602 ; -0.685 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.568 ; -0.651 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.591 ; -0.674 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.601 ; -0.684 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.569 ; -0.652 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.586 ; -0.669 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.596 ; -0.679 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.603 ; -0.686 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.617 ; -0.700 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.583 ; -0.666 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.641 ; -0.724 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.624 ; -0.707 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.616 ; -0.699 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.564 ; -0.647 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.575 ; -0.658 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.578 ; -0.661 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.587 ; -0.670 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.577 ; -0.660 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.607 ; -0.690 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.574 ; -0.657 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.561 ; -0.644 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.556 ; -0.639 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.529 ; -0.612 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.559 ; -0.642 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.559 ; -0.642 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.539 ; -0.622 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.541 ; -0.624 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.569 ; -0.652 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.586 ; -0.669 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -4.499 ; -4.698 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; -4.499 ; -4.698 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.927  ; 0.745  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.485 ; -1.882 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.081  ; 3.054  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.058  ; 3.031  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.000  ; 2.973  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.887  ; 2.883  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.081  ; 3.054  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.010  ; 2.983  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.026  ; 2.999  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.923  ; 2.919  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.949  ; 2.945  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.029  ; 3.002  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.023  ; 2.996  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.960  ; 2.956  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.051  ; 3.024  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.036  ; 3.009  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.057  ; 3.030  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.897  ; 2.893  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.057  ; 3.030  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.017  ; 2.990  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.828  ; 0.941  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 3.077  ; 3.050  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.124  ; 3.097  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.033  ; 3.006  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.079  ; 3.052  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.089  ; 3.062  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.085  ; 3.058  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.079  ; 3.052  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.096  ; 3.069  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.106  ; 3.079  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.098  ; 3.071  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.061  ; 3.034  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.071  ; 3.044  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.124  ; 3.097  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.030  ; 3.003  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.104  ; 3.077  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.106  ; 3.079  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.957  ; 2.953  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.091  ; 3.064  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.043  ; 3.016  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.032  ; 3.005  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.069  ; 3.042  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.060  ; 3.033  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.050  ; 3.023  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.020  ; 2.993  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.053  ; 3.026  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.026  ; 2.999  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.031  ; 3.004  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.058  ; 3.031  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.088  ; 3.061  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.088  ; 3.061  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.068  ; 3.041  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.066  ; 3.039  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.098  ; 3.071  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.101  ; 3.074  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.091  ; 3.064  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.091  ; 3.064  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.027  ; 3.000  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.052  ; 3.025  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.935  ; 2.931  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.035  ; 3.008  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 3.013  ; 2.986  ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 12.417 ; 12.198 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 9.967  ; 9.705  ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 10.357 ; 10.331 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 10.174 ; 10.129 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 9.686  ; 9.472  ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 10.681 ; 10.564 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 12.417 ; 12.198 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 11.351 ; 11.498 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 10.255 ; 10.129 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 9.130  ; 9.053  ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 7.493  ; 7.438  ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 9.133  ; 8.794  ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 8.881  ; 8.535  ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 8.252  ; 8.107  ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 10.255 ; 10.129 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 9.529  ; 9.706  ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 9.506  ; 9.295  ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 9.259  ; 9.065  ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 9.033  ; 8.885  ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 9.506  ; 9.295  ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 9.202  ; 9.021  ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 7.978  ; 7.915  ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 9.232  ; 9.089  ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 8.542  ; 8.686  ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 11.188 ; 11.004 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 8.464  ; 8.294  ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 8.398  ; 8.242  ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 11.188 ; 11.004 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 9.459  ; 9.352  ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 8.554  ; 8.462  ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 10.020 ; 9.806  ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 8.312  ; 8.269  ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 9.977  ; 9.873  ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 9.977  ; 9.873  ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 8.426  ; 8.464  ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 8.684  ; 8.655  ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 9.924  ; 9.735  ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 8.484  ; 8.349  ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 8.750  ; 8.590  ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 9.580  ; 9.823  ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 10.511 ; 10.375 ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 8.189  ; 8.091  ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 10.511 ; 10.375 ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 8.693  ; 8.565  ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 8.270  ; 8.080  ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 9.130  ; 9.042  ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 8.587  ; 8.457  ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 8.223  ; 8.334  ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 10.749 ; 10.567 ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 10.156 ; 9.887  ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 9.150  ; 9.114  ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 8.570  ; 8.556  ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 9.028  ; 8.969  ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 8.497  ; 8.383  ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 10.749 ; 10.567 ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 8.582  ; 8.727  ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 10.470 ; 10.261 ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 10.092 ; 9.938  ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 10.315 ; 10.078 ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 9.223  ; 9.060  ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 9.641  ; 9.416  ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 9.941  ; 9.831  ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 10.470 ; 10.261 ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 8.678  ; 8.827  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 13.536 ; 13.603 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 9.167  ; 9.168  ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 10.775 ; 10.582 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 13.536 ; 13.603 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 9.371  ; 9.355  ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 11.774 ; 11.479 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 11.107 ; 10.743 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 11.103 ; 10.950 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 8.513  ; 8.504  ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 11.774 ; 11.479 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 9.911  ; 9.838  ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 8.745  ; 8.713  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 11.242 ; 10.927 ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 8.729  ; 8.711  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.828  ; 0.941  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.782 ; 15.341 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.461  ; 2.456  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.630  ; 2.602  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.574  ; 2.546  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.461  ; 2.456  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.654  ; 2.626  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.584  ; 2.556  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.599  ; 2.571  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.497  ; 2.492  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.522  ; 2.517  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.603  ; 2.575  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.597  ; 2.569  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.532  ; 2.527  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.624  ; 2.596  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.609  ; 2.581  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.471  ; 2.466  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.471  ; 2.466  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.629  ; 2.601  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.591  ; 2.563  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.404  ; 0.516  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 2.649  ; 2.621  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.531  ; 2.526  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.607  ; 2.579  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.652  ; 2.624  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.662  ; 2.634  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.658  ; 2.630  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.652  ; 2.624  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.669  ; 2.641  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.679  ; 2.651  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.670  ; 2.642  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.634  ; 2.606  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.644  ; 2.616  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.696  ; 2.668  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.604  ; 2.576  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.676  ; 2.648  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.679  ; 2.651  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.531  ; 2.526  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.664  ; 2.636  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.616  ; 2.588  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.606  ; 2.578  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.642  ; 2.614  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.633  ; 2.605  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.623  ; 2.595  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.595  ; 2.567  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.626  ; 2.598  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.600  ; 2.572  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.604  ; 2.576  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.631  ; 2.603  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.661  ; 2.633  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.661  ; 2.633  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.640  ; 2.612  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.638  ; 2.610  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.670  ; 2.642  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.674  ; 2.646  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.508  ; 2.503  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.664  ; 2.636  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.601  ; 2.573  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.626  ; 2.598  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.508  ; 2.503  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.608  ; 2.580  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 2.587  ; 2.559  ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 8.632  ; 8.393  ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 8.905  ; 8.659  ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 9.355  ; 9.385  ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 9.102  ; 9.023  ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 8.632  ; 8.393  ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 9.586  ; 9.464  ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 11.301 ; 11.099 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 10.249 ; 10.414 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 6.922  ; 6.808  ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 8.437  ; 8.372  ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 6.922  ; 6.808  ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 8.497  ; 8.106  ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 8.201  ; 7.877  ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 7.590  ; 7.521  ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 9.552  ; 9.492  ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 8.877  ; 9.081  ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 7.328  ; 7.320  ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 8.559  ; 8.370  ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 8.388  ; 8.177  ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 8.860  ; 8.593  ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 8.502  ; 8.317  ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 7.328  ; 7.320  ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 8.520  ; 8.465  ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 7.859  ; 8.028  ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 7.626  ; 7.629  ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 7.789  ; 7.629  ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 7.757  ; 7.630  ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 10.485 ; 10.325 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 8.737  ; 8.652  ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 7.880  ; 7.782  ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 9.286  ; 9.090  ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 7.626  ; 7.669  ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 7.810  ; 7.763  ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 9.252  ; 9.169  ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 7.810  ; 7.785  ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 8.118  ; 7.976  ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 9.197  ; 9.037  ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 7.810  ; 7.763  ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 8.105  ; 8.026  ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 8.875  ; 9.107  ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 7.516  ; 7.425  ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 7.516  ; 7.425  ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 9.847  ; 9.739  ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 8.020  ; 7.885  ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 7.597  ; 7.431  ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 8.436  ; 8.340  ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 7.951  ; 7.782  ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 7.542  ; 7.709  ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 7.825  ; 7.795  ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 9.418  ; 9.176  ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 8.498  ; 8.402  ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 7.994  ; 7.865  ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 8.335  ; 8.296  ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 7.825  ; 7.795  ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 10.066 ; 9.970  ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 7.908  ; 8.046  ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 7.856  ; 8.000  ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 9.216  ; 9.067  ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 9.428  ; 9.201  ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 8.382  ; 8.232  ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 8.783  ; 8.567  ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 9.083  ; 8.965  ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 9.580  ; 9.378  ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 7.856  ; 8.000  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 8.825  ; 8.825  ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 8.825  ; 8.825  ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 10.369 ; 10.183 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 10.487 ; 10.357 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 8.848  ; 8.858  ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 8.197  ; 8.188  ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 10.690 ; 10.340 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 10.683 ; 10.535 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 8.197  ; 8.188  ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 11.327 ; 11.043 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 9.539  ; 9.468  ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 8.420  ; 8.389  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 10.818 ; 10.515 ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 8.405  ; 8.387  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.404  ; 0.516  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.362 ; 12.919 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.819 ; 2.764 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.924 ; 2.836 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.950 ; 2.862 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.960 ; 2.872 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.946 ; 2.858 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.960 ; 2.872 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.957 ; 2.869 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.957 ; 2.869 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.969 ; 2.881 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.942 ; 2.854 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.942 ; 2.854 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.965 ; 2.877 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.911 ; 2.823 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.965 ; 2.877 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.937 ; 2.849 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.819 ; 2.764 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.942 ; 2.854 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.944 ; 2.856 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.933 ; 2.845 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.950 ; 2.862 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.941 ; 2.853 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.941 ; 2.853 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.911 ; 2.823 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.944 ; 2.856 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.937 ; 2.849 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.942 ; 2.854 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.969 ; 2.881 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.969 ; 2.881 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.969 ; 2.881 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.969 ; 2.881 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.967 ; 2.879 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.969 ; 2.881 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.962 ; 2.874 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.396 ; 2.341 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.501 ; 2.413 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.526 ; 2.438 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.536 ; 2.448 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.522 ; 2.434 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.536 ; 2.448 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.533 ; 2.445 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.533 ; 2.445 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.544 ; 2.456 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.518 ; 2.430 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.518 ; 2.430 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.540 ; 2.452 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.488 ; 2.400 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.540 ; 2.452 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.513 ; 2.425 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.396 ; 2.341 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.518 ; 2.430 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.520 ; 2.432 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.510 ; 2.422 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.526 ; 2.438 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.517 ; 2.429 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.517 ; 2.429 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.489 ; 2.401 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.520 ; 2.432 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.514 ; 2.426 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.518 ; 2.430 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.545 ; 2.457 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.545 ; 2.457 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.545 ; 2.457 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.544 ; 2.456 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.542 ; 2.454 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.544 ; 2.456 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.538 ; 2.450 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.831     ; 2.886     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.903     ; 2.991     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.929     ; 3.017     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.939     ; 3.027     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.925     ; 3.013     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.939     ; 3.027     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.936     ; 3.024     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.936     ; 3.024     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.948     ; 3.036     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.944     ; 3.032     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.890     ; 2.978     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.944     ; 3.032     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.916     ; 3.004     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.831     ; 2.886     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.923     ; 3.011     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.912     ; 3.000     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.929     ; 3.017     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.920     ; 3.008     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.920     ; 3.008     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.890     ; 2.978     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.923     ; 3.011     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.916     ; 3.004     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.948     ; 3.036     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.948     ; 3.036     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.948     ; 3.036     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.948     ; 3.036     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.946     ; 3.034     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.948     ; 3.036     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.941     ; 3.029     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.405     ; 2.460     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.477     ; 2.565     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.502     ; 2.590     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.512     ; 2.600     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.498     ; 2.586     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.512     ; 2.600     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.509     ; 2.597     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.509     ; 2.597     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.520     ; 2.608     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.516     ; 2.604     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.464     ; 2.552     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.516     ; 2.604     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.489     ; 2.577     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.405     ; 2.460     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.496     ; 2.584     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.486     ; 2.574     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.502     ; 2.590     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.493     ; 2.581     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.493     ; 2.581     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.465     ; 2.553     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.496     ; 2.584     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.490     ; 2.578     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.521     ; 2.609     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.521     ; 2.609     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.521     ; 2.609     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.520     ; 2.608     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.518     ; 2.606     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.520     ; 2.608     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.514     ; 2.602     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.846 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.846                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.061       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 14.785       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.956                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.912       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 15.044       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 34.570                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.044       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 15.526       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 34.924                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.061       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.863       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 34.934                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.064       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.870       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 35.272                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.113       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.159       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 35.453                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.061       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.392       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 36.678                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.063       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.615       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                            ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 37.942                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.048       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 18.894       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                            ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 37.948                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.045       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 18.903       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                                   ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                        ; 38.021                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 18.932       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.089       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                               ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 197.284                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.220       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.064       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 197.645                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.237       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.408       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 14.393 ; 0.000         ;
; altera_reserved_tck ; 48.314 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.172 ; 0.000         ;
; altera_reserved_tck ; 0.180 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 16.670 ; 0.000         ;
; altera_reserved_tck ; 48.888 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.512 ; 0.000         ;
; CLOCK_50            ; 2.154 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.357  ; 0.000             ;
; altera_reserved_tck ; 49.606 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.393 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.576      ;
; 14.408 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.563      ;
; 14.531 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.433      ;
; 14.575 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.388      ;
; 14.578 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[26]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.391      ;
; 14.588 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 5.380      ;
; 14.590 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.375      ;
; 14.591 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 5.377      ;
; 14.603 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[23]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.368      ;
; 14.648 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 5.324      ;
; 14.670 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.294      ;
; 14.680 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 5.288      ;
; 14.692 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 5.276      ;
; 14.709 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[23]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.151      ;
; 14.713 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 5.245      ;
; 14.714 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.249      ;
; 14.715 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.248      ;
; 14.720 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 5.252      ;
; 14.729 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 5.239      ;
; 14.729 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.236      ;
; 14.730 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.235      ;
; 14.743 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[16]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 5.229      ;
; 14.760 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[26]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.203      ;
; 14.767 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_cmd[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.086      ;
; 14.770 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.192      ;
; 14.770 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 5.202      ;
; 14.773 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.189      ;
; 14.777 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 5.195      ;
; 14.780 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 5.192      ;
; 14.785 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[23]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.180      ;
; 14.788 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 5.191      ;
; 14.805 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[19]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 5.058      ;
; 14.810 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 5.168      ;
; 14.816 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_cmd[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.023      ;
; 14.817 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[12]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.076      ;
; 14.827 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[22]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 5.039      ;
; 14.830 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.136      ;
; 14.834 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[24]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 5.134      ;
; 14.835 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[25]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.129      ;
; 14.852 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 5.106      ;
; 14.852 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 5.106      ;
; 14.853 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 5.105      ;
; 14.862 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.100      ;
; 14.863 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 5.109      ;
; 14.864 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.991      ;
; 14.870 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[18]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.094      ;
; 14.871 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.093      ;
; 14.874 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.088      ;
; 14.874 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[14]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.986      ;
; 14.875 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[23]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.001      ;
; 14.878 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.093      ;
; 14.883 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[11]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 4.963      ;
; 14.898 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 5.080      ;
; 14.899 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[26]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.064      ;
; 14.900 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[26]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.063      ;
; 14.902 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.064      ;
; 14.909 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.053      ;
; 14.910 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.052      ;
; 14.911 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.051      ;
; 14.911 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[23]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.965      ;
; 14.912 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.050      ;
; 14.913 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.049      ;
; 14.920 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 5.052      ;
; 14.924 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[23]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.041      ;
; 14.925 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[16]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.041      ;
; 14.925 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[23]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.040      ;
; 14.929 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[21]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.906      ;
; 14.929 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[15]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.945      ;
; 14.933 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.031      ;
; 14.933 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_cmd[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.936      ;
; 14.934 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.030      ;
; 14.942 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[28]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.959      ;
; 14.952 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.014      ;
; 14.957 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[23]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.919      ;
; 14.958 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[15]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.006      ;
; 14.959 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.007      ;
; 14.962 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.004      ;
; 14.967 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[24]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 4.997      ;
; 14.968 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.912      ;
; 14.969 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 4.997      ;
; 14.969 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_cmd[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.900      ;
; 14.970 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 5.003      ;
; 14.970 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 4.996      ;
; 14.970 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.893      ;
; 14.971 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[19]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.908      ;
; 14.978 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.997      ;
; 14.979 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.990      ;
; 14.982 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_cmd[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.873      ;
; 14.983 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_17                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 4.852      ;
; 14.983 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[12]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.926      ;
; 14.991 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.967      ;
; 14.992 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 4.980      ;
; 14.992 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.966      ;
; 14.993 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[22]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.889      ;
; 14.994 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.981      ;
; 14.994 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.977      ;
; 14.994 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[46] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[23]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.882      ;
; 14.997 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_5                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.874      ;
; 14.997 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_6                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.874      ;
; 14.998 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.872      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.314 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 1.825      ;
; 48.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 1.532      ;
; 48.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 1.498      ;
; 48.668 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 1.473      ;
; 48.738 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 1.405      ;
; 48.808 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 1.335      ;
; 48.866 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 1.273      ;
; 48.904 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 1.239      ;
; 48.917 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.127      ; 1.217      ;
; 48.930 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 1.207      ;
; 48.934 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 1.214      ;
; 48.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 1.177      ;
; 49.028 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 1.119      ;
; 49.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 0.987      ;
; 49.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 0.950      ;
; 49.242 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                      ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 0.906      ;
; 49.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 0.719      ;
; 49.524 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 0.617      ;
; 97.145 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.817      ;
; 97.145 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.817      ;
; 97.145 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.817      ;
; 97.145 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.817      ;
; 97.145 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.817      ;
; 97.145 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.817      ;
; 97.145 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.817      ;
; 97.145 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.817      ;
; 97.145 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.817      ;
; 97.145 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.817      ;
; 97.145 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.817      ;
; 97.145 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.817      ;
; 97.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.662      ;
; 97.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.662      ;
; 97.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.662      ;
; 97.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.662      ;
; 97.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.662      ;
; 97.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.662      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.604      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.604      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.604      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.604      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.604      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.604      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.604      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.604      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.604      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.604      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.604      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.604      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.449      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.449      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.449      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.449      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.449      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.449      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.427      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.427      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.427      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.427      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.427      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.427      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.427      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.427      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.427      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.427      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.427      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.427      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.416      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.416      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.416      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.416      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.416      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.416      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.416      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.416      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.416      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.416      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.416      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.416      ;
; 97.550 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.413      ;
; 97.577 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.386      ;
; 97.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.332      ;
; 97.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.332      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.272      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.272      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.272      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.272      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.272      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.272      ;
; 97.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.261      ;
; 97.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.261      ;
; 97.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.261      ;
; 97.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.261      ;
; 97.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.261      ;
; 97.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.261      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.229      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.166      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.166      ;
; 97.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.114      ;
; 97.819 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.144      ;
; 97.842 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.089      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                 ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.172 ; io_module:io_module0|state.ACK_MSG_3                       ; io_module:io_module0|state.ACK_MSG_3                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.307      ;
; 0.173 ; io_module:io_module0|state.SEND_BACK_0                     ; io_module:io_module0|state.SEND_BACK_0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.180 ; io_module:io_module0|state.GOT_ACK_9                       ; io_module:io_module0|state.GOT_ACK_9                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; io_module:io_module0|state.SEND_BACK_9                     ; io_module:io_module0|state.SEND_BACK_9                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; io_module:io_module0|state.GOT_ACK_8                       ; io_module:io_module0|state.GOT_ACK_8                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; io_module:io_module0|state.SEND_BACK_8                     ; io_module:io_module0|state.SEND_BACK_8                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; io_module:io_module0|state.GOT_ACK_7                       ; io_module:io_module0|state.GOT_ACK_7                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; io_module:io_module0|state.SEND_BACK_5                     ; io_module:io_module0|state.SEND_BACK_5                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; io_module:io_module0|state.GOT_ACK_4                       ; io_module:io_module0|state.GOT_ACK_4                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; io_module:io_module0|state.SEND_BACK_12                    ; io_module:io_module0|state.SEND_BACK_12                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; io_module:io_module0|state.GOT_ACK_11                      ; io_module:io_module0|state.GOT_ACK_11                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; io_module:io_module0|state.SEND_BACK_11                    ; io_module:io_module0|state.SEND_BACK_11                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; io_module:io_module0|state.GOT_ACK_10                      ; io_module:io_module0|state.GOT_ACK_10                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; io_module:io_module0|state.SEND_BACK_1                     ; io_module:io_module0|state.SEND_BACK_1                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; io_module:io_module0|state.GOT_ACK_0                       ; io_module:io_module0|state.GOT_ACK_0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_KEY_12                      ; io_module:io_module0|state.ACK_KEY_12                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_KEY_7                       ; io_module:io_module0|state.ACK_KEY_7                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_KEY_7                      ; io_module:io_module0|state.READ_KEY_7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_KEY_6                       ; io_module:io_module0|state.ACK_KEY_6                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_KEY_6                      ; io_module:io_module0|state.READ_KEY_6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_KEY_5                       ; io_module:io_module0|state.ACK_KEY_5                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_KEY_5                      ; io_module:io_module0|state.READ_KEY_5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_KEY_4                       ; io_module:io_module0|state.ACK_KEY_4                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|pause_irq ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|pause_irq ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_KEY_0                      ; io_module:io_module0|state.READ_KEY_0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_0                      ; io_module:io_module0|state.READ_MSG_0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_6                       ; io_module:io_module0|state.ACK_MSG_6                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_6                      ; io_module:io_module0|state.READ_MSG_6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_5                       ; io_module:io_module0|state.ACK_MSG_5                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_5                      ; io_module:io_module0|state.READ_MSG_5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_4                       ; io_module:io_module0|state.ACK_MSG_4                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_4                      ; io_module:io_module0|state.READ_MSG_4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_3                      ; io_module:io_module0|state.READ_MSG_3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_2                       ; io_module:io_module0|state.ACK_MSG_2                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_2                      ; io_module:io_module0|state.READ_MSG_2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_1                       ; io_module:io_module0|state.ACK_MSG_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_1                      ; io_module:io_module0|state.READ_MSG_1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_0                       ; io_module:io_module0|state.ACK_MSG_0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_TO_AES                     ; io_module:io_module0|state.SEND_TO_AES                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_KEY_15                      ; io_module:io_module0|state.ACK_KEY_15                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_KEY_15                     ; io_module:io_module0|state.READ_KEY_15                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_KEY_14                      ; io_module:io_module0|state.ACK_KEY_14                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_KEY_14                     ; io_module:io_module0|state.READ_KEY_14                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_KEY_13                      ; io_module:io_module0|state.ACK_KEY_13                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_KEY_13                     ; io_module:io_module0|state.READ_KEY_13                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_KEY_12                     ; io_module:io_module0|state.READ_KEY_12                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_KEY_11                      ; io_module:io_module0|state.ACK_KEY_11                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_KEY_11                     ; io_module:io_module0|state.READ_KEY_11                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_KEY_10                      ; io_module:io_module0|state.ACK_KEY_10                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_KEY_10                     ; io_module:io_module0|state.READ_KEY_10                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_KEY_9                       ; io_module:io_module0|state.ACK_KEY_9                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_KEY_9                      ; io_module:io_module0|state.READ_KEY_9                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_KEY_8                       ; io_module:io_module0|state.ACK_KEY_8                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_KEY_8                      ; io_module:io_module0|state.READ_KEY_8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_KEY_4                      ; io_module:io_module0|state.READ_KEY_4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_KEY_3                       ; io_module:io_module0|state.ACK_KEY_3                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_KEY_3                      ; io_module:io_module0|state.READ_KEY_3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_KEY_2                       ; io_module:io_module0|state.ACK_KEY_2                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_KEY_2                      ; io_module:io_module0|state.READ_KEY_2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_KEY_1                       ; io_module:io_module0|state.ACK_KEY_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_KEY_1                      ; io_module:io_module0|state.READ_KEY_1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_KEY_0                       ; io_module:io_module0|state.ACK_KEY_0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.GOT_ACK_15                      ; io_module:io_module0|state.GOT_ACK_15                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_BACK_7                     ; io_module:io_module0|state.SEND_BACK_7                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.GOT_ACK_6                       ; io_module:io_module0|state.GOT_ACK_6                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_BACK_6                     ; io_module:io_module0|state.SEND_BACK_6                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.GOT_ACK_5                       ; io_module:io_module0|state.GOT_ACK_5                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_BACK_4                     ; io_module:io_module0|state.SEND_BACK_4                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.GOT_ACK_3                       ; io_module:io_module0|state.GOT_ACK_3                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_BACK_3                     ; io_module:io_module0|state.SEND_BACK_3                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.GOT_ACK_2                       ; io_module:io_module0|state.GOT_ACK_2                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_BACK_2                     ; io_module:io_module0|state.SEND_BACK_2                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.GOT_ACK_1                       ; io_module:io_module0|state.GOT_ACK_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; aes_controller:aes_controller0|state.WAIT                  ; aes_controller:aes_controller0|state.WAIT                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; aes_controller:aes_controller0|state.COMPUTE               ; aes_controller:aes_controller0|state.COMPUTE               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; aes_controller:aes_controller0|state.READY                 ; aes_controller:aes_controller0|state.READY                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_BACK_15                    ; io_module:io_module0|state.SEND_BACK_15                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.GOT_ACK_14                      ; io_module:io_module0|state.GOT_ACK_14                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_BACK_14                    ; io_module:io_module0|state.SEND_BACK_14                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.GOT_ACK_13                      ; io_module:io_module0|state.GOT_ACK_13                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_BACK_13                    ; io_module:io_module0|state.SEND_BACK_13                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.GOT_ACK_12                      ; io_module:io_module0|state.GOT_ACK_12                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.SEND_BACK_10                    ; io_module:io_module0|state.SEND_BACK_10                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_15                      ; io_module:io_module0|state.ACK_MSG_15                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_15                     ; io_module:io_module0|state.READ_MSG_15                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_14                      ; io_module:io_module0|state.ACK_MSG_14                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_14                     ; io_module:io_module0|state.READ_MSG_14                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_13                      ; io_module:io_module0|state.ACK_MSG_13                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_13                     ; io_module:io_module0|state.READ_MSG_13                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_12                      ; io_module:io_module0|state.ACK_MSG_12                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_12                     ; io_module:io_module0|state.READ_MSG_12                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_11                      ; io_module:io_module0|state.ACK_MSG_11                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_11                     ; io_module:io_module0|state.READ_MSG_11                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_10                      ; io_module:io_module0|state.ACK_MSG_10                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_10                     ; io_module:io_module0|state.READ_MSG_10                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_9                       ; io_module:io_module0|state.ACK_MSG_9                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_9                      ; io_module:io_module0|state.READ_MSG_9                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_8                       ; io_module:io_module0|state.ACK_MSG_8                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.READ_MSG_8                      ; io_module:io_module0|state.READ_MSG_8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; io_module:io_module0|state.ACK_MSG_7                       ; io_module:io_module0|state.ACK_MSG_7                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.193 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.199 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.324      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.323      ;
; 0.201 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.203 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.203 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.327      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.328      ;
; 0.205 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.248 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.373      ;
; 0.250 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.375      ;
; 0.251 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.376      ;
; 0.253 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.377      ;
; 0.255 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.388      ;
; 0.255 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.379      ;
; 0.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.385      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.385      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.385      ;
; 0.261 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.385      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.386      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.391      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.391      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.391      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.393      ;
; 0.275 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.399      ;
; 0.278 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.404      ;
; 0.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.405      ;
; 0.284 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.409      ;
; 0.289 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.414      ;
; 0.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.416      ;
; 0.293 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.418      ;
; 0.295 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.419      ;
; 0.297 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.421      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.670 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.234      ;
; 16.670 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.234      ;
; 16.671 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[22]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.225      ;
; 16.671 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.225      ;
; 16.673 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.220      ;
; 16.673 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[19]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.220      ;
; 16.673 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[22]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 3.167      ;
; 16.673 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[16]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 3.167      ;
; 16.675 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[19]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 3.162      ;
; 16.675 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[20]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 3.162      ;
; 16.676 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.209      ;
; 16.676 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.209      ;
; 16.678 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[17]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.129     ; 3.151      ;
; 16.679 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[18]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.223      ;
; 16.681 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[18]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 3.165      ;
; 16.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[23]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.206      ;
; 16.686 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[23]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 3.148      ;
; 16.687 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.189      ;
; 16.687 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.189      ;
; 16.688 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[21]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.177      ;
; 16.689 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.194      ;
; 16.689 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.206      ;
; 16.689 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.206      ;
; 16.689 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.211      ;
; 16.689 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[12]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.211      ;
; 16.689 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[11]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.215      ;
; 16.690 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.200      ;
; 16.690 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[9]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.200      ;
; 16.690 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[21]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.149     ; 3.119      ;
; 16.692 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 3.142      ;
; 16.696 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[29]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 3.233      ;
; 16.696 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[12]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 3.227      ;
; 16.696 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[10]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 3.227      ;
; 16.696 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[10]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 3.233      ;
; 16.698 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.227      ;
; 16.698 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[31]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.227      ;
; 16.698 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[30]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 3.233      ;
; 16.698 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[28]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 3.233      ;
; 16.698 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[27]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 3.234      ;
; 16.698 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[26]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 3.234      ;
; 16.698 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[25]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 3.234      ;
; 16.698 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[24]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.206      ;
; 16.698 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[15]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.206      ;
; 16.698 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[9]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.206      ;
; 16.698 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.206      ;
; 16.698 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 3.233      ;
; 16.698 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 3.223      ;
; 16.698 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 3.223      ;
; 16.698 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 3.225      ;
; 16.698 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 3.225      ;
; 16.698 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 3.233      ;
; 16.698 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 3.232      ;
; 16.698 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[10]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.169      ;
; 16.698 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[29]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.175      ;
; 16.698 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[12]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.169      ;
; 16.699 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.211      ;
; 16.699 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.211      ;
; 16.700 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[15]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 3.148      ;
; 16.700 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.165      ;
; 16.700 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.175      ;
; 16.700 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.167      ;
; 16.700 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.165      ;
; 16.700 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[9]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 3.148      ;
; 16.700 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[8]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 3.148      ;
; 16.700 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[24]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 3.148      ;
; 16.700 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[25]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.176      ;
; 16.700 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[26]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.176      ;
; 16.700 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[27]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.176      ;
; 16.700 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[28]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.175      ;
; 16.700 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[30]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.175      ;
; 16.700 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[31]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.169      ;
; 16.700 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.167      ;
; 16.701 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[14]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.189      ;
; 16.701 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[11]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.175      ;
; 16.701 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.153      ;
; 16.702 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.167      ;
; 16.702 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.167      ;
; 16.703 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[11]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 3.117      ;
; 16.703 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[14]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 3.131      ;
; 16.707 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.207      ;
; 16.708 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[13]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.192      ;
; 16.709 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.149      ;
; 16.710 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[13]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 3.134      ;
; 16.732 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 3.247      ;
; 16.732 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 3.247      ;
; 16.732 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 3.247      ;
; 16.772 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.104      ;
; 16.772 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_22                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.104      ;
; 16.774 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_19                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.099      ;
; 16.774 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.099      ;
; 16.777 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_17                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.088      ;
; 16.780 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_18                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.102      ;
; 16.785 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_23                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.085      ;
; 16.789 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_21                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 3.056      ;
; 16.791 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.079      ;
; 16.797 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.106      ;
; 16.797 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_12                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.106      ;
; 16.797 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_29                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 3.112      ;
; 16.799 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_31                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.106      ;
; 16.799 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_2                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.104      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.888 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 1.252      ;
; 48.888 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 1.252      ;
; 48.955 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 1.193      ;
; 98.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.414      ;
; 98.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.414      ;
; 98.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.370      ;
; 98.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.370      ;
; 98.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.370      ;
; 98.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.370      ;
; 98.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.370      ;
; 98.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.370      ;
; 98.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.362      ;
; 98.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.362      ;
; 98.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.362      ;
; 98.607 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.357      ;
; 98.712 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.252      ;
; 98.712 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.252      ;
; 98.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.250      ;
; 98.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.250      ;
; 98.721 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.238      ;
; 98.731 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.239      ;
; 98.731 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.239      ;
; 98.731 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.239      ;
; 98.731 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.239      ;
; 98.731 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.239      ;
; 98.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.223      ;
; 98.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.223      ;
; 98.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.223      ;
; 98.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.223      ;
; 98.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.223      ;
; 98.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.223      ;
; 98.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.223      ;
; 98.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.223      ;
; 98.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.223      ;
; 98.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.223      ;
; 98.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.223      ;
; 98.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.223      ;
; 98.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.223      ;
; 98.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.223      ;
; 98.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.223      ;
; 98.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.223      ;
; 98.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.223      ;
; 98.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.223      ;
; 98.752 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.209      ;
; 98.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.210      ;
; 98.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.210      ;
; 98.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.210      ;
; 98.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.210      ;
; 98.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.210      ;
; 98.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.210      ;
; 98.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.210      ;
; 98.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.210      ;
; 98.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.210      ;
; 98.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.210      ;
; 98.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.210      ;
; 98.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.210      ;
; 98.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.210      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.133      ;
; 98.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.001      ;
; 98.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.001      ;
; 98.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.001      ;
; 98.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.001      ;
; 98.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.001      ;
; 98.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.001      ;
; 98.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.001      ;
; 98.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.001      ;
; 98.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.001      ;
; 98.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.001      ;
; 99.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.742      ;
; 99.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.742      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.512  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.637      ;
; 0.512  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.637      ;
; 0.730  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.858      ;
; 0.730  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.858      ;
; 0.730  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.858      ;
; 0.730  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.858      ;
; 0.730  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.858      ;
; 0.730  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.858      ;
; 0.730  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.858      ;
; 0.730  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.858      ;
; 0.730  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.858      ;
; 0.730  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.858      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.960      ;
; 0.930  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.058      ;
; 0.930  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.058      ;
; 0.930  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.058      ;
; 0.930  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.058      ;
; 0.930  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.058      ;
; 0.930  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.058      ;
; 0.930  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.058      ;
; 0.930  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.058      ;
; 0.930  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.058      ;
; 0.930  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.058      ;
; 0.930  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.058      ;
; 0.930  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.058      ;
; 0.930  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.058      ;
; 0.931  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.051      ;
; 0.943  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.061      ;
; 0.943  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.061      ;
; 0.943  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.061      ;
; 0.943  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.061      ;
; 0.944  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.063      ;
; 0.944  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.063      ;
; 0.944  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.063      ;
; 0.944  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.063      ;
; 0.944  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.063      ;
; 0.944  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.063      ;
; 0.944  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.063      ;
; 0.944  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.063      ;
; 0.944  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.063      ;
; 0.944  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.063      ;
; 0.944  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.063      ;
; 0.944  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.063      ;
; 0.944  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.063      ;
; 0.944  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.063      ;
; 0.947  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.076      ;
; 0.947  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.076      ;
; 0.947  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.076      ;
; 0.947  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.076      ;
; 0.947  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.076      ;
; 0.954  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.071      ;
; 0.955  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.079      ;
; 0.955  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.079      ;
; 0.961  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.083      ;
; 0.961  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.083      ;
; 1.052  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.175      ;
; 1.061  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.187      ;
; 1.061  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.187      ;
; 1.061  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.187      ;
; 1.066  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.188      ;
; 1.066  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.188      ;
; 1.066  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.188      ;
; 1.066  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.188      ;
; 1.066  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.188      ;
; 1.066  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.188      ;
; 1.089  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.213      ;
; 1.089  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.213      ;
; 50.729 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.232      ; 1.045      ;
; 50.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.225      ; 1.083      ;
; 50.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.225      ; 1.083      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.154 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 2.477      ;
; 2.155 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 2.470      ;
; 2.175 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 2.469      ;
; 2.175 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 2.469      ;
; 2.175 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 2.469      ;
; 2.175 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 2.469      ;
; 2.175 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 2.469      ;
; 2.175 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 2.469      ;
; 2.175 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 2.469      ;
; 2.175 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 2.469      ;
; 2.175 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 2.469      ;
; 2.175 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 2.469      ;
; 2.175 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 2.469      ;
; 2.175 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 2.469      ;
; 2.327 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.259      ; 2.670      ;
; 2.327 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.259      ; 2.670      ;
; 2.327 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.259      ; 2.670      ;
; 2.327 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.259      ; 2.670      ;
; 2.327 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.259      ; 2.670      ;
; 2.327 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.259      ; 2.670      ;
; 2.327 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.259      ; 2.670      ;
; 2.336 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.252      ; 2.672      ;
; 2.336 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.252      ; 2.672      ;
; 2.336 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.252      ; 2.672      ;
; 2.336 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.252      ; 2.672      ;
; 2.336 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.252      ; 2.672      ;
; 2.336 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.252      ; 2.672      ;
; 2.336 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.252      ; 2.672      ;
; 2.336 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.255      ; 2.675      ;
; 2.336 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.255      ; 2.675      ;
; 2.336 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.255      ; 2.675      ;
; 2.336 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.255      ; 2.675      ;
; 2.336 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.255      ; 2.675      ;
; 2.336 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.255      ; 2.675      ;
; 2.336 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.255      ; 2.675      ;
; 2.336 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.252      ; 2.672      ;
; 2.336 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.252      ; 2.672      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 2.490      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 2.490      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[5]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.475      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[1]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.475      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[7]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.475      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[6]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.475      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[1]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.475      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.475      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[9]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 2.471      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[26]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 2.471      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 2.471      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[11]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 2.471      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[3]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 2.471      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[30]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.475      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[2]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 2.471      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[7]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 2.471      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[4]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 2.471      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[0]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.475      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[29]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.475      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[28]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 2.473      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[14]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 2.471      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[16]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.475      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[17]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 2.473      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[18]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 2.473      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[19]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.475      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[20]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.475      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[21]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.475      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[22]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 2.473      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[23]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 2.473      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[24]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 2.471      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[26]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 2.473      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[27]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 2.473      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[31]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.475      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[1]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.475      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[5]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 2.471      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[2]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 2.471      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[1]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 2.471      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[0]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 2.471      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator|av_readdata_pre[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.504      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_to_sw_port:to_sw_port|readdata[0]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.504      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.504      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_to_sw_sig:to_sw_sig|readdata[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.504      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 2.477      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 2.477      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 2.477      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 2.477      ;
; 2.361 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 2.477      ;
; 2.362 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[16]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.473      ;
; 2.362 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[3]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.473      ;
; 2.362 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[10]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 2.471      ;
; 2.362 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[9]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 2.471      ;
; 2.362 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[8]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 2.471      ;
; 2.362 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[22]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.473      ;
; 2.362 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[23]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.023      ; 2.469      ;
; 2.362 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[25]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.023      ; 2.469      ;
; 2.362 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[27]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.473      ;
; 2.362 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[29]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.023      ; 2.469      ;
; 2.362 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[31]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.023      ; 2.469      ;
; 2.362 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.018      ; 2.464      ;
; 2.362 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.473      ;
; 2.362 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 2.466      ;
; 2.362 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 2.470      ;
; 2.362 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[0]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 2.466      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                                                    ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                                                    ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_1                                                                                                                                                     ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_15                                                                                                                                                    ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                                                                                    ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_17                                                                                                                                                    ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_18                                                                                                                                                    ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_19                                                                                                                                                    ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                                                                    ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_22                                                                                                                                                    ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_24                                                                                                                                                    ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                                                     ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_8                                                                                                                                                     ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_9                                                                                                                                                     ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_11                                                                                                                                                    ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                                                                    ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_2                                                                                                                                                     ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_21                                                                                                                                                    ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_23                                                                                                                                                    ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_28                                                                                                                                                    ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_29                                                                                                                                                    ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_30                                                                                                                                                    ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_31                                                                                                                                                    ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_4                                                                                                                                                     ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_5                                                                                                                                                     ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_6                                                                                                                                                     ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_7                                                                                                                                                     ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe                                                                                                                                                                  ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_14                                                                                                                                                    ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_25                                                                                                                                                    ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_26                                                                                                                                                    ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_27                                                                                                                                                    ;
; 9.362 ; 9.517        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[10]                                                                                                                                                         ;
; 9.362 ; 9.517        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[12]                                                                                                                                                         ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                           ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                               ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                               ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                               ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                               ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                               ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[15]                                                                                                                                                         ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[16]                                                                                                                                                         ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[17]                                                                                                                                                         ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[18]                                                                                                                                                         ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[19]                                                                                                                                                         ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[1]                                                                                                                                                          ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[20]                                                                                                                                                         ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[22]                                                                                                                                                         ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[24]                                                                                                                                                         ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[3]                                                                                                                                                          ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[8]                                                                                                                                                          ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[9]                                                                                                                                                          ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                           ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                           ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                               ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                               ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                               ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                               ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                               ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                               ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                               ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                               ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                               ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                               ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                               ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                               ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                               ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                               ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[1]                                                                                  ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[36]                                                                                 ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[54]                                                                                 ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[56]                                                                                 ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[57]                                                                                 ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[58]                                                                                 ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[59]                                                                                 ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[11]                                                                                                                                                         ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[13]                                                                                                                                                         ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[21]                                                                                                                                                         ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[23]                                                                                                                                                         ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[28]                                                                                                                                                         ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[29]                                                                                                                                                         ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[2]                                                                                                                                                          ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[30]                                                                                                                                                         ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[31]                                                                                                                                                         ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[4]                                                                                                                                                          ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[5]                                                                                                                                                          ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[6]                                                                                                                                                          ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[7]                                                                                                                                                          ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[0]                                                                                                                                                          ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[14]                                                                                                                                                         ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[25]                                                                                                                                                         ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[26]                                                                                                                                                         ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[27]                                                                                                                                                         ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing4|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                  ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_1|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_4|SubBytes:subbytes_0|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|KeyExpansion:keyexpansion_0|KeyExpansionOne:key_8|SubBytes:subbytes_3|altsyncram:Ram0_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing1|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                  ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; aes_controller:aes_controller0|invAES:invaes0|InvSubBytes:subbing9|altsyncram:Ram0_rtl_0|altsyncram_a471:auto_generated|ram_block1a0~porta_address_reg0                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.606 ; 49.822       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ;
; 49.606 ; 49.822       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                       ;
; 49.606 ; 49.822       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                       ;
; 49.620 ; 49.620       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag|tck                                                                                                                                                                                                                                                                                                                                                            ;
; 49.620 ; 49.620       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag|tckutap                                                                                                                                                                                                                                                                                                                                                        ;
; 49.620 ; 49.620       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_reserved_tck~input|o                                                                                                                                                                                                                                                                                                                                                         ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.635 ; 49.819       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.635 ; 49.819       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.635 ; 49.819       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                        ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]                                                       ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                       ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                   ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                        ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                       ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                       ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                       ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                       ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                       ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                       ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                        ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                        ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                        ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                        ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                      ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                      ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                      ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                       ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                       ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                  ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                  ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                  ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                  ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                              ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                  ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                  ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                  ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                       ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                        ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                        ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                        ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                        ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                           ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                               ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                            ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                            ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                            ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                            ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                            ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                            ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                            ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                            ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                            ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                                            ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                                                ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                                ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                                ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                                ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                        ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                        ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                        ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                        ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                   ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                   ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                   ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                   ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                   ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                            ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                            ;
; 49.649 ; 49.833       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                                                                            ;
; 49.650 ; 49.834       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 0.742 ; 1.121 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.692 ; 1.071 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.688 ; 1.067 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.679 ; 1.058 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.702 ; 1.081 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.669 ; 1.048 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.691 ; 1.070 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.701 ; 1.080 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.671 ; 1.050 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.688 ; 1.067 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.698 ; 1.077 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.709 ; 1.088 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.716 ; 1.095 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.689 ; 1.068 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.742 ; 1.121 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.722 ; 1.101 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.718 ; 1.097 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 0.661 ; 1.040 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 0.672 ; 1.051 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 0.675 ; 1.054 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 0.684 ; 1.063 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 0.674 ; 1.053 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 0.702 ; 1.081 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 0.671 ; 1.050 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 0.657 ; 1.036 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 0.658 ; 1.037 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 0.630 ; 1.009 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 0.660 ; 1.039 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 0.660 ; 1.039 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 0.641 ; 1.020 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 0.643 ; 1.022 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 0.671 ; 1.050 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 0.687 ; 1.066 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 3.076 ; 4.013 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 3.076 ; 4.013 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.808 ; 1.017 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.543 ; 3.657 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.309 ; -0.688 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.373 ; -0.752 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.368 ; -0.747 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.358 ; -0.737 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.382 ; -0.761 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.348 ; -0.727 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.371 ; -0.750 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.381 ; -0.760 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.350 ; -0.729 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.368 ; -0.747 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.378 ; -0.757 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.388 ; -0.767 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.397 ; -0.776 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.368 ; -0.747 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.423 ; -0.802 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.403 ; -0.782 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.398 ; -0.777 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.340 ; -0.719 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.352 ; -0.731 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.355 ; -0.734 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.364 ; -0.743 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.354 ; -0.733 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.383 ; -0.762 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.350 ; -0.729 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.337 ; -0.716 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.338 ; -0.717 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.309 ; -0.688 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.339 ; -0.718 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.339 ; -0.718 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.320 ; -0.699 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.322 ; -0.701 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.350 ; -0.729 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.366 ; -0.745 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -2.366 ; -3.254 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; -2.366 ; -3.254 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.860  ; 0.678  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.183 ; -0.432 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.820 ; 1.839 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.793 ; 1.812 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.736 ; 1.755 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.674 ; 1.673 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.820 ; 1.839 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.746 ; 1.765 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.760 ; 1.779 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.711 ; 1.710 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.737 ; 1.736 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.765 ; 1.784 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.760 ; 1.779 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.747 ; 1.746 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.785 ; 1.804 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.770 ; 1.789 ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.792 ; 1.811 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.684 ; 1.683 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.792 ; 1.811 ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.753 ; 1.772 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.419 ; 0.850 ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 1.812 ; 1.831 ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.855 ; 1.874 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.770 ; 1.789 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.815 ; 1.834 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.825 ; 1.844 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.821 ; 1.840 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.815 ; 1.834 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.832 ; 1.851 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.842 ; 1.861 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.833 ; 1.852 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.795 ; 1.814 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.805 ; 1.824 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.855 ; 1.874 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.766 ; 1.785 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.835 ; 1.854 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.840 ; 1.859 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.746 ; 1.745 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.825 ; 1.844 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.783 ; 1.802 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.771 ; 1.790 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.808 ; 1.827 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.799 ; 1.818 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.789 ; 1.808 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.760 ; 1.779 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.793 ; 1.812 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.766 ; 1.785 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.765 ; 1.784 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.794 ; 1.813 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.824 ; 1.843 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.824 ; 1.843 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.803 ; 1.822 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.801 ; 1.820 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.833 ; 1.852 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.837 ; 1.856 ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.827 ; 1.846 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.827 ; 1.846 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.763 ; 1.782 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.791 ; 1.810 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.726 ; 1.725 ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.771 ; 1.790 ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 1.748 ; 1.767 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 7.203 ; 7.649 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 5.668 ; 5.909 ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 6.228 ; 6.484 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 5.853 ; 6.055 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 5.537 ; 5.714 ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 6.015 ; 6.422 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 7.203 ; 7.649 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 6.900 ; 6.567 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 6.077 ; 6.305 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 5.231 ; 5.453 ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 4.347 ; 4.474 ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 5.165 ; 5.301 ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 5.022 ; 5.139 ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 4.766 ; 4.904 ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 6.077 ; 6.305 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 5.944 ; 5.754 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 5.400 ; 5.633 ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 5.290 ; 5.488 ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 5.139 ; 5.362 ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 5.400 ; 5.633 ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 5.241 ; 5.447 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 4.626 ; 4.764 ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 5.289 ; 5.500 ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 5.178 ; 4.988 ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 6.650 ; 6.931 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 4.883 ; 5.027 ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 4.814 ; 4.959 ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 6.650 ; 6.931 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 5.427 ; 5.640 ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 4.957 ; 5.113 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 5.756 ; 5.981 ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 5.003 ; 4.793 ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 5.806 ; 6.009 ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 5.733 ; 6.009 ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 4.910 ; 5.117 ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 5.061 ; 5.263 ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 5.746 ; 5.959 ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 4.912 ; 5.030 ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 5.044 ; 5.202 ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 5.806 ; 5.606 ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 6.235 ; 6.493 ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 4.751 ; 4.871 ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 6.235 ; 6.493 ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 5.006 ; 5.160 ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 4.783 ; 4.868 ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 5.258 ; 5.477 ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 4.945 ; 5.100 ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 4.960 ; 4.806 ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 6.387 ; 6.645 ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 5.786 ; 6.021 ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 5.257 ; 5.510 ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 4.947 ; 5.150 ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 5.216 ; 5.425 ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 4.908 ; 5.055 ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 6.387 ; 6.645 ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 5.163 ; 5.011 ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 6.062 ; 6.302 ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 5.820 ; 6.065 ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 5.945 ; 6.169 ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 5.294 ; 5.543 ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 5.592 ; 5.756 ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 5.768 ; 5.902 ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 6.062 ; 6.302 ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 5.270 ; 5.131 ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 7.770 ; 7.985 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 5.292 ; 5.612 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 6.143 ; 6.532 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 7.770 ; 7.985 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 5.463 ; 5.624 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 6.630 ; 7.073 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 6.261 ; 6.622 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 6.293 ; 6.723 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 4.909 ; 5.181 ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 6.630 ; 7.073 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 5.650 ; 6.016 ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 5.043 ; 5.319 ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 6.331 ; 6.715 ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 5.032 ; 5.318 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.419 ; 0.850 ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.476 ; 8.900 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.421 ; 1.421 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.537 ; 1.557 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.482 ; 1.502 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.421 ; 1.421 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.565 ; 1.585 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.492 ; 1.512 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.506 ; 1.526 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.457 ; 1.457 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.482 ; 1.482 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.511 ; 1.531 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.506 ; 1.526 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.491 ; 1.491 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.530 ; 1.550 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.431 ; 1.431 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.431 ; 1.431 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.536 ; 1.556 ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.499 ; 1.519 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.180 ; 0.609 ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 1.556 ; 1.576 ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.492 ; 1.492 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.560 ; 1.580 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.569 ; 1.589 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.566 ; 1.586 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.559 ; 1.579 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.577 ; 1.597 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.587 ; 1.607 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.577 ; 1.597 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.540 ; 1.560 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.550 ; 1.570 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.599 ; 1.619 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.512 ; 1.532 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.579 ; 1.599 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.586 ; 1.606 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.492 ; 1.492 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.570 ; 1.590 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.527 ; 1.547 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.553 ; 1.573 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.544 ; 1.564 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.534 ; 1.554 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.506 ; 1.526 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.537 ; 1.557 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.511 ; 1.531 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.510 ; 1.530 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.538 ; 1.558 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.568 ; 1.588 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.568 ; 1.588 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.547 ; 1.567 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.545 ; 1.565 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.577 ; 1.597 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.581 ; 1.601 ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.471 ; 1.471 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.571 ; 1.591 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.509 ; 1.529 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.536 ; 1.556 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.471 ; 1.471 ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 1.495 ; 1.515 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 4.920 ; 5.106 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 5.085 ; 5.292 ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 5.639 ; 5.928 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 5.217 ; 5.496 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 4.920 ; 5.106 ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 5.469 ; 5.771 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 6.647 ; 7.003 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 6.278 ; 5.925 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 4.023 ; 4.125 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 4.837 ; 5.072 ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 4.023 ; 4.125 ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 4.810 ; 4.911 ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 4.639 ; 4.774 ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 4.386 ; 4.585 ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 5.669 ; 5.954 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 5.586 ; 5.404 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 4.250 ; 4.439 ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 4.888 ; 5.101 ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 4.769 ; 4.966 ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 5.048 ; 5.240 ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 4.839 ; 5.051 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 4.250 ; 4.439 ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 4.882 ; 5.159 ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 4.795 ; 4.613 ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 4.447 ; 4.448 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 4.498 ; 4.655 ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 4.447 ; 4.621 ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 6.251 ; 6.541 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 5.010 ; 5.244 ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 4.566 ; 4.725 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 5.337 ; 5.574 ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 4.617 ; 4.448 ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 4.519 ; 4.714 ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 5.316 ; 5.612 ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 4.554 ; 4.735 ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 4.748 ; 4.883 ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 5.325 ; 5.561 ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 4.519 ; 4.714 ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 4.674 ; 4.886 ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 5.409 ; 5.199 ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 4.363 ; 4.450 ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 4.363 ; 4.497 ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 5.858 ; 6.146 ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 4.617 ; 4.781 ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 4.397 ; 4.502 ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 4.861 ; 5.072 ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 4.583 ; 4.724 ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 4.579 ; 4.450 ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 4.520 ; 4.621 ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 5.362 ; 5.614 ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 4.881 ; 5.106 ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 4.629 ; 4.762 ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 4.818 ; 5.045 ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 4.520 ; 4.732 ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 5.997 ; 6.308 ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 4.786 ; 4.621 ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 4.717 ; 4.581 ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 5.244 ; 5.481 ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 5.363 ; 5.581 ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 4.825 ; 4.982 ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 5.026 ; 5.186 ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 5.243 ; 5.425 ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 5.476 ; 5.709 ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 4.717 ; 4.581 ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 5.107 ; 5.409 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 5.107 ; 5.413 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 5.924 ; 6.298 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 6.028 ; 6.210 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 5.120 ; 5.409 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 4.739 ; 5.000 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 6.040 ; 6.386 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 6.068 ; 6.480 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 4.739 ; 5.000 ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 6.391 ; 6.816 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 5.451 ; 5.802 ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 4.868 ; 5.134 ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 6.105 ; 6.474 ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 4.858 ; 5.132 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.180 ; 0.609 ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.211 ; 7.638 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.658 ; 1.645 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.713 ; 1.712 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.738 ; 1.737 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.748 ; 1.747 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.734 ; 1.733 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.748 ; 1.747 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.745 ; 1.744 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.745 ; 1.744 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.756 ; 1.755 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.748 ; 1.747 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.699 ; 1.698 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.748 ; 1.747 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.723 ; 1.722 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.658 ; 1.645 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.736 ; 1.735 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.724 ; 1.723 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.741 ; 1.740 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.732 ; 1.731 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.732 ; 1.731 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.703 ; 1.702 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.736 ; 1.735 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.729 ; 1.728 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.757 ; 1.756 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.757 ; 1.756 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.757 ; 1.756 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.756 ; 1.755 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.754 ; 1.753 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.756 ; 1.755 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.750 ; 1.749 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.405 ; 1.392 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.460 ; 1.459 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.484 ; 1.483 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.493 ; 1.492 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.480 ; 1.479 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.493 ; 1.492 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.491 ; 1.490 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.491 ; 1.490 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.501 ; 1.500 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.474 ; 1.473 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.474 ; 1.473 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.493 ; 1.492 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.446 ; 1.445 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.493 ; 1.492 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.470 ; 1.469 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.405 ; 1.392 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.474 ; 1.473 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.481 ; 1.480 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.470 ; 1.469 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.487 ; 1.486 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.478 ; 1.477 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.478 ; 1.477 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.450 ; 1.449 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.481 ; 1.480 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.475 ; 1.474 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.474 ; 1.473 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.502 ; 1.501 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.502 ; 1.501 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.502 ; 1.501 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.501 ; 1.500 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.499 ; 1.498 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.501 ; 1.500 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.495 ; 1.494 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.677     ; 1.690     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.744     ; 1.745     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.769     ; 1.770     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.779     ; 1.780     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.765     ; 1.766     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.779     ; 1.780     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.776     ; 1.777     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.776     ; 1.777     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.787     ; 1.788     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.779     ; 1.780     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.730     ; 1.731     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.779     ; 1.780     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.754     ; 1.755     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.677     ; 1.690     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.767     ; 1.768     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.755     ; 1.756     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.772     ; 1.773     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.763     ; 1.764     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.763     ; 1.764     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.734     ; 1.735     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.767     ; 1.768     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.760     ; 1.761     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.788     ; 1.789     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.788     ; 1.789     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.788     ; 1.789     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.787     ; 1.788     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.785     ; 1.786     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.787     ; 1.788     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.781     ; 1.782     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.423     ; 1.436     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.490     ; 1.491     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.514     ; 1.515     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.523     ; 1.524     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.510     ; 1.511     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.523     ; 1.524     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.521     ; 1.522     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.521     ; 1.522     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.531     ; 1.532     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.504     ; 1.505     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.504     ; 1.505     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.523     ; 1.524     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.476     ; 1.477     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.523     ; 1.524     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.500     ; 1.501     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.423     ; 1.436     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.504     ; 1.505     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.511     ; 1.512     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.500     ; 1.501     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.517     ; 1.518     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.508     ; 1.509     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.508     ; 1.509     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.480     ; 1.481     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.511     ; 1.512     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.505     ; 1.506     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.504     ; 1.505     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.532     ; 1.533     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.532     ; 1.533     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.532     ; 1.533     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.531     ; 1.532     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.529     ; 1.530     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.531     ; 1.532     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.525     ; 1.526     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.671 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 36.671                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.524       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.147       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 36.733                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.431       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.302       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 37.209                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.517       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.692       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 37.247                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.529       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.718       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 37.298                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.525       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.773       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 37.432                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.517       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.915       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 37.629                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.527       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.102       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 38.281                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.528       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.753       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                            ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 38.926                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.520       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.406       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                            ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 38.926                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.517       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.409       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                                   ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                        ; 38.934                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.427       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.507       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                               ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 198.576                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.583       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.993       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 198.761                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.593       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.168       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 8.688  ; 0.172 ; 13.812   ; 0.512   ; 9.357               ;
;  CLOCK_50            ; 8.688  ; 0.172 ; 13.812   ; 2.154   ; 9.357               ;
;  altera_reserved_tck ; 46.270 ; 0.180 ; 47.510   ; 0.512   ; 49.606              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 1.384 ; 1.488 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.336 ; 1.440 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.332 ; 1.436 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.321 ; 1.425 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.346 ; 1.450 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.311 ; 1.415 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.334 ; 1.438 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.344 ; 1.448 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.315 ; 1.419 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.329 ; 1.433 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.339 ; 1.443 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.347 ; 1.451 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.358 ; 1.462 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.327 ; 1.431 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.384 ; 1.488 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.366 ; 1.470 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.359 ; 1.463 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.308 ; 1.412 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.318 ; 1.422 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.323 ; 1.427 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.331 ; 1.435 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.321 ; 1.425 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.349 ; 1.453 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.318 ; 1.422 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.304 ; 1.408 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.299 ; 1.403 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.274 ; 1.378 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.304 ; 1.408 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.304 ; 1.408 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.285 ; 1.389 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.285 ; 1.389 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.315 ; 1.419 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.329 ; 1.433 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 6.369 ; 6.816 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 6.369 ; 6.816 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.407 ; 2.583 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.389 ; 8.512 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.309 ; -0.612 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.373 ; -0.677 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.368 ; -0.671 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.358 ; -0.661 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.382 ; -0.685 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.348 ; -0.651 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.371 ; -0.674 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.381 ; -0.684 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.350 ; -0.652 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.368 ; -0.669 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.378 ; -0.679 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.388 ; -0.686 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.397 ; -0.700 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.368 ; -0.666 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.423 ; -0.724 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.403 ; -0.707 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.398 ; -0.699 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.340 ; -0.647 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.352 ; -0.658 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.355 ; -0.661 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.364 ; -0.670 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.354 ; -0.660 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.383 ; -0.690 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.350 ; -0.657 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.337 ; -0.644 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.338 ; -0.639 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.309 ; -0.612 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.339 ; -0.642 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.339 ; -0.642 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.320 ; -0.622 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.322 ; -0.624 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.350 ; -0.652 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.366 ; -0.669 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -2.366 ; -3.254 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; -2.366 ; -3.254 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.171  ; 1.064  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.183 ; -0.432 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.338  ; 3.311  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.284  ; 3.257  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.183  ; 3.153  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.294  ; 3.267  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.309  ; 3.282  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.220  ; 3.190  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.244  ; 3.214  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.312  ; 3.285  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.306  ; 3.279  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.256  ; 3.226  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.334  ; 3.307  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.319  ; 3.292  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.338  ; 3.311  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.193  ; 3.163  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.338  ; 3.311  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.300  ; 3.273  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.828  ; 0.941  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 3.358  ; 3.331  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.406  ; 3.379  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.316  ; 3.289  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.372  ; 3.345  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.366  ; 3.339  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.362  ; 3.335  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.379  ; 3.352  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.389  ; 3.362  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.378  ; 3.351  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.344  ; 3.317  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.354  ; 3.327  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.406  ; 3.379  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.386  ; 3.359  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.389  ; 3.362  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.254  ; 3.224  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.374  ; 3.347  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.325  ; 3.298  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.349  ; 3.322  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.341  ; 3.314  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.331  ; 3.304  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.302  ; 3.275  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.335  ; 3.308  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.309  ; 3.282  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.340  ; 3.313  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.370  ; 3.343  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.370  ; 3.343  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.348  ; 3.321  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.348  ; 3.321  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.378  ; 3.351  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.384  ; 3.357  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.374  ; 3.347  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.374  ; 3.347  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.310  ; 3.283  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.334  ; 3.307  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.229  ; 3.199  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.316  ; 3.289  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 3.295  ; 3.268  ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 13.622 ; 13.681 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 10.906 ; 10.810 ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 11.470 ; 11.596 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 11.193 ; 11.244 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 10.669 ; 10.513 ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 11.686 ; 11.785 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 13.622 ; 13.681 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 12.598 ; 12.619 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 11.350 ; 11.369 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 10.061 ; 10.093 ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 8.272  ; 8.292  ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 10.038 ; 9.803  ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 9.762  ; 9.523  ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 9.085  ; 9.035  ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 11.350 ; 11.369 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 10.695 ; 10.761 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 10.440 ; 10.363 ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 10.176 ; 10.101 ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 9.929  ; 9.911  ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 10.440 ; 10.363 ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 10.114 ; 10.064 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 8.811  ; 8.820  ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 10.137 ; 10.134 ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 9.509  ; 9.549  ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 12.332 ; 12.304 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 9.313  ; 9.231  ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 9.270  ; 9.179  ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 12.332 ; 12.304 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 10.404 ; 10.415 ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 9.432  ; 9.421  ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 11.011 ; 10.894 ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 9.258  ; 9.124  ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 10.951 ; 10.989 ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 10.951 ; 10.989 ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 9.294  ; 9.419  ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 9.578  ; 9.619  ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 10.908 ; 10.811 ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 9.352  ; 9.300  ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 9.626  ; 9.557  ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 10.660 ; 10.793 ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 11.616 ; 11.633 ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 9.039  ; 9.006  ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 11.616 ; 11.633 ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 9.589  ; 9.535  ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 9.122  ; 8.999  ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 10.054 ; 10.072 ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 9.471  ; 9.414  ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 9.157  ; 9.193  ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 11.865 ; 11.836 ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 11.157 ; 10.992 ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 10.065 ; 10.149 ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 9.449  ; 9.528  ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 9.938  ; 9.995  ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 9.367  ; 9.337  ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 11.865 ; 11.836 ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 9.562  ; 9.624  ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 11.514 ; 11.400 ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 11.107 ; 11.065 ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 11.338 ; 11.198 ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 10.132 ; 10.070 ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 10.618 ; 10.466 ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 10.927 ; 10.895 ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 11.514 ; 11.400 ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 9.660  ; 9.744  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 14.883 ; 14.986 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 10.062 ; 10.207 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 11.779 ; 11.756 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 14.883 ; 14.986 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 10.316 ; 10.356 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 12.860 ; 12.753 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 12.138 ; 11.943 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 12.134 ; 12.186 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 9.358  ; 9.475  ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 12.860 ; 12.753 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 10.852 ; 10.958 ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 9.608  ; 9.704  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 12.289 ; 12.152 ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 9.595  ; 9.707  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.828  ; 0.941  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 15.986 ; 16.695 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.421 ; 1.421 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.537 ; 1.557 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.482 ; 1.502 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.421 ; 1.421 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.565 ; 1.585 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.492 ; 1.512 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.506 ; 1.526 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.457 ; 1.457 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.482 ; 1.482 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.511 ; 1.531 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.506 ; 1.526 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.491 ; 1.491 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.530 ; 1.550 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.431 ; 1.431 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.431 ; 1.431 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.536 ; 1.556 ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.499 ; 1.519 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.180 ; 0.444 ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 1.556 ; 1.576 ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.492 ; 1.492 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.560 ; 1.580 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.569 ; 1.589 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.566 ; 1.586 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.559 ; 1.579 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.577 ; 1.597 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.587 ; 1.607 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.577 ; 1.597 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.540 ; 1.560 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.550 ; 1.570 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.599 ; 1.619 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.512 ; 1.532 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.579 ; 1.599 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.586 ; 1.606 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.492 ; 1.492 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.570 ; 1.590 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.527 ; 1.547 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.553 ; 1.573 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.544 ; 1.564 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.534 ; 1.554 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.506 ; 1.526 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.537 ; 1.557 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.511 ; 1.531 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.510 ; 1.530 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.538 ; 1.558 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.568 ; 1.588 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.568 ; 1.588 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.547 ; 1.567 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.545 ; 1.565 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.577 ; 1.597 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.581 ; 1.601 ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.471 ; 1.471 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.571 ; 1.591 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.509 ; 1.529 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.536 ; 1.556 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.471 ; 1.471 ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 1.495 ; 1.515 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 4.920 ; 5.106 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 5.085 ; 5.292 ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 5.639 ; 5.928 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 5.217 ; 5.496 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 4.920 ; 5.106 ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 5.469 ; 5.771 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 6.647 ; 7.003 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 6.278 ; 5.925 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 4.023 ; 4.125 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 4.837 ; 5.072 ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 4.023 ; 4.125 ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 4.810 ; 4.911 ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 4.639 ; 4.774 ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 4.386 ; 4.585 ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 5.669 ; 5.954 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 5.586 ; 5.404 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 4.250 ; 4.439 ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 4.888 ; 5.101 ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 4.769 ; 4.966 ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 5.048 ; 5.240 ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 4.839 ; 5.051 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 4.250 ; 4.439 ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 4.882 ; 5.159 ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 4.795 ; 4.613 ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 4.447 ; 4.448 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 4.498 ; 4.655 ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 4.447 ; 4.621 ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 6.251 ; 6.541 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 5.010 ; 5.244 ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 4.566 ; 4.725 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 5.337 ; 5.574 ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 4.617 ; 4.448 ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 4.519 ; 4.714 ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 5.316 ; 5.612 ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 4.554 ; 4.735 ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 4.748 ; 4.883 ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 5.325 ; 5.561 ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 4.519 ; 4.714 ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 4.674 ; 4.886 ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 5.409 ; 5.199 ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 4.363 ; 4.450 ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 4.363 ; 4.497 ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 5.858 ; 6.146 ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 4.617 ; 4.781 ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 4.397 ; 4.502 ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 4.861 ; 5.072 ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 4.583 ; 4.724 ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 4.579 ; 4.450 ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 4.520 ; 4.621 ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 5.362 ; 5.614 ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 4.881 ; 5.106 ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 4.629 ; 4.762 ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 4.818 ; 5.045 ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 4.520 ; 4.732 ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 5.997 ; 6.308 ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 4.786 ; 4.621 ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 4.717 ; 4.581 ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 5.244 ; 5.481 ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 5.363 ; 5.581 ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 4.825 ; 4.982 ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 5.026 ; 5.186 ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 5.243 ; 5.425 ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 5.476 ; 5.709 ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 4.717 ; 4.581 ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 5.107 ; 5.409 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 5.107 ; 5.413 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 5.924 ; 6.298 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 6.028 ; 6.210 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 5.120 ; 5.409 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 4.739 ; 5.000 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 6.040 ; 6.386 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 6.068 ; 6.480 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 4.739 ; 5.000 ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 6.391 ; 6.816 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 5.451 ; 5.802 ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 4.868 ; 5.134 ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 6.105 ; 6.474 ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 4.858 ; 5.132 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.180 ; 0.444 ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.211 ; 7.638 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1527       ; 0          ; 32       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 69426      ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1527       ; 0          ; 32       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 69426      ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1248     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1248     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 8     ; 8    ;
; Unconstrained Input Ports       ; 36    ; 36   ;
; Unconstrained Input Port Paths  ; 557   ; 557  ;
; Unconstrained Output Ports      ; 125   ; 125  ;
; Unconstrained Output Port Paths ; 374   ; 374  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Thu Apr 16 01:17:16 2015
Info: Command: quartus_sta lab9 -c lab9
Info: qsta_default_script.tcl version: #3
Warning (20013): Ignored assignments for entity "lab7" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity lab7 -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab7 -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity lab7 -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab7 -section_id Top was ignored
Warning (20013): Ignored assignments for entity "lab8_usb" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8_usb -section_id Top was ignored
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 672 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'lab9_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'lab9_soc/synthesis/submodules/lab9_soc_nios2_qsys_0.sdc'
Info (332104): Reading SDC File: 'lab9.sdc'
Warning (332174): Ignored filter at lab9.sdc(3): NiosII|altpll_0|sd1|pll|inclk[0] could not be matched with a pin
Warning (332174): Ignored filter at lab9.sdc(3): NiosII|altpll_0|sd1|pll|clk[0] could not be matched with a pin
Critical Warning (332049): Ignored create_generated_clock at lab9.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {NiosII|altpll_0|sd1|pll|clk[0]} -source [get_pins {NiosII|altpll_0|sd1|pll|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {CLOCK_50} [get_pins {NiosII|altpll_0|sd1|pll|clk[0]}] 
Warning (332049): Ignored create_generated_clock at lab9.sdc(3): Argument -source is an empty collection
Warning (332174): Ignored filter at lab9.sdc(6): Clk could not be matched with a clock
Warning (332049): Ignored set_input_delay at lab9.sdc(6): Argument -clock is not an object ID
    Info (332050): set_input_delay -clock {Clk} -max 3 [all_inputs]
Warning (332049): Ignored set_input_delay at lab9.sdc(7): Argument -clock is not an object ID
    Info (332050): set_input_delay -clock {Clk} -min 2 [all_inputs]
Warning (332049): Ignored set_output_delay at lab9.sdc(10): Argument -clock is not an object ID
    Info (332050): set_output_delay -clock {Clk} 2 [all_outputs]
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_SUBBYTES1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|sub_in[96] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_SUBBYTES1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_SHIFTROWS1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|shift_in[96] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_SHIFTROWS1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_ADDROUND1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|addkey[0] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_ADDROUND1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_4_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[96] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_4_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mixin[18] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_3_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[64] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_3_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[16] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_2_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[32] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_2_1
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 8.688
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.688               0.000 CLOCK_50 
    Info (332119):    46.270               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 CLOCK_50 
    Info (332119):     0.404               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.812
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.812               0.000 CLOCK_50 
    Info (332119):    47.510               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.080
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.080               0.000 altera_reserved_tck 
    Info (332119):     4.095               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.623
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.623               0.000 CLOCK_50 
    Info (332119):    49.727               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.245 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_SUBBYTES1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|sub_in[96] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_SUBBYTES1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_SHIFTROWS1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|shift_in[96] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_SHIFTROWS1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_ADDROUND1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|addkey[0] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_ADDROUND1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_4_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[96] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_4_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mixin[18] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_3_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[64] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_3_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[16] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_2_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[32] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_2_1
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 9.559
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.559               0.000 CLOCK_50 
    Info (332119):    46.713               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.336               0.000 CLOCK_50 
    Info (332119):     0.353               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.439
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.439               0.000 CLOCK_50 
    Info (332119):    47.809               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.981
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.981               0.000 altera_reserved_tck 
    Info (332119):     3.713               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.642
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.642               0.000 CLOCK_50 
    Info (332119):    49.719               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.846 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_SUBBYTES1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|sub_in[96] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_SUBBYTES1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_SHIFTROWS1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|shift_in[96] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_SHIFTROWS1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_ADDROUND1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|addkey[0] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_ADDROUND1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_4_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[96] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_4_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mixin[18] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_3_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[64] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_3_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[16] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_1_1
Warning (332060): Node: aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_2_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch aes_controller:aes_controller0|invAES:invaes0|mix_out[32] is being clocked by aes_controller:aes_controller0|invAES:invaes0|state.INV_MIXCOLUMNS1_2_1
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 14.393
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.393               0.000 CLOCK_50 
    Info (332119):    48.314               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.172               0.000 CLOCK_50 
    Info (332119):     0.180               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.670
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.670               0.000 CLOCK_50 
    Info (332119):    48.888               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.512
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.512               0.000 altera_reserved_tck 
    Info (332119):     2.154               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.357               0.000 CLOCK_50 
    Info (332119):    49.606               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.671 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 110 warnings
    Info: Peak virtual memory: 837 megabytes
    Info: Processing ended: Thu Apr 16 01:17:24 2015
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


