<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='305' type='void llvm::CodeGenRegisterClass::inheritProperties(llvm::CodeGenRegBank &amp; )'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='303'>// For a synthesized class, inherit missing properties from the nearest
    // super-class.</doc>
<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='827' ll='850' type='void llvm::CodeGenRegisterClass::inheritProperties(llvm::CodeGenRegBank &amp; RegBank)'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='978' u='c' c='_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='826'>// Compute inherited propertied for a synthesized register class.</doc>
