Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Fri Jul 31 20:53:18 2020
| Host             : DESKTOP-FDTNK2B running 64-bit major release  (build 9200)
| Command          : report_power -file posture_detection_power_routed.rpt -pb posture_detection_power_summary_routed.pb -rpx posture_detection_power_routed.rpx
| Design           : posture_detection
| Device           : xc7s15ftgb196-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.594        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.574        |
| Device Static (W)        | 0.020        |
| Effective TJA (C/W)      | 3.4          |
| Max Ambient (C)          | 83.0         |
| Junction Temperature (C) | 27.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.010 |       21 |       --- |             --- |
| Slice Logic    |     0.013 |     2420 |       --- |             --- |
|   LUT as Logic |     0.012 |     1394 |      8000 |           17.43 |
|   CARRY4       |    <0.001 |      235 |      2000 |           11.75 |
|   Register     |    <0.001 |      390 |     16000 |            2.44 |
|   BUFG         |    <0.001 |        1 |        16 |            6.25 |
|   F7/F8 Muxes  |    <0.001 |       61 |      8000 |            0.76 |
|   Others       |     0.000 |       60 |       --- |             --- |
| Signals        |     0.014 |     2102 |       --- |             --- |
| MMCM           |     0.252 |        2 |         2 |          100.00 |
| PLL            |     0.138 |        1 |         2 |           50.00 |
| DSPs           |     0.005 |        9 |        20 |           45.00 |
| I/O            |     0.143 |       16 |       100 |           16.00 |
| Static Power   |     0.020 |          |           |                 |
| Total          |     0.594 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.064 |       0.060 |      0.004 |
| Vccaux    |       1.800 |     0.216 |       0.209 |      0.007 |
| Vcco33    |       3.300 |     0.043 |       0.042 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 15.4                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+---------------------------------------------------+-----------------+
| Clock                | Domain                                            | Constraint (ns) |
+----------------------+---------------------------------------------------+-----------------+
| CLKFBIN              | rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN   |             6.7 |
| CLKFBIN_1            | rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN   |             6.7 |
| PixelClkIO           | rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk  |             6.7 |
| PixelClkIO_1         | rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk  |             6.7 |
| SerialClkIO          | rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk |             1.3 |
| SerialClkIO_1        | rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk |             1.3 |
| clk                  | clk                                               |            10.0 |
| clk_out1_clk_wiz_0   | Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0        |            10.0 |
| clk_out1_clk_wiz_0_1 | clk_148_5/inst/clk_out1                           |            10.0 |
| clk_out1_clk_wiz_0_1 | clk_148_5/inst/clk_out1_clk_wiz_0                 |            10.0 |
| clk_out1_clk_wiz_0_2 | clk_148_5/inst/clk_out1                           |            10.0 |
| clk_out1_clk_wiz_0_2 | clk_148_5/inst/clk_out1_clk_wiz_0                 |            10.0 |
| clk_out2_clk_wiz_0   | Gyro_Demo_0/clk_10/inst/clk_out2_clk_wiz_0        |           100.0 |
| clk_out3_clk_wiz_0_1 | clk_148_5/inst/clk_out3_clk_wiz_0                 |             6.7 |
| clk_out3_clk_wiz_0_2 | clk_148_5/inst/clk_out3_clk_wiz_0                 |             6.7 |
| clkfbout_clk_wiz_0   | Gyro_Demo_0/clk_10/inst/clkfbout_clk_wiz_0        |            10.0 |
| clkfbout_clk_wiz_0_1 | clk_148_5/inst/clkfbout_clk_wiz_0                 |            10.0 |
| clkfbout_clk_wiz_0_2 | clk_148_5/inst/clkfbout_clk_wiz_0                 |            10.0 |
| sys_clk_pin          | clk                                               |            10.0 |
+----------------------+---------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| posture_detection                    |     0.574 |
|   Gyro_Demo_0                        |     0.129 |
|     Driver_Gyro0                     |     0.002 |
|     Driver_IIC0                      |     0.001 |
|     clk_10                           |     0.126 |
|       inst                           |     0.126 |
|   VGA_driver_0                       |     0.002 |
|   clk_148_5                          |     0.127 |
|     inst                             |     0.127 |
|   coor_trans_0                       |     0.007 |
|   deal_data_0                        |     0.020 |
|   rgb2dvi_0                          |     0.288 |
|     U0                               |     0.288 |
|       ClockGenInternal.ClockGenX     |     0.138 |
|       ClockSerializer                |     0.034 |
|       DataEncoders[0].DataEncoder    |     0.002 |
|       DataEncoders[0].DataSerializer |     0.036 |
|       DataEncoders[1].DataEncoder    |     0.002 |
|       DataEncoders[1].DataSerializer |     0.037 |
|       DataEncoders[2].DataEncoder    |     0.001 |
|       DataEncoders[2].DataSerializer |     0.037 |
+--------------------------------------+-----------+


