// Seed: 2457419392
module module_0 (
    input  tri0  id_0,
    output wor   id_1,
    output uwire id_2,
    input  wire  id_3,
    input  uwire id_4,
    input  wand  id_5,
    output wand  id_6,
    input  tri1  id_7,
    input  wand  id_8,
    output wire  id_9,
    input  wire  id_10,
    input  tri0  id_11,
    input  tri   id_12,
    output uwire id_13,
    input  tri0  id_14,
    input  wire  id_15,
    input  tri0  id_16,
    input  uwire id_17
);
endmodule
module module_1 #(
    parameter id_4 = 32'd57
) (
    input  wire id_0,
    input  tri  id_1,
    output tri1 id_2
    , id_8,
    output tri  id_3,
    input  tri  _id_4,
    input  tri  id_5
    , id_9,
    input  tri  id_6
);
  wire id_10, id_11;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_3,
      id_1,
      id_5,
      id_5,
      id_2,
      id_1,
      id_1,
      id_3,
      id_1,
      id_0,
      id_5,
      id_3,
      id_5,
      id_6,
      id_5,
      id_5
  );
  assign modCall_1.id_4 = 0;
  logic [id_4  >  id_4 : 1] id_12;
  ;
endmodule
