{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1509846089374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1509846089384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 09:41:29 2017 " "Processing started: Sun Nov 05 09:41:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1509846089384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1509846089384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c alu_tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c alu_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1509846089385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1509846090415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-seg_display " "Found design unit 1: seg7-seg_display" {  } { { "seg7.vhd" "" { Text "D:/software/altera/EE310_Lab5/seg7.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509846104206 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "D:/software/altera/EE310_Lab5/seg7.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509846104206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509846104206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alubhv " "Found design unit 1: alu-alubhv" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509846104219 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509846104219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509846104219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.bdf" "" { Schematic "D:/software/altera/EE310_Lab5/alu_tb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509846104253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509846104253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_DeMUX-Data_DeMUXbhv " "Found design unit 1: Data_DeMUX-Data_DeMUXbhv" {  } { { "Data_DeMUX.vhd" "" { Text "D:/software/altera/EE310_Lab5/Data_DeMUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509846104257 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_DeMUX " "Found entity 1: Data_DeMUX" {  } { { "Data_DeMUX.vhd" "" { Text "D:/software/altera/EE310_Lab5/Data_DeMUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509846104257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509846104257 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_tb " "Elaborating entity \"alu_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1509846104550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:SEG1 " "Elaborating entity \"seg7\" for hierarchy \"seg7:SEG1\"" {  } { { "alu_tb.bdf" "SEG1" { Schematic "D:/software/altera/EE310_Lab5/alu_tb.bdf" { { 576 608 824 688 "SEG1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509846104663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst " "Elaborating entity \"alu\" for hierarchy \"alu:inst\"" {  } { { "alu_tb.bdf" "inst" { Schematic "D:/software/altera/EE310_Lab5/alu_tb.bdf" { { 424 712 928 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509846104712 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MDR alu.vhd(39) " "VHDL Process Statement warning at alu.vhd(39): signal \"MDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104769 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value_in alu.vhd(42) " "VHDL Process Statement warning at alu.vhd(42): signal \"value_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104769 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AC alu.vhd(54) " "VHDL Process Statement warning at alu.vhd(54): signal \"AC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104769 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MDR alu.vhd(54) " "VHDL Process Statement warning at alu.vhd(54): signal \"MDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104769 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AC alu.vhd(57) " "VHDL Process Statement warning at alu.vhd(57): signal \"AC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104769 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value_in alu.vhd(57) " "VHDL Process Statement warning at alu.vhd(57): signal \"value_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104769 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AC alu.vhd(60) " "VHDL Process Statement warning at alu.vhd(60): signal \"AC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104769 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MDR alu.vhd(60) " "VHDL Process Statement warning at alu.vhd(60): signal \"MDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104770 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AC alu.vhd(63) " "VHDL Process Statement warning at alu.vhd(63): signal \"AC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104770 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value_in alu.vhd(63) " "VHDL Process Statement warning at alu.vhd(63): signal \"value_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104770 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MDR alu.vhd(66) " "VHDL Process Statement warning at alu.vhd(66): signal \"MDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104770 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MDR alu.vhd(72) " "VHDL Process Statement warning at alu.vhd(72): signal \"MDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104770 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AC alu.vhd(75) " "VHDL Process Statement warning at alu.vhd(75): signal \"AC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104770 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MDR alu.vhd(75) " "VHDL Process Statement warning at alu.vhd(75): signal \"MDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104770 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AC alu.vhd(78) " "VHDL Process Statement warning at alu.vhd(78): signal \"AC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104770 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MDR alu.vhd(78) " "VHDL Process Statement warning at alu.vhd(78): signal \"MDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104770 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AC alu.vhd(81) " "VHDL Process Statement warning at alu.vhd(81): signal \"AC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104770 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MDR alu.vhd(81) " "VHDL Process Statement warning at alu.vhd(81): signal \"MDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104770 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AC alu.vhd(84) " "VHDL Process Statement warning at alu.vhd(84): signal \"AC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104771 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value_in alu.vhd(84) " "VHDL Process Statement warning at alu.vhd(84): signal \"value_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104771 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AC alu.vhd(88) " "VHDL Process Statement warning at alu.vhd(88): signal \"AC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104771 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value_in alu.vhd(88) " "VHDL Process Statement warning at alu.vhd(88): signal \"value_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104771 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AC alu.vhd(98) " "VHDL Process Statement warning at alu.vhd(98): signal \"AC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104771 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AC alu.vhd(105) " "VHDL Process Statement warning at alu.vhd(105): signal \"AC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104771 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AC alu.vhd(112) " "VHDL Process Statement warning at alu.vhd(112): signal \"AC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104771 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AC alu.vhd(119) " "VHDL Process Statement warning at alu.vhd(119): signal \"AC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1509846104771 "|alu_tb|alu:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.vhd(23) " "VHDL Process Statement warning at alu.vhd(23): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1509846104771 "|alu_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[0\] alu.vhd(23) " "Inferred latch for \"Z\[0\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1509846104771 "|alu_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[1\] alu.vhd(23) " "Inferred latch for \"Z\[1\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1509846104771 "|alu_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[2\] alu.vhd(23) " "Inferred latch for \"Z\[2\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1509846104772 "|alu_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[3\] alu.vhd(23) " "Inferred latch for \"Z\[3\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1509846104772 "|alu_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[4\] alu.vhd(23) " "Inferred latch for \"Z\[4\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1509846104772 "|alu_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[5\] alu.vhd(23) " "Inferred latch for \"Z\[5\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1509846104772 "|alu_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[6\] alu.vhd(23) " "Inferred latch for \"Z\[6\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1509846104772 "|alu_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[7\] alu.vhd(23) " "Inferred latch for \"Z\[7\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1509846104772 "|alu_tb|alu:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_DeMUX Data_DeMUX:inst1 " "Elaborating entity \"Data_DeMUX\" for hierarchy \"Data_DeMUX:inst1\"" {  } { { "alu_tb.bdf" "inst1" { Schematic "D:/software/altera/EE310_Lab5/alu_tb.bdf" { { 424 432 640 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509846104773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|Z\[0\] " "Latch alu:inst\|Z\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Data_DeMUX:inst1\|opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Data_DeMUX:inst1\|opcode\[2\]" {  } { { "Data_DeMUX.vhd" "" { Text "D:/software/altera/EE310_Lab5/Data_DeMUX.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1509846107908 ""}  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1509846107908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|Z\[1\] " "Latch alu:inst\|Z\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Data_DeMUX:inst1\|opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Data_DeMUX:inst1\|opcode\[2\]" {  } { { "Data_DeMUX.vhd" "" { Text "D:/software/altera/EE310_Lab5/Data_DeMUX.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1509846107909 ""}  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1509846107909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|Z\[2\] " "Latch alu:inst\|Z\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Data_DeMUX:inst1\|opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Data_DeMUX:inst1\|opcode\[2\]" {  } { { "Data_DeMUX.vhd" "" { Text "D:/software/altera/EE310_Lab5/Data_DeMUX.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1509846107909 ""}  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1509846107909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|Z\[3\] " "Latch alu:inst\|Z\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Data_DeMUX:inst1\|opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Data_DeMUX:inst1\|opcode\[2\]" {  } { { "Data_DeMUX.vhd" "" { Text "D:/software/altera/EE310_Lab5/Data_DeMUX.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1509846107911 ""}  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1509846107911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|Z\[4\] " "Latch alu:inst\|Z\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Data_DeMUX:inst1\|opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Data_DeMUX:inst1\|opcode\[2\]" {  } { { "Data_DeMUX.vhd" "" { Text "D:/software/altera/EE310_Lab5/Data_DeMUX.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1509846107912 ""}  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1509846107912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|Z\[5\] " "Latch alu:inst\|Z\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Data_DeMUX:inst1\|opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Data_DeMUX:inst1\|opcode\[2\]" {  } { { "Data_DeMUX.vhd" "" { Text "D:/software/altera/EE310_Lab5/Data_DeMUX.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1509846107913 ""}  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1509846107913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|Z\[6\] " "Latch alu:inst\|Z\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Data_DeMUX:inst1\|opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Data_DeMUX:inst1\|opcode\[2\]" {  } { { "Data_DeMUX.vhd" "" { Text "D:/software/altera/EE310_Lab5/Data_DeMUX.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1509846107914 ""}  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1509846107914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|Z\[7\] " "Latch alu:inst\|Z\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Data_DeMUX:inst1\|opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Data_DeMUX:inst1\|opcode\[2\]" {  } { { "Data_DeMUX.vhd" "" { Text "D:/software/altera/EE310_Lab5/Data_DeMUX.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1509846107915 ""}  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_Lab5/alu.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1509846107915 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1509846108484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1509846111482 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509846111482 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "240 " "Implemented 240 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1509846112961 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1509846112961 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1509846112961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1509846112961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "757 " "Peak virtual memory: 757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1509846113063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 09:41:53 2017 " "Processing ended: Sun Nov 05 09:41:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1509846113063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1509846113063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1509846113063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1509846113063 ""}
