{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651598771358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651598771367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 03 12:26:11 2022 " "Processing started: Tue May 03 12:26:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651598771367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598771367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598771367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651598772767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651598772768 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "385_code/HexDriver.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651598782008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "385_code/HexDriver.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/final_project_platform.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/final_project_platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform " "Found entity 1: final_project_platform" {  } { { "final_project_platform/synthesis/final_project_platform.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_project_platform/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_irq_mapper " "Found entity 1: final_project_platform_irq_mapper" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0 " "Found entity 1: final_project_platform_mm_interconnect_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter_005" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_rsp_mux " "Found entity 1: final_project_platform_mm_interconnect_0_rsp_mux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782105 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_rsp_demux " "Found entity 1: final_project_platform_mm_interconnect_0_rsp_demux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_cmd_mux " "Found entity 1: final_project_platform_mm_interconnect_0_cmd_mux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_cmd_demux " "Found entity 1: final_project_platform_mm_interconnect_0_cmd_demux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782136 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782136 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782136 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782136 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651598782142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651598782152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "final_project_platform/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_platform_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651598782166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_platform_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651598782166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_router_007_default_decode " "Found entity 1: final_project_platform_mm_interconnect_0_router_007_default_decode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782168 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_mm_interconnect_0_router_007 " "Found entity 2: final_project_platform_mm_interconnect_0_router_007" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_platform_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651598782171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_platform_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651598782172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_project_platform_mm_interconnect_0_router_002_default_decode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782174 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_mm_interconnect_0_router_002 " "Found entity 2: final_project_platform_mm_interconnect_0_router_002" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_platform_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651598782177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_platform_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651598782177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_router_default_decode " "Found entity 1: final_project_platform_mm_interconnect_0_router_default_decode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782180 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_mm_interconnect_0_router " "Found entity 2: final_project_platform_mm_interconnect_0_router" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_usb_rst " "Found entity 1: final_project_platform_usb_rst" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_usb_gpx " "Found entity 1: final_project_platform_usb_gpx" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_timer " "Found entity 1: final_project_platform_timer" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_timer.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_sysid_qsys_0 " "Found entity 1: final_project_platform_sysid_qsys_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_spi_0 " "Found entity 1: final_project_platform_spi_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_sdram_pll_dffpipe_l2c " "Found entity 1: final_project_platform_sdram_pll_dffpipe_l2c" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782245 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_sdram_pll_stdsync_sv6 " "Found entity 2: final_project_platform_sdram_pll_stdsync_sv6" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782245 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_platform_sdram_pll_altpll_vg92 " "Found entity 3: final_project_platform_sdram_pll_altpll_vg92" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782245 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_platform_sdram_pll " "Found entity 4: final_project_platform_sdram_pll" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_sdram_input_efifo_module " "Found entity 1: final_project_platform_sdram_input_efifo_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782255 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_sdram " "Found entity 2: final_project_platform_sdram" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_random_number.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_random_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_random_number " "Found entity 1: final_project_platform_random_number" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_random_number.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_random_number.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_onchip_memory2_0 " "Found entity 1: final_project_platform_onchip_memory2_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0 " "Found entity 1: final_project_platform_nios2_gen2_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782313 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_project_platform_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782313 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782313 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_platform_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_project_platform_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782313 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782313 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782313 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782313 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782313 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782313 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782313 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782313 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782313 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782313 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782313 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_project_platform_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_project_platform_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782313 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_project_platform_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_project_platform_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782313 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782313 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782313 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_project_platform_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_project_platform_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782313 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_project_platform_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_project_platform_nios2_gen2_0_cpu_nios2_oci" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782313 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_project_platform_nios2_gen2_0_cpu " "Found entity 21: final_project_platform_nios2_gen2_0_cpu" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_test_bench" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_leds_pio " "Found entity 1: final_project_platform_leds_pio" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_keycode " "Found entity 1: final_project_platform_keycode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_keycode.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_key.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_key " "Found entity 1: final_project_platform_key" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_key.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_jtag_uart_0_sim_scfifo_w " "Found entity 1: final_project_platform_jtag_uart_0_sim_scfifo_w" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782374 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_jtag_uart_0_scfifo_w " "Found entity 2: final_project_platform_jtag_uart_0_scfifo_w" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782374 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_platform_jtag_uart_0_sim_scfifo_r " "Found entity 3: final_project_platform_jtag_uart_0_sim_scfifo_r" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782374 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_platform_jtag_uart_0_scfifo_r " "Found entity 4: final_project_platform_jtag_uart_0_scfifo_r" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782374 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_platform_jtag_uart_0 " "Found entity 5: final_project_platform_jtag_uart_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_hex_digits_pio " "Found entity 1: final_project_platform_hex_digits_pio" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_SW " "Found entity 1: final_project_platform_SW" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_SW.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385-helpertools-master/png to hex/on-chip memory/ram.sv 5 5 " "Found 5 design units, including 5 entities, in source file ece385-helpertools-master/png to hex/on-chip memory/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spriteROM " "Found entity 1: spriteROM" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782408 ""} { "Info" "ISGN_ENTITY_NAME" "2 asteroid_ROM " "Found entity 2: asteroid_ROM" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782408 ""} { "Info" "ISGN_ENTITY_NAME" "3 text_Rom " "Found entity 3: text_Rom" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782408 ""} { "Info" "ISGN_ENTITY_NAME" "4 text_Rom_2 " "Found entity 4: text_Rom_2" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782408 ""} { "Info" "ISGN_ENTITY_NAME" "5 decimal_digit_rom " "Found entity 5: decimal_digit_rom" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385-helpertools-master/png to hex/on-chip memory/background.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385-helpertools-master/png to hex/on-chip memory/background.sv" { { "Info" "ISGN_ENTITY_NAME" "1 backgroundROM " "Found entity 1: backgroundROM" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/background.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/background.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/obstacle.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/obstacle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 obstacle " "Found entity 1: obstacle" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/gamefsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/gamefsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameFSM " "Found entity 1: gameFSM" {  } { { "385_code/gameFSM.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/gameFSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 final385_top.sv(14) " "Verilog HDL Declaration information at final385_top.sv(14): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651598782442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 final385_top.sv(15) " "Verilog HDL Declaration information at final385_top.sv(15): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651598782443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 final385_top.sv(16) " "Verilog HDL Declaration information at final385_top.sv(16): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651598782443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 final385_top.sv(17) " "Verilog HDL Declaration information at final385_top.sv(17): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651598782443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/final385_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/final385_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final385_top " "Found entity 1: final385_top" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/counter_rand.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/counter_rand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_rand " "Found entity 1: counter_rand" {  } { { "385_code/counter_rand.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/counter_rand.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/corruptedl_ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/corruptedl_ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball_two " "Found entity 1: ball_two" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/bullet.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/bullet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598782477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598782477 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_sdram.v(318) " "Verilog HDL or VHDL warning at final_project_platform_sdram.v(318): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651598782492 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_sdram.v(328) " "Verilog HDL or VHDL warning at final_project_platform_sdram.v(328): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651598782492 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_sdram.v(338) " "Verilog HDL or VHDL warning at final_project_platform_sdram.v(338): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651598782492 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_sdram.v(682) " "Verilog HDL or VHDL warning at final_project_platform_sdram.v(682): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651598782494 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_spi_0.v(402) " "Verilog HDL or VHDL warning at final_project_platform_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651598782495 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(21) " "Verilog HDL Parameter Declaration warning at obstacle.sv(21): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782549 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(22) " "Verilog HDL Parameter Declaration warning at obstacle.sv(22): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782549 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(23) " "Verilog HDL Parameter Declaration warning at obstacle.sv(23): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782549 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(24) " "Verilog HDL Parameter Declaration warning at obstacle.sv(24): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782549 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(25) " "Verilog HDL Parameter Declaration warning at obstacle.sv(25): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782549 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(26) " "Verilog HDL Parameter Declaration warning at obstacle.sv(26): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782549 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(27) " "Verilog HDL Parameter Declaration warning at obstacle.sv(27): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782549 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(28) " "Verilog HDL Parameter Declaration warning at obstacle.sv(28): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782549 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(30) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(30): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782550 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(31) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(31): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782550 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(32) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(32): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782550 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(33) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(33): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782550 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(34) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(34): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782551 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(35) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(35): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782551 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(36) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(36): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782551 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(37) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(37): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782551 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(38) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(38): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782551 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(39) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(39): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782551 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(40) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(40): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782551 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(41) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(41): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782551 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(42) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(42): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(43) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(43): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(44) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(44): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(45) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(45): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(46) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(46): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(47) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(47): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(48) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(48): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(49) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(49): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(50) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(50): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(51) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(51): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(55) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(55): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 55 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(72) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(72): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 72 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(91) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(91): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782553 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(93) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(93): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651598782553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final385_top " "Elaborating entity \"final385_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651598782924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 final385_top.sv(339) " "Verilog HDL assignment warning at final385_top.sv(339): truncated value with size 32 to match size of target (24)" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598782929 "|final385_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 final385_top.sv(340) " "Verilog HDL assignment warning at final385_top.sv(340): truncated value with size 32 to match size of target (24)" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598782929 "|final385_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final385_top.sv(354) " "Verilog HDL assignment warning at final385_top.sv(354): truncated value with size 32 to match size of target (4)" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598782930 "|final385_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final385_top.sv(355) " "Verilog HDL assignment warning at final385_top.sv(355): truncated value with size 32 to match size of target (4)" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598782930 "|final385_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final385_top.sv(356) " "Verilog HDL assignment warning at final385_top.sv(356): truncated value with size 32 to match size of target (4)" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598782930 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 final385_top.sv(17) " "Output port \"HEX4\" at final385_top.sv(17) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651598782932 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 final385_top.sv(18) " "Output port \"HEX5\" at final385_top.sv(18) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651598782932 "|final385_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform final_project_platform:u0 " "Elaborating entity \"final_project_platform\" for hierarchy \"final_project_platform:u0\"" {  } { { "385_code/final385_top.sv" "u0" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598782976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_SW final_project_platform:u0\|final_project_platform_SW:sw " "Elaborating entity \"final_project_platform_SW\" for hierarchy \"final_project_platform:u0\|final_project_platform_SW:sw\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "sw" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598783017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_hex_digits_pio final_project_platform:u0\|final_project_platform_hex_digits_pio:hex_digits_pio " "Elaborating entity \"final_project_platform_hex_digits_pio\" for hierarchy \"final_project_platform:u0\|final_project_platform_hex_digits_pio:hex_digits_pio\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "hex_digits_pio" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598783034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_jtag_uart_0 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"final_project_platform_jtag_uart_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "jtag_uart_0" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598783049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_jtag_uart_0_scfifo_w final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w " "Elaborating entity \"final_project_platform_jtag_uart_0_scfifo_w\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "the_final_project_platform_jtag_uart_0_scfifo_w" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598783066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "wfifo" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598783296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598783305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598783305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598783305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598783305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598783305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598783305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598783305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598783305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598783305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598783305 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651598783305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598783367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598783367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598783372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598783401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598783401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598783408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598783436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598783436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598783445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598783502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598783502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598783513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598783573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598783573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598783582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598783642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598783642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598783650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_jtag_uart_0_scfifo_r final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r " "Elaborating entity \"final_project_platform_jtag_uart_0_scfifo_r\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "the_final_project_platform_jtag_uart_0_scfifo_r" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598783692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "final_project_platform_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598784043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598784068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598784068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598784068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598784068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598784068 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651598784068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598784636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598784769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_key final_project_platform:u0\|final_project_platform_key:key " "Elaborating entity \"final_project_platform_key\" for hierarchy \"final_project_platform:u0\|final_project_platform_key:key\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "key" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598784816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_keycode final_project_platform:u0\|final_project_platform_keycode:keycode " "Elaborating entity \"final_project_platform_keycode\" for hierarchy \"final_project_platform:u0\|final_project_platform_keycode:keycode\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "keycode" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598784831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_leds_pio final_project_platform:u0\|final_project_platform_leds_pio:leds_pio " "Elaborating entity \"final_project_platform_leds_pio\" for hierarchy \"final_project_platform:u0\|final_project_platform_leds_pio:leds_pio\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "leds_pio" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598784846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0 final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"final_project_platform_nios2_gen2_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "nios2_gen2_0" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598784861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" "cpu" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598784878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_test_bench final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_test_bench:the_final_project_platform_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_test_bench\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_test_bench:the_final_project_platform_nios2_gen2_0_cpu_test_bench\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598784979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_register_bank_a_module final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "final_project_platform_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785142 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651598785142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598785216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598785216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_register_bank_b_module final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "final_project_platform_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785408 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651598785408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_break final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_platform_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_platform_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_im final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_ocimem final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598785767 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651598785767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598785841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598785841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_debug_slave_tck final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598785965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "final_project_platform_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786066 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651598786066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786075 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_onchip_memory2_0 final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"final_project_platform_onchip_memory2_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "onchip_memory2_0" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_project_platform_onchip_memory2_0.hex " "Parameter \"init_file\" = \"final_project_platform_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598786177 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651598786177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bmh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bmh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bmh1 " "Found entity 1: altsyncram_bmh1" {  } { { "db/altsyncram_bmh1.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_bmh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598786251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598786251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bmh1 final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bmh1:auto_generated " "Elaborating entity \"altsyncram_bmh1\" for hierarchy \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bmh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_random_number final_project_platform:u0\|final_project_platform_random_number:random_number " "Elaborating entity \"final_project_platform_random_number\" for hierarchy \"final_project_platform:u0\|final_project_platform_random_number:random_number\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "random_number" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram final_project_platform:u0\|final_project_platform_sdram:sdram " "Elaborating entity \"final_project_platform_sdram\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram:sdram\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "sdram" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_input_efifo_module final_project_platform:u0\|final_project_platform_sdram:sdram\|final_project_platform_sdram_input_efifo_module:the_final_project_platform_sdram_input_efifo_module " "Elaborating entity \"final_project_platform_sdram_input_efifo_module\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram:sdram\|final_project_platform_sdram_input_efifo_module:the_final_project_platform_sdram_input_efifo_module\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "the_final_project_platform_sdram_input_efifo_module" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_pll final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll " "Elaborating entity \"final_project_platform_sdram_pll\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "sdram_pll" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_pll_stdsync_sv6 final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_project_platform_sdram_pll_stdsync_sv6\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "stdsync2" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_pll_dffpipe_l2c final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_stdsync_sv6:stdsync2\|final_project_platform_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_project_platform_sdram_pll_dffpipe_l2c\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_stdsync_sv6:stdsync2\|final_project_platform_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "dffpipe3" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_pll_altpll_vg92 final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"final_project_platform_sdram_pll_altpll_vg92\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "sd1" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_spi_0 final_project_platform:u0\|final_project_platform_spi_0:spi_0 " "Elaborating entity \"final_project_platform_spi_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_spi_0:spi_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "spi_0" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sysid_qsys_0 final_project_platform:u0\|final_project_platform_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"final_project_platform_sysid_qsys_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_sysid_qsys_0:sysid_qsys_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "sysid_qsys_0" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_timer final_project_platform:u0\|final_project_platform_timer:timer " "Elaborating entity \"final_project_platform_timer\" for hierarchy \"final_project_platform:u0\|final_project_platform_timer:timer\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "timer" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_usb_gpx final_project_platform:u0\|final_project_platform_usb_gpx:usb_gpx " "Elaborating entity \"final_project_platform_usb_gpx\" for hierarchy \"final_project_platform:u0\|final_project_platform_usb_gpx:usb_gpx\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "usb_gpx" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_usb_rst final_project_platform:u0\|final_project_platform_usb_rst:usb_rst " "Elaborating entity \"final_project_platform_usb_rst\" for hierarchy \"final_project_platform:u0\|final_project_platform_usb_rst:usb_rst\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "usb_rst" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_project_platform_mm_interconnect_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "mm_interconnect_0" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598786836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598787387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598787406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598787425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598787445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598787465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598787485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598787506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598787525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598787543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598787599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598787631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598787650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598787668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598787686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598787708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598787729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 3462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598787827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598787848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 3503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598787868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 3544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598787942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router:router " "Elaborating entity \"final_project_platform_mm_interconnect_0_router\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router:router\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "router" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 4935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598788155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_default_decode final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router:router\|final_project_platform_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_default_decode\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router:router\|final_project_platform_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598788194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_002 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_002\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_002:router_002\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "router_002" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 4967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598788217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_002_default_decode final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_002:router_002\|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_002_default_decode\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_002:router_002\|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598788232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_007 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_007\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_007:router_007\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "router_007" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 5047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598788286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_007_default_decode final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_007:router_007\|final_project_platform_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_007_default_decode\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_007:router_007\|final_project_platform_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598788301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 5273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598788431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598788446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_cmd_demux final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_project_platform_mm_interconnect_0_cmd_demux\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 5386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598788459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_cmd_mux final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_project_platform_mm_interconnect_0_cmd_mux\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 5522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598788500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598788520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598788531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_rsp_demux final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"final_project_platform_mm_interconnect_0_rsp_demux\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 5913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598788770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_rsp_mux final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_project_platform_mm_interconnect_0_rsp_mux\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598788859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598788938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598788952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598788981 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651598788989 "|final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651598788990 "|final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651598788990 "|final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "crosser" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_avalon_st_adapter final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"final_project_platform_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_avalon_st_adapter_005 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"final_project_platform_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_irq_mapper final_project_platform:u0\|final_project_platform_irq_mapper:irq_mapper " "Elaborating entity \"final_project_platform_irq_mapper\" for hierarchy \"final_project_platform:u0\|final_project_platform_irq_mapper:irq_mapper\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "irq_mapper" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_platform:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_platform:u0\|altera_reset_controller:rst_controller\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "rst_controller" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final_project_platform/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "final_project_platform/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_platform:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_platform:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "rst_controller_001" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "385_code/final385_top.sv" "vga" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789421 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789421 "|final385_top|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789421 "|final385_top|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameFSM gameFSM:state_machine " "Elaborating entity \"gameFSM\" for hierarchy \"gameFSM:state_machine\"" {  } { { "385_code/final385_top.sv" "state_machine" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_two ball_two:player " "Elaborating entity \"ball_two\" for hierarchy \"ball_two:player\"" {  } { { "385_code/final385_top.sv" "player" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789446 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 corruptedl_ball.sv(96) " "Verilog HDL assignment warning at corruptedl_ball.sv(96): truncated value with size 32 to match size of target (10)" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789447 "|final385_top|ball_two:player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 corruptedl_ball.sv(128) " "Verilog HDL assignment warning at corruptedl_ball.sv(128): truncated value with size 32 to match size of target (10)" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789448 "|final385_top|ball_two:player"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "obstacle obstacle:obj " "Elaborating entity \"obstacle\" for hierarchy \"obstacle:obj\"" {  } { { "385_code/final385_top.sv" "obj" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789490 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 obstacle.sv(27) " "Verilog HDL assignment warning at obstacle.sv(27): truncated value with size 32 to match size of target (10)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789490 "|final385_top|obstacle:obj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 obstacle.sv(63) " "Verilog HDL assignment warning at obstacle.sv(63): truncated value with size 32 to match size of target (10)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789493 "|final385_top|obstacle:obj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 obstacle.sv(70) " "Verilog HDL assignment warning at obstacle.sv(70): truncated value with size 32 to match size of target (10)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789493 "|final385_top|obstacle:obj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 obstacle.sv(101) " "Verilog HDL assignment warning at obstacle.sv(101): truncated value with size 32 to match size of target (24)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789496 "|final385_top|obstacle:obj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 obstacle.sv(121) " "Verilog HDL assignment warning at obstacle.sv(121): truncated value with size 32 to match size of target (10)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789499 "|final385_top|obstacle:obj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 obstacle.sv(139) " "Verilog HDL assignment warning at obstacle.sv(139): truncated value with size 32 to match size of target (10)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789499 "|final385_top|obstacle:obj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 obstacle.sv(165) " "Verilog HDL assignment warning at obstacle.sv(165): truncated value with size 32 to match size of target (10)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789500 "|final385_top|obstacle:obj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:ammo " "Elaborating entity \"bullet\" for hierarchy \"bullet:ammo\"" {  } { { "385_code/final385_top.sv" "ammo" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex1 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex1\"" {  } { { "385_code/final385_top.sv" "hex1" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color0 " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color0\"" {  } { { "385_code/final385_top.sv" "color0" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Color_Mapper.sv(204) " "Verilog HDL assignment warning at Color_Mapper.sv(204): truncated value with size 32 to match size of target (7)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789667 "|final385_top|color_mapper:color0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(206) " "Verilog HDL assignment warning at Color_Mapper.sv(206): truncated value with size 32 to match size of target (10)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789667 "|final385_top|color_mapper:color0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(281) " "Verilog HDL assignment warning at Color_Mapper.sv(281): truncated value with size 32 to match size of target (10)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789669 "|final385_top|color_mapper:color0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(282) " "Verilog HDL assignment warning at Color_Mapper.sv(282): truncated value with size 32 to match size of target (19)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789669 "|final385_top|color_mapper:color0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Color_Mapper.sv(328) " "Verilog HDL assignment warning at Color_Mapper.sv(328): truncated value with size 32 to match size of target (6)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789670 "|final385_top|color_mapper:color0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(381) " "Verilog HDL assignment warning at Color_Mapper.sv(381): truncated value with size 32 to match size of target (19)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789671 "|final385_top|color_mapper:color0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(400) " "Verilog HDL assignment warning at Color_Mapper.sv(400): truncated value with size 32 to match size of target (19)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789671 "|final385_top|color_mapper:color0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(419) " "Verilog HDL assignment warning at Color_Mapper.sv(419): truncated value with size 32 to match size of target (19)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789672 "|final385_top|color_mapper:color0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(424) " "Verilog HDL assignment warning at Color_Mapper.sv(424): truncated value with size 32 to match size of target (3)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789672 "|final385_top|color_mapper:color0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Color_Mapper.sv(428) " "Verilog HDL assignment warning at Color_Mapper.sv(428): truncated value with size 32 to match size of target (4)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789672 "|final385_top|color_mapper:color0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(447) " "Verilog HDL assignment warning at Color_Mapper.sv(447): truncated value with size 32 to match size of target (19)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789673 "|final385_top|color_mapper:color0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(468) " "Verilog HDL assignment warning at Color_Mapper.sv(468): truncated value with size 32 to match size of target (19)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789673 "|final385_top|color_mapper:color0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(500) " "Verilog HDL assignment warning at Color_Mapper.sv(500): truncated value with size 32 to match size of target (19)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789681 "|final385_top|color_mapper:color0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(521) " "Verilog HDL assignment warning at Color_Mapper.sv(521): truncated value with size 32 to match size of target (19)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789681 "|final385_top|color_mapper:color0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(526) " "Verilog HDL assignment warning at Color_Mapper.sv(526): truncated value with size 32 to match size of target (3)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789682 "|final385_top|color_mapper:color0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Color_Mapper.sv(530) " "Verilog HDL assignment warning at Color_Mapper.sv(530): truncated value with size 32 to match size of target (4)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789682 "|final385_top|color_mapper:color0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spriteROM color_mapper:color0\|spriteROM:spaceship " "Elaborating entity \"spriteROM\" for hierarchy \"color_mapper:color0\|spriteROM:spaceship\"" {  } { { "385_code/Color_Mapper.sv" "spaceship" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789858 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ram.sv(32) " "Verilog HDL assignment warning at ram.sv(32): truncated value with size 5 to match size of target (4)" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598789889 "|final385_top|color_mapper:color0|spriteROM:spaceship"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backgroundROM color_mapper:color0\|backgroundROM:background " "Elaborating entity \"backgroundROM\" for hierarchy \"color_mapper:color0\|backgroundROM:background\"" {  } { { "385_code/Color_Mapper.sv" "background" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598789969 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 background.sv(24) " "Verilog HDL assignment warning at background.sv(24): truncated value with size 5 to match size of target (4)" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/background.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/background.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598809441 "|final385_top|color_mapper:color0|backgroundROM:background"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asteroid_ROM color_mapper:color0\|asteroid_ROM:asteroid " "Elaborating entity \"asteroid_ROM\" for hierarchy \"color_mapper:color0\|asteroid_ROM:asteroid\"" {  } { { "385_code/Color_Mapper.sv" "asteroid" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598809593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ram.sv(61) " "Verilog HDL assignment warning at ram.sv(61): truncated value with size 5 to match size of target (4)" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598809599 "|final385_top|color_mapper:color0|asteroid_ROM:asteroid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_Rom color_mapper:color0\|text_Rom:screenText " "Elaborating entity \"text_Rom\" for hierarchy \"color_mapper:color0\|text_Rom:screenText\"" {  } { { "385_code/Color_Mapper.sv" "screenText" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598809645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ram.sv(89) " "Verilog HDL assignment warning at ram.sv(89): truncated value with size 5 to match size of target (4)" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598809745 "|final385_top|color_mapper:color0|text_Rom:screenText"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_Rom_2 color_mapper:color0\|text_Rom_2:gameOverText " "Elaborating entity \"text_Rom_2\" for hierarchy \"color_mapper:color0\|text_Rom_2:gameOverText\"" {  } { { "385_code/Color_Mapper.sv" "gameOverText" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598809805 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ram.sv(118) " "Verilog HDL assignment warning at ram.sv(118): truncated value with size 5 to match size of target (4)" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598809839 "|final385_top|color_mapper:color0|text_Rom_2:gameOverText"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_digit_rom color_mapper:color0\|decimal_digit_rom:digit_rom " "Elaborating entity \"decimal_digit_rom\" for hierarchy \"color_mapper:color0\|decimal_digit_rom:digit_rom\"" {  } { { "385_code/Color_Mapper.sv" "digit_rom" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598809892 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ram.sv(145) " "Verilog HDL assignment warning at ram.sv(145): truncated value with size 5 to match size of target (4)" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651598809917 "|final385_top|color_mapper:color0|decimal_digit_rom:digit_rom"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651598812427 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.03.12:26:56 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl " "2022.05.03.12:26:56 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598816389 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598819424 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598819570 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598823671 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598823750 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598823831 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598823930 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598823938 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598823938 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651598824611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde12e9b63/alt_sld_fab.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/ip/slde12e9b63/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598824834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598824834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598824915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598824915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598824927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598824927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598824988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598824988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598825065 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598825065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598825065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598825127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598825127 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1651598830565 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651598830565 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color0\|backgroundROM:background\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color0\|backgroundROM:background\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_backgroundROM_75ad551.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_backgroundROM_75ad551.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color0\|asteroid_ROM:asteroid\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color0\|asteroid_ROM:asteroid\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_asteroid_ROM_18a3b2eb.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_asteroid_ROM_18a3b2eb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color0\|spriteROM:spaceship\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color0\|spriteROM:spaceship\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3465 " "Parameter NUMWORDS_A set to 3465" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_spriteROM_11e110b3.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_spriteROM_11e110b3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color0\|decimal_digit_rom:digit_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color0\|decimal_digit_rom:digit_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3220 " "Parameter NUMWORDS_A set to 3220" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_decimal_digit_rom_48657985.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_decimal_digit_rom_48657985.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color0\|text_Rom_2:gameOverText\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color0\|text_Rom_2:gameOverText\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4202 " "Parameter NUMWORDS_A set to 4202" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_text_Rom_2_8d79103f.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_text_Rom_2_8d79103f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color0\|text_Rom:screenText\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color0\|text_Rom:screenText\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9438 " "Parameter NUMWORDS_A set to 9438" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_text_Rom_ac2b8270.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_text_Rom_ac2b8270.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651598835299 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651598835299 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651598835299 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "385_code/final385_top.sv" "Mod2" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 356 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598835302 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "385_code/final385_top.sv" "Div0" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 339 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598835302 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "385_code/final385_top.sv" "Mod1" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 355 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598835302 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "385_code/final385_top.sv" "Div1" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 340 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598835302 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "385_code/final385_top.sv" "Mod0" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 354 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598835302 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color0\|Mod0\"" {  } { { "385_code/Color_Mapper.sv" "Mod0" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 281 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598835302 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color0\|Mult0\"" {  } { { "385_code/Color_Mapper.sv" "Mult0" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 262 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598835302 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color0\|Mult1\"" {  } { { "385_code/Color_Mapper.sv" "Mult1" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 262 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598835302 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651598835302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color0\|backgroundROM:background\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color0\|backgroundROM:background\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598835341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color0\|backgroundROM:background\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:color0\|backgroundROM:background\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598835341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598835341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598835341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598835341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598835341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598835341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598835341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598835341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598835341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_backgroundROM_75ad551.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_backgroundROM_75ad551.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598835341 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651598835341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ai71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ai71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ai71 " "Found entity 1: altsyncram_ai71" {  } { { "db/altsyncram_ai71.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_ai71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598835416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598835416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_kk9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_kk9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_kk9 " "Found entity 1: decode_kk9" {  } { { "db/decode_kk9.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/decode_kk9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598835943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598835943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_73b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_73b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_73b " "Found entity 1: mux_73b" {  } { { "db/mux_73b.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/mux_73b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598836011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598836011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color0\|asteroid_ROM:asteroid\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color0\|asteroid_ROM:asteroid\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598836054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color0\|asteroid_ROM:asteroid\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color0\|asteroid_ROM:asteroid\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_asteroid_ROM_18a3b2eb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_asteroid_ROM_18a3b2eb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836054 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651598836054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tf71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tf71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tf71 " "Found entity 1: altsyncram_tf71" {  } { { "db/altsyncram_tf71.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_tf71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598836126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598836126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color0\|spriteROM:spaceship\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color0\|spriteROM:spaceship\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598836187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color0\|spriteROM:spaceship\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color0\|spriteROM:spaceship\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3465 " "Parameter \"NUMWORDS_A\" = \"3465\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_spriteROM_11e110b3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_spriteROM_11e110b3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836187 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651598836187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b571 " "Found entity 1: altsyncram_b571" {  } { { "db/altsyncram_b571.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_b571.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598836260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598836260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color0\|decimal_digit_rom:digit_rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color0\|decimal_digit_rom:digit_rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598836331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color0\|decimal_digit_rom:digit_rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color0\|decimal_digit_rom:digit_rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3220 " "Parameter \"NUMWORDS_A\" = \"3220\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_decimal_digit_rom_48657985.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_decimal_digit_rom_48657985.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836331 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651598836331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dr71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dr71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dr71 " "Found entity 1: altsyncram_dr71" {  } { { "db/altsyncram_dr71.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_dr71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598836404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598836404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color0\|text_Rom_2:gameOverText\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color0\|text_Rom_2:gameOverText\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598836475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color0\|text_Rom_2:gameOverText\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color0\|text_Rom_2:gameOverText\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4202 " "Parameter \"NUMWORDS_A\" = \"4202\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_text_Rom_2_8d79103f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_text_Rom_2_8d79103f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836475 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651598836475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o671.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o671.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o671 " "Found entity 1: altsyncram_o671" {  } { { "db/altsyncram_o671.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_o671.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598836547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598836547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color0\|text_Rom:screenText\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color0\|text_Rom:screenText\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598836622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color0\|text_Rom:screenText\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color0\|text_Rom:screenText\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9438 " "Parameter \"NUMWORDS_A\" = \"9438\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_text_Rom_ac2b8270.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_text_Rom_ac2b8270.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598836622 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651598836622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r371.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r371.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r371 " "Found entity 1: altsyncram_r371" {  } { { "db/altsyncram_r371.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_r371.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598836696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598836696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/decode_2j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598836834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598836834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l1b " "Found entity 1: mux_l1b" {  } { { "db/mux_l1b.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/mux_l1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598836902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598836902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 356 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598837001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598837001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598837001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598837001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598837001 ""}  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 356 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651598837001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qll " "Found entity 1: lpm_divide_qll" {  } { { "db/lpm_divide_qll.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/lpm_divide_qll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598837065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598837065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598837105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598837105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_she.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598837161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598837161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598837268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598837268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598837345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598837345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 339 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598837393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598837393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598837393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598837393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598837393 ""}  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 339 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651598837393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ntl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ntl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ntl " "Found entity 1: lpm_divide_ntl" {  } { { "db/lpm_divide_ntl.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/lpm_divide_ntl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598837456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598837456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 355 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598837563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598837563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598837563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598837563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598837563 ""}  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 355 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651598837563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8kl " "Found entity 1: lpm_divide_8kl" {  } { { "db/lpm_divide_8kl.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/lpm_divide_8kl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598837627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598837627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598837666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598837666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oee " "Found entity 1: alt_u_div_oee" {  } { { "db/alt_u_div_oee.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_oee.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598837712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598837712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 340 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598837800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598837800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598837800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598837800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598837800 ""}  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 340 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651598837800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"color_mapper:color0\|lpm_divide:Mod0\"" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 281 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598838019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color0\|lpm_divide:Mod0 " "Instantiated megafunction \"color_mapper:color0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598838019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598838019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598838019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598838019 ""}  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 281 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651598838019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pll " "Found entity 1: lpm_divide_pll" {  } { { "db/lpm_divide_pll.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/lpm_divide_pll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598838083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598838083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598838122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598838122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_qhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598838170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598838170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color0\|lpm_mult:Mult0\"" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 262 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598838368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color0\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:color0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598838368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598838368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598838368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598838368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598838368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598838368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598838368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598838368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598838368 ""}  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 262 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651598838368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/mult_fgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598838440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598838440 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "18 " "18 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651598839608 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651598839844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651598839844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651598839844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651598839844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651598839844 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1651598839844 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651598839844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651598839844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651598839844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651598839844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651598839844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651598839844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651598839844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651598839844 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1651598839844 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 59 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1651598839844 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1651598839844 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 442 -1 0 } } { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 356 -1 0 } } { "final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 80 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 243 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 132 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 352 -1 0 } } { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 398 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 253 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 272 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_timer.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_timer.v" 181 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651598839935 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651598839935 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[0\] obstacle:obj\|score\[0\]~_emulated obstacle:obj\|score\[0\]~1 " "Register \"obstacle:obj\|score\[0\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[0\]~_emulated\" and latch \"obstacle:obj\|score\[0\]~1\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[1\] obstacle:obj\|score\[1\]~_emulated obstacle:obj\|score\[1\]~5 " "Register \"obstacle:obj\|score\[1\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[1\]~_emulated\" and latch \"obstacle:obj\|score\[1\]~5\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[2\] obstacle:obj\|score\[2\]~_emulated obstacle:obj\|score\[2\]~9 " "Register \"obstacle:obj\|score\[2\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[2\]~_emulated\" and latch \"obstacle:obj\|score\[2\]~9\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[3\] obstacle:obj\|score\[3\]~_emulated obstacle:obj\|score\[3\]~13 " "Register \"obstacle:obj\|score\[3\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[3\]~_emulated\" and latch \"obstacle:obj\|score\[3\]~13\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[9\] bullet:ammo\|bullet_y_pos\[9\]~_emulated bullet:ammo\|bullet_y_pos\[9\]~1 " "Register \"bullet:ammo\|bullet_y_pos\[9\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[9\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[9\]~1\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|bullet:ammo|bullet_y_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[8\] bullet:ammo\|bullet_y_pos\[8\]~_emulated bullet:ammo\|bullet_y_pos\[8\]~5 " "Register \"bullet:ammo\|bullet_y_pos\[8\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[8\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[8\]~5\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|bullet:ammo|bullet_y_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[7\] bullet:ammo\|bullet_y_pos\[7\]~_emulated bullet:ammo\|bullet_y_pos\[7\]~9 " "Register \"bullet:ammo\|bullet_y_pos\[7\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[7\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[7\]~9\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|bullet:ammo|bullet_y_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[6\] bullet:ammo\|bullet_y_pos\[6\]~_emulated bullet:ammo\|bullet_y_pos\[6\]~13 " "Register \"bullet:ammo\|bullet_y_pos\[6\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[6\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[6\]~13\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|bullet:ammo|bullet_y_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[5\] bullet:ammo\|bullet_y_pos\[5\]~_emulated bullet:ammo\|bullet_y_pos\[5\]~17 " "Register \"bullet:ammo\|bullet_y_pos\[5\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[5\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[5\]~17\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|bullet:ammo|bullet_y_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[4\] bullet:ammo\|bullet_y_pos\[4\]~_emulated bullet:ammo\|bullet_y_pos\[4\]~21 " "Register \"bullet:ammo\|bullet_y_pos\[4\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[4\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[4\]~21\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|bullet:ammo|bullet_y_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[3\] bullet:ammo\|bullet_y_pos\[3\]~_emulated bullet:ammo\|bullet_y_pos\[3\]~25 " "Register \"bullet:ammo\|bullet_y_pos\[3\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[3\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[3\]~25\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|bullet:ammo|bullet_y_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[2\] bullet:ammo\|bullet_y_pos\[2\]~_emulated bullet:ammo\|bullet_y_pos\[2\]~29 " "Register \"bullet:ammo\|bullet_y_pos\[2\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[2\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[2\]~29\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|bullet:ammo|bullet_y_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[1\] bullet:ammo\|bullet_y_pos\[1\]~_emulated bullet:ammo\|bullet_y_pos\[1\]~33 " "Register \"bullet:ammo\|bullet_y_pos\[1\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[1\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[1\]~33\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|bullet:ammo|bullet_y_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[0\] bullet:ammo\|bullet_y_pos\[0\]~_emulated bullet:ammo\|bullet_y_pos\[0\]~37 " "Register \"bullet:ammo\|bullet_y_pos\[0\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[0\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[0\]~37\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|bullet:ammo|bullet_y_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[9\] bullet:ammo\|bullet_x_pos\[9\]~_emulated bullet:ammo\|bullet_x_pos\[9\]~1 " "Register \"bullet:ammo\|bullet_x_pos\[9\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[9\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[9\]~1\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|bullet:ammo|bullet_x_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[8\] bullet:ammo\|bullet_x_pos\[8\]~_emulated bullet:ammo\|bullet_x_pos\[8\]~5 " "Register \"bullet:ammo\|bullet_x_pos\[8\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[8\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[8\]~5\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|bullet:ammo|bullet_x_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[7\] bullet:ammo\|bullet_x_pos\[7\]~_emulated bullet:ammo\|bullet_x_pos\[7\]~9 " "Register \"bullet:ammo\|bullet_x_pos\[7\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[7\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[7\]~9\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|bullet:ammo|bullet_x_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[6\] bullet:ammo\|bullet_x_pos\[6\]~_emulated bullet:ammo\|bullet_x_pos\[6\]~13 " "Register \"bullet:ammo\|bullet_x_pos\[6\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[6\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[6\]~13\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|bullet:ammo|bullet_x_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[5\] bullet:ammo\|bullet_x_pos\[5\]~_emulated bullet:ammo\|bullet_x_pos\[5\]~17 " "Register \"bullet:ammo\|bullet_x_pos\[5\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[5\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[5\]~17\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|bullet:ammo|bullet_x_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[4\] bullet:ammo\|bullet_x_pos\[4\]~_emulated bullet:ammo\|bullet_x_pos\[4\]~21 " "Register \"bullet:ammo\|bullet_x_pos\[4\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[4\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[4\]~21\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|bullet:ammo|bullet_x_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[3\] bullet:ammo\|bullet_x_pos\[3\]~_emulated bullet:ammo\|bullet_x_pos\[3\]~25 " "Register \"bullet:ammo\|bullet_x_pos\[3\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[3\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[3\]~25\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|bullet:ammo|bullet_x_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[2\] bullet:ammo\|bullet_x_pos\[2\]~_emulated bullet:ammo\|bullet_x_pos\[2\]~29 " "Register \"bullet:ammo\|bullet_x_pos\[2\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[2\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[2\]~29\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|bullet:ammo|bullet_x_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[1\] bullet:ammo\|bullet_x_pos\[1\]~_emulated bullet:ammo\|bullet_x_pos\[1\]~33 " "Register \"bullet:ammo\|bullet_x_pos\[1\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[1\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[1\]~33\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|bullet:ammo|bullet_x_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[0\] bullet:ammo\|bullet_x_pos\[0\]~_emulated bullet:ammo\|bullet_x_pos\[0\]~37 " "Register \"bullet:ammo\|bullet_x_pos\[0\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[0\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[0\]~37\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|bullet:ammo|bullet_x_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[4\] obstacle:obj\|score\[4\]~_emulated obstacle:obj\|score\[4\]~17 " "Register \"obstacle:obj\|score\[4\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[4\]~_emulated\" and latch \"obstacle:obj\|score\[4\]~17\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[5\] obstacle:obj\|score\[5\]~_emulated obstacle:obj\|score\[5\]~21 " "Register \"obstacle:obj\|score\[5\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[5\]~_emulated\" and latch \"obstacle:obj\|score\[5\]~21\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[6\] obstacle:obj\|score\[6\]~_emulated obstacle:obj\|score\[6\]~25 " "Register \"obstacle:obj\|score\[6\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[6\]~_emulated\" and latch \"obstacle:obj\|score\[6\]~25\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[7\] obstacle:obj\|score\[7\]~_emulated obstacle:obj\|score\[7\]~29 " "Register \"obstacle:obj\|score\[7\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[7\]~_emulated\" and latch \"obstacle:obj\|score\[7\]~29\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[8\] obstacle:obj\|score\[8\]~_emulated obstacle:obj\|score\[8\]~33 " "Register \"obstacle:obj\|score\[8\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[8\]~_emulated\" and latch \"obstacle:obj\|score\[8\]~33\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[9\] obstacle:obj\|score\[9\]~_emulated obstacle:obj\|score\[9\]~37 " "Register \"obstacle:obj\|score\[9\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[9\]~_emulated\" and latch \"obstacle:obj\|score\[9\]~37\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[10\] obstacle:obj\|score\[10\]~_emulated obstacle:obj\|score\[10\]~41 " "Register \"obstacle:obj\|score\[10\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[10\]~_emulated\" and latch \"obstacle:obj\|score\[10\]~41\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[11\] obstacle:obj\|score\[11\]~_emulated obstacle:obj\|score\[11\]~45 " "Register \"obstacle:obj\|score\[11\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[11\]~_emulated\" and latch \"obstacle:obj\|score\[11\]~45\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[12\] obstacle:obj\|score\[12\]~_emulated obstacle:obj\|score\[12\]~49 " "Register \"obstacle:obj\|score\[12\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[12\]~_emulated\" and latch \"obstacle:obj\|score\[12\]~49\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[13\] obstacle:obj\|score\[13\]~_emulated obstacle:obj\|score\[13\]~53 " "Register \"obstacle:obj\|score\[13\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[13\]~_emulated\" and latch \"obstacle:obj\|score\[13\]~53\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[14\] obstacle:obj\|score\[14\]~_emulated obstacle:obj\|score\[14\]~57 " "Register \"obstacle:obj\|score\[14\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[14\]~_emulated\" and latch \"obstacle:obj\|score\[14\]~57\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[15\] obstacle:obj\|score\[15\]~_emulated obstacle:obj\|score\[15\]~61 " "Register \"obstacle:obj\|score\[15\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[15\]~_emulated\" and latch \"obstacle:obj\|score\[15\]~61\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[16\] obstacle:obj\|score\[16\]~_emulated obstacle:obj\|score\[16\]~65 " "Register \"obstacle:obj\|score\[16\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[16\]~_emulated\" and latch \"obstacle:obj\|score\[16\]~65\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[17\] obstacle:obj\|score\[17\]~_emulated obstacle:obj\|score\[17\]~69 " "Register \"obstacle:obj\|score\[17\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[17\]~_emulated\" and latch \"obstacle:obj\|score\[17\]~69\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[18\] obstacle:obj\|score\[18\]~_emulated obstacle:obj\|score\[18\]~73 " "Register \"obstacle:obj\|score\[18\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[18\]~_emulated\" and latch \"obstacle:obj\|score\[18\]~73\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[19\] obstacle:obj\|score\[19\]~_emulated obstacle:obj\|score\[19\]~77 " "Register \"obstacle:obj\|score\[19\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[19\]~_emulated\" and latch \"obstacle:obj\|score\[19\]~77\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[20\] obstacle:obj\|score\[20\]~_emulated obstacle:obj\|score\[20\]~81 " "Register \"obstacle:obj\|score\[20\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[20\]~_emulated\" and latch \"obstacle:obj\|score\[20\]~81\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[21\] obstacle:obj\|score\[21\]~_emulated obstacle:obj\|score\[21\]~85 " "Register \"obstacle:obj\|score\[21\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[21\]~_emulated\" and latch \"obstacle:obj\|score\[21\]~85\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[22\] obstacle:obj\|score\[22\]~_emulated obstacle:obj\|score\[22\]~89 " "Register \"obstacle:obj\|score\[22\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[22\]~_emulated\" and latch \"obstacle:obj\|score\[22\]~89\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "obstacle:obj\|score\[23\] obstacle:obj\|score\[23\]~_emulated obstacle:obj\|score\[23\]~93 " "Register \"obstacle:obj\|score\[23\]\" is converted into an equivalent circuit using register \"obstacle:obj\|score\[23\]~_emulated\" and latch \"obstacle:obj\|score\[23\]~93\"" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651598839938 "|final385_top|obstacle:obj|score[23]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1651598839938 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598844828 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598844828 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598844828 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598844828 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598844828 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598844828 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651598844828 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651598844829 "|final385_top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651598844829 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598845210 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "507 " "507 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651598850115 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_8kl:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_oee:divider\|add_sub_3_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_8kl:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_oee:divider\|add_sub_3_result_int\[0\]~0\"" {  } { { "db/alt_u_div_oee.tdf" "add_sub_3_result_int\[0\]~0" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_oee.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598850174 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_she.tdf" 126 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598850174 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_she.tdf" 131 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598850174 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_she.tdf" 136 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598850174 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_she.tdf" 141 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598850174 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_she.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598850174 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_she.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598850174 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_she.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598850174 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_she.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598850174 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_she.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598850174 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_she.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598850174 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_she.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598850174 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_she.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598850174 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_she.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598850174 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_she.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598850174 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_she.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598850174 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_she.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598850174 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_she.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598850174 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_8kl:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_oee:divider\|add_sub_3_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_8kl:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_oee:divider\|add_sub_3_result_int\[0\]~0\"" {  } { { "db/alt_u_div_oee.tdf" "add_sub_3_result_int\[0\]~0" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_oee.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598850174 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1651598850174 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ldm18/Desktop/final_project_temp/output_files/final_project.map.smsg " "Generated suppressed messages file C:/Users/ldm18/Desktop/final_project_temp/output_files/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598851396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651598855112 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598855112 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598855831 "|final385_top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651598855831 "|final385_top|MAX10_CLK2_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651598855831 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10648 " "Implemented 10648 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651598855832 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651598855832 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651598855832 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10287 " "Implemented 10287 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651598855832 ""} { "Info" "ICUT_CUT_TM_RAMS" "208 " "Implemented 208 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651598855832 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1651598855832 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1651598855832 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651598855832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 192 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 192 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5086 " "Peak virtual memory: 5086 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651598855950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 03 12:27:35 2022 " "Processing ended: Tue May 03 12:27:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651598855950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651598855950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:49 " "Total CPU time (on all processors): 00:01:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651598855950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598855950 ""}
