ARM 3.LB+ctrlisb+ctrlisb+po
"DpCtrlIsbdW Rfe DpCtrlIsbdW Rfe PodRW Rfe"
Cycle=Rfe PodRW Rfe DpCtrlIsbdW Rfe DpCtrlIsbdW
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=W
Com=Rf Rf Rf
Orig=DpCtrlIsbdW Rfe DpCtrlIsbdW Rfe PodRW Rfe
{
%x0=x; %y0=y;
%y1=y; %z1=z;
%z2=z; %x2=x;
}
 P0           | P1           | P2           ;
 LDR R0,[%x0] | LDR R0,[%y1] | LDR R0,[%z2] ;
 CMP R0,R0    | CMP R0,R0    | MOV R1,#1    ;
 BNE LC00     | BNE LC01     | STR R1,[%x2] ;
 LC00:        | LC01:        |              ;
 ISB          | ISB          |              ;
 MOV R1,#1    | MOV R1,#1    |              ;
 STR R1,[%y0] | STR R1,[%z1] |              ;
exists
(0:R0=1 /\ 1:R0=1 /\ 2:R0=1)
