# This file provides name mapping information for all objects
# on the schematic design.  It provides a mapping for each
# object between its name on the schematic and its name in the netlist.
version 1.0

Cell nmos4
   Pin D d
   Pin G g
   Pin S s
   Pin B b
End Cell

Cell pmos4
   Pin D d
   Pin G g
   Pin S s
   Pin B b
End Cell

Cell #top#
   Pin OUT out
   Pin GND gnd
   Pin IN in
   Pin VDD vdd
   Net GND gnd
   Net VDD vdd
   Net IN in
   Net OUT out
   Inst MN1 mn1 nmos4
   Inst MP1 mp1 pmos4
End Cell

