{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 24 20:19:51 2015 " "Info: Processing started: Wed Jun 24 20:19:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fractal -c fractal " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fractal -c fractal" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "vgacon.vhd " "Warning: Can't analyze file -- file vgacon.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memory_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_control-Behavior_memCtrl " "Info: Found design unit 1: memory_control-Behavior_memCtrl" {  } { { "memory_control.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/memory_control.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 memory_control " "Info: Found entity 1: memory_control" {  } { { "memory_control.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/memory_control.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Behavior_VGA " "Info: Found design unit 1: VGA-Behavior_VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/VGA.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Info: Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/VGA.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_float_types_c.vhdl 1 0 " "Info: Found 1 design units, including 0 entities, in source file fixed_float_types_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types " "Info: Found design unit 1: fixed_float_types" {  } { { "fixed_float_types_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_float_types_c.vhdl" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_pkg_c.vhdl 2 0 " "Info: Found 2 design units, including 0 entities, in source file fixed_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg " "Info: Found design unit 1: fixed_pkg" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Info: Found design unit 2: fixed_pkg-body" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 1466 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float_pkg_c.vhdl 2 0 " "Info: Found 2 design units, including 0 entities, in source file float_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 float_pkg " "Info: Found design unit 1: float_pkg" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/float_pkg_c.vhdl" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 float_pkg-body " "Info: Found design unit 2: float_pkg-body" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/float_pkg_c.vhdl" 1006 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mandelbrot.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mandelbrot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mandelbrot-Behavior_mandelbrot " "Info: Found design unit 1: mandelbrot-Behavior_mandelbrot" {  } { { "mandelbrot.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/mandelbrot.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mandelbrot " "Info: Found entity 1: mandelbrot" {  } { { "mandelbrot.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/mandelbrot.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-Behavior_control " "Info: Found design unit 1: control-Behavior_control" {  } { { "control.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/control.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/control.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Vhdl3.vhd " "Warning: Can't analyze file -- file Vhdl3.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fractal.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fractal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fractal-Behavior_fractal " "Info: Found design unit 1: fractal-Behavior_fractal" {  } { { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fractal " "Info: Found entity 1: fractal" {  } { { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info: Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/pll.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/pll.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constmem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file constmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constmem-SYN " "Info: Found design unit 1: constmem-SYN" {  } { { "constMem.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/constMem.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 constMem " "Info: Found entity 1: constMem" {  } { { "constMem.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/constMem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file edge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge-rtl " "Info: Found design unit 1: edge-rtl" {  } { { "edge.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/edge.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 edge " "Info: Found entity 1: edge" {  } { { "edge.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/edge.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "fractal " "Info: Elaborating entity \"fractal\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrl " "Info: Elaborating entity \"control\" for hierarchy \"control:ctrl\"" {  } { { "fractal.vhd" "ctrl" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge control:ctrl\|edge:detector1 " "Info: Elaborating entity \"edge\" for hierarchy \"control:ctrl\|edge:detector1\"" {  } { { "control.vhd" "detector1" { Text "C:/Users/ra138889/Desktop/projeto/control.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constMem constMem:memX " "Info: Elaborating entity \"constMem\" for hierarchy \"constMem:memX\"" {  } { { "fractal.vhd" "memX" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram constMem:memX\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"constMem:memX\|altsyncram:altsyncram_component\"" {  } { { "constMem.vhd" "altsyncram_component" { Text "C:/Users/ra138889/Desktop/projeto/constMem.vhd" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "constMem:memX\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"constMem:memX\|altsyncram:altsyncram_component\"" {  } { { "constMem.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/constMem.vhd" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "constMem:memX\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"constMem:memX\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info: Parameter \"width_a\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info: Parameter \"width_b\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "constMem.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/constMem.vhd" 96 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59p1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_59p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59p1 " "Info: Found entity 1: altsyncram_59p1" {  } { { "db/altsyncram_59p1.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/altsyncram_59p1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_59p1 constMem:memX\|altsyncram:altsyncram_component\|altsyncram_59p1:auto_generated " "Info: Elaborating entity \"altsyncram_59p1\" for hierarchy \"constMem:memX\|altsyncram:altsyncram_component\|altsyncram_59p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot mandelbrot:math " "Info: Elaborating entity \"mandelbrot\" for hierarchy \"mandelbrot:math\"" {  } { { "fractal.vhd" "math" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'U' std_1164.vhd(1092) " "Warning (10325): VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'U'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'X' std_1164.vhd(1092) " "Warning (10325): VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'X'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'Z' std_1164.vhd(1092) " "Warning (10325): VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'Z'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'W' std_1164.vhd(1092) " "Warning (10325): VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'W'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'-' std_1164.vhd(1092) " "Warning (10325): VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value \"'-'\"" {  } { { "ieee/std_1164.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/std_1164.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX1\[6..1\] mandelbrot.vhd(11) " "Warning (10873): Using initial value X (don't care) for net \"HEX1\[6..1\]\" at mandelbrot.vhd(11)" {  } { { "mandelbrot.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/mandelbrot.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_control memory_control:memCtrl " "Info: Elaborating entity \"memory_control\" for hierarchy \"memory_control:memCtrl\"" {  } { { "fractal.vhd" "memCtrl" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX0\[6..2\] memory_control.vhd(18) " "Warning (10873): Using initial value X (don't care) for net \"HEX0\[6..2\]\" at memory_control.vhd(18)" {  } { { "memory_control.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/memory_control.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA memory_control:memCtrl\|VGA:vga0 " "Info: Elaborating entity \"VGA\" for hierarchy \"memory_control:memCtrl\|VGA:vga0\"" {  } { { "memory_control.vhd" "vga0" { Text "C:/Users/ra138889/Desktop/projeto/memory_control.vhd" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot:math\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot:math\|Mult0\"" {  } { { "fixed_pkg_c.vhdl" "Mult0" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot:math\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot:math\|Mult1\"" {  } { { "fixed_pkg_c.vhdl" "Mult1" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot:math\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot:math\|Mult2\"" {  } { { "fixed_pkg_c.vhdl" "Mult2" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mandelbrot:math\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"mandelbrot:math\|lpm_mult:Mult0\"" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mandelbrot:math\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"mandelbrot:math\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 36 " "Info: Parameter \"LPM_WIDTHA\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 36 " "Info: Parameter \"LPM_WIDTHB\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 72 " "Info: Parameter \"LPM_WIDTHP\" = \"72\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 72 " "Info: Parameter \"LPM_WIDTHR\" = \"72\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p1t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_p1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p1t " "Info: Found entity 1: mult_p1t" {  } { { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mandelbrot:math\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"mandelbrot:math\|lpm_mult:Mult2\"" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mandelbrot:math\|lpm_mult:Mult2 " "Info: Instantiated megafunction \"mandelbrot:math\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 36 " "Info: Parameter \"LPM_WIDTHA\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 36 " "Info: Parameter \"LPM_WIDTHB\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 72 " "Info: Parameter \"LPM_WIDTHP\" = \"72\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 72 " "Info: Parameter \"LPM_WIDTHR\" = \"72\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "819 " "Info: Ignored 819 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "819 " "Info: Ignored 819 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Warning (13410): Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Warning (13410): Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[2\] GND " "Warning (13410): Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[3\] GND " "Warning (13410): Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[4\] GND " "Warning (13410): Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] GND " "Warning (13410): Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[6\] GND " "Warning (13410): Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Warning (13410): Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] GND " "Warning (13410): Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[2\] GND " "Warning (13410): Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[3\] GND " "Warning (13410): Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[4\] GND " "Warning (13410): Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] GND " "Warning (13410): Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] GND " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mandelbrot:math\|i\[31\] Low " "Critical Warning (18010): Register mandelbrot:math\|i\[31\] will power up to Low" {  } { { "mandelbrot.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/mandelbrot.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mandelbrot:math\|i\[0\] Low " "Critical Warning (18010): Register mandelbrot:math\|i\[0\] will power up to Low" {  } { { "mandelbrot.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/mandelbrot.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "Warning (15610): No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1820 " "Info: Implemented 1820 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Info: Implemented 49 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1653 " "Info: Implemented 1653 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Info: Implemented 72 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "24 " "Info: Implemented 24 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "278 " "Info: Peak virtual memory: 278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 24 20:19:59 2015 " "Info: Processing ended: Wed Jun 24 20:19:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 24 20:20:00 2015 " "Info: Processing started: Wed Jun 24 20:20:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fractal -c fractal " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off fractal -c fractal" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "fractal EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"fractal\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra138889/Desktop/projeto/" 0 { } { { 0 { 0 ""} 0 6518 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra138889/Desktop/projeto/" 0 { } { { 0 { 0 ""} 0 6519 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra138889/Desktop/projeto/" 0 { } { { 0 { 0 ""} 0 6520 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_24\[0\] (placed in PIN B12 (CLK8, LVDSCLK4n, Input)) " "Info: Automatically promoted node CLOCK_24\[0\] (placed in PIN B12 (CLK8, LVDSCLK4n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLOCK_24[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } } { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra138889/Desktop/projeto/" 0 { } { { 0 { 0 ""} 0 693 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:ctrl\|reset_mandelbrot  " "Info: Automatically promoted node control:ctrl\|reset_mandelbrot " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/control.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|reset_mandelbrot } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ra138889/Desktop/projeto/" 0 { } { { 0 { 0 ""} 0 677 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCDAT " "Warning: Ignored I/O standard assignment to node \"AUD_ADCDAT\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCLRCK " "Warning: Ignored I/O standard assignment to node \"AUD_ADCLRCK\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_BCLK " "Warning: Ignored I/O standard assignment to node \"AUD_BCLK\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACDAT " "Warning: Ignored I/O standard assignment to node \"AUD_DACDAT\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACLRCK " "Warning: Ignored I/O standard assignment to node \"AUD_DACLRCK\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_XCK " "Warning: Ignored I/O standard assignment to node \"AUD_XCK\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_27\[1\] " "Warning: Ignored I/O standard assignment to node \"CLOCK_27\[1\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_50 " "Warning: Ignored I/O standard assignment to node \"CLOCK_50\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_CLOCK " "Warning: Ignored I/O standard assignment to node \"EXT_CLOCK\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[0\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[0\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[10\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[10\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[11\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[11\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[12\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[12\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[13\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[13\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[14\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[14\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[15\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[15\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[16\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[16\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[17\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[17\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[18\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[18\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[19\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[19\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[1\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[1\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[20\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[20\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[21\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[21\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[22\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[22\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[23\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[23\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[24\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[24\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[25\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[25\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[26\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[26\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[27\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[27\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[28\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[28\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[29\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[29\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[2\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[2\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[30\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[30\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[31\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[31\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[32\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[32\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[33\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[33\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[34\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[34\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[35\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[35\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[3\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[3\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[4\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[4\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[5\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[5\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[6\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[6\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[7\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[7\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[8\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[8\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[9\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[9\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[0\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[0\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[10\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[10\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[11\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[11\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[12\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[12\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[13\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[13\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[14\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[14\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[15\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[15\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[16\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[16\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[17\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[17\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[18\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[18\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[19\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[19\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[1\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[1\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[20\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[20\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[21\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[21\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[22\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[22\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[23\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[23\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[24\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[24\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[25\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[25\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[26\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[26\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[27\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[27\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[28\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[28\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[29\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[29\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[2\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[2\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[30\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[30\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[31\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[31\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[32\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[32\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[33\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[33\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[34\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[34\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[35\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[35\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[3\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[3\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[4\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[4\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[5\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[5\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[6\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[6\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[7\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[7\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[8\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[8\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[9\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[9\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[0\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[1\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[2\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[3\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[4\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[5\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[6\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[0\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[1\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[2\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[3\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[4\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[5\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[6\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SCLK " "Warning: Ignored I/O standard assignment to node \"I2C_SCLK\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SDAT " "Warning: Ignored I/O standard assignment to node \"I2C_SDAT\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[0\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[0\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[1\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[1\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[2\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[2\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[3\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[3\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[4\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[4\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[5\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[5\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[6\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[6\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[7\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[7\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[0\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[0\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[1\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[1\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[2\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[2\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[3\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[3\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[4\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[4\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[5\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[5\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[6\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[6\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[7\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[7\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[8\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[8\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[9\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[9\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK " "Warning: Ignored I/O standard assignment to node \"PS2_CLK\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT " "Warning: Ignored I/O standard assignment to node \"PS2_DAT\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[0\] " "Warning: Ignored I/O standard assignment to node \"SW\[0\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[1\] " "Warning: Ignored I/O standard assignment to node \"SW\[1\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[2\] " "Warning: Ignored I/O standard assignment to node \"SW\[2\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[3\] " "Warning: Ignored I/O standard assignment to node \"SW\[3\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[4\] " "Warning: Ignored I/O standard assignment to node \"SW\[4\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[5\] " "Warning: Ignored I/O standard assignment to node \"SW\[5\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[6\] " "Warning: Ignored I/O standard assignment to node \"SW\[6\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[7\] " "Warning: Ignored I/O standard assignment to node \"SW\[7\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[8\] " "Warning: Ignored I/O standard assignment to node \"SW\[8\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[9\] " "Warning: Ignored I/O standard assignment to node \"SW\[9\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCK " "Warning: Ignored I/O standard assignment to node \"TCK\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCS " "Warning: Ignored I/O standard assignment to node \"TCS\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDI " "Warning: Ignored I/O standard assignment to node \"TDI\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDO " "Warning: Ignored I/O standard assignment to node \"TDO\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Warning: Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Warning: Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[0\] " "Warning: Node \"CLOCK_27\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[1\] " "Warning: Node \"CLOCK_27\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Warning: Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Warning: Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Warning: Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Warning: Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Warning: Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning: Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Warning: Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Warning: Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Warning: Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Warning: Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Warning: Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Warning: Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Warning: Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Warning: Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Warning: Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Warning: Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Warning: Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Warning: Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Warning: Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Warning: Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Warning: Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Warning: Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Warning: Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Warning: Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Warning: Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Warning: Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Warning: Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Warning: Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Warning: Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Warning: Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Warning: Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Warning: Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Warning: Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Warning: Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Warning: Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Warning: Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Warning: Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Warning: Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Warning: Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Warning: Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Warning: Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Warning: Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Warning: Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Warning: Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Warning: Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Warning: Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Warning: Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Warning: Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Warning: Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Warning: Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Warning: Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Warning: Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Warning: Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Warning: Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Warning: Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Warning: Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Warning: Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Warning: Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Warning: Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Warning: Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Warning: Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Warning: Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Warning: Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Warning: Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Warning: Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Warning: Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Warning: Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Warning: Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Warning: Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Warning: Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Warning: Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Warning: Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Warning: Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Warning: Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Warning: Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Warning: Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Warning: Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Warning: Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Warning: Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Warning: Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Warning: Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Warning: Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Warning: Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Warning: Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Warning: Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Warning: Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Warning: Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Warning: Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Warning: Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Warning: Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Warning: Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Warning: Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning: Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning: Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Warning: Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Warning: Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Warning: Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Warning: Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Warning: Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Warning: Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Warning: Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Warning: Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Warning: Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Warning: Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Warning: Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Warning: Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Warning: Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Warning: Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Warning: Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Warning: Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Warning: Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Warning: Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Warning: Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Warning: Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Warning: Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Warning: Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Warning: Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Warning: Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Warning: Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Warning: Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Warning: Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Warning: Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "26.236 ns register register " "Info: Estimated most critical path is register to register delay of 26.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mandelbrot:math\|x\[-32\] 1 REG LAB_X26_Y16 217 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y16; Fanout = 217; REG Node = 'mandelbrot:math\|x\[-32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mandelbrot:math|x[-32] } "NODE_NAME" } } { "mandelbrot.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/mandelbrot.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(3.637 ns) 4.889 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|mac_mult5 2 COMB DSPMULT_X28_Y17_N0 1 " "Info: 2: + IC(1.252 ns) + CELL(3.637 ns) = 4.889 ns; Loc. = DSPMULT_X28_Y17_N0; Fanout = 1; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|mac_mult5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.889 ns" { mandelbrot:math|x[-32] mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.304 ns) 5.193 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|mac_out6 3 COMB DSPOUT_X28_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.304 ns) = 5.193 ns; Loc. = DSPOUT_X28_Y17_N2; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|mac_out6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_out6 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.495 ns) 6.726 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[0\]~1 4 COMB LAB_X29_Y20 2 " "Info: 4: + IC(1.038 ns) + CELL(0.495 ns) = 6.726 ns; Loc. = LAB_X29_Y20; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_out6 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[0]~1 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.184 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[1\]~2 5 COMB LAB_X29_Y20 1 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 7.184 ns; Loc. = LAB_X29_Y20; Fanout = 1; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[0]~1 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[1]~2 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 8.410 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~3 6 COMB LAB_X30_Y20 1 " "Info: 6: + IC(0.709 ns) + CELL(0.517 ns) = 8.410 ns; Loc. = LAB_X30_Y20; Fanout = 1; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[1]~2 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.490 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~5 7 COMB LAB_X30_Y20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 8.490 ns; Loc. = LAB_X30_Y20; Fanout = 1; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~3 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.570 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~7 8 COMB LAB_X30_Y20 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 8.570 ns; Loc. = LAB_X30_Y20; Fanout = 1; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~5 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.650 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~9 9 COMB LAB_X30_Y20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 8.650 ns; Loc. = LAB_X30_Y20; Fanout = 1; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~7 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.730 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~11 10 COMB LAB_X30_Y20 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 8.730 ns; Loc. = LAB_X30_Y20; Fanout = 1; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~9 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.810 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~13 11 COMB LAB_X30_Y20 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 8.810 ns; Loc. = LAB_X30_Y20; Fanout = 1; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~11 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.890 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~15 12 COMB LAB_X30_Y20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 8.890 ns; Loc. = LAB_X30_Y20; Fanout = 1; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~13 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.970 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~17 13 COMB LAB_X30_Y20 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 8.970 ns; Loc. = LAB_X30_Y20; Fanout = 1; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~15 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.050 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~19 14 COMB LAB_X30_Y20 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 9.050 ns; Loc. = LAB_X30_Y20; Fanout = 1; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~17 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.130 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~21 15 COMB LAB_X30_Y20 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 9.130 ns; Loc. = LAB_X30_Y20; Fanout = 1; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~19 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 9.308 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~23 16 COMB LAB_X30_Y19 1 " "Info: 16: + IC(0.098 ns) + CELL(0.080 ns) = 9.308 ns; Loc. = LAB_X30_Y19; Fanout = 1; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~21 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.388 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~25 17 COMB LAB_X30_Y19 1 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 9.388 ns; Loc. = LAB_X30_Y19; Fanout = 1; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~23 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.468 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~27 18 COMB LAB_X30_Y19 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 9.468 ns; Loc. = LAB_X30_Y19; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~25 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.548 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~29 19 COMB LAB_X30_Y19 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 9.548 ns; Loc. = LAB_X30_Y19; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~27 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.628 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~31 20 COMB LAB_X30_Y19 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 9.628 ns; Loc. = LAB_X30_Y19; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~29 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~31 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.708 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~33 21 COMB LAB_X30_Y19 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 9.708 ns; Loc. = LAB_X30_Y19; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~31 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.788 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~35 22 COMB LAB_X30_Y19 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 9.788 ns; Loc. = LAB_X30_Y19; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~33 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.868 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~37 23 COMB LAB_X30_Y19 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 9.868 ns; Loc. = LAB_X30_Y19; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~35 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.948 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~39 24 COMB LAB_X30_Y19 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 9.948 ns; Loc. = LAB_X30_Y19; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~37 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.028 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~41 25 COMB LAB_X30_Y19 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 10.028 ns; Loc. = LAB_X30_Y19; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~39 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.108 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~43 26 COMB LAB_X30_Y19 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 10.108 ns; Loc. = LAB_X30_Y19; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~41 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.188 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~45 27 COMB LAB_X30_Y19 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 10.188 ns; Loc. = LAB_X30_Y19; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~43 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~45 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.268 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~47 28 COMB LAB_X30_Y19 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 10.268 ns; Loc. = LAB_X30_Y19; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~45 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.348 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~49 29 COMB LAB_X30_Y19 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 10.348 ns; Loc. = LAB_X30_Y19; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~47 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~49 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.428 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~51 30 COMB LAB_X30_Y19 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 10.428 ns; Loc. = LAB_X30_Y19; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~49 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~51 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.508 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~53 31 COMB LAB_X30_Y19 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 10.508 ns; Loc. = LAB_X30_Y19; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~51 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~53 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 10.686 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~55 32 COMB LAB_X30_Y18 2 " "Info: 32: + IC(0.098 ns) + CELL(0.080 ns) = 10.686 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~53 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~55 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.766 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~57 33 COMB LAB_X30_Y18 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 10.766 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~55 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~57 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.846 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~59 34 COMB LAB_X30_Y18 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 10.846 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~57 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~59 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.926 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~61 35 COMB LAB_X30_Y18 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 10.926 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~59 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~61 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.006 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~63 36 COMB LAB_X30_Y18 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 11.006 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~61 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.086 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~65 37 COMB LAB_X30_Y18 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 11.086 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~63 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~65 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.166 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~67 38 COMB LAB_X30_Y18 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 11.166 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~65 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~67 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.246 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~69 39 COMB LAB_X30_Y18 2 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 11.246 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~67 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~69 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.326 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~71 40 COMB LAB_X30_Y18 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 11.326 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~69 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~71 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.406 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~73 41 COMB LAB_X30_Y18 2 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 11.406 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~71 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~73 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.486 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~75 42 COMB LAB_X30_Y18 2 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 11.486 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~75'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~73 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~75 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.566 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~77 43 COMB LAB_X30_Y18 2 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 11.566 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~75 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~77 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.646 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~79 44 COMB LAB_X30_Y18 2 " "Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 11.646 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~77 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~79 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.726 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~81 45 COMB LAB_X30_Y18 2 " "Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 11.726 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~81'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~79 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~81 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.806 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~83 46 COMB LAB_X30_Y18 2 " "Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 11.806 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~83'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~81 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~83 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.886 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~85 47 COMB LAB_X30_Y18 2 " "Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 11.886 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~85'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~83 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~85 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 12.064 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~87 48 COMB LAB_X30_Y17 2 " "Info: 48: + IC(0.098 ns) + CELL(0.080 ns) = 12.064 ns; Loc. = LAB_X30_Y17; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~87'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~85 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~87 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.144 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~89 49 COMB LAB_X30_Y17 2 " "Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 12.144 ns; Loc. = LAB_X30_Y17; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~89'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~87 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~89 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.224 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~91 50 COMB LAB_X30_Y17 2 " "Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 12.224 ns; Loc. = LAB_X30_Y17; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~91'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~89 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~91 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.304 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~93 51 COMB LAB_X30_Y17 2 " "Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 12.304 ns; Loc. = LAB_X30_Y17; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~91 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~93 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.384 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~95 52 COMB LAB_X30_Y17 2 " "Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 12.384 ns; Loc. = LAB_X30_Y17; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~95'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~93 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~95 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.464 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~97 53 COMB LAB_X30_Y17 2 " "Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 12.464 ns; Loc. = LAB_X30_Y17; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~97'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~95 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~97 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.544 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~99 54 COMB LAB_X30_Y17 2 " "Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 12.544 ns; Loc. = LAB_X30_Y17; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~99'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~97 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~99 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.624 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~101 55 COMB LAB_X30_Y17 2 " "Info: 55: + IC(0.000 ns) + CELL(0.080 ns) = 12.624 ns; Loc. = LAB_X30_Y17; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~101'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~99 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~101 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 13.082 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~102 56 COMB LAB_X30_Y17 2 " "Info: 56: + IC(0.000 ns) + CELL(0.458 ns) = 13.082 ns; Loc. = LAB_X30_Y17; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~102'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~101 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.322 ns) 14.953 ns mandelbrot:math\|Result~0 57 COMB LAB_X25_Y16 1 " "Info: 57: + IC(1.549 ns) + CELL(0.322 ns) = 14.953 ns; Loc. = LAB_X25_Y16; Fanout = 1; COMB Node = 'mandelbrot:math\|Result~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~102 mandelbrot:math|Result~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 15.629 ns mandelbrot:math\|Result~1 58 COMB LAB_X25_Y16 35 " "Info: 58: + IC(0.498 ns) + CELL(0.178 ns) = 15.629 ns; Loc. = LAB_X25_Y16; Fanout = 35; COMB Node = 'mandelbrot:math\|Result~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { mandelbrot:math|Result~0 mandelbrot:math|Result~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.521 ns) 16.918 ns mandelbrot:math\|Result~64 59 COMB LAB_X25_Y19 3 " "Info: 59: + IC(0.768 ns) + CELL(0.521 ns) = 16.918 ns; Loc. = LAB_X25_Y19; Fanout = 3; COMB Node = 'mandelbrot:math\|Result~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { mandelbrot:math|Result~1 mandelbrot:math|Result~64 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.517 ns) 18.524 ns mandelbrot:math\|Add0~9 60 COMB LAB_X25_Y16 2 " "Info: 60: + IC(1.089 ns) + CELL(0.517 ns) = 18.524 ns; Loc. = LAB_X25_Y16; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { mandelbrot:math|Result~64 mandelbrot:math|Add0~9 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.604 ns mandelbrot:math\|Add0~11 61 COMB LAB_X25_Y16 2 " "Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 18.604 ns; Loc. = LAB_X25_Y16; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~9 mandelbrot:math|Add0~11 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.684 ns mandelbrot:math\|Add0~13 62 COMB LAB_X25_Y16 2 " "Info: 62: + IC(0.000 ns) + CELL(0.080 ns) = 18.684 ns; Loc. = LAB_X25_Y16; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~11 mandelbrot:math|Add0~13 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.764 ns mandelbrot:math\|Add0~15 63 COMB LAB_X25_Y16 2 " "Info: 63: + IC(0.000 ns) + CELL(0.080 ns) = 18.764 ns; Loc. = LAB_X25_Y16; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~13 mandelbrot:math|Add0~15 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.844 ns mandelbrot:math\|Add0~17 64 COMB LAB_X25_Y16 2 " "Info: 64: + IC(0.000 ns) + CELL(0.080 ns) = 18.844 ns; Loc. = LAB_X25_Y16; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~15 mandelbrot:math|Add0~17 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.924 ns mandelbrot:math\|Add0~19 65 COMB LAB_X25_Y16 2 " "Info: 65: + IC(0.000 ns) + CELL(0.080 ns) = 18.924 ns; Loc. = LAB_X25_Y16; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~17 mandelbrot:math|Add0~19 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 19.480 ns mandelbrot:math\|Add0~20 66 COMB LAB_X25_Y15 2 " "Info: 66: + IC(0.098 ns) + CELL(0.458 ns) = 19.480 ns; Loc. = LAB_X25_Y15; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { mandelbrot:math|Add0~19 mandelbrot:math|Add0~20 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.517 ns) 21.070 ns mandelbrot:math\|Add1~21 67 COMB LAB_X26_Y16 2 " "Info: 67: + IC(1.073 ns) + CELL(0.517 ns) = 21.070 ns; Loc. = LAB_X26_Y16; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { mandelbrot:math|Add0~20 mandelbrot:math|Add1~21 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 21.248 ns mandelbrot:math\|Add1~23 68 COMB LAB_X26_Y15 2 " "Info: 68: + IC(0.098 ns) + CELL(0.080 ns) = 21.248 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { mandelbrot:math|Add1~21 mandelbrot:math|Add1~23 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.328 ns mandelbrot:math\|Add1~25 69 COMB LAB_X26_Y15 2 " "Info: 69: + IC(0.000 ns) + CELL(0.080 ns) = 21.328 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~23 mandelbrot:math|Add1~25 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.408 ns mandelbrot:math\|Add1~27 70 COMB LAB_X26_Y15 2 " "Info: 70: + IC(0.000 ns) + CELL(0.080 ns) = 21.408 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~25 mandelbrot:math|Add1~27 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.488 ns mandelbrot:math\|Add1~29 71 COMB LAB_X26_Y15 2 " "Info: 71: + IC(0.000 ns) + CELL(0.080 ns) = 21.488 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~27 mandelbrot:math|Add1~29 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.568 ns mandelbrot:math\|Add1~31 72 COMB LAB_X26_Y15 2 " "Info: 72: + IC(0.000 ns) + CELL(0.080 ns) = 21.568 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~29 mandelbrot:math|Add1~31 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.648 ns mandelbrot:math\|Add1~33 73 COMB LAB_X26_Y15 2 " "Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 21.648 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~31 mandelbrot:math|Add1~33 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.728 ns mandelbrot:math\|Add1~35 74 COMB LAB_X26_Y15 2 " "Info: 74: + IC(0.000 ns) + CELL(0.080 ns) = 21.728 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~33 mandelbrot:math|Add1~35 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.808 ns mandelbrot:math\|Add1~37 75 COMB LAB_X26_Y15 2 " "Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 21.808 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~35 mandelbrot:math|Add1~37 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.888 ns mandelbrot:math\|Add1~39 76 COMB LAB_X26_Y15 2 " "Info: 76: + IC(0.000 ns) + CELL(0.080 ns) = 21.888 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~37 mandelbrot:math|Add1~39 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.968 ns mandelbrot:math\|Add1~41 77 COMB LAB_X26_Y15 2 " "Info: 77: + IC(0.000 ns) + CELL(0.080 ns) = 21.968 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~39 mandelbrot:math|Add1~41 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.048 ns mandelbrot:math\|Add1~43 78 COMB LAB_X26_Y15 2 " "Info: 78: + IC(0.000 ns) + CELL(0.080 ns) = 22.048 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~41 mandelbrot:math|Add1~43 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.128 ns mandelbrot:math\|Add1~45 79 COMB LAB_X26_Y15 2 " "Info: 79: + IC(0.000 ns) + CELL(0.080 ns) = 22.128 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~43 mandelbrot:math|Add1~45 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.208 ns mandelbrot:math\|Add1~47 80 COMB LAB_X26_Y15 2 " "Info: 80: + IC(0.000 ns) + CELL(0.080 ns) = 22.208 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~45 mandelbrot:math|Add1~47 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.288 ns mandelbrot:math\|Add1~49 81 COMB LAB_X26_Y15 2 " "Info: 81: + IC(0.000 ns) + CELL(0.080 ns) = 22.288 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~47 mandelbrot:math|Add1~49 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.368 ns mandelbrot:math\|Add1~51 82 COMB LAB_X26_Y15 2 " "Info: 82: + IC(0.000 ns) + CELL(0.080 ns) = 22.368 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~49 mandelbrot:math|Add1~51 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.448 ns mandelbrot:math\|Add1~53 83 COMB LAB_X26_Y15 2 " "Info: 83: + IC(0.000 ns) + CELL(0.080 ns) = 22.448 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~51 mandelbrot:math|Add1~53 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 22.626 ns mandelbrot:math\|Add1~55 84 COMB LAB_X26_Y14 2 " "Info: 84: + IC(0.098 ns) + CELL(0.080 ns) = 22.626 ns; Loc. = LAB_X26_Y14; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { mandelbrot:math|Add1~53 mandelbrot:math|Add1~55 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.706 ns mandelbrot:math\|Add1~57 85 COMB LAB_X26_Y14 2 " "Info: 85: + IC(0.000 ns) + CELL(0.080 ns) = 22.706 ns; Loc. = LAB_X26_Y14; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~55 mandelbrot:math|Add1~57 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.786 ns mandelbrot:math\|Add1~59 86 COMB LAB_X26_Y14 2 " "Info: 86: + IC(0.000 ns) + CELL(0.080 ns) = 22.786 ns; Loc. = LAB_X26_Y14; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~57 mandelbrot:math|Add1~59 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.866 ns mandelbrot:math\|Add1~61 87 COMB LAB_X26_Y14 2 " "Info: 87: + IC(0.000 ns) + CELL(0.080 ns) = 22.866 ns; Loc. = LAB_X26_Y14; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~59 mandelbrot:math|Add1~61 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.946 ns mandelbrot:math\|Add1~63 88 COMB LAB_X26_Y14 2 " "Info: 88: + IC(0.000 ns) + CELL(0.080 ns) = 22.946 ns; Loc. = LAB_X26_Y14; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~61 mandelbrot:math|Add1~63 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.026 ns mandelbrot:math\|Add1~65 89 COMB LAB_X26_Y14 2 " "Info: 89: + IC(0.000 ns) + CELL(0.080 ns) = 23.026 ns; Loc. = LAB_X26_Y14; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~63 mandelbrot:math|Add1~65 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.106 ns mandelbrot:math\|Add1~67 90 COMB LAB_X26_Y14 2 " "Info: 90: + IC(0.000 ns) + CELL(0.080 ns) = 23.106 ns; Loc. = LAB_X26_Y14; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~65 mandelbrot:math|Add1~67 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.186 ns mandelbrot:math\|Add1~69 91 COMB LAB_X26_Y14 2 " "Info: 91: + IC(0.000 ns) + CELL(0.080 ns) = 23.186 ns; Loc. = LAB_X26_Y14; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~67 mandelbrot:math|Add1~69 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.266 ns mandelbrot:math\|Add1~71 92 COMB LAB_X26_Y14 2 " "Info: 92: + IC(0.000 ns) + CELL(0.080 ns) = 23.266 ns; Loc. = LAB_X26_Y14; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~69 mandelbrot:math|Add1~71 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.346 ns mandelbrot:math\|Add1~73 93 COMB LAB_X26_Y14 1 " "Info: 93: + IC(0.000 ns) + CELL(0.080 ns) = 23.346 ns; Loc. = LAB_X26_Y14; Fanout = 1; COMB Node = 'mandelbrot:math\|Add1~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~71 mandelbrot:math|Add1~73 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 23.804 ns mandelbrot:math\|Add1~74 94 COMB LAB_X26_Y14 36 " "Info: 94: + IC(0.000 ns) + CELL(0.458 ns) = 23.804 ns; Loc. = LAB_X26_Y14; Fanout = 36; COMB Node = 'mandelbrot:math\|Add1~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { mandelbrot:math|Add1~73 mandelbrot:math|Add1~74 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.545 ns) 25.094 ns mandelbrot:math\|x\[-32\]~34 95 COMB LAB_X27_Y17 1 " "Info: 95: + IC(0.745 ns) + CELL(0.545 ns) = 25.094 ns; Loc. = LAB_X27_Y17; Fanout = 1; COMB Node = 'mandelbrot:math\|x\[-32\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { mandelbrot:math|Add1~74 mandelbrot:math|x[-32]~34 } "NODE_NAME" } } { "mandelbrot.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/mandelbrot.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.096 ns) 26.236 ns mandelbrot:math\|x\[-32\] 96 REG LAB_X26_Y16 217 " "Info: 96: + IC(1.046 ns) + CELL(0.096 ns) = 26.236 ns; Loc. = LAB_X26_Y16; Fanout = 217; REG Node = 'mandelbrot:math\|x\[-32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { mandelbrot:math|x[-32]~34 mandelbrot:math|x[-32] } "NODE_NAME" } } { "mandelbrot.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/mandelbrot.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.881 ns ( 60.53 % ) " "Info: Total cell delay = 15.881 ns ( 60.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.355 ns ( 39.47 % ) " "Info: Total interconnect delay = 10.355 ns ( 39.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.236 ns" { mandelbrot:math|x[-32] mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_out6 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[0]~1 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[1]~2 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~3 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~5 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~7 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~9 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~11 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~13 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~15 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~17 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~19 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~21 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~23 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~25 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~27 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~29 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~31 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~33 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~35 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~37 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~39 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~41 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~43 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~45 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~47 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~49 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~51 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~53 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~55 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~57 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~59 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~61 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~63 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~65 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~67 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~69 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~71 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~73 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~75 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~77 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~79 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~81 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~83 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~85 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~87 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~89 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~91 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~93 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~95 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~97 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~99 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~101 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~102 mandelbrot:math|Result~0 mandelbrot:math|Result~1 mandelbrot:math|Result~64 mandelbrot:math|Add0~9 mandelbrot:math|Add0~11 mandelbrot:math|Add0~13 mandelbrot:math|Add0~15 mandelbrot:math|Add0~17 mandelbrot:math|Add0~19 mandelbrot:math|Add0~20 mandelbrot:math|Add1~21 mandelbrot:math|Add1~23 mandelbrot:math|Add1~25 mandelbrot:math|Add1~27 mandelbrot:math|Add1~29 mandelbrot:math|Add1~31 mandelbrot:math|Add1~33 mandelbrot:math|Add1~35 mandelbrot:math|Add1~37 mandelbrot:math|Add1~39 mandelbrot:math|Add1~41 mandelbrot:math|Add1~43 mandelbrot:math|Add1~45 mandelbrot:math|Add1~47 mandelbrot:math|Add1~49 mandelbrot:math|Add1~51 mandelbrot:math|Add1~53 mandelbrot:math|Add1~55 mandelbrot:math|Add1~57 mandelbrot:math|Add1~59 mandelbrot:math|Add1~61 mandelbrot:math|Add1~63 mandelbrot:math|Add1~65 mandelbrot:math|Add1~67 mandelbrot:math|Add1~69 mandelbrot:math|Add1~71 mandelbrot:math|Add1~73 mandelbrot:math|Add1~74 mandelbrot:math|x[-32]~34 mandelbrot:math|x[-32] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 13% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "65 " "Warning: Found 65 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Info: Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Info: Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Info: Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Info: Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Info: Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Info: Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Info: Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Info: Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Info: Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Info: Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Info: Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Info: Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Info: Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Info: Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Info: Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Info: Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Info: Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Info: Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Info: Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Info: Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Info: Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Info: Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Info: Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Info: Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Info: Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Info: Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Info: Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Info: Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Info: Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Info: Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Info: Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Info: Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Info: Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Info: Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Info: Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Info: Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Info: Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 346 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 346 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 24 20:20:07 2015 " "Info: Processing ended: Wed Jun 24 20:20:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 24 20:20:08 2015 " "Info: Processing started: Wed Jun 24 20:20:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fractal -c fractal " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off fractal -c fractal" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 24 20:20:09 2015 " "Info: Processing ended: Wed Jun 24 20:20:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 24 20:20:10 2015 " "Info: Processing started: Wed Jun 24 20:20:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fractal -c fractal --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fractal -c fractal --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_24\[0\] " "Info: Assuming node \"CLOCK_24\[0\]\" is an undefined clock" {  } { { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_24\[0\] register mandelbrot:math\|x\[-32\] register mandelbrot:math\|x\[-32\] 38.1 MHz 26.25 ns Internal " "Info: Clock \"CLOCK_24\[0\]\" has Internal fmax of 38.1 MHz between source register \"mandelbrot:math\|x\[-32\]\" and destination register \"mandelbrot:math\|x\[-32\]\" (period= 26.25 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.011 ns + Longest register register " "Info: + Longest register to register delay is 26.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mandelbrot:math\|x\[-32\] 1 REG LCFF_X26_Y16_N1 217 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y16_N1; Fanout = 217; REG Node = 'mandelbrot:math\|x\[-32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mandelbrot:math|x[-32] } "NODE_NAME" } } { "mandelbrot.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/mandelbrot.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(3.615 ns) 4.873 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|mac_mult3 2 COMB DSPMULT_X28_Y19_N0 1 " "Info: 2: + IC(1.258 ns) + CELL(3.615 ns) = 4.873 ns; Loc. = DSPMULT_X28_Y19_N0; Fanout = 1; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|mac_mult3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.873 ns" { mandelbrot:math|x[-32] mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.304 ns) 5.177 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|mac_out4 3 COMB DSPOUT_X28_Y19_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.304 ns) = 5.177 ns; Loc. = DSPOUT_X28_Y19_N2; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|mac_out4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_out4 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.495 ns) 6.762 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[0\]~1 4 COMB LCCOMB_X29_Y20_N10 2 " "Info: 4: + IC(1.090 ns) + CELL(0.495 ns) = 6.762 ns; Loc. = LCCOMB_X29_Y20_N10; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_out4 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[0]~1 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.842 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[1\]~3 5 COMB LCCOMB_X29_Y20_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 6.842 ns; Loc. = LCCOMB_X29_Y20_N12; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[0]~1 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[1]~3 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 7.016 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[2\]~5 6 COMB LCCOMB_X29_Y20_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.174 ns) = 7.016 ns; Loc. = LCCOMB_X29_Y20_N14; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[2\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[1]~3 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[2]~5 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.096 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[3\]~7 7 COMB LCCOMB_X29_Y20_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 7.096 ns; Loc. = LCCOMB_X29_Y20_N16; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[3\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[2]~5 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[3]~7 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.176 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[4\]~9 8 COMB LCCOMB_X29_Y20_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 7.176 ns; Loc. = LCCOMB_X29_Y20_N18; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[4\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[3]~7 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[4]~9 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.256 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[5\]~11 9 COMB LCCOMB_X29_Y20_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 7.256 ns; Loc. = LCCOMB_X29_Y20_N20; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[5\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[4]~9 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[5]~11 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.336 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[6\]~13 10 COMB LCCOMB_X29_Y20_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 7.336 ns; Loc. = LCCOMB_X29_Y20_N22; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[6\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[5]~11 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[6]~13 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.416 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[7\]~15 11 COMB LCCOMB_X29_Y20_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 7.416 ns; Loc. = LCCOMB_X29_Y20_N24; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[7\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[6]~13 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[7]~15 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.496 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[8\]~17 12 COMB LCCOMB_X29_Y20_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 7.496 ns; Loc. = LCCOMB_X29_Y20_N26; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[8\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[7]~15 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[8]~17 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.576 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[9\]~19 13 COMB LCCOMB_X29_Y20_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 7.576 ns; Loc. = LCCOMB_X29_Y20_N28; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[9\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[8]~17 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[9]~19 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 7.737 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[10\]~21 14 COMB LCCOMB_X29_Y20_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.161 ns) = 7.737 ns; Loc. = LCCOMB_X29_Y20_N30; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[10\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[9]~19 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[10]~21 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.817 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[11\]~23 15 COMB LCCOMB_X29_Y19_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 7.817 ns; Loc. = LCCOMB_X29_Y19_N0; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[11\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[10]~21 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[11]~23 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.897 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[12\]~25 16 COMB LCCOMB_X29_Y19_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 7.897 ns; Loc. = LCCOMB_X29_Y19_N2; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[12\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[11]~23 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[12]~25 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.977 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[13\]~27 17 COMB LCCOMB_X29_Y19_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 7.977 ns; Loc. = LCCOMB_X29_Y19_N4; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[13\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[12]~25 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[13]~27 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.057 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[14\]~29 18 COMB LCCOMB_X29_Y19_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 8.057 ns; Loc. = LCCOMB_X29_Y19_N6; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[14\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[13]~27 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[14]~29 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.515 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[15\]~30 19 COMB LCCOMB_X29_Y19_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.458 ns) = 8.515 ns; Loc. = LCCOMB_X29_Y19_N8; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|add9_result\[15\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[14]~29 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[15]~30 } "NODE_NAME" } } { "db/mult_p1t.tdf" "" { Text "C:/Users/ra138889/Desktop/projeto/db/mult_p1t.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.517 ns) 9.588 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~31 20 COMB LCCOMB_X30_Y19_N8 2 " "Info: 20: + IC(0.556 ns) + CELL(0.517 ns) = 9.588 ns; Loc. = LCCOMB_X30_Y19_N8; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[15]~30 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~31 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.668 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~33 21 COMB LCCOMB_X30_Y19_N10 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 9.668 ns; Loc. = LCCOMB_X30_Y19_N10; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~31 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.748 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~35 22 COMB LCCOMB_X30_Y19_N12 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 9.748 ns; Loc. = LCCOMB_X30_Y19_N12; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~33 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 9.922 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~37 23 COMB LCCOMB_X30_Y19_N14 2 " "Info: 23: + IC(0.000 ns) + CELL(0.174 ns) = 9.922 ns; Loc. = LCCOMB_X30_Y19_N14; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~35 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.002 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~39 24 COMB LCCOMB_X30_Y19_N16 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 10.002 ns; Loc. = LCCOMB_X30_Y19_N16; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~37 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.082 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~41 25 COMB LCCOMB_X30_Y19_N18 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 10.082 ns; Loc. = LCCOMB_X30_Y19_N18; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~39 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.162 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~43 26 COMB LCCOMB_X30_Y19_N20 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 10.162 ns; Loc. = LCCOMB_X30_Y19_N20; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~41 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.242 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~45 27 COMB LCCOMB_X30_Y19_N22 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 10.242 ns; Loc. = LCCOMB_X30_Y19_N22; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~43 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~45 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.322 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~47 28 COMB LCCOMB_X30_Y19_N24 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 10.322 ns; Loc. = LCCOMB_X30_Y19_N24; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~45 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.402 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~49 29 COMB LCCOMB_X30_Y19_N26 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 10.402 ns; Loc. = LCCOMB_X30_Y19_N26; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~47 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~49 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.482 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~51 30 COMB LCCOMB_X30_Y19_N28 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 10.482 ns; Loc. = LCCOMB_X30_Y19_N28; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~49 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~51 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 10.643 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~53 31 COMB LCCOMB_X30_Y19_N30 2 " "Info: 31: + IC(0.000 ns) + CELL(0.161 ns) = 10.643 ns; Loc. = LCCOMB_X30_Y19_N30; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~51 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~53 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.723 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~55 32 COMB LCCOMB_X30_Y18_N0 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 10.723 ns; Loc. = LCCOMB_X30_Y18_N0; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~53 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~55 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.803 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~57 33 COMB LCCOMB_X30_Y18_N2 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 10.803 ns; Loc. = LCCOMB_X30_Y18_N2; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~55 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~57 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.883 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~59 34 COMB LCCOMB_X30_Y18_N4 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 10.883 ns; Loc. = LCCOMB_X30_Y18_N4; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~57 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~59 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.963 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~61 35 COMB LCCOMB_X30_Y18_N6 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 10.963 ns; Loc. = LCCOMB_X30_Y18_N6; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~59 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~61 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.043 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~63 36 COMB LCCOMB_X30_Y18_N8 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 11.043 ns; Loc. = LCCOMB_X30_Y18_N8; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~61 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.123 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~65 37 COMB LCCOMB_X30_Y18_N10 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 11.123 ns; Loc. = LCCOMB_X30_Y18_N10; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~63 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~65 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.203 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~67 38 COMB LCCOMB_X30_Y18_N12 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 11.203 ns; Loc. = LCCOMB_X30_Y18_N12; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~65 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~67 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 11.377 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~69 39 COMB LCCOMB_X30_Y18_N14 2 " "Info: 39: + IC(0.000 ns) + CELL(0.174 ns) = 11.377 ns; Loc. = LCCOMB_X30_Y18_N14; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~67 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~69 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.457 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~71 40 COMB LCCOMB_X30_Y18_N16 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 11.457 ns; Loc. = LCCOMB_X30_Y18_N16; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~69 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~71 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.537 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~73 41 COMB LCCOMB_X30_Y18_N18 2 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 11.537 ns; Loc. = LCCOMB_X30_Y18_N18; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~71 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~73 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.617 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~75 42 COMB LCCOMB_X30_Y18_N20 2 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 11.617 ns; Loc. = LCCOMB_X30_Y18_N20; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~75'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~73 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~75 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.697 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~77 43 COMB LCCOMB_X30_Y18_N22 2 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 11.697 ns; Loc. = LCCOMB_X30_Y18_N22; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~75 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~77 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.777 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~79 44 COMB LCCOMB_X30_Y18_N24 2 " "Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 11.777 ns; Loc. = LCCOMB_X30_Y18_N24; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~77 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~79 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.857 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~81 45 COMB LCCOMB_X30_Y18_N26 2 " "Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 11.857 ns; Loc. = LCCOMB_X30_Y18_N26; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~81'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~79 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~81 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.937 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~83 46 COMB LCCOMB_X30_Y18_N28 2 " "Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 11.937 ns; Loc. = LCCOMB_X30_Y18_N28; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~83'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~81 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~83 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 12.098 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~85 47 COMB LCCOMB_X30_Y18_N30 2 " "Info: 47: + IC(0.000 ns) + CELL(0.161 ns) = 12.098 ns; Loc. = LCCOMB_X30_Y18_N30; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~85'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~83 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~85 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.178 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~87 48 COMB LCCOMB_X30_Y17_N0 2 " "Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 12.178 ns; Loc. = LCCOMB_X30_Y17_N0; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~87'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~85 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~87 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.258 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~89 49 COMB LCCOMB_X30_Y17_N2 2 " "Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 12.258 ns; Loc. = LCCOMB_X30_Y17_N2; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~89'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~87 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~89 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.338 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~91 50 COMB LCCOMB_X30_Y17_N4 2 " "Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 12.338 ns; Loc. = LCCOMB_X30_Y17_N4; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~91'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~89 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~91 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.418 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~93 51 COMB LCCOMB_X30_Y17_N6 2 " "Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 12.418 ns; Loc. = LCCOMB_X30_Y17_N6; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~91 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~93 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.498 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~95 52 COMB LCCOMB_X30_Y17_N8 2 " "Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 12.498 ns; Loc. = LCCOMB_X30_Y17_N8; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~95'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~93 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~95 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.578 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~97 53 COMB LCCOMB_X30_Y17_N10 2 " "Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 12.578 ns; Loc. = LCCOMB_X30_Y17_N10; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~97'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~95 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~97 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.658 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~99 54 COMB LCCOMB_X30_Y17_N12 2 " "Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 12.658 ns; Loc. = LCCOMB_X30_Y17_N12; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~99'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~97 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~99 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 12.832 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~101 55 COMB LCCOMB_X30_Y17_N14 2 " "Info: 55: + IC(0.000 ns) + CELL(0.174 ns) = 12.832 ns; Loc. = LCCOMB_X30_Y17_N14; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~101'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~99 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~101 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 13.290 ns mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~102 56 COMB LCCOMB_X30_Y17_N16 2 " "Info: 56: + IC(0.000 ns) + CELL(0.458 ns) = 13.290 ns; Loc. = LCCOMB_X30_Y17_N16; Fanout = 2; COMB Node = 'mandelbrot:math\|lpm_mult:Mult0\|mult_p1t:auto_generated\|op_1~102'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~101 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.513 ns) 14.932 ns mandelbrot:math\|Result~0 57 COMB LCCOMB_X25_Y16_N0 1 " "Info: 57: + IC(1.129 ns) + CELL(0.513 ns) = 14.932 ns; Loc. = LCCOMB_X25_Y16_N0; Fanout = 1; COMB Node = 'mandelbrot:math\|Result~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~102 mandelbrot:math|Result~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.178 ns) 15.395 ns mandelbrot:math\|Result~1 58 COMB LCCOMB_X25_Y16_N10 35 " "Info: 58: + IC(0.285 ns) + CELL(0.178 ns) = 15.395 ns; Loc. = LCCOMB_X25_Y16_N10; Fanout = 35; COMB Node = 'mandelbrot:math\|Result~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { mandelbrot:math|Result~0 mandelbrot:math|Result~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.178 ns) 16.505 ns mandelbrot:math\|Result~64 59 COMB LCCOMB_X25_Y19_N6 3 " "Info: 59: + IC(0.932 ns) + CELL(0.178 ns) = 16.505 ns; Loc. = LCCOMB_X25_Y19_N6; Fanout = 3; COMB Node = 'mandelbrot:math\|Result~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { mandelbrot:math|Result~1 mandelbrot:math|Result~64 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.517 ns) 18.104 ns mandelbrot:math\|Add0~9 60 COMB LCCOMB_X25_Y16_N20 2 " "Info: 60: + IC(1.082 ns) + CELL(0.517 ns) = 18.104 ns; Loc. = LCCOMB_X25_Y16_N20; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { mandelbrot:math|Result~64 mandelbrot:math|Add0~9 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.184 ns mandelbrot:math\|Add0~11 61 COMB LCCOMB_X25_Y16_N22 2 " "Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 18.184 ns; Loc. = LCCOMB_X25_Y16_N22; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~9 mandelbrot:math|Add0~11 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.264 ns mandelbrot:math\|Add0~13 62 COMB LCCOMB_X25_Y16_N24 2 " "Info: 62: + IC(0.000 ns) + CELL(0.080 ns) = 18.264 ns; Loc. = LCCOMB_X25_Y16_N24; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~11 mandelbrot:math|Add0~13 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.344 ns mandelbrot:math\|Add0~15 63 COMB LCCOMB_X25_Y16_N26 2 " "Info: 63: + IC(0.000 ns) + CELL(0.080 ns) = 18.344 ns; Loc. = LCCOMB_X25_Y16_N26; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~13 mandelbrot:math|Add0~15 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.424 ns mandelbrot:math\|Add0~17 64 COMB LCCOMB_X25_Y16_N28 2 " "Info: 64: + IC(0.000 ns) + CELL(0.080 ns) = 18.424 ns; Loc. = LCCOMB_X25_Y16_N28; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~15 mandelbrot:math|Add0~17 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 18.585 ns mandelbrot:math\|Add0~19 65 COMB LCCOMB_X25_Y16_N30 2 " "Info: 65: + IC(0.000 ns) + CELL(0.161 ns) = 18.585 ns; Loc. = LCCOMB_X25_Y16_N30; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { mandelbrot:math|Add0~17 mandelbrot:math|Add0~19 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.665 ns mandelbrot:math\|Add0~21 66 COMB LCCOMB_X25_Y15_N0 2 " "Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 18.665 ns; Loc. = LCCOMB_X25_Y15_N0; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~19 mandelbrot:math|Add0~21 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.745 ns mandelbrot:math\|Add0~23 67 COMB LCCOMB_X25_Y15_N2 2 " "Info: 67: + IC(0.000 ns) + CELL(0.080 ns) = 18.745 ns; Loc. = LCCOMB_X25_Y15_N2; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~21 mandelbrot:math|Add0~23 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.825 ns mandelbrot:math\|Add0~25 68 COMB LCCOMB_X25_Y15_N4 2 " "Info: 68: + IC(0.000 ns) + CELL(0.080 ns) = 18.825 ns; Loc. = LCCOMB_X25_Y15_N4; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~23 mandelbrot:math|Add0~25 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.905 ns mandelbrot:math\|Add0~27 69 COMB LCCOMB_X25_Y15_N6 2 " "Info: 69: + IC(0.000 ns) + CELL(0.080 ns) = 18.905 ns; Loc. = LCCOMB_X25_Y15_N6; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~25 mandelbrot:math|Add0~27 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.985 ns mandelbrot:math\|Add0~29 70 COMB LCCOMB_X25_Y15_N8 2 " "Info: 70: + IC(0.000 ns) + CELL(0.080 ns) = 18.985 ns; Loc. = LCCOMB_X25_Y15_N8; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~27 mandelbrot:math|Add0~29 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.065 ns mandelbrot:math\|Add0~31 71 COMB LCCOMB_X25_Y15_N10 2 " "Info: 71: + IC(0.000 ns) + CELL(0.080 ns) = 19.065 ns; Loc. = LCCOMB_X25_Y15_N10; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~29 mandelbrot:math|Add0~31 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.145 ns mandelbrot:math\|Add0~33 72 COMB LCCOMB_X25_Y15_N12 2 " "Info: 72: + IC(0.000 ns) + CELL(0.080 ns) = 19.145 ns; Loc. = LCCOMB_X25_Y15_N12; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~31 mandelbrot:math|Add0~33 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 19.319 ns mandelbrot:math\|Add0~35 73 COMB LCCOMB_X25_Y15_N14 2 " "Info: 73: + IC(0.000 ns) + CELL(0.174 ns) = 19.319 ns; Loc. = LCCOMB_X25_Y15_N14; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { mandelbrot:math|Add0~33 mandelbrot:math|Add0~35 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.399 ns mandelbrot:math\|Add0~37 74 COMB LCCOMB_X25_Y15_N16 2 " "Info: 74: + IC(0.000 ns) + CELL(0.080 ns) = 19.399 ns; Loc. = LCCOMB_X25_Y15_N16; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~35 mandelbrot:math|Add0~37 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.479 ns mandelbrot:math\|Add0~39 75 COMB LCCOMB_X25_Y15_N18 2 " "Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 19.479 ns; Loc. = LCCOMB_X25_Y15_N18; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~37 mandelbrot:math|Add0~39 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.559 ns mandelbrot:math\|Add0~41 76 COMB LCCOMB_X25_Y15_N20 2 " "Info: 76: + IC(0.000 ns) + CELL(0.080 ns) = 19.559 ns; Loc. = LCCOMB_X25_Y15_N20; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~39 mandelbrot:math|Add0~41 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.639 ns mandelbrot:math\|Add0~43 77 COMB LCCOMB_X25_Y15_N22 2 " "Info: 77: + IC(0.000 ns) + CELL(0.080 ns) = 19.639 ns; Loc. = LCCOMB_X25_Y15_N22; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~41 mandelbrot:math|Add0~43 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.719 ns mandelbrot:math\|Add0~45 78 COMB LCCOMB_X25_Y15_N24 2 " "Info: 78: + IC(0.000 ns) + CELL(0.080 ns) = 19.719 ns; Loc. = LCCOMB_X25_Y15_N24; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~43 mandelbrot:math|Add0~45 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.799 ns mandelbrot:math\|Add0~47 79 COMB LCCOMB_X25_Y15_N26 2 " "Info: 79: + IC(0.000 ns) + CELL(0.080 ns) = 19.799 ns; Loc. = LCCOMB_X25_Y15_N26; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~45 mandelbrot:math|Add0~47 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.879 ns mandelbrot:math\|Add0~49 80 COMB LCCOMB_X25_Y15_N28 2 " "Info: 80: + IC(0.000 ns) + CELL(0.080 ns) = 19.879 ns; Loc. = LCCOMB_X25_Y15_N28; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add0~47 mandelbrot:math|Add0~49 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 20.040 ns mandelbrot:math\|Add0~51 81 COMB LCCOMB_X25_Y15_N30 2 " "Info: 81: + IC(0.000 ns) + CELL(0.161 ns) = 20.040 ns; Loc. = LCCOMB_X25_Y15_N30; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { mandelbrot:math|Add0~49 mandelbrot:math|Add0~51 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 20.498 ns mandelbrot:math\|Add0~52 82 COMB LCCOMB_X25_Y14_N0 2 " "Info: 82: + IC(0.000 ns) + CELL(0.458 ns) = 20.498 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 2; COMB Node = 'mandelbrot:math\|Add0~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { mandelbrot:math|Add0~51 mandelbrot:math|Add0~52 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2480 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.609 ns) 21.976 ns mandelbrot:math\|Add1~53 83 COMB LCCOMB_X26_Y15_N30 2 " "Info: 83: + IC(0.869 ns) + CELL(0.609 ns) = 21.976 ns; Loc. = LCCOMB_X26_Y15_N30; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { mandelbrot:math|Add0~52 mandelbrot:math|Add1~53 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.056 ns mandelbrot:math\|Add1~55 84 COMB LCCOMB_X26_Y14_N0 2 " "Info: 84: + IC(0.000 ns) + CELL(0.080 ns) = 22.056 ns; Loc. = LCCOMB_X26_Y14_N0; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~53 mandelbrot:math|Add1~55 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.136 ns mandelbrot:math\|Add1~57 85 COMB LCCOMB_X26_Y14_N2 2 " "Info: 85: + IC(0.000 ns) + CELL(0.080 ns) = 22.136 ns; Loc. = LCCOMB_X26_Y14_N2; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~55 mandelbrot:math|Add1~57 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.216 ns mandelbrot:math\|Add1~59 86 COMB LCCOMB_X26_Y14_N4 2 " "Info: 86: + IC(0.000 ns) + CELL(0.080 ns) = 22.216 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~57 mandelbrot:math|Add1~59 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.296 ns mandelbrot:math\|Add1~61 87 COMB LCCOMB_X26_Y14_N6 2 " "Info: 87: + IC(0.000 ns) + CELL(0.080 ns) = 22.296 ns; Loc. = LCCOMB_X26_Y14_N6; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~59 mandelbrot:math|Add1~61 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.376 ns mandelbrot:math\|Add1~63 88 COMB LCCOMB_X26_Y14_N8 2 " "Info: 88: + IC(0.000 ns) + CELL(0.080 ns) = 22.376 ns; Loc. = LCCOMB_X26_Y14_N8; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~61 mandelbrot:math|Add1~63 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.456 ns mandelbrot:math\|Add1~65 89 COMB LCCOMB_X26_Y14_N10 2 " "Info: 89: + IC(0.000 ns) + CELL(0.080 ns) = 22.456 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~63 mandelbrot:math|Add1~65 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.536 ns mandelbrot:math\|Add1~67 90 COMB LCCOMB_X26_Y14_N12 2 " "Info: 90: + IC(0.000 ns) + CELL(0.080 ns) = 22.536 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~65 mandelbrot:math|Add1~67 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 22.710 ns mandelbrot:math\|Add1~69 91 COMB LCCOMB_X26_Y14_N14 2 " "Info: 91: + IC(0.000 ns) + CELL(0.174 ns) = 22.710 ns; Loc. = LCCOMB_X26_Y14_N14; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { mandelbrot:math|Add1~67 mandelbrot:math|Add1~69 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.790 ns mandelbrot:math\|Add1~71 92 COMB LCCOMB_X26_Y14_N16 2 " "Info: 92: + IC(0.000 ns) + CELL(0.080 ns) = 22.790 ns; Loc. = LCCOMB_X26_Y14_N16; Fanout = 2; COMB Node = 'mandelbrot:math\|Add1~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~69 mandelbrot:math|Add1~71 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.870 ns mandelbrot:math\|Add1~73 93 COMB LCCOMB_X26_Y14_N18 1 " "Info: 93: + IC(0.000 ns) + CELL(0.080 ns) = 22.870 ns; Loc. = LCCOMB_X26_Y14_N18; Fanout = 1; COMB Node = 'mandelbrot:math\|Add1~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { mandelbrot:math|Add1~71 mandelbrot:math|Add1~73 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 23.328 ns mandelbrot:math\|Add1~74 94 COMB LCCOMB_X26_Y14_N20 36 " "Info: 94: + IC(0.000 ns) + CELL(0.458 ns) = 23.328 ns; Loc. = LCCOMB_X26_Y14_N20; Fanout = 36; COMB Node = 'mandelbrot:math\|Add1~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { mandelbrot:math|Add1~73 mandelbrot:math|Add1~74 } "NODE_NAME" } } { "fixed_pkg_c.vhdl" "" { Text "C:/Users/ra138889/Desktop/projeto/fixed_pkg_c.vhdl" 2433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.545 ns) 24.879 ns mandelbrot:math\|x\[-32\]~34 95 COMB LCCOMB_X27_Y17_N8 1 " "Info: 95: + IC(1.006 ns) + CELL(0.545 ns) = 24.879 ns; Loc. = LCCOMB_X27_Y17_N8; Fanout = 1; COMB Node = 'mandelbrot:math\|x\[-32\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { mandelbrot:math|Add1~74 mandelbrot:math|x[-32]~34 } "NODE_NAME" } } { "mandelbrot.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/mandelbrot.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.178 ns) 25.915 ns mandelbrot:math\|x\[-32\]~feeder 96 COMB LCCOMB_X26_Y16_N0 1 " "Info: 96: + IC(0.858 ns) + CELL(0.178 ns) = 25.915 ns; Loc. = LCCOMB_X26_Y16_N0; Fanout = 1; COMB Node = 'mandelbrot:math\|x\[-32\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { mandelbrot:math|x[-32]~34 mandelbrot:math|x[-32]~feeder } "NODE_NAME" } } { "mandelbrot.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/mandelbrot.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 26.011 ns mandelbrot:math\|x\[-32\] 97 REG LCFF_X26_Y16_N1 217 " "Info: 97: + IC(0.000 ns) + CELL(0.096 ns) = 26.011 ns; Loc. = LCFF_X26_Y16_N1; Fanout = 217; REG Node = 'mandelbrot:math\|x\[-32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { mandelbrot:math|x[-32]~feeder mandelbrot:math|x[-32] } "NODE_NAME" } } { "mandelbrot.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/mandelbrot.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.946 ns ( 65.15 % ) " "Info: Total cell delay = 16.946 ns ( 65.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.065 ns ( 34.85 % ) " "Info: Total interconnect delay = 9.065 ns ( 34.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.011 ns" { mandelbrot:math|x[-32] mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_out4 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[0]~1 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[1]~3 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[2]~5 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[3]~7 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[4]~9 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[5]~11 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[6]~13 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[7]~15 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[8]~17 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[9]~19 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[10]~21 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[11]~23 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[12]~25 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[13]~27 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[14]~29 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[15]~30 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~31 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~33 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~35 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~37 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~39 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~41 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~43 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~45 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~47 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~49 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~51 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~53 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~55 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~57 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~59 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~61 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~63 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~65 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~67 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~69 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~71 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~73 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~75 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~77 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~79 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~81 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~83 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~85 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~87 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~89 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~91 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~93 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~95 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~97 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~99 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~101 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~102 mandelbrot:math|Result~0 mandelbrot:math|Result~1 mandelbrot:math|Result~64 mandelbrot:math|Add0~9 mandelbrot:math|Add0~11 mandelbrot:math|Add0~13 mandelbrot:math|Add0~15 mandelbrot:math|Add0~17 mandelbrot:math|Add0~19 mandelbrot:math|Add0~21 mandelbrot:math|Add0~23 mandelbrot:math|Add0~25 mandelbrot:math|Add0~27 mandelbrot:math|Add0~29 mandelbrot:math|Add0~31 mandelbrot:math|Add0~33 mandelbrot:math|Add0~35 mandelbrot:math|Add0~37 mandelbrot:math|Add0~39 mandelbrot:math|Add0~41 mandelbrot:math|Add0~43 mandelbrot:math|Add0~45 mandelbrot:math|Add0~47 mandelbrot:math|Add0~49 mandelbrot:math|Add0~51 mandelbrot:math|Add0~52 mandelbrot:math|Add1~53 mandelbrot:math|Add1~55 mandelbrot:math|Add1~57 mandelbrot:math|Add1~59 mandelbrot:math|Add1~61 mandelbrot:math|Add1~63 mandelbrot:math|Add1~65 mandelbrot:math|Add1~67 mandelbrot:math|Add1~69 mandelbrot:math|Add1~71 mandelbrot:math|Add1~73 mandelbrot:math|Add1~74 mandelbrot:math|x[-32]~34 mandelbrot:math|x[-32]~feeder mandelbrot:math|x[-32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "26.011 ns" { mandelbrot:math|x[-32] {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_out4 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[0]~1 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[1]~3 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[2]~5 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[3]~7 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[4]~9 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[5]~11 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[6]~13 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[7]~15 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[8]~17 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[9]~19 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[10]~21 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[11]~23 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[12]~25 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[13]~27 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[14]~29 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[15]~30 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~31 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~33 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~35 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~37 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~39 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~41 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~43 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~45 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~47 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~49 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~51 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~53 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~55 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~57 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~59 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~61 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~63 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~65 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~67 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~69 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~71 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~73 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~75 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~77 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~79 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~81 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~83 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~85 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~87 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~89 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~91 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~93 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~95 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~97 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~99 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~101 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~102 {} mandelbrot:math|Result~0 {} mandelbrot:math|Result~1 {} mandelbrot:math|Result~64 {} mandelbrot:math|Add0~9 {} mandelbrot:math|Add0~11 {} mandelbrot:math|Add0~13 {} mandelbrot:math|Add0~15 {} mandelbrot:math|Add0~17 {} mandelbrot:math|Add0~19 {} mandelbrot:math|Add0~21 {} mandelbrot:math|Add0~23 {} mandelbrot:math|Add0~25 {} mandelbrot:math|Add0~27 {} mandelbrot:math|Add0~29 {} mandelbrot:math|Add0~31 {} mandelbrot:math|Add0~33 {} mandelbrot:math|Add0~35 {} mandelbrot:math|Add0~37 {} mandelbrot:math|Add0~39 {} mandelbrot:math|Add0~41 {} mandelbrot:math|Add0~43 {} mandelbrot:math|Add0~45 {} mandelbrot:math|Add0~47 {} mandelbrot:math|Add0~49 {} mandelbrot:math|Add0~51 {} mandelbrot:math|Add0~52 {} mandelbrot:math|Add1~53 {} mandelbrot:math|Add1~55 {} mandelbrot:math|Add1~57 {} mandelbrot:math|Add1~59 {} mandelbrot:math|Add1~61 {} mandelbrot:math|Add1~63 {} mandelbrot:math|Add1~65 {} mandelbrot:math|Add1~67 {} mandelbrot:math|Add1~69 {} mandelbrot:math|Add1~71 {} mandelbrot:math|Add1~73 {} mandelbrot:math|Add1~74 {} mandelbrot:math|x[-32]~34 {} mandelbrot:math|x[-32]~feeder {} mandelbrot:math|x[-32] {} } { 0.000ns 1.258ns 0.000ns 1.090ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.556ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.129ns 0.285ns 0.932ns 1.082ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.869ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.006ns 0.858ns 0.000ns } { 0.000ns 3.615ns 0.304ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.513ns 0.178ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.545ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_24\[0\] destination 2.847 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_24\[0\]\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_24\[0\] 1 CLK PIN_B12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'CLOCK_24\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_24\[0\]~clkctrl 2 COMB CLKCTRL_G10 1010 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G10; Fanout = 1010; COMB Node = 'CLOCK_24\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl } "NODE_NAME" } } { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns mandelbrot:math\|x\[-32\] 3 REG LCFF_X26_Y16_N1 217 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X26_Y16_N1; Fanout = 217; REG Node = 'mandelbrot:math\|x\[-32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { CLOCK_24[0]~clkctrl mandelbrot:math|x[-32] } "NODE_NAME" } } { "mandelbrot.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/mandelbrot.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl mandelbrot:math|x[-32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} CLOCK_24[0]~clkctrl {} mandelbrot:math|x[-32] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_24\[0\] source 2.847 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_24\[0\]\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_24\[0\] 1 CLK PIN_B12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'CLOCK_24\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_24\[0\]~clkctrl 2 COMB CLKCTRL_G10 1010 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G10; Fanout = 1010; COMB Node = 'CLOCK_24\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl } "NODE_NAME" } } { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns mandelbrot:math\|x\[-32\] 3 REG LCFF_X26_Y16_N1 217 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X26_Y16_N1; Fanout = 217; REG Node = 'mandelbrot:math\|x\[-32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { CLOCK_24[0]~clkctrl mandelbrot:math|x[-32] } "NODE_NAME" } } { "mandelbrot.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/mandelbrot.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl mandelbrot:math|x[-32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} CLOCK_24[0]~clkctrl {} mandelbrot:math|x[-32] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl mandelbrot:math|x[-32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} CLOCK_24[0]~clkctrl {} mandelbrot:math|x[-32] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "mandelbrot.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/mandelbrot.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "mandelbrot.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/mandelbrot.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.011 ns" { mandelbrot:math|x[-32] mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_out4 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[0]~1 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[1]~3 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[2]~5 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[3]~7 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[4]~9 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[5]~11 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[6]~13 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[7]~15 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[8]~17 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[9]~19 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[10]~21 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[11]~23 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[12]~25 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[13]~27 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[14]~29 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[15]~30 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~31 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~33 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~35 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~37 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~39 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~41 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~43 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~45 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~47 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~49 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~51 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~53 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~55 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~57 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~59 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~61 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~63 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~65 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~67 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~69 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~71 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~73 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~75 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~77 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~79 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~81 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~83 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~85 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~87 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~89 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~91 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~93 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~95 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~97 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~99 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~101 mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~102 mandelbrot:math|Result~0 mandelbrot:math|Result~1 mandelbrot:math|Result~64 mandelbrot:math|Add0~9 mandelbrot:math|Add0~11 mandelbrot:math|Add0~13 mandelbrot:math|Add0~15 mandelbrot:math|Add0~17 mandelbrot:math|Add0~19 mandelbrot:math|Add0~21 mandelbrot:math|Add0~23 mandelbrot:math|Add0~25 mandelbrot:math|Add0~27 mandelbrot:math|Add0~29 mandelbrot:math|Add0~31 mandelbrot:math|Add0~33 mandelbrot:math|Add0~35 mandelbrot:math|Add0~37 mandelbrot:math|Add0~39 mandelbrot:math|Add0~41 mandelbrot:math|Add0~43 mandelbrot:math|Add0~45 mandelbrot:math|Add0~47 mandelbrot:math|Add0~49 mandelbrot:math|Add0~51 mandelbrot:math|Add0~52 mandelbrot:math|Add1~53 mandelbrot:math|Add1~55 mandelbrot:math|Add1~57 mandelbrot:math|Add1~59 mandelbrot:math|Add1~61 mandelbrot:math|Add1~63 mandelbrot:math|Add1~65 mandelbrot:math|Add1~67 mandelbrot:math|Add1~69 mandelbrot:math|Add1~71 mandelbrot:math|Add1~73 mandelbrot:math|Add1~74 mandelbrot:math|x[-32]~34 mandelbrot:math|x[-32]~feeder mandelbrot:math|x[-32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "26.011 ns" { mandelbrot:math|x[-32] {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_out4 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[0]~1 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[1]~3 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[2]~5 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[3]~7 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[4]~9 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[5]~11 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[6]~13 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[7]~15 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[8]~17 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[9]~19 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[10]~21 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[11]~23 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[12]~25 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[13]~27 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[14]~29 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|add9_result[15]~30 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~31 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~33 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~35 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~37 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~39 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~41 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~43 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~45 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~47 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~49 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~51 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~53 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~55 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~57 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~59 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~61 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~63 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~65 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~67 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~69 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~71 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~73 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~75 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~77 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~79 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~81 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~83 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~85 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~87 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~89 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~91 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~93 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~95 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~97 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~99 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~101 {} mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~102 {} mandelbrot:math|Result~0 {} mandelbrot:math|Result~1 {} mandelbrot:math|Result~64 {} mandelbrot:math|Add0~9 {} mandelbrot:math|Add0~11 {} mandelbrot:math|Add0~13 {} mandelbrot:math|Add0~15 {} mandelbrot:math|Add0~17 {} mandelbrot:math|Add0~19 {} mandelbrot:math|Add0~21 {} mandelbrot:math|Add0~23 {} mandelbrot:math|Add0~25 {} mandelbrot:math|Add0~27 {} mandelbrot:math|Add0~29 {} mandelbrot:math|Add0~31 {} mandelbrot:math|Add0~33 {} mandelbrot:math|Add0~35 {} mandelbrot:math|Add0~37 {} mandelbrot:math|Add0~39 {} mandelbrot:math|Add0~41 {} mandelbrot:math|Add0~43 {} mandelbrot:math|Add0~45 {} mandelbrot:math|Add0~47 {} mandelbrot:math|Add0~49 {} mandelbrot:math|Add0~51 {} mandelbrot:math|Add0~52 {} mandelbrot:math|Add1~53 {} mandelbrot:math|Add1~55 {} mandelbrot:math|Add1~57 {} mandelbrot:math|Add1~59 {} mandelbrot:math|Add1~61 {} mandelbrot:math|Add1~63 {} mandelbrot:math|Add1~65 {} mandelbrot:math|Add1~67 {} mandelbrot:math|Add1~69 {} mandelbrot:math|Add1~71 {} mandelbrot:math|Add1~73 {} mandelbrot:math|Add1~74 {} mandelbrot:math|x[-32]~34 {} mandelbrot:math|x[-32]~feeder {} mandelbrot:math|x[-32] {} } { 0.000ns 1.258ns 0.000ns 1.090ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.556ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.129ns 0.285ns 0.932ns 1.082ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.869ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.006ns 0.858ns 0.000ns } { 0.000ns 3.615ns 0.304ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.513ns 0.178ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.545ns 0.178ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl mandelbrot:math|x[-32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} CLOCK_24[0]~clkctrl {} mandelbrot:math|x[-32] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "control:ctrl\|w_pixel\[-32\] KEY\[3\] CLOCK_24\[0\] 7.907 ns register " "Info: tsu for register \"control:ctrl\|w_pixel\[-32\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_24\[0\]\") is 7.907 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.797 ns + Longest pin register " "Info: + Longest pin to register delay is 10.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns KEY\[3\] 1 PIN PIN_T21 336 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 336; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.265 ns) + CELL(0.178 ns) 7.317 ns control:ctrl\|cur_state~18 2 COMB LCCOMB_X31_Y12_N16 119 " "Info: 2: + IC(6.265 ns) + CELL(0.178 ns) = 7.317 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 119; COMB Node = 'control:ctrl\|cur_state~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.443 ns" { KEY[3] control:ctrl|cur_state~18 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.722 ns) + CELL(0.758 ns) 10.797 ns control:ctrl\|w_pixel\[-32\] 3 REG LCFF_X26_Y13_N11 2 " "Info: 3: + IC(2.722 ns) + CELL(0.758 ns) = 10.797 ns; Loc. = LCFF_X26_Y13_N11; Fanout = 2; REG Node = 'control:ctrl\|w_pixel\[-32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { control:ctrl|cur_state~18 control:ctrl|w_pixel[-32] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/control.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 16.76 % ) " "Info: Total cell delay = 1.810 ns ( 16.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.987 ns ( 83.24 % ) " "Info: Total interconnect delay = 8.987 ns ( 83.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.797 ns" { KEY[3] control:ctrl|cur_state~18 control:ctrl|w_pixel[-32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.797 ns" { KEY[3] {} KEY[3]~combout {} control:ctrl|cur_state~18 {} control:ctrl|w_pixel[-32] {} } { 0.000ns 0.000ns 6.265ns 2.722ns } { 0.000ns 0.874ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "control.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/control.vhd" 54 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_24\[0\] destination 2.852 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_24\[0\]\" to destination register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_24\[0\] 1 CLK PIN_B12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'CLOCK_24\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_24\[0\]~clkctrl 2 COMB CLKCTRL_G10 1010 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G10; Fanout = 1010; COMB Node = 'CLOCK_24\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl } "NODE_NAME" } } { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.852 ns control:ctrl\|w_pixel\[-32\] 3 REG LCFF_X26_Y13_N11 2 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.852 ns; Loc. = LCFF_X26_Y13_N11; Fanout = 2; REG Node = 'control:ctrl\|w_pixel\[-32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { CLOCK_24[0]~clkctrl control:ctrl|w_pixel[-32] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/control.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.08 % ) " "Info: Total cell delay = 1.628 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.224 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.224 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl control:ctrl|w_pixel[-32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} CLOCK_24[0]~clkctrl {} control:ctrl|w_pixel[-32] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.797 ns" { KEY[3] control:ctrl|cur_state~18 control:ctrl|w_pixel[-32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.797 ns" { KEY[3] {} KEY[3]~combout {} control:ctrl|cur_state~18 {} control:ctrl|w_pixel[-32] {} } { 0.000ns 0.000ns 6.265ns 2.722ns } { 0.000ns 0.874ns 0.178ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl control:ctrl|w_pixel[-32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} CLOCK_24[0]~clkctrl {} control:ctrl|w_pixel[-32] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_24\[0\] SRAM_ADDR\[7\] mandelbrot:math\|done 12.057 ns register " "Info: tco from clock \"CLOCK_24\[0\]\" to destination pin \"SRAM_ADDR\[7\]\" through register \"mandelbrot:math\|done\" is 12.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_24\[0\] source 2.854 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_24\[0\]\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_24\[0\] 1 CLK PIN_B12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'CLOCK_24\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_24\[0\]~clkctrl 2 COMB CLKCTRL_G10 1010 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G10; Fanout = 1010; COMB Node = 'CLOCK_24\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl } "NODE_NAME" } } { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns mandelbrot:math\|done 3 REG LCFF_X30_Y15_N17 47 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X30_Y15_N17; Fanout = 47; REG Node = 'mandelbrot:math\|done'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { CLOCK_24[0]~clkctrl mandelbrot:math|done } "NODE_NAME" } } { "mandelbrot.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/mandelbrot.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl mandelbrot:math|done } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} CLOCK_24[0]~clkctrl {} mandelbrot:math|done {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "mandelbrot.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/mandelbrot.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.926 ns + Longest register pin " "Info: + Longest register to pin delay is 8.926 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mandelbrot:math\|done 1 REG LCFF_X30_Y15_N17 47 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y15_N17; Fanout = 47; REG Node = 'mandelbrot:math\|done'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mandelbrot:math|done } "NODE_NAME" } } { "mandelbrot.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/mandelbrot.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.382 ns) + CELL(0.521 ns) 3.903 ns memory_control:memCtrl\|addr_out\[7\]~7 2 COMB LCCOMB_X13_Y7_N14 1 " "Info: 2: + IC(3.382 ns) + CELL(0.521 ns) = 3.903 ns; Loc. = LCCOMB_X13_Y7_N14; Fanout = 1; COMB Node = 'memory_control:memCtrl\|addr_out\[7\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.903 ns" { mandelbrot:math|done memory_control:memCtrl|addr_out[7]~7 } "NODE_NAME" } } { "memory_control.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/memory_control.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.017 ns) + CELL(3.006 ns) 8.926 ns SRAM_ADDR\[7\] 3 PIN PIN_AB11 0 " "Info: 3: + IC(2.017 ns) + CELL(3.006 ns) = 8.926 ns; Loc. = PIN_AB11; Fanout = 0; PIN Node = 'SRAM_ADDR\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.023 ns" { memory_control:memCtrl|addr_out[7]~7 SRAM_ADDR[7] } "NODE_NAME" } } { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.527 ns ( 39.51 % ) " "Info: Total cell delay = 3.527 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.399 ns ( 60.49 % ) " "Info: Total interconnect delay = 5.399 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.926 ns" { mandelbrot:math|done memory_control:memCtrl|addr_out[7]~7 SRAM_ADDR[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.926 ns" { mandelbrot:math|done {} memory_control:memCtrl|addr_out[7]~7 {} SRAM_ADDR[7] {} } { 0.000ns 3.382ns 2.017ns } { 0.000ns 0.521ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl mandelbrot:math|done } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} CLOCK_24[0]~clkctrl {} mandelbrot:math|done {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.926 ns" { mandelbrot:math|done memory_control:memCtrl|addr_out[7]~7 SRAM_ADDR[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.926 ns" { mandelbrot:math|done {} memory_control:memCtrl|addr_out[7]~7 {} SRAM_ADDR[7] {} } { 0.000ns 3.382ns 2.017ns } { 0.000ns 0.521ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control:ctrl\|y_com_min\[2\] KEY\[3\] CLOCK_24\[0\] -3.705 ns register " "Info: th for register \"control:ctrl\|y_com_min\[2\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_24\[0\]\") is -3.705 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_24\[0\] destination 2.847 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_24\[0\]\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_24\[0\] 1 CLK PIN_B12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'CLOCK_24\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_24\[0\]~clkctrl 2 COMB CLKCTRL_G10 1010 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G10; Fanout = 1010; COMB Node = 'CLOCK_24\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl } "NODE_NAME" } } { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns control:ctrl\|y_com_min\[2\] 3 REG LCFF_X34_Y9_N31 5 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X34_Y9_N31; Fanout = 5; REG Node = 'control:ctrl\|y_com_min\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { CLOCK_24[0]~clkctrl control:ctrl|y_com_min[2] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/control.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl control:ctrl|y_com_min[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} CLOCK_24[0]~clkctrl {} control:ctrl|y_com_min[2] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "control.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/control.vhd" 54 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.838 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns KEY\[3\] 1 PIN PIN_T21 336 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 336; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "fractal.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/fractal.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.690 ns) + CELL(0.178 ns) 6.742 ns control:ctrl\|y_com_min~1 2 COMB LCCOMB_X34_Y9_N30 1 " "Info: 2: + IC(5.690 ns) + CELL(0.178 ns) = 6.742 ns; Loc. = LCCOMB_X34_Y9_N30; Fanout = 1; COMB Node = 'control:ctrl\|y_com_min~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.868 ns" { KEY[3] control:ctrl|y_com_min~1 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/control.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.838 ns control:ctrl\|y_com_min\[2\] 3 REG LCFF_X34_Y9_N31 5 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.838 ns; Loc. = LCFF_X34_Y9_N31; Fanout = 5; REG Node = 'control:ctrl\|y_com_min\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { control:ctrl|y_com_min~1 control:ctrl|y_com_min[2] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/ra138889/Desktop/projeto/control.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.148 ns ( 16.79 % ) " "Info: Total cell delay = 1.148 ns ( 16.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.690 ns ( 83.21 % ) " "Info: Total interconnect delay = 5.690 ns ( 83.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.838 ns" { KEY[3] control:ctrl|y_com_min~1 control:ctrl|y_com_min[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.838 ns" { KEY[3] {} KEY[3]~combout {} control:ctrl|y_com_min~1 {} control:ctrl|y_com_min[2] {} } { 0.000ns 0.000ns 5.690ns 0.000ns } { 0.000ns 0.874ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLOCK_24[0] CLOCK_24[0]~clkctrl control:ctrl|y_com_min[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLOCK_24[0] {} CLOCK_24[0]~combout {} CLOCK_24[0]~clkctrl {} control:ctrl|y_com_min[2] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.838 ns" { KEY[3] control:ctrl|y_com_min~1 control:ctrl|y_com_min[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.838 ns" { KEY[3] {} KEY[3]~combout {} control:ctrl|y_com_min~1 {} control:ctrl|y_com_min[2] {} } { 0.000ns 0.000ns 5.690ns 0.000ns } { 0.000ns 0.874ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 24 20:20:11 2015 " "Info: Processing ended: Wed Jun 24 20:20:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 388 s " "Info: Quartus II Full Compilation was successful. 0 errors, 388 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
