
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/AshfaqAhmad/Documents/practice/DSDlab09/pa.fromHdl.tcl
# create_project -name DSDlab09 -dir "C:/Users/AshfaqAhmad/Documents/practice/DSDlab09/planAhead_run_1" -part xc6slx9csg324-2
create_project: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 470.453 ; gain = 64.137
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "TrafficLight.ucf" [current_fileset -constrset]
Adding file 'C:/Users/AshfaqAhmad/Documents/practice/DSDlab09/TrafficLight.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Traffic_light.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top TrafficLight $srcset
# add_files [list {TrafficLight.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9csg324-2
Using Verific elaboration
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/AshfaqAhmad/Documents/practice/DSDlab09/Traffic_light.v" into library work
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/csg324/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/AshfaqAhmad/Documents/practice/DSDlab09/TrafficLight.ucf]
Finished Parsing UCF File [C:/Users/AshfaqAhmad/Documents/practice/DSDlab09/TrafficLight.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 8133caa3
open_rtl_design: Time (s): elapsed = 00:00:20 . Memory (MB): peak = 662.867 ; gain = 189.727
update_compile_order -fileset sim_1
startgroup
set_property package_pin P15 [get_ports {farm[2]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {farm[1]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {farm[0]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {highway[2]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {highway[1]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {highway[0]}]
endgroup
startgroup
set_property package_pin C17 [get_ports v]
endgroup
startgroup
set_property package_pin F17 [get_ports v]
endgroup
startgroup
set_property package_pin C17 [get_ports rst]
endgroup
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
set_property pulltype PULLUP [get_ports [list clk]]
set_property pulltype PULLUP [get_ports [list rst]]
set_property pulltype PULLUP [get_ports [list v]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Jul 27 01:41:01 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
