{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1386164119290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386164119291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 21:35:19 2013 " "Processing started: Wed Dec 04 21:35:19 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386164119291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1386164119291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 2013system -c system " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 2013system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1386164119291 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1386164122164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386164122165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 21:35:21 2013 " "Processing started: Wed Dec 04 21:35:21 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386164122165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1386164122165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t d:/altera/13.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl 2013system system --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Command: quartus_eda -t d:/altera/13.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl 2013system system --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1386164122165 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "2013system system --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Quartus(args): 2013system system --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1386164122165 ""}
{ "Info" "0" "" "Info: Quartus II has detected a mixed Verilog and VHDL design -- verilog simulation models will be used" {  } {  } 0 0 "Info: Quartus II has detected a mixed Verilog and VHDL design -- verilog simulation models will be used" 0 0 "Quartus II" 0 0 1386164122385 ""}
{ "Warning" "0" "" "Warning: File system_run_msim_rtl_verilog.do already exists - backing up current file as system_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File system_run_msim_rtl_verilog.do already exists - backing up current file as system_run_msim_rtl_verilog.do.bak11" 0 0 "Quartus II" 0 0 1386164122389 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/2013system/simulation/modelsim/system_run_msim_rtl_verilog.do" {  } { { "D:/2013system/simulation/modelsim/system_run_msim_rtl_verilog.do" "0" { Text "D:/2013system/simulation/modelsim/system_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/2013system/simulation/modelsim/system_run_msim_rtl_verilog.do" 0 0 "Quartus II" 0 0 1386164122417 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "Quartus II" 0 0 1386164122418 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/altera/13.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/altera/13.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Quartus II" 0 -1 1386164122418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "332 " "Peak virtual memory: 332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386164122419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 21:35:22 2013 " "Processing ended: Wed Dec 04 21:35:22 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386164122419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386164122419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386164122419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386164122419 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1386164123572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386164123572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 21:35:23 2013 " "Processing started: Wed Dec 04 21:35:23 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386164123572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1386164123572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t d:/altera/13.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl 2013system system --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Command: quartus_eda -t d:/altera/13.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl 2013system system --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1386164123572 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "2013system system --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Quartus(args): 2013system system --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1386164123572 ""}
{ "Warning" "0" "" "Warning: File system_run_msim_gate_verilog.do already exists - backing up current file as system_run_msim_gate_verilog.do.bak11" {  } {  } 0 0 "Warning: File system_run_msim_gate_verilog.do already exists - backing up current file as system_run_msim_gate_verilog.do.bak11" 0 0 "Quartus II" 0 0 1386164123759 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/2013system/simulation/modelsim/system_run_msim_gate_verilog.do" {  } { { "D:/2013system/simulation/modelsim/system_run_msim_gate_verilog.do" "0" { Text "D:/2013system/simulation/modelsim/system_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/2013system/simulation/modelsim/system_run_msim_gate_verilog.do" 0 0 "Quartus II" 0 0 1386164123763 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "Quartus II" 0 0 1386164123764 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/altera/13.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/altera/13.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Quartus II" 0 -1 1386164123764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "332 " "Peak virtual memory: 332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386164123765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 21:35:23 2013 " "Processing ended: Wed Dec 04 21:35:23 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386164123765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386164123765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386164123765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386164123765 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system.vo D:/2013system/simulation/modelsim/ simulation " "Generated file system.vo in folder \"D:/2013system/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1386164124315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386164124596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 21:35:24 2013 " "Processing ended: Wed Dec 04 21:35:24 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386164124596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386164124596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386164124596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386164124596 ""}
