parent_name	,	V_24
pllcr	,	V_6
to_pll_clock	,	F_2
h8s2678_pll_clk_setup	,	F_9
clk_init_data	,	V_25
hw	,	V_2
prate	,	V_8
"%s: failed to register %s div clock (%d)\n"	,	L_4
val	,	V_15
ret	,	V_27
init	,	V_26
offset	,	V_11
"%s: failed to map multiply register"	,	L_3
MAX_FREQ	,	V_12
clklock	,	V_17
pll_clock	,	V_4
"%s: no parent found"	,	L_1
spin_unlock_irqrestore	,	F_8
node	,	V_20
MIN_FREQ	,	V_13
clk_name	,	V_22
of_clk_get_parent_name	,	F_14
ops	,	V_31
pll_recalc_rate	,	F_1
spin_lock_irqsave	,	F_6
__func__	,	V_35
"%s: failed to map divide register"	,	L_2
name	,	V_23
pr_err	,	F_11
of_clk_get_parent_count	,	F_10
GFP_KERNEL	,	V_28
iounmap	,	F_17
kfree	,	F_18
mul	,	V_5
pll_ops	,	V_32
flags	,	V_16
sckcr	,	V_18
pll_round_rate	,	F_4
device_node	,	V_19
unmap_sckcr	,	V_30
free_clock	,	V_29
CLK_IS_BASIC	,	V_33
parent_rate	,	V_3
rate	,	V_7
kzalloc	,	F_12
clk_hw_register	,	F_15
clk_hw	,	V_1
i	,	V_9
writeb	,	F_7
m	,	V_10
num_parents	,	V_21
pll	,	V_14
parent_names	,	V_34
__init	,	T_1
of_iomap	,	F_13
readb	,	F_3
of_clk_hw_simple_get	,	V_37
of_clk_add_hw_provider	,	F_16
pll_set_rate	,	F_5
unmap_pllcr	,	V_36
