$date
  Thu Sep 12 18:16:17 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module numeric_bit $end
$upscope $end
$scope module myand_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$scope module instmyand $end
$var reg 1 $ pia $end
$var reg 1 % pib $end
$var reg 1 & poout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
#10000000
1"
1%
#20000000
1!
0"
1$
0%
#30000000
1"
1#
1%
1&
#40000000
0!
0"
0#
0$
0%
0&
