Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1786
design__instance__area,21696.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0011947982711717486
power__switching__total,0.0013850153191015124
power__leakage__total,6.471040592259669E-7
power__total,0.002580460626631975
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2621895830213144
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2632622527824688
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1134790626919645
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.359446482752297
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.113479
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2770497520927427
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.27809874634722737
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6125566893770195
timing__setup__ws__corner:nom_slow_1p08V_125C,12.21726754343942
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.612557
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,12.217268
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26787645082561184
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2689508691880794
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30095088384302376
timing__setup__ws__corner:nom_typ_1p20V_25C,13.61851203687184
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.300951
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,15.005150
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2621895830213144
clock__skew__worst_setup,0.2632622527824688
timing__hold__ws,0.1134790626919645
timing__setup__ws,12.21726754343942
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113479
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.217268
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1786
design__instance__area__stdcell,21696.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.749671
design__instance__utilization__stdcell,0.749671
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,3
design__instance__area__class:buffer,21.7728
design__instance__count__class:inverter,52
design__instance__area__class:inverter,286.675
design__instance__count__class:sequential_cell,89
design__instance__area__class:sequential_cell,4198.52
design__instance__count__class:multi_input_combinational_cell,1329
design__instance__area__class:multi_input_combinational_cell,13217.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,289
design__instance__area__class:timing_repair_buffer,3779.4
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,48796.6
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,38.1024
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,144
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1887
route__net__special,2
route__drc_errors__iter:0,2161
route__wirelength__iter:0,56703
route__drc_errors__iter:1,1179
route__wirelength__iter:1,55985
route__drc_errors__iter:2,1175
route__wirelength__iter:2,55849
route__drc_errors__iter:3,155
route__wirelength__iter:3,55227
route__drc_errors__iter:4,46
route__wirelength__iter:4,55260
route__drc_errors__iter:5,10
route__wirelength__iter:5,55250
route__drc_errors__iter:6,1
route__wirelength__iter:6,55246
route__drc_errors__iter:7,0
route__wirelength__iter:7,55263
route__drc_errors,0
route__wirelength,55263
route__vias,13188
route__vias__singlecut,13188
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,380.835
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,97
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,97
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,97
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,97
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.1999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000098599
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000954024
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000345289
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000954024
design_powergrid__voltage__worst,0.0000954024
design_powergrid__voltage__worst__net:VPWR,1.1999
design_powergrid__drop__worst,0.000098599
design_powergrid__drop__worst__net:VPWR,0.000098599
design_powergrid__voltage__worst__net:VGND,0.0000954024
design_powergrid__drop__worst__net:VGND,0.0000954024
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000343000000000000002478052485432868934367434121668338775634765625
ir__drop__worst,0.000098599999999999997867504430981711038839421235024929046630859375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
