0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/ADMIN/Vivado_project/RISC_v_datapath/RISC_v_datapath.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/ADMIN/Vivado_project/RISC_v_datapath/RISC_v_datapath.srcs/sim_1/new/RISC_v_datapath_tb.v,1733073205,verilog,,,,RISC_v_datapath_tb,,,,,,,,
C:/Users/ADMIN/Vivado_project/RISC_v_datapath/RISC_v_datapath.srcs/sources_1/new/RISC_v_datapath.v,1733065206,verilog,,C:/Users/ADMIN/Vivado_project/SCDP_without_control_unit/SCDP_without_control_unit.srcs/sources_1/new/SCDP_without_control_unit.v,,RISC_v_datapath,,,,,,,,
C:/Users/ADMIN/Vivado_project/Register_file/Register_file.srcs/sources_1/new/register_file.v,1732961295,verilog,,C:/Users/ADMIN/Vivado_project/sign extension/sign extension.srcs/sources_1/new/sign_extension.v,,register_file,,,,,,,,
C:/Users/ADMIN/Vivado_project/SCDP_without_control_unit/SCDP_without_control_unit.srcs/sources_1/new/SCDP_without_control_unit.v,1733068689,verilog,,C:/Users/ADMIN/Vivado_project/alu_control_datapath/alu_control_datapath.srcs/sources_1/new/alu_control_datapath.v,,SCDP_without_control_unit,,,,,,,,
C:/Users/ADMIN/Vivado_project/alu_control_datapath/alu_control_datapath.srcs/sources_1/new/alu_control_datapath.v,1733061808,verilog,,C:/Users/ADMIN/Vivado_project/alu_unit/alu_unit.srcs/sources_1/new/alu_unit.v,,alu_control_datapath,,,,,,,,
C:/Users/ADMIN/Vivado_project/alu_unit/alu_unit.srcs/sources_1/new/alu_unit.v,1732793193,verilog,,C:/Users/ADMIN/Vivado_project/control_unit_datapath/control_unit_datapath.srcs/sources_1/new/control_unit_datapath.v,,alu_unit,,,,,,,,
C:/Users/ADMIN/Vivado_project/control_unit_datapath/control_unit_datapath.srcs/sources_1/new/control_unit_datapath.v,1733067963,verilog,,C:/Users/ADMIN/Vivado_project/data_memory/data_memory.srcs/sources_1/new/data_memory.v,,control_unit_datapath,,,,,,,,
C:/Users/ADMIN/Vivado_project/data_memory/data_memory.srcs/sources_1/new/data_memory.v,1732720219,verilog,,C:/Users/ADMIN/Vivado_project/instruction_fetch_with_control_transfer/instruction_fetch_with_control_transfer.srcs/sources_1/new/instruction_fetch_with_control_transfer.v,,data_memory,,,,,,,,
C:/Users/ADMIN/Vivado_project/instruction_fetch_with_control_transfer/instruction_fetch_with_control_transfer.srcs/sources_1/new/instruction_fetch_with_control_transfer.v,1733050232,verilog,,C:/Users/ADMIN/Vivado_project/instruction_memory/instruction_memory.srcs/sources_1/new/instruction_memory.v,,instruction_fetch_with_control_transfer,,,,,,,,
C:/Users/ADMIN/Vivado_project/instruction_memory/instruction_memory.srcs/sources_1/new/instruction_memory.v,1732770025,verilog,,C:/Users/ADMIN/Vivado_project/pc_counter/pc_counter.srcs/sources_1/new/pc_counter.v,,instruction_memory,,,,,,,,
C:/Users/ADMIN/Vivado_project/pc_counter/pc_counter.srcs/sources_1/new/pc_counter.v,1732778102,verilog,,C:/Users/ADMIN/Vivado_project/program_counter/program_counter.srcs/sources_1/new/program_counter.v,,pc_counter,,,,,,,,
C:/Users/ADMIN/Vivado_project/program_counter/program_counter.srcs/sources_1/new/program_counter.v,1732856355,verilog,,C:/Users/ADMIN/Vivado_project/Register_file/Register_file.srcs/sources_1/new/register_file.v,,program_counter,,,,,,,,
C:/Users/ADMIN/Vivado_project/sign extension/sign extension.srcs/sources_1/new/sign_extension.v,1732890596,verilog,,C:/Users/ADMIN/Vivado_project/RISC_v_datapath/RISC_v_datapath.srcs/sim_1/new/RISC_v_datapath_tb.v,,sign_extension,,,,,,,,
