TimeQuest Timing Analyzer report for lab1
Fri May 19 11:17:40 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_27'
 12. Slow Model Setup: 'ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12]'
 13. Slow Model Setup: 'lcd_ascii:inst3|en_gen:lcd_en_gen|en'
 14. Slow Model Hold: 'clock_27'
 15. Slow Model Hold: 'lcd_ascii:inst3|en_gen:lcd_en_gen|en'
 16. Slow Model Hold: 'ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12]'
 17. Slow Model Minimum Pulse Width: 'clock_27'
 18. Slow Model Minimum Pulse Width: 'lcd_ascii:inst3|en_gen:lcd_en_gen|en'
 19. Slow Model Minimum Pulse Width: 'ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Propagation Delay
 25. Minimum Propagation Delay
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'clock_27'
 32. Fast Model Setup: 'ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12]'
 33. Fast Model Setup: 'lcd_ascii:inst3|en_gen:lcd_en_gen|en'
 34. Fast Model Hold: 'clock_27'
 35. Fast Model Hold: 'lcd_ascii:inst3|en_gen:lcd_en_gen|en'
 36. Fast Model Hold: 'ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12]'
 37. Fast Model Minimum Pulse Width: 'clock_27'
 38. Fast Model Minimum Pulse Width: 'lcd_ascii:inst3|en_gen:lcd_en_gen|en'
 39. Fast Model Minimum Pulse Width: 'ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12]'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Propagation Delay
 45. Minimum Propagation Delay
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Progagation Delay
 52. Minimum Progagation Delay
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lab1                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------+
; Clock Name                                                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                  ;
+--------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------+
; clock_27                                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_27 }                                                                             ;
; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lcd_ascii:inst3|en_gen:lcd_en_gen|en }                                                 ;
; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] } ;
+--------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                     ;
+------------+-----------------+--------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note                                                  ;
+------------+-----------------+--------------------------------------+-------------------------------------------------------+
; 101.36 MHz ; 101.36 MHz      ; clock_27                             ;                                                       ;
; 718.39 MHz ; 500.0 MHz       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+--------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                      ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clock_27                                                                             ; -8.866 ; -1162.825     ;
; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; -3.846 ; -17.007       ;
; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; -0.392 ; -1.057        ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                       ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clock_27                                                                             ; -1.216 ; -2.126        ;
; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 0.527  ; 0.000         ;
; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.814  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                        ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clock_27                                                                             ; -2.000 ; -504.380      ;
; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; -0.500 ; -23.000       ;
; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.500  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_27'                                                                                                                  ;
+--------+--------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.866 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[16] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.911      ;
; -8.866 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[17] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.911      ;
; -8.866 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[18] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.911      ;
; -8.866 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[19] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.911      ;
; -8.866 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[20] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.911      ;
; -8.866 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[21] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.911      ;
; -8.866 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[22] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.911      ;
; -8.866 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[23] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.911      ;
; -8.866 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[24] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.911      ;
; -8.866 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[25] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.911      ;
; -8.866 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[26] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.911      ;
; -8.866 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[27] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.911      ;
; -8.866 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[28] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.911      ;
; -8.866 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[29] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.911      ;
; -8.866 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[30] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.911      ;
; -8.866 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[31] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.911      ;
; -8.864 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|OPC[0]              ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.905      ;
; -8.864 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|OPC[1]              ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.905      ;
; -8.864 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|OPC[2]              ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.905      ;
; -8.864 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[6]  ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.905      ;
; -8.864 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[7]  ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.905      ;
; -8.864 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[8]  ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.905      ;
; -8.864 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[9]  ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.905      ;
; -8.864 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[10] ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.905      ;
; -8.864 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[11] ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.905      ;
; -8.864 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[12] ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.905      ;
; -8.864 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[13] ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.905      ;
; -8.864 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[14] ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.905      ;
; -8.864 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[15] ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.905      ;
; -8.864 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|OPC[3]              ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.905      ;
; -8.864 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[5]  ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.905      ;
; -8.864 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|OPC[4]              ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.905      ;
; -8.817 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[16] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.862      ;
; -8.817 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[17] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.862      ;
; -8.817 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[18] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.862      ;
; -8.817 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[19] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.862      ;
; -8.817 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[20] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.862      ;
; -8.817 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[21] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.862      ;
; -8.817 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[22] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.862      ;
; -8.817 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[23] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.862      ;
; -8.817 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[24] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.862      ;
; -8.817 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[25] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.862      ;
; -8.817 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[26] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.862      ;
; -8.817 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[27] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.862      ;
; -8.817 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[28] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.862      ;
; -8.817 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[29] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.862      ;
; -8.817 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[30] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.862      ;
; -8.817 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[31] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.862      ;
; -8.815 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|OPC[0]              ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.856      ;
; -8.815 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|OPC[1]              ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.856      ;
; -8.815 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|OPC[2]              ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.856      ;
; -8.815 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[6]  ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.856      ;
; -8.815 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[7]  ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.856      ;
; -8.815 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[8]  ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.856      ;
; -8.815 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[9]  ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.856      ;
; -8.815 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[10] ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.856      ;
; -8.815 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[11] ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.856      ;
; -8.815 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[12] ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.856      ;
; -8.815 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[13] ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.856      ;
; -8.815 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[14] ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.856      ;
; -8.815 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[15] ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.856      ;
; -8.815 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|OPC[3]              ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.856      ;
; -8.815 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[5]  ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.856      ;
; -8.815 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|OPC[4]              ; clock_27     ; clock_27    ; 1.000        ; 0.005      ; 9.856      ;
; -8.806 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|A[0]                ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.818      ;
; -8.806 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|A[1]                ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.818      ;
; -8.806 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|A[2]                ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.818      ;
; -8.806 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[4]           ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.818      ;
; -8.806 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[5]           ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.818      ;
; -8.806 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[6]           ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.818      ;
; -8.806 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[7]           ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.818      ;
; -8.806 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[8]           ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.818      ;
; -8.806 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[9]           ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.818      ;
; -8.806 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[10]          ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.818      ;
; -8.806 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[11]          ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.818      ;
; -8.806 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[12]          ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.818      ;
; -8.806 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[13]          ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.818      ;
; -8.806 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[14]          ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.818      ;
; -8.806 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[15]          ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.818      ;
; -8.806 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|A[3]                ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.818      ;
; -8.757 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|A[0]                ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.769      ;
; -8.757 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|A[1]                ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.769      ;
; -8.757 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|A[2]                ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.769      ;
; -8.757 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[4]           ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.769      ;
; -8.757 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[5]           ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.769      ;
; -8.757 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[6]           ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.769      ;
; -8.757 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[7]           ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.769      ;
; -8.757 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[8]           ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.769      ;
; -8.757 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[9]           ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.769      ;
; -8.757 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[10]          ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.769      ;
; -8.757 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[11]          ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.769      ;
; -8.757 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[12]          ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.769      ;
; -8.757 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[13]          ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.769      ;
; -8.757 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[14]          ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.769      ;
; -8.757 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[15]          ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.769      ;
; -8.757 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|A[3]                ; clock_27     ; clock_27    ; 1.000        ; -0.024     ; 9.769      ;
; -8.732 ; Delay_1s:inst19|delay[2] ; Delay_1s:inst19|temp_opcode_con[16] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.777      ;
; -8.732 ; Delay_1s:inst19|delay[2] ; Delay_1s:inst19|temp_opcode_con[17] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.777      ;
; -8.732 ; Delay_1s:inst19|delay[2] ; Delay_1s:inst19|temp_opcode_con[18] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.777      ;
; -8.732 ; Delay_1s:inst19|delay[2] ; Delay_1s:inst19|temp_opcode_con[19] ; clock_27     ; clock_27    ; 1.000        ; 0.009      ; 9.777      ;
+--------+--------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12]'                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------+-------------------------+--------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                 ; Launch Clock ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+-------------------------+--------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.846 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[4]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 4.916      ;
; -3.586 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[0]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 4.656      ;
; -3.555 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[4]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.028      ; 4.607      ;
; -3.514 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[5]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 4.584      ;
; -3.498 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[1]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 4.568      ;
; -3.444 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[4]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 4.483      ;
; -3.396 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[4]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.866      ; 4.580      ;
; -3.366 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[6]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 4.436      ;
; -3.295 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[0]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.028      ; 4.347      ;
; -3.223 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[6]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 4.262      ;
; -3.184 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[0]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 4.223      ;
; -3.132 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[0]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.866      ; 4.316      ;
; -3.112 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[5]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 4.151      ;
; -3.108 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[2]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 4.178      ;
; -3.096 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[1]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 4.135      ;
; -2.965 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[2]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 4.004      ;
; -2.942 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[5]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.028      ; 3.994      ;
; -2.926 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[1]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.028      ; 3.978      ;
; -2.814 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[2]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.028      ; 3.866      ;
; -2.777 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[6]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.028      ; 3.829      ;
; -2.766 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[4]  ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.860      ; 3.799      ;
; -2.762 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[7]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 3.832      ;
; -2.725 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[9]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.866      ; 3.909      ;
; -2.724 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[3]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 3.794      ;
; -2.695 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[5]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.866      ; 3.879      ;
; -2.683 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[1]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.866      ; 3.867      ;
; -2.619 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[7]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 3.658      ;
; -2.581 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[3]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 3.620      ;
; -2.513 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[11] ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 3.583      ;
; -2.502 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[0]  ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.860      ; 3.535      ;
; -2.489 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[10] ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.028      ; 3.541      ;
; -2.484 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[9]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.028      ; 3.536      ;
; -2.463 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[10] ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.866      ; 3.647      ;
; -2.252 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[9]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 3.291      ;
; -2.238 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[9]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 3.308      ;
; -2.228 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[11] ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.860      ; 3.261      ;
; -2.126 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[10] ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 3.165      ;
; -1.994 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[8]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 3.033      ;
; -1.913 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[8]  ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.860      ; 2.946      ;
; -1.752 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[11] ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.866      ; 2.936      ;
; -1.583 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[8]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.028      ; 2.635      ;
; -1.471 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[9]  ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.860      ; 2.504      ;
; -1.466 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[11] ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.028      ; 2.518      ;
; -1.438 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[8]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.866      ; 2.622      ;
; -1.387 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[10] ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 2.457      ;
; -1.346 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[10] ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.860      ; 2.379      ;
; -1.290 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[8]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 2.360      ;
; -0.828 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[11] ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 1.022      ; 1.867      ;
+--------+--------------------------------------------------------------------------------------+-------------------------+--------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lcd_ascii:inst3|en_gen:lcd_en_gen|en'                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.392 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s1     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s2     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; -0.010     ; 1.418      ;
; -0.222 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_c0         ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c2   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.009      ; 1.267      ;
; -0.094 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_s0         ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s2   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 1.130      ;
; -0.086 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c1   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c0   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 1.122      ;
; -0.080 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s0   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s0     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 1.116      ;
; -0.075 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s1   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s0   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 1.111      ;
; -0.069 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c2     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c3     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; -0.001     ; 1.104      ;
; -0.039 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s3     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_1stline ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 1.075      ;
; 0.019  ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s0     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s1     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.001      ; 1.018      ;
; 0.029  ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c3     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_2ndline ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.001      ; 1.008      ;
; 0.039  ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c1     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c2     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.001      ; 0.998      ;
; 0.051  ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_2ndline ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_s0         ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; -0.001     ; 0.984      ;
; 0.061  ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c0     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c1     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.975      ;
; 0.082  ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s2   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s1   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.954      ;
; 0.082  ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c2   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c1   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.954      ;
; 0.086  ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c0   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c0     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.950      ;
; 0.088  ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_off     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_clr     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.948      ;
; 0.088  ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s2     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s3     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.948      ;
; 0.089  ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_on      ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.entry_mode_set  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.947      ;
; 0.095  ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_clr     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_on      ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.941      ;
; 0.095  ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_1stline ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_c0         ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.941      ;
; 0.229  ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_ln_fn       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_off     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.807      ;
; 0.243  ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.entry_mode_set  ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_1stline ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.793      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_27'                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                 ; Launch Clock                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.216 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; aluseq:inst10|temp[8]                   ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; clock_27    ; 0.000        ; 2.647      ; 1.906      ;
; -0.910 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; aluseq:inst10|temp[4]                   ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; clock_27    ; 0.000        ; 2.647      ; 2.212      ;
; -0.716 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; aluseq:inst10|temp[8]                   ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; clock_27    ; -0.500       ; 2.647      ; 1.906      ;
; -0.410 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; aluseq:inst10|temp[4]                   ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; clock_27    ; -0.500       ; 2.647      ; 2.212      ;
; 0.524  ; Delay_1s:inst19|counter[31]                                                          ; Delay_1s:inst19|counter[31]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.790      ;
; 0.531  ; Delay_1s:inst19|temp_a[31]                                                           ; Delay_1s:inst19|temp_a[31]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; Delay_1s:inst19|temp_opcode_con[31]                                                  ; Delay_1s:inst19|temp_opcode_con[31]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[31]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[31] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.797      ;
; 0.788  ; Delay_1s:inst19|counter[16]                                                          ; Delay_1s:inst19|counter[16]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.054      ;
; 0.794  ; Delay_1s:inst19|counter[9]                                                           ; Delay_1s:inst19|counter[9]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.060      ;
; 0.795  ; Delay_1s:inst19|counter[11]                                                          ; Delay_1s:inst19|counter[11]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; Delay_1s:inst19|A[0]                                                                 ; Delay_1s:inst19|A[0]                    ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; Delay_1s:inst19|temp_a[16]                                                           ; Delay_1s:inst19|temp_a[16]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; Delay_1s:inst19|temp_opcode_con[16]                                                  ; Delay_1s:inst19|temp_opcode_con[16]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[2]                                               ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[2]  ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[16]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[16] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.061      ;
; 0.798  ; Delay_1s:inst19|counter[17]                                                          ; Delay_1s:inst19|counter[17]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.064      ;
; 0.799  ; Delay_1s:inst19|counter[2]                                                           ; Delay_1s:inst19|counter[2]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; Delay_1s:inst19|counter[4]                                                           ; Delay_1s:inst19|counter[4]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; Delay_1s:inst19|counter[7]                                                           ; Delay_1s:inst19|counter[7]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; Delay_1s:inst19|counter[13]                                                          ; Delay_1s:inst19|counter[13]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; Delay_1s:inst19|counter[14]                                                          ; Delay_1s:inst19|counter[14]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; Delay_1s:inst19|counter[15]                                                          ; Delay_1s:inst19|counter[15]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; Delay_1s:inst19|counter[18]                                                          ; Delay_1s:inst19|counter[18]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; Delay_1s:inst19|counter[20]                                                          ; Delay_1s:inst19|counter[20]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; Delay_1s:inst19|counter[23]                                                          ; Delay_1s:inst19|counter[23]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; Delay_1s:inst19|counter[25]                                                          ; Delay_1s:inst19|counter[25]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; Delay_1s:inst19|counter[27]                                                          ; Delay_1s:inst19|counter[27]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; Delay_1s:inst19|counter[29]                                                          ; Delay_1s:inst19|counter[29]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; Delay_1s:inst19|counter[30]                                                          ; Delay_1s:inst19|counter[30]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.065      ;
; 0.800  ; Delay_1s:inst19|OPC[0]                                                               ; Delay_1s:inst19|OPC[0]                  ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.066      ;
; 0.800  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[0]                                               ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[0]  ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.066      ;
; 0.800  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[1]                                               ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[1]  ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.066      ;
; 0.801  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[11]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[11] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[13]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[13] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; Delay_1s:inst19|A[1]                                                                 ; Delay_1s:inst19|A[1]                    ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; Delay_1s:inst19|temp_a[17]                                                           ; Delay_1s:inst19|temp_a[17]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; Delay_1s:inst19|OPC[1]                                                               ; Delay_1s:inst19|OPC[1]                  ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; Delay_1s:inst19|temp_opcode_con[17]                                                  ; Delay_1s:inst19|temp_opcode_con[17]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[17]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[17] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; Delay_1s:inst19|A[2]                                                                 ; Delay_1s:inst19|A[2]                    ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_a[4]                                                            ; Delay_1s:inst19|temp_a[4]               ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_a[7]                                                            ; Delay_1s:inst19|temp_a[7]               ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_a[9]                                                            ; Delay_1s:inst19|temp_a[9]               ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_a[11]                                                           ; Delay_1s:inst19|temp_a[11]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_a[13]                                                           ; Delay_1s:inst19|temp_a[13]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_a[14]                                                           ; Delay_1s:inst19|temp_a[14]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_a[15]                                                           ; Delay_1s:inst19|temp_a[15]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_a[18]                                                           ; Delay_1s:inst19|temp_a[18]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_a[20]                                                           ; Delay_1s:inst19|temp_a[20]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_a[23]                                                           ; Delay_1s:inst19|temp_a[23]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_a[25]                                                           ; Delay_1s:inst19|temp_a[25]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_a[27]                                                           ; Delay_1s:inst19|temp_a[27]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_a[29]                                                           ; Delay_1s:inst19|temp_a[29]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_a[30]                                                           ; Delay_1s:inst19|temp_a[30]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|OPC[2]                                                               ; Delay_1s:inst19|OPC[2]                  ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_opcode_con[7]                                                   ; Delay_1s:inst19|temp_opcode_con[7]      ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_opcode_con[9]                                                   ; Delay_1s:inst19|temp_opcode_con[9]      ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_opcode_con[11]                                                  ; Delay_1s:inst19|temp_opcode_con[11]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_opcode_con[13]                                                  ; Delay_1s:inst19|temp_opcode_con[13]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_opcode_con[14]                                                  ; Delay_1s:inst19|temp_opcode_con[14]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_opcode_con[15]                                                  ; Delay_1s:inst19|temp_opcode_con[15]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_opcode_con[18]                                                  ; Delay_1s:inst19|temp_opcode_con[18]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_opcode_con[20]                                                  ; Delay_1s:inst19|temp_opcode_con[20]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_opcode_con[23]                                                  ; Delay_1s:inst19|temp_opcode_con[23]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_opcode_con[25]                                                  ; Delay_1s:inst19|temp_opcode_con[25]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_opcode_con[27]                                                  ; Delay_1s:inst19|temp_opcode_con[27]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_opcode_con[29]                                                  ; Delay_1s:inst19|temp_opcode_con[29]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|temp_opcode_con[30]                                                  ; Delay_1s:inst19|temp_opcode_con[30]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay_1s:inst19|OPC[4]                                                               ; Delay_1s:inst19|OPC[4]                  ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[18]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[18] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[20]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[20] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[23]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[23] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[25]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[25] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[27]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[27] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[29]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[29] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[30]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[30] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.828  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[3]                                               ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[3]  ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.094      ;
; 0.831  ; Delay_1s:inst19|counter[3]                                                           ; Delay_1s:inst19|counter[3]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; Delay_1s:inst19|counter[8]                                                           ; Delay_1s:inst19|counter[8]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; Delay_1s:inst19|counter[10]                                                          ; Delay_1s:inst19|counter[10]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; Delay_1s:inst19|counter[12]                                                          ; Delay_1s:inst19|counter[12]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; Delay_1s:inst19|counter[19]                                                          ; Delay_1s:inst19|counter[19]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; Delay_1s:inst19|counter[24]                                                          ; Delay_1s:inst19|counter[24]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; Delay_1s:inst19|counter[26]                                                          ; Delay_1s:inst19|counter[26]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; Delay_1s:inst19|counter[28]                                                          ; Delay_1s:inst19|counter[28]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.097      ;
; 0.832  ; Delay_1s:inst19|counter[5]                                                           ; Delay_1s:inst19|counter[5]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.098      ;
; 0.832  ; Delay_1s:inst19|counter[6]                                                           ; Delay_1s:inst19|counter[6]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.098      ;
; 0.832  ; Delay_1s:inst19|counter[21]                                                          ; Delay_1s:inst19|counter[21]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.098      ;
; 0.832  ; Delay_1s:inst19|counter[22]                                                          ; Delay_1s:inst19|counter[22]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.098      ;
; 0.837  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[8]                                               ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[8]  ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; Delay_1s:inst19|temp_a[8]                                                            ; Delay_1s:inst19|temp_a[8]               ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; Delay_1s:inst19|temp_a[10]                                                           ; Delay_1s:inst19|temp_a[10]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; Delay_1s:inst19|temp_a[12]                                                           ; Delay_1s:inst19|temp_a[12]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; Delay_1s:inst19|temp_a[19]                                                           ; Delay_1s:inst19|temp_a[19]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; Delay_1s:inst19|temp_a[24]                                                           ; Delay_1s:inst19|temp_a[24]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; Delay_1s:inst19|temp_a[26]                                                           ; Delay_1s:inst19|temp_a[26]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; Delay_1s:inst19|temp_a[28]                                                           ; Delay_1s:inst19|temp_a[28]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; Delay_1s:inst19|A[3]                                                                 ; Delay_1s:inst19|A[3]                    ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; Delay_1s:inst19|temp_opcode_con[8]                                                   ; Delay_1s:inst19|temp_opcode_con[8]      ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 1.104      ;
+--------+--------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lcd_ascii:inst3|en_gen:lcd_en_gen|en'                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.527 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.entry_mode_set  ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_1stline ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.793      ;
; 0.541 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_ln_fn       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_off     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.807      ;
; 0.675 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_clr     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_on      ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.941      ;
; 0.675 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_1stline ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_c0         ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.941      ;
; 0.681 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_on      ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.entry_mode_set  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.947      ;
; 0.682 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_off     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_clr     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.948      ;
; 0.682 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s2     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s3     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.948      ;
; 0.684 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c0   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c0     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.950      ;
; 0.688 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s2   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s1   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.954      ;
; 0.688 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c2   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c1   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.954      ;
; 0.709 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c0     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c1     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.975      ;
; 0.719 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_2ndline ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_s0         ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; -0.001     ; 0.984      ;
; 0.731 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c1     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c2     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.001      ; 0.998      ;
; 0.741 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c3     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_2ndline ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.001      ; 1.008      ;
; 0.751 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s0     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s1     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.001      ; 1.018      ;
; 0.809 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s3     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_1stline ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 1.075      ;
; 0.839 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c2     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c3     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; -0.001     ; 1.104      ;
; 0.845 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s1   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s0   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 1.111      ;
; 0.850 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s0   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s0     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 1.116      ;
; 0.856 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c1   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c0   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 1.122      ;
; 0.864 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_s0         ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s2   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 1.130      ;
; 0.992 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_c0         ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c2   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.009      ; 1.267      ;
; 1.162 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s1     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s2     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; -0.010     ; 1.418      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12]'                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------+-------------------------+--------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                 ; Launch Clock ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+-------------------------+--------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.814 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[8]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 1.836      ;
; 0.845 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[11] ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 1.867      ;
; 0.917 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[10] ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 1.939      ;
; 1.082 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[8]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.028      ; 2.110      ;
; 1.087 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[7]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 2.109      ;
; 1.131 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[9]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.028      ; 2.159      ;
; 1.170 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[10] ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.860      ; 2.030      ;
; 1.223 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[8]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.866      ; 2.089      ;
; 1.257 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[3]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 2.279      ;
; 1.291 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[8]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 2.313      ;
; 1.306 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[11] ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 2.328      ;
; 1.435 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[10] ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 2.457      ;
; 1.490 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[11] ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.028      ; 2.518      ;
; 1.526 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[8]  ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.860      ; 2.386      ;
; 1.566 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[9]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 2.588      ;
; 1.630 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[4]  ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.860      ; 2.490      ;
; 1.644 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[9]  ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.860      ; 2.504      ;
; 1.664 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[10] ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.866      ; 2.530      ;
; 1.666 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[2]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.028      ; 2.694      ;
; 1.670 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[3]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 2.692      ;
; 1.690 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[7]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 2.712      ;
; 1.699 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[6]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.028      ; 2.727      ;
; 1.732 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[9]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 2.754      ;
; 1.750 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[11] ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.860      ; 2.610      ;
; 1.759 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[5]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 2.781      ;
; 1.783 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[2]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 2.805      ;
; 1.792 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[5]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.866      ; 2.658      ;
; 1.803 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[0]  ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.860      ; 2.663      ;
; 1.815 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[10] ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.028      ; 2.843      ;
; 1.858 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[1]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 2.880      ;
; 1.916 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[6]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 2.938      ;
; 1.930 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[1]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.866      ; 2.796      ;
; 1.932 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[0]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 2.954      ;
; 1.950 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[4]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 2.972      ;
; 1.971 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[4]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.866      ; 2.837      ;
; 1.984 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[9]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.866      ; 2.850      ;
; 2.051 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[5]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 3.073      ;
; 2.070 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[11] ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.866      ; 2.936      ;
; 2.168 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[6]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 3.190      ;
; 2.203 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[4]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 3.225      ;
; 2.380 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[4]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.028      ; 3.408      ;
; 2.470 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[0]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.866      ; 3.336      ;
; 2.493 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[1]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.028      ; 3.521      ;
; 2.513 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[5]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.028      ; 3.541      ;
; 2.547 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[1]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 3.569      ;
; 2.665 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[0]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.028      ; 3.693      ;
; 2.666 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[2]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 3.688      ;
; 2.891 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[0]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 1.022      ; 3.913      ;
+-------+--------------------------------------------------------------------------------------+-------------------------+--------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_27'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[10]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[10]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[11]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[11]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[12]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[12]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[8]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[8]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[9]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[9]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_datain_reg4  ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lcd_ascii:inst3|en_gen:lcd_en_gen|en'                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.entry_mode_set  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.entry_mode_set  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_1stline ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_1stline ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_2ndline ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_2ndline ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_clr     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_clr     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_off     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_off     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_on      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_on      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_ln_fn       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_ln_fn       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c0     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c0     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c1     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c1     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c2     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c2     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c3     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c3     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s0     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s0     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s1     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s1     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s2     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s2     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s3     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s3     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c0   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c0   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c1   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c1   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c2   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c2   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s0   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s0   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s1   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s1   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s2   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s2   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_c0         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_c0         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_s0         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_s0         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.entry_mode_set|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.entry_mode_set|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_lcd_1stline|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_lcd_1stline|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_lcd_2ndline|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_lcd_2ndline|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_lcd_clr|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_lcd_clr|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_lcd_off|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_lcd_off|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_lcd_on|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_lcd_on|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_ln_fn|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_ln_fn|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_c0|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_c0|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_c1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_c1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_c2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_c2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_c3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_c3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_s0|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_s0|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_s1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_s1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_s2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_s2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_s3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_s3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_c0|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_c0|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_c1|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_c1|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_c2|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_c2|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_s0|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_s0|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_s1|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_s1|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_s2|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_s2|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.sign_c0|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.sign_c0|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.sign_s0|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.sign_s0|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_en_gen|en|regout                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_en_gen|en|regout                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_en_gen|en~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_en_gen|en~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_en_gen|en~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_en_gen|en~clkctrl|outclk                            ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12]'                                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; aluseq:inst10|y_real[0]                                                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; aluseq:inst10|y_real[0]                                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; aluseq:inst10|y_real[1]                                                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; aluseq:inst10|y_real[1]                                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; aluseq:inst10|y_real[2]                                                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; aluseq:inst10|y_real[2]                                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; aluseq:inst10|y_real[3]                                                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; aluseq:inst10|y_real[3]                                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; aluseq:inst10|y_real[4]                                                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; aluseq:inst10|y_real[4]                                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst10|y_real[0]|datad                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst10|y_real[0]|datad                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst10|y_real[1]|datad                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst10|y_real[1]|datad                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst10|y_real[2]|datac                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst10|y_real[2]|datac                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst10|y_real[3]|datac                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst10|y_real[3]|datac                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst10|y_real[4]|datac                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst10|y_real[4]|datac                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst12|altsyncram_component|auto_generated|ram_block1a0|portadataout[17] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst12|altsyncram_component|auto_generated|ram_block1a0|portadataout[17] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst13|altsyncram_component|auto_generated|q_a[12]~clkctrl|inclk[0]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst13|altsyncram_component|auto_generated|q_a[12]~clkctrl|inclk[0]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst13|altsyncram_component|auto_generated|q_a[12]~clkctrl|outclk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst13|altsyncram_component|auto_generated|q_a[12]~clkctrl|outclk        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                          ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; key[*]    ; clock_27                                                                             ; 4.961 ; 4.961 ; Rise       ; clock_27                                                                             ;
;  key[0]   ; clock_27                                                                             ; 4.961 ; 4.961 ; Rise       ; clock_27                                                                             ;
; sw[*]     ; clock_27                                                                             ; 6.047 ; 6.047 ; Rise       ; clock_27                                                                             ;
;  sw[13]   ; clock_27                                                                             ; 6.047 ; 6.047 ; Rise       ; clock_27                                                                             ;
; sw[*]     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 6.559 ; 6.559 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  sw[13]   ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 6.559 ; 6.559 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                             ;
+-----------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+-----------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; key[*]    ; clock_27                                                                             ; -4.540 ; -4.540 ; Rise       ; clock_27                                                                             ;
;  key[0]   ; clock_27                                                                             ; -4.540 ; -4.540 ; Rise       ; clock_27                                                                             ;
; sw[*]     ; clock_27                                                                             ; -5.643 ; -5.643 ; Rise       ; clock_27                                                                             ;
;  sw[13]   ; clock_27                                                                             ; -5.643 ; -5.643 ; Rise       ; clock_27                                                                             ;
; sw[*]     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; -4.915 ; -4.915 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  sw[13]   ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; -4.915 ; -4.915 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
+-----------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                     ;
+--------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+--------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; hex0[*]      ; clock_27                                                                             ; 8.828  ; 8.828  ; Rise       ; clock_27                                                                             ;
;  hex0[0]     ; clock_27                                                                             ; 8.534  ; 8.534  ; Rise       ; clock_27                                                                             ;
;  hex0[1]     ; clock_27                                                                             ; 7.382  ; 7.382  ; Rise       ; clock_27                                                                             ;
;  hex0[2]     ; clock_27                                                                             ; 7.392  ; 7.392  ; Rise       ; clock_27                                                                             ;
;  hex0[3]     ; clock_27                                                                             ; 8.828  ; 8.828  ; Rise       ; clock_27                                                                             ;
;  hex0[4]     ; clock_27                                                                             ; 8.828  ; 8.828  ; Rise       ; clock_27                                                                             ;
;  hex0[5]     ; clock_27                                                                             ; 8.818  ; 8.818  ; Rise       ; clock_27                                                                             ;
; hex1[*]      ; clock_27                                                                             ; 9.835  ; 9.835  ; Rise       ; clock_27                                                                             ;
;  hex1[0]     ; clock_27                                                                             ; 9.688  ; 9.688  ; Rise       ; clock_27                                                                             ;
;  hex1[1]     ; clock_27                                                                             ; 8.273  ; 8.273  ; Rise       ; clock_27                                                                             ;
;  hex1[2]     ; clock_27                                                                             ; 8.089  ; 8.089  ; Rise       ; clock_27                                                                             ;
;  hex1[3]     ; clock_27                                                                             ; 9.810  ; 9.810  ; Rise       ; clock_27                                                                             ;
;  hex1[4]     ; clock_27                                                                             ; 9.830  ; 9.830  ; Rise       ; clock_27                                                                             ;
;  hex1[5]     ; clock_27                                                                             ; 9.835  ; 9.835  ; Rise       ; clock_27                                                                             ;
; hex2[*]      ; clock_27                                                                             ; 9.448  ; 9.448  ; Rise       ; clock_27                                                                             ;
;  hex2[0]     ; clock_27                                                                             ; 8.941  ; 8.941  ; Rise       ; clock_27                                                                             ;
;  hex2[3]     ; clock_27                                                                             ; 9.448  ; 9.448  ; Rise       ; clock_27                                                                             ;
;  hex2[4]     ; clock_27                                                                             ; 9.406  ; 9.406  ; Rise       ; clock_27                                                                             ;
;  hex2[5]     ; clock_27                                                                             ; 9.406  ; 9.406  ; Rise       ; clock_27                                                                             ;
; hex3[*]      ; clock_27                                                                             ; 9.790  ; 9.790  ; Rise       ; clock_27                                                                             ;
;  hex3[0]     ; clock_27                                                                             ; 9.487  ; 9.487  ; Rise       ; clock_27                                                                             ;
;  hex3[3]     ; clock_27                                                                             ; 9.790  ; 9.790  ; Rise       ; clock_27                                                                             ;
;  hex3[4]     ; clock_27                                                                             ; 9.790  ; 9.790  ; Rise       ; clock_27                                                                             ;
;  hex3[5]     ; clock_27                                                                             ; 9.775  ; 9.775  ; Rise       ; clock_27                                                                             ;
; hex4[*]      ; clock_27                                                                             ; 9.786  ; 9.786  ; Rise       ; clock_27                                                                             ;
;  hex4[0]     ; clock_27                                                                             ; 9.525  ; 9.525  ; Rise       ; clock_27                                                                             ;
;  hex4[1]     ; clock_27                                                                             ; 9.780  ; 9.780  ; Rise       ; clock_27                                                                             ;
;  hex4[2]     ; clock_27                                                                             ; 8.803  ; 8.803  ; Rise       ; clock_27                                                                             ;
;  hex4[3]     ; clock_27                                                                             ; 8.799  ; 8.799  ; Rise       ; clock_27                                                                             ;
;  hex4[4]     ; clock_27                                                                             ; 9.670  ; 9.670  ; Rise       ; clock_27                                                                             ;
;  hex4[5]     ; clock_27                                                                             ; 9.138  ; 9.138  ; Rise       ; clock_27                                                                             ;
;  hex4[6]     ; clock_27                                                                             ; 9.786  ; 9.786  ; Rise       ; clock_27                                                                             ;
; hex5[*]      ; clock_27                                                                             ; 9.783  ; 9.783  ; Rise       ; clock_27                                                                             ;
;  hex5[0]     ; clock_27                                                                             ; 9.783  ; 9.783  ; Rise       ; clock_27                                                                             ;
;  hex5[3]     ; clock_27                                                                             ; 9.499  ; 9.499  ; Rise       ; clock_27                                                                             ;
;  hex5[4]     ; clock_27                                                                             ; 9.479  ; 9.479  ; Rise       ; clock_27                                                                             ;
;  hex5[5]     ; clock_27                                                                             ; 9.479  ; 9.479  ; Rise       ; clock_27                                                                             ;
; hex6[*]      ; clock_27                                                                             ; 9.788  ; 9.788  ; Rise       ; clock_27                                                                             ;
;  hex6[0]     ; clock_27                                                                             ; 8.763  ; 8.763  ; Rise       ; clock_27                                                                             ;
;  hex6[1]     ; clock_27                                                                             ; 8.717  ; 8.717  ; Rise       ; clock_27                                                                             ;
;  hex6[2]     ; clock_27                                                                             ; 9.131  ; 9.131  ; Rise       ; clock_27                                                                             ;
;  hex6[3]     ; clock_27                                                                             ; 9.087  ; 9.087  ; Rise       ; clock_27                                                                             ;
;  hex6[4]     ; clock_27                                                                             ; 9.788  ; 9.788  ; Rise       ; clock_27                                                                             ;
;  hex6[5]     ; clock_27                                                                             ; 9.277  ; 9.277  ; Rise       ; clock_27                                                                             ;
;  hex6[6]     ; clock_27                                                                             ; 9.148  ; 9.148  ; Rise       ; clock_27                                                                             ;
; hex7[*]      ; clock_27                                                                             ; 10.179 ; 10.179 ; Rise       ; clock_27                                                                             ;
;  hex7[0]     ; clock_27                                                                             ; 10.179 ; 10.179 ; Rise       ; clock_27                                                                             ;
;  hex7[3]     ; clock_27                                                                             ; 10.149 ; 10.149 ; Rise       ; clock_27                                                                             ;
;  hex7[4]     ; clock_27                                                                             ; 10.149 ; 10.149 ; Rise       ; clock_27                                                                             ;
;  hex7[5]     ; clock_27                                                                             ; 9.895  ; 9.895  ; Rise       ; clock_27                                                                             ;
; lcd_data[*]  ; clock_27                                                                             ; 30.478 ; 30.478 ; Rise       ; clock_27                                                                             ;
;  lcd_data[0] ; clock_27                                                                             ; 29.534 ; 29.534 ; Rise       ; clock_27                                                                             ;
;  lcd_data[1] ; clock_27                                                                             ; 30.478 ; 30.478 ; Rise       ; clock_27                                                                             ;
;  lcd_data[2] ; clock_27                                                                             ; 30.177 ; 30.177 ; Rise       ; clock_27                                                                             ;
;  lcd_data[3] ; clock_27                                                                             ; 29.042 ; 29.042 ; Rise       ; clock_27                                                                             ;
;  lcd_data[4] ; clock_27                                                                             ; 29.590 ; 29.590 ; Rise       ; clock_27                                                                             ;
;  lcd_data[5] ; clock_27                                                                             ; 30.253 ; 30.253 ; Rise       ; clock_27                                                                             ;
;  lcd_data[6] ; clock_27                                                                             ; 29.951 ; 29.951 ; Rise       ; clock_27                                                                             ;
; lcd_data[*]  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 17.808 ; 17.808 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[0] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 15.782 ; 15.782 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[1] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 17.808 ; 17.808 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[2] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 15.365 ; 15.365 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[3] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 15.714 ; 15.714 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[4] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 15.198 ; 15.198 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[5] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 12.605 ; 12.605 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[6] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 13.557 ; 13.557 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[7] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 11.544 ; 11.544 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_en       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 4.095  ;        ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_rs       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 11.931 ; 11.931 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_en       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;        ; 4.095  ; Fall       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_data[*]  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 27.724 ; 27.724 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[0] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 27.139 ; 27.139 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[1] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 27.016 ; 27.016 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[2] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 27.008 ; 27.008 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[3] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 25.834 ; 25.834 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[4] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 26.826 ; 26.826 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[5] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 27.724 ; 27.724 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[6] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 27.422 ; 27.422 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
; lcd_data[*]  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 26.265 ; 26.265 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[0] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 25.680 ; 25.680 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[1] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 25.557 ; 25.557 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[2] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 25.549 ; 25.549 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[3] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 24.375 ; 24.375 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[4] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 25.367 ; 25.367 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[5] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 26.265 ; 26.265 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[6] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 25.963 ; 25.963 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
+--------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                             ;
+--------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+--------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; hex0[*]      ; clock_27                                                                             ; 7.382  ; 7.382  ; Rise       ; clock_27                                                                             ;
;  hex0[0]     ; clock_27                                                                             ; 8.249  ; 8.249  ; Rise       ; clock_27                                                                             ;
;  hex0[1]     ; clock_27                                                                             ; 7.382  ; 7.382  ; Rise       ; clock_27                                                                             ;
;  hex0[2]     ; clock_27                                                                             ; 7.392  ; 7.392  ; Rise       ; clock_27                                                                             ;
;  hex0[3]     ; clock_27                                                                             ; 8.543  ; 8.543  ; Rise       ; clock_27                                                                             ;
;  hex0[4]     ; clock_27                                                                             ; 8.543  ; 8.543  ; Rise       ; clock_27                                                                             ;
;  hex0[5]     ; clock_27                                                                             ; 8.533  ; 8.533  ; Rise       ; clock_27                                                                             ;
; hex1[*]      ; clock_27                                                                             ; 8.089  ; 8.089  ; Rise       ; clock_27                                                                             ;
;  hex1[0]     ; clock_27                                                                             ; 9.608  ; 9.608  ; Rise       ; clock_27                                                                             ;
;  hex1[1]     ; clock_27                                                                             ; 8.273  ; 8.273  ; Rise       ; clock_27                                                                             ;
;  hex1[2]     ; clock_27                                                                             ; 8.089  ; 8.089  ; Rise       ; clock_27                                                                             ;
;  hex1[3]     ; clock_27                                                                             ; 9.730  ; 9.730  ; Rise       ; clock_27                                                                             ;
;  hex1[4]     ; clock_27                                                                             ; 9.750  ; 9.750  ; Rise       ; clock_27                                                                             ;
;  hex1[5]     ; clock_27                                                                             ; 9.755  ; 9.755  ; Rise       ; clock_27                                                                             ;
; hex2[*]      ; clock_27                                                                             ; 8.924  ; 8.924  ; Rise       ; clock_27                                                                             ;
;  hex2[0]     ; clock_27                                                                             ; 8.924  ; 8.924  ; Rise       ; clock_27                                                                             ;
;  hex2[3]     ; clock_27                                                                             ; 9.431  ; 9.431  ; Rise       ; clock_27                                                                             ;
;  hex2[4]     ; clock_27                                                                             ; 9.389  ; 9.389  ; Rise       ; clock_27                                                                             ;
;  hex2[5]     ; clock_27                                                                             ; 9.389  ; 9.389  ; Rise       ; clock_27                                                                             ;
; hex3[*]      ; clock_27                                                                             ; 9.284  ; 9.284  ; Rise       ; clock_27                                                                             ;
;  hex3[0]     ; clock_27                                                                             ; 9.284  ; 9.284  ; Rise       ; clock_27                                                                             ;
;  hex3[3]     ; clock_27                                                                             ; 9.587  ; 9.587  ; Rise       ; clock_27                                                                             ;
;  hex3[4]     ; clock_27                                                                             ; 9.587  ; 9.587  ; Rise       ; clock_27                                                                             ;
;  hex3[5]     ; clock_27                                                                             ; 9.572  ; 9.572  ; Rise       ; clock_27                                                                             ;
; hex4[*]      ; clock_27                                                                             ; 8.222  ; 8.222  ; Rise       ; clock_27                                                                             ;
;  hex4[0]     ; clock_27                                                                             ; 8.978  ; 8.978  ; Rise       ; clock_27                                                                             ;
;  hex4[1]     ; clock_27                                                                             ; 9.246  ; 9.246  ; Rise       ; clock_27                                                                             ;
;  hex4[2]     ; clock_27                                                                             ; 8.245  ; 8.245  ; Rise       ; clock_27                                                                             ;
;  hex4[3]     ; clock_27                                                                             ; 8.222  ; 8.222  ; Rise       ; clock_27                                                                             ;
;  hex4[4]     ; clock_27                                                                             ; 9.091  ; 9.091  ; Rise       ; clock_27                                                                             ;
;  hex4[5]     ; clock_27                                                                             ; 8.562  ; 8.562  ; Rise       ; clock_27                                                                             ;
;  hex4[6]     ; clock_27                                                                             ; 9.207  ; 9.207  ; Rise       ; clock_27                                                                             ;
; hex5[*]      ; clock_27                                                                             ; 8.940  ; 8.940  ; Rise       ; clock_27                                                                             ;
;  hex5[0]     ; clock_27                                                                             ; 9.244  ; 9.244  ; Rise       ; clock_27                                                                             ;
;  hex5[3]     ; clock_27                                                                             ; 8.960  ; 8.960  ; Rise       ; clock_27                                                                             ;
;  hex5[4]     ; clock_27                                                                             ; 8.940  ; 8.940  ; Rise       ; clock_27                                                                             ;
;  hex5[5]     ; clock_27                                                                             ; 8.940  ; 8.940  ; Rise       ; clock_27                                                                             ;
; hex6[*]      ; clock_27                                                                             ; 8.413  ; 8.413  ; Rise       ; clock_27                                                                             ;
;  hex6[0]     ; clock_27                                                                             ; 8.434  ; 8.434  ; Rise       ; clock_27                                                                             ;
;  hex6[1]     ; clock_27                                                                             ; 8.413  ; 8.413  ; Rise       ; clock_27                                                                             ;
;  hex6[2]     ; clock_27                                                                             ; 8.838  ; 8.838  ; Rise       ; clock_27                                                                             ;
;  hex6[3]     ; clock_27                                                                             ; 8.769  ; 8.769  ; Rise       ; clock_27                                                                             ;
;  hex6[4]     ; clock_27                                                                             ; 9.466  ; 9.466  ; Rise       ; clock_27                                                                             ;
;  hex6[5]     ; clock_27                                                                             ; 8.939  ; 8.939  ; Rise       ; clock_27                                                                             ;
;  hex6[6]     ; clock_27                                                                             ; 8.833  ; 8.833  ; Rise       ; clock_27                                                                             ;
; hex7[*]      ; clock_27                                                                             ; 9.759  ; 9.759  ; Rise       ; clock_27                                                                             ;
;  hex7[0]     ; clock_27                                                                             ; 10.043 ; 10.043 ; Rise       ; clock_27                                                                             ;
;  hex7[3]     ; clock_27                                                                             ; 10.013 ; 10.013 ; Rise       ; clock_27                                                                             ;
;  hex7[4]     ; clock_27                                                                             ; 10.013 ; 10.013 ; Rise       ; clock_27                                                                             ;
;  hex7[5]     ; clock_27                                                                             ; 9.759  ; 9.759  ; Rise       ; clock_27                                                                             ;
; lcd_data[*]  ; clock_27                                                                             ; 10.296 ; 10.296 ; Rise       ; clock_27                                                                             ;
;  lcd_data[0] ; clock_27                                                                             ; 11.408 ; 11.408 ; Rise       ; clock_27                                                                             ;
;  lcd_data[1] ; clock_27                                                                             ; 11.796 ; 11.796 ; Rise       ; clock_27                                                                             ;
;  lcd_data[2] ; clock_27                                                                             ; 12.187 ; 12.187 ; Rise       ; clock_27                                                                             ;
;  lcd_data[3] ; clock_27                                                                             ; 12.084 ; 12.084 ; Rise       ; clock_27                                                                             ;
;  lcd_data[4] ; clock_27                                                                             ; 12.473 ; 12.473 ; Rise       ; clock_27                                                                             ;
;  lcd_data[5] ; clock_27                                                                             ; 10.604 ; 10.604 ; Rise       ; clock_27                                                                             ;
;  lcd_data[6] ; clock_27                                                                             ; 10.296 ; 10.296 ; Rise       ; clock_27                                                                             ;
; lcd_data[*]  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 9.928  ; 9.928  ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[0] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 11.062 ; 11.062 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[1] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 10.735 ; 10.735 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[2] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 11.688 ; 11.688 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[3] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 9.928  ; 9.928  ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[4] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 11.225 ; 11.225 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[5] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 10.376 ; 10.376 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[6] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 10.600 ; 10.600 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[7] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 10.689 ; 10.689 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_en       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 4.095  ;        ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_rs       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 9.995  ; 9.995  ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_en       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;        ; 4.095  ; Fall       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_data[*]  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 7.549  ; 7.549  ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[0] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 9.067  ; 9.067  ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[1] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 12.330 ; 12.330 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[2] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 10.245 ; 10.245 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[3] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 9.497  ; 9.497  ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[4] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 10.188 ; 10.188 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[5] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 8.251  ; 8.251  ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[6] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 7.549  ; 7.549  ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
; lcd_data[*]  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 7.549  ; 7.549  ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[0] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 9.067  ; 9.067  ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[1] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 12.330 ; 12.330 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[2] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 10.245 ; 10.245 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[3] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 9.497  ; 9.497  ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[4] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 10.188 ; 10.188 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[5] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 8.251  ; 8.251  ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[6] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 7.549  ; 7.549  ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
+--------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; sw[13]     ; lcd_data[0] ; 31.047 ; 31.047 ; 31.047 ; 31.047 ;
; sw[13]     ; lcd_data[1] ; 32.176 ; 32.176 ; 32.176 ; 32.176 ;
; sw[13]     ; lcd_data[2] ; 31.474 ; 31.474 ; 31.474 ; 31.474 ;
; sw[13]     ; lcd_data[3] ; 30.317 ; 30.317 ; 30.317 ; 30.317 ;
; sw[13]     ; lcd_data[4] ; 30.865 ; 30.865 ; 30.865 ; 30.865 ;
; sw[13]     ; lcd_data[5] ; 31.659 ; 31.659 ; 31.659 ; 31.659 ;
; sw[13]     ; lcd_data[6] ; 31.357 ; 31.357 ; 31.357 ; 31.357 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; sw[13]     ; lcd_data[0] ; 18.144 ; 18.144 ; 18.144 ; 18.144 ;
; sw[13]     ; lcd_data[1] ; 20.587 ; 20.587 ; 20.587 ; 20.587 ;
; sw[13]     ; lcd_data[2] ; 19.885 ; 19.885 ; 19.885 ; 19.885 ;
; sw[13]     ; lcd_data[3] ; 18.126 ; 18.126 ; 18.126 ; 18.126 ;
; sw[13]     ; lcd_data[4] ; 19.074 ; 19.074 ; 19.074 ; 19.074 ;
; sw[13]     ; lcd_data[5] ; 20.070 ; 20.070 ; 20.070 ; 20.070 ;
; sw[13]     ; lcd_data[6] ; 19.768 ; 19.768 ; 19.768 ; 19.768 ;
+------------+-------------+--------+--------+--------+--------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                      ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clock_27                                                                             ; -3.563 ; -443.192      ;
; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; -1.146 ; -4.913        ;
; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 0.325  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                       ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clock_27                                                                             ; -1.006 ; -1.875        ;
; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 0.242  ; 0.000         ;
; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.504  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                        ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clock_27                                                                             ; -2.000 ; -504.380      ;
; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; -0.500 ; -23.000       ;
; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.500  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_27'                                                                                                                  ;
+--------+--------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|OPC[0]              ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.599      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|OPC[1]              ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.599      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|OPC[2]              ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.599      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[6]  ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.599      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[7]  ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.599      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[8]  ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.599      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[9]  ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.599      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[10] ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.599      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[11] ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.599      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[12] ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.599      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[13] ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.599      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[14] ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.599      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[15] ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.599      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[16] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.603      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[17] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.603      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[18] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.603      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[19] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.603      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[20] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.603      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[21] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.603      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[22] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.603      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[23] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.603      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[24] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.603      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[25] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.603      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[26] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.603      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[27] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.603      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[28] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.603      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[29] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.603      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[30] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.603      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[31] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.603      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|OPC[3]              ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.599      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_opcode_con[5]  ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.599      ;
; -3.563 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|OPC[4]              ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.599      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|OPC[0]              ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.581      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|OPC[1]              ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.581      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|OPC[2]              ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.581      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[6]  ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.581      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[7]  ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.581      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[8]  ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.581      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[9]  ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.581      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[10] ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.581      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[11] ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.581      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[12] ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.581      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[13] ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.581      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[14] ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.581      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[15] ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.581      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[16] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.585      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[17] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.585      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[18] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.585      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[19] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.585      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[20] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.585      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[21] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.585      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[22] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.585      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[23] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.585      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[24] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.585      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[25] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.585      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[26] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.585      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[27] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.585      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[28] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.585      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[29] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.585      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[30] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.585      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[31] ; clock_27     ; clock_27    ; 1.000        ; 0.008      ; 4.585      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|OPC[3]              ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.581      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_opcode_con[5]  ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.581      ;
; -3.545 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|OPC[4]              ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.581      ;
; -3.539 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|A[0]                ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.549      ;
; -3.539 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|A[1]                ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.549      ;
; -3.539 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|A[2]                ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.549      ;
; -3.539 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[4]           ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.549      ;
; -3.539 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[5]           ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.549      ;
; -3.539 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[6]           ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.549      ;
; -3.539 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[7]           ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.549      ;
; -3.539 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[8]           ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.549      ;
; -3.539 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[9]           ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.549      ;
; -3.539 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[10]          ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.549      ;
; -3.539 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[11]          ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.549      ;
; -3.539 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[12]          ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.549      ;
; -3.539 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[13]          ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.549      ;
; -3.539 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[14]          ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.549      ;
; -3.539 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|temp_a[15]          ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.549      ;
; -3.539 ; Delay_1s:inst19|delay[1] ; Delay_1s:inst19|A[3]                ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.549      ;
; -3.521 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|A[0]                ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.531      ;
; -3.521 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|A[1]                ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.531      ;
; -3.521 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|A[2]                ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.531      ;
; -3.521 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[4]           ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.531      ;
; -3.521 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[5]           ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.531      ;
; -3.521 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[6]           ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.531      ;
; -3.521 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[7]           ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.531      ;
; -3.521 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[8]           ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.531      ;
; -3.521 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[9]           ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.531      ;
; -3.521 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[10]          ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.531      ;
; -3.521 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[11]          ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.531      ;
; -3.521 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[12]          ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.531      ;
; -3.521 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[13]          ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.531      ;
; -3.521 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[14]          ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.531      ;
; -3.521 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|temp_a[15]          ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.531      ;
; -3.521 ; Delay_1s:inst19|delay[0] ; Delay_1s:inst19|A[3]                ; clock_27     ; clock_27    ; 1.000        ; -0.022     ; 4.531      ;
; -3.481 ; Delay_1s:inst19|delay[2] ; Delay_1s:inst19|OPC[0]              ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.517      ;
; -3.481 ; Delay_1s:inst19|delay[2] ; Delay_1s:inst19|OPC[1]              ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.517      ;
; -3.481 ; Delay_1s:inst19|delay[2] ; Delay_1s:inst19|OPC[2]              ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.517      ;
; -3.481 ; Delay_1s:inst19|delay[2] ; Delay_1s:inst19|temp_opcode_con[6]  ; clock_27     ; clock_27    ; 1.000        ; 0.004      ; 4.517      ;
+--------+--------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12]'                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------+-------------------------+--------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                 ; Launch Clock ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+-------------------------+--------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.146 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[4]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 2.106      ;
; -1.023 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[4]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.353      ; 1.978      ;
; -1.017 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[0]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.977      ;
; -1.002 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[4]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.285      ; 2.009      ;
; -0.991 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[4]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.942      ;
; -0.982 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[5]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.942      ;
; -0.982 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[1]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.942      ;
; -0.941 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[6]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.901      ;
; -0.894 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[0]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.353      ; 1.849      ;
; -0.877 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[6]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.828      ;
; -0.868 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[0]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.285      ; 1.875      ;
; -0.862 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[0]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.813      ;
; -0.831 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[2]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.791      ;
; -0.827 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[5]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.778      ;
; -0.827 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[1]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.778      ;
; -0.766 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[2]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.717      ;
; -0.766 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[5]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.353      ; 1.721      ;
; -0.766 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[1]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.353      ; 1.721      ;
; -0.759 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[2]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.353      ; 1.714      ;
; -0.751 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[4]  ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.281      ; 1.684      ;
; -0.724 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[6]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.353      ; 1.679      ;
; -0.718 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[7]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.678      ;
; -0.711 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[9]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.285      ; 1.718      ;
; -0.695 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[3]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.655      ;
; -0.693 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[1]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.285      ; 1.700      ;
; -0.683 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[5]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.285      ; 1.690      ;
; -0.654 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[7]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.605      ;
; -0.635 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[11] ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.595      ;
; -0.631 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[3]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.582      ;
; -0.626 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[10] ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.353      ; 1.581      ;
; -0.617 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[0]  ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.281      ; 1.550      ;
; -0.612 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[9]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.353      ; 1.567      ;
; -0.607 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[10] ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.285      ; 1.614      ;
; -0.532 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[9]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.483      ;
; -0.528 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[11] ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.281      ; 1.461      ;
; -0.498 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[9]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.458      ;
; -0.473 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[10] ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.424      ;
; -0.424 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[8]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.375      ;
; -0.381 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[8]  ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.281      ; 1.314      ;
; -0.326 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[11] ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.285      ; 1.333      ;
; -0.240 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[8]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.353      ; 1.195      ;
; -0.203 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[11] ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.353      ; 1.158      ;
; -0.197 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[9]  ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.281      ; 1.130      ;
; -0.174 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[8]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.285      ; 1.181      ;
; -0.162 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[10] ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.122      ;
; -0.139 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[10] ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.281      ; 1.072      ;
; -0.110 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[8]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 1.070      ;
; 0.045  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[11] ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 1.000        ; 0.351      ; 0.906      ;
+--------+--------------------------------------------------------------------------------------+-------------------------+--------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lcd_ascii:inst3|en_gen:lcd_en_gen|en'                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.325 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s1     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s2     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; -0.009     ; 0.698      ;
; 0.433 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_c0         ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c2   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.008      ; 0.607      ;
; 0.459 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s1   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s0   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.001      ; 0.574      ;
; 0.461 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_s0         ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s2   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; -0.001     ; 0.570      ;
; 0.464 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c1   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c0   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.568      ;
; 0.464 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c2     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c3     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.568      ;
; 0.471 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s0   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s0     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.561      ;
; 0.518 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s3     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_1stline ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.514      ;
; 0.531 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s0     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s1     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.501      ;
; 0.531 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c1     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c2     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.501      ;
; 0.536 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s2   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s1   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.496      ;
; 0.538 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_off     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_clr     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.494      ;
; 0.539 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c3     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_2ndline ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.493      ;
; 0.540 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c2   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c1   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.492      ;
; 0.542 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c0   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c0     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.490      ;
; 0.543 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s2     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s3     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.489      ;
; 0.543 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_1stline ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_c0         ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.489      ;
; 0.545 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_on      ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.entry_mode_set  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.487      ;
; 0.546 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_clr     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_on      ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.486      ;
; 0.551 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_2ndline ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_s0         ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.481      ;
; 0.555 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c0     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c1     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.001      ; 0.478      ;
; 0.609 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_ln_fn       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_off     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.423      ;
; 0.638 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.entry_mode_set  ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_1stline ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 1.000        ; 0.000      ; 0.394      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_27'                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                 ; Launch Clock                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.006 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; aluseq:inst10|temp[8]                   ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; clock_27    ; 0.000        ; 1.627      ; 0.895      ;
; -0.869 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; aluseq:inst10|temp[4]                   ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; clock_27    ; 0.000        ; 1.627      ; 1.032      ;
; -0.506 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; aluseq:inst10|temp[8]                   ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; clock_27    ; -0.500       ; 1.627      ; 0.895      ;
; -0.369 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; aluseq:inst10|temp[4]                   ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; clock_27    ; -0.500       ; 1.627      ; 1.032      ;
; 0.241  ; Delay_1s:inst19|counter[31]                                                          ; Delay_1s:inst19|counter[31]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; Delay_1s:inst19|temp_a[31]                                                           ; Delay_1s:inst19|temp_a[31]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; Delay_1s:inst19|temp_opcode_con[31]                                                  ; Delay_1s:inst19|temp_opcode_con[31]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[31]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[31] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.395      ;
; 0.353  ; Delay_1s:inst19|counter[16]                                                          ; Delay_1s:inst19|counter[16]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.505      ;
; 0.355  ; Delay_1s:inst19|A[0]                                                                 ; Delay_1s:inst19|A[0]                    ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355  ; Delay_1s:inst19|temp_a[16]                                                           ; Delay_1s:inst19|temp_a[16]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355  ; Delay_1s:inst19|temp_opcode_con[16]                                                  ; Delay_1s:inst19|temp_opcode_con[16]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[16]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[16] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; Delay_1s:inst19|counter[9]                                                           ; Delay_1s:inst19|counter[9]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; Delay_1s:inst19|counter[11]                                                          ; Delay_1s:inst19|counter[11]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[2]                                               ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[2]  ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; Delay_1s:inst19|counter[17]                                                          ; Delay_1s:inst19|counter[17]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[0]                                               ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[0]  ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[1]                                               ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[1]  ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; Delay_1s:inst19|counter[2]                                                           ; Delay_1s:inst19|counter[2]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; Delay_1s:inst19|counter[18]                                                          ; Delay_1s:inst19|counter[18]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; Delay_1s:inst19|counter[25]                                                          ; Delay_1s:inst19|counter[25]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; Delay_1s:inst19|counter[27]                                                          ; Delay_1s:inst19|counter[27]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; Delay_1s:inst19|OPC[0]                                                               ; Delay_1s:inst19|OPC[0]                  ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[11]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[11] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[13]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[13] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; Delay_1s:inst19|counter[4]                                                           ; Delay_1s:inst19|counter[4]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; Delay_1s:inst19|counter[7]                                                           ; Delay_1s:inst19|counter[7]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; Delay_1s:inst19|counter[13]                                                          ; Delay_1s:inst19|counter[13]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; Delay_1s:inst19|counter[14]                                                          ; Delay_1s:inst19|counter[14]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; Delay_1s:inst19|counter[15]                                                          ; Delay_1s:inst19|counter[15]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; Delay_1s:inst19|counter[20]                                                          ; Delay_1s:inst19|counter[20]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; Delay_1s:inst19|counter[23]                                                          ; Delay_1s:inst19|counter[23]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; Delay_1s:inst19|counter[29]                                                          ; Delay_1s:inst19|counter[29]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; Delay_1s:inst19|counter[30]                                                          ; Delay_1s:inst19|counter[30]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; Delay_1s:inst19|A[1]                                                                 ; Delay_1s:inst19|A[1]                    ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; Delay_1s:inst19|temp_a[17]                                                           ; Delay_1s:inst19|temp_a[17]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; Delay_1s:inst19|OPC[1]                                                               ; Delay_1s:inst19|OPC[1]                  ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; Delay_1s:inst19|temp_opcode_con[17]                                                  ; Delay_1s:inst19|temp_opcode_con[17]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[17]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[17] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; Delay_1s:inst19|A[2]                                                                 ; Delay_1s:inst19|A[2]                    ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Delay_1s:inst19|temp_a[9]                                                            ; Delay_1s:inst19|temp_a[9]               ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Delay_1s:inst19|temp_a[11]                                                           ; Delay_1s:inst19|temp_a[11]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Delay_1s:inst19|temp_a[18]                                                           ; Delay_1s:inst19|temp_a[18]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Delay_1s:inst19|temp_a[25]                                                           ; Delay_1s:inst19|temp_a[25]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Delay_1s:inst19|temp_a[27]                                                           ; Delay_1s:inst19|temp_a[27]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Delay_1s:inst19|OPC[2]                                                               ; Delay_1s:inst19|OPC[2]                  ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Delay_1s:inst19|temp_opcode_con[9]                                                   ; Delay_1s:inst19|temp_opcode_con[9]      ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Delay_1s:inst19|temp_opcode_con[11]                                                  ; Delay_1s:inst19|temp_opcode_con[11]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Delay_1s:inst19|temp_opcode_con[18]                                                  ; Delay_1s:inst19|temp_opcode_con[18]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Delay_1s:inst19|temp_opcode_con[25]                                                  ; Delay_1s:inst19|temp_opcode_con[25]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Delay_1s:inst19|temp_opcode_con[27]                                                  ; Delay_1s:inst19|temp_opcode_con[27]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[18]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[18] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[25]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[25] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[27]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[27] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; Delay_1s:inst19|temp_a[4]                                                            ; Delay_1s:inst19|temp_a[4]               ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Delay_1s:inst19|temp_a[7]                                                            ; Delay_1s:inst19|temp_a[7]               ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Delay_1s:inst19|temp_a[13]                                                           ; Delay_1s:inst19|temp_a[13]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Delay_1s:inst19|temp_a[14]                                                           ; Delay_1s:inst19|temp_a[14]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Delay_1s:inst19|temp_a[15]                                                           ; Delay_1s:inst19|temp_a[15]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Delay_1s:inst19|temp_a[20]                                                           ; Delay_1s:inst19|temp_a[20]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Delay_1s:inst19|temp_a[23]                                                           ; Delay_1s:inst19|temp_a[23]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Delay_1s:inst19|temp_a[29]                                                           ; Delay_1s:inst19|temp_a[29]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Delay_1s:inst19|temp_a[30]                                                           ; Delay_1s:inst19|temp_a[30]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Delay_1s:inst19|temp_opcode_con[7]                                                   ; Delay_1s:inst19|temp_opcode_con[7]      ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Delay_1s:inst19|temp_opcode_con[13]                                                  ; Delay_1s:inst19|temp_opcode_con[13]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Delay_1s:inst19|temp_opcode_con[14]                                                  ; Delay_1s:inst19|temp_opcode_con[14]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Delay_1s:inst19|temp_opcode_con[15]                                                  ; Delay_1s:inst19|temp_opcode_con[15]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Delay_1s:inst19|temp_opcode_con[20]                                                  ; Delay_1s:inst19|temp_opcode_con[20]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Delay_1s:inst19|temp_opcode_con[23]                                                  ; Delay_1s:inst19|temp_opcode_con[23]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Delay_1s:inst19|temp_opcode_con[29]                                                  ; Delay_1s:inst19|temp_opcode_con[29]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Delay_1s:inst19|temp_opcode_con[30]                                                  ; Delay_1s:inst19|temp_opcode_con[30]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Delay_1s:inst19|OPC[4]                                                               ; Delay_1s:inst19|OPC[4]                  ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[20]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[20] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[23]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[23] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[29]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[29] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[30]                                              ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[30] ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.367  ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[3]                                               ; lcd_ascii:inst3|en_gen:lcd_en_gen|c[3]  ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; Delay_1s:inst19|counter[3]                                                           ; Delay_1s:inst19|counter[3]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; Delay_1s:inst19|counter[8]                                                           ; Delay_1s:inst19|counter[8]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; Delay_1s:inst19|counter[10]                                                          ; Delay_1s:inst19|counter[10]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; Delay_1s:inst19|counter[19]                                                          ; Delay_1s:inst19|counter[19]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; Delay_1s:inst19|counter[24]                                                          ; Delay_1s:inst19|counter[24]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; Delay_1s:inst19|counter[26]                                                          ; Delay_1s:inst19|counter[26]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; Delay_1s:inst19|counter[5]                                                           ; Delay_1s:inst19|counter[5]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; Delay_1s:inst19|counter[6]                                                           ; Delay_1s:inst19|counter[6]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; Delay_1s:inst19|counter[12]                                                          ; Delay_1s:inst19|counter[12]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; Delay_1s:inst19|counter[21]                                                          ; Delay_1s:inst19|counter[21]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; Delay_1s:inst19|counter[22]                                                          ; Delay_1s:inst19|counter[22]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; Delay_1s:inst19|counter[28]                                                          ; Delay_1s:inst19|counter[28]             ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; Delay_1s:inst19|temp_a[8]                                                            ; Delay_1s:inst19|temp_a[8]               ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Delay_1s:inst19|temp_a[10]                                                           ; Delay_1s:inst19|temp_a[10]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Delay_1s:inst19|temp_a[19]                                                           ; Delay_1s:inst19|temp_a[19]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Delay_1s:inst19|temp_a[24]                                                           ; Delay_1s:inst19|temp_a[24]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Delay_1s:inst19|temp_a[26]                                                           ; Delay_1s:inst19|temp_a[26]              ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Delay_1s:inst19|A[3]                                                                 ; Delay_1s:inst19|A[3]                    ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Delay_1s:inst19|temp_opcode_con[8]                                                   ; Delay_1s:inst19|temp_opcode_con[8]      ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Delay_1s:inst19|temp_opcode_con[10]                                                  ; Delay_1s:inst19|temp_opcode_con[10]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Delay_1s:inst19|temp_opcode_con[19]                                                  ; Delay_1s:inst19|temp_opcode_con[19]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Delay_1s:inst19|temp_opcode_con[24]                                                  ; Delay_1s:inst19|temp_opcode_con[24]     ; clock_27                                                                             ; clock_27    ; 0.000        ; 0.000      ; 0.523      ;
+--------+--------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lcd_ascii:inst3|en_gen:lcd_en_gen|en'                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.242 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.entry_mode_set  ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_1stline ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.394      ;
; 0.271 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_ln_fn       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_off     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.423      ;
; 0.325 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c0     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c1     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.001      ; 0.478      ;
; 0.329 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_2ndline ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_s0         ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.481      ;
; 0.334 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_clr     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_on      ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.486      ;
; 0.335 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_on      ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.entry_mode_set  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.487      ;
; 0.337 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s2     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s3     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.489      ;
; 0.337 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_1stline ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_c0         ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.489      ;
; 0.338 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c0   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c0     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.490      ;
; 0.340 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c2   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c1   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.492      ;
; 0.341 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c3     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_2ndline ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.493      ;
; 0.342 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_off     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_clr     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.494      ;
; 0.344 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s2   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s1   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.496      ;
; 0.349 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s0     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s1     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.501      ;
; 0.349 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c1     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c2     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.501      ;
; 0.362 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s3     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_1stline ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.514      ;
; 0.409 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s0   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s0     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.561      ;
; 0.416 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c1   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c0   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.568      ;
; 0.416 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c2     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c3     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.000      ; 0.568      ;
; 0.419 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_s0         ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s2   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; -0.001     ; 0.570      ;
; 0.421 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s1   ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s0   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.001      ; 0.574      ;
; 0.447 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_c0         ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c2   ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; 0.008      ; 0.607      ;
; 0.555 ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s1     ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s2     ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; 0.000        ; -0.009     ; 0.698      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12]'                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------+-------------------------+--------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                 ; Launch Clock ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+-------------------------+--------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.504 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[8]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 0.855      ;
; 0.555 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[11] ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 0.906      ;
; 0.561 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[10] ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 0.912      ;
; 0.616 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[7]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 0.967      ;
; 0.630 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[8]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.353      ; 0.983      ;
; 0.640 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[9]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.353      ; 0.993      ;
; 0.656 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[10] ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.281      ; 0.937      ;
; 0.677 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[8]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.285      ; 0.962      ;
; 0.708 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[3]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 1.059      ;
; 0.711 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[8]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 1.062      ;
; 0.735 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[11] ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 1.086      ;
; 0.771 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[10] ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 1.122      ;
; 0.805 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[11] ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.353      ; 1.158      ;
; 0.808 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[8]  ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.281      ; 1.089      ;
; 0.817 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[9]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 1.168      ;
; 0.845 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[4]  ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.281      ; 1.126      ;
; 0.849 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[9]  ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.281      ; 1.130      ;
; 0.861 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[3]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 1.212      ;
; 0.863 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[10] ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.285      ; 1.148      ;
; 0.865 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[2]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.353      ; 1.218      ;
; 0.871 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[7]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 1.222      ;
; 0.889 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[6]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.353      ; 1.242      ;
; 0.891 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[9]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 1.242      ;
; 0.906 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[2]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 1.257      ;
; 0.910 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[5]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 1.261      ;
; 0.913 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[5]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.285      ; 1.198      ;
; 0.913 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[11] ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.281      ; 1.194      ;
; 0.916 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[0]  ; aluseq:inst10|y_real[0] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.281      ; 1.197      ;
; 0.944 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[10] ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.353      ; 1.297      ;
; 0.962 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[1]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 1.313      ;
; 0.968 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[6]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 1.319      ;
; 0.971 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[1]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.285      ; 1.256      ;
; 0.986 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[4]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 1.337      ;
; 0.995 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[0]  ; aluseq:inst10|y_real[4] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 1.346      ;
; 0.998 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[9]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.285      ; 1.283      ;
; 1.000 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[4]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.285      ; 1.285      ;
; 1.021 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[5]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 1.372      ;
; 1.048 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[11] ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.285      ; 1.333      ;
; 1.072 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[6]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 1.423      ;
; 1.094 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[4]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 1.445      ;
; 1.161 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[4]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.353      ; 1.514      ;
; 1.200 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[0]  ; aluseq:inst10|y_real[1] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.285      ; 1.485      ;
; 1.211 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[1]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 1.562      ;
; 1.215 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[1]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.353      ; 1.568      ;
; 1.221 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[5]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.353      ; 1.574      ;
; 1.277 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[2]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 1.628      ;
; 1.283 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[0]  ; aluseq:inst10|y_real[2] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.353      ; 1.636      ;
; 1.362 ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[0]  ; aluseq:inst10|y_real[3] ; clock_27     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 0.000        ; 0.351      ; 1.713      ;
+-------+--------------------------------------------------------------------------------------+-------------------------+--------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_27'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[10]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[10]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[11]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[11]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[12]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[12]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[8]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[8]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[9]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|q_a[9]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_27 ; Rise       ; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ram_block1a8~porta_datain_reg4  ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lcd_ascii:inst3|en_gen:lcd_en_gen|en'                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.entry_mode_set  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.entry_mode_set  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_1stline ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_1stline ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_2ndline ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_2ndline ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_clr     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_clr     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_off     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_off     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_on      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_lcd_on      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_ln_fn       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.ini_ln_fn       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c0     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c0     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c1     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c1     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c2     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c2     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c3     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_c3     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s0     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s0     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s1     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s1     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s2     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s2     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s3     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.op_state_s3     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c0   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c0   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c1   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c1   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c2   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_c2   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s0   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s0   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s1   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s1   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s2   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.res_buffer_s2   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_c0         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_c0         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_s0         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.sign_s0         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.entry_mode_set|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.entry_mode_set|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_lcd_1stline|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_lcd_1stline|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_lcd_2ndline|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_lcd_2ndline|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_lcd_clr|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_lcd_clr|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_lcd_off|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_lcd_off|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_lcd_on|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_lcd_on|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_ln_fn|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.ini_ln_fn|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_c0|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_c0|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_c1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_c1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_c2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_c2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_c3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_c3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_s0|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_s0|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_s1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_s1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_s2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_s2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_s3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.op_state_s3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_c0|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_c0|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_c1|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_c1|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_c2|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_c2|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_s0|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_s0|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_s1|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_s1|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_s2|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.res_buffer_s2|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.sign_c0|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.sign_c0|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.sign_s0|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_cnt|cur_state.sign_s0|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_en_gen|en|regout                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_en_gen|en|regout                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_en_gen|en~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_en_gen|en~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_en_gen|en~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en ; Rise       ; inst3|lcd_en_gen|en~clkctrl|outclk                            ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12]'                                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; aluseq:inst10|y_real[0]                                                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; aluseq:inst10|y_real[0]                                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; aluseq:inst10|y_real[1]                                                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; aluseq:inst10|y_real[1]                                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; aluseq:inst10|y_real[2]                                                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; aluseq:inst10|y_real[2]                                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; aluseq:inst10|y_real[3]                                                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; aluseq:inst10|y_real[3]                                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; aluseq:inst10|y_real[4]                                                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; aluseq:inst10|y_real[4]                                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst10|y_real[0]|datad                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst10|y_real[0]|datad                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst10|y_real[1]|datad                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst10|y_real[1]|datad                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst10|y_real[2]|datac                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst10|y_real[2]|datac                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst10|y_real[3]|datac                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst10|y_real[3]|datac                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst10|y_real[4]|datac                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst10|y_real[4]|datac                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst12|altsyncram_component|auto_generated|ram_block1a0|portadataout[17] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst12|altsyncram_component|auto_generated|ram_block1a0|portadataout[17] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst13|altsyncram_component|auto_generated|q_a[12]~clkctrl|inclk[0]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst13|altsyncram_component|auto_generated|q_a[12]~clkctrl|inclk[0]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst13|altsyncram_component|auto_generated|q_a[12]~clkctrl|outclk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; Rise       ; inst13|altsyncram_component|auto_generated|q_a[12]~clkctrl|outclk        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                          ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; key[*]    ; clock_27                                                                             ; 2.738 ; 2.738 ; Rise       ; clock_27                                                                             ;
;  key[0]   ; clock_27                                                                             ; 2.738 ; 2.738 ; Rise       ; clock_27                                                                             ;
; sw[*]     ; clock_27                                                                             ; 3.010 ; 3.010 ; Rise       ; clock_27                                                                             ;
;  sw[13]   ; clock_27                                                                             ; 3.010 ; 3.010 ; Rise       ; clock_27                                                                             ;
; sw[*]     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 3.293 ; 3.293 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  sw[13]   ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 3.293 ; 3.293 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                             ;
+-----------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+-----------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; key[*]    ; clock_27                                                                             ; -2.540 ; -2.540 ; Rise       ; clock_27                                                                             ;
;  key[0]   ; clock_27                                                                             ; -2.540 ; -2.540 ; Rise       ; clock_27                                                                             ;
; sw[*]     ; clock_27                                                                             ; -2.853 ; -2.853 ; Rise       ; clock_27                                                                             ;
;  sw[13]   ; clock_27                                                                             ; -2.853 ; -2.853 ; Rise       ; clock_27                                                                             ;
; sw[*]     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; -2.611 ; -2.611 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  sw[13]   ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; -2.611 ; -2.611 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
+-----------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                     ;
+--------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+--------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; hex0[*]      ; clock_27                                                                             ; 4.825  ; 4.825  ; Rise       ; clock_27                                                                             ;
;  hex0[0]     ; clock_27                                                                             ; 4.682  ; 4.682  ; Rise       ; clock_27                                                                             ;
;  hex0[1]     ; clock_27                                                                             ; 4.169  ; 4.169  ; Rise       ; clock_27                                                                             ;
;  hex0[2]     ; clock_27                                                                             ; 4.179  ; 4.179  ; Rise       ; clock_27                                                                             ;
;  hex0[3]     ; clock_27                                                                             ; 4.825  ; 4.825  ; Rise       ; clock_27                                                                             ;
;  hex0[4]     ; clock_27                                                                             ; 4.825  ; 4.825  ; Rise       ; clock_27                                                                             ;
;  hex0[5]     ; clock_27                                                                             ; 4.815  ; 4.815  ; Rise       ; clock_27                                                                             ;
; hex1[*]      ; clock_27                                                                             ; 5.265  ; 5.265  ; Rise       ; clock_27                                                                             ;
;  hex1[0]     ; clock_27                                                                             ; 5.245  ; 5.245  ; Rise       ; clock_27                                                                             ;
;  hex1[1]     ; clock_27                                                                             ; 4.616  ; 4.616  ; Rise       ; clock_27                                                                             ;
;  hex1[2]     ; clock_27                                                                             ; 4.471  ; 4.471  ; Rise       ; clock_27                                                                             ;
;  hex1[3]     ; clock_27                                                                             ; 5.243  ; 5.243  ; Rise       ; clock_27                                                                             ;
;  hex1[4]     ; clock_27                                                                             ; 5.263  ; 5.263  ; Rise       ; clock_27                                                                             ;
;  hex1[5]     ; clock_27                                                                             ; 5.265  ; 5.265  ; Rise       ; clock_27                                                                             ;
; hex2[*]      ; clock_27                                                                             ; 5.118  ; 5.118  ; Rise       ; clock_27                                                                             ;
;  hex2[0]     ; clock_27                                                                             ; 4.886  ; 4.886  ; Rise       ; clock_27                                                                             ;
;  hex2[3]     ; clock_27                                                                             ; 5.118  ; 5.118  ; Rise       ; clock_27                                                                             ;
;  hex2[4]     ; clock_27                                                                             ; 5.085  ; 5.085  ; Rise       ; clock_27                                                                             ;
;  hex2[5]     ; clock_27                                                                             ; 5.085  ; 5.085  ; Rise       ; clock_27                                                                             ;
; hex3[*]      ; clock_27                                                                             ; 5.267  ; 5.267  ; Rise       ; clock_27                                                                             ;
;  hex3[0]     ; clock_27                                                                             ; 5.120  ; 5.120  ; Rise       ; clock_27                                                                             ;
;  hex3[3]     ; clock_27                                                                             ; 5.267  ; 5.267  ; Rise       ; clock_27                                                                             ;
;  hex3[4]     ; clock_27                                                                             ; 5.267  ; 5.267  ; Rise       ; clock_27                                                                             ;
;  hex3[5]     ; clock_27                                                                             ; 5.249  ; 5.249  ; Rise       ; clock_27                                                                             ;
; hex4[*]      ; clock_27                                                                             ; 5.214  ; 5.214  ; Rise       ; clock_27                                                                             ;
;  hex4[0]     ; clock_27                                                                             ; 5.103  ; 5.103  ; Rise       ; clock_27                                                                             ;
;  hex4[1]     ; clock_27                                                                             ; 5.214  ; 5.214  ; Rise       ; clock_27                                                                             ;
;  hex4[2]     ; clock_27                                                                             ; 4.772  ; 4.772  ; Rise       ; clock_27                                                                             ;
;  hex4[3]     ; clock_27                                                                             ; 4.767  ; 4.767  ; Rise       ; clock_27                                                                             ;
;  hex4[4]     ; clock_27                                                                             ; 5.117  ; 5.117  ; Rise       ; clock_27                                                                             ;
;  hex4[5]     ; clock_27                                                                             ; 4.932  ; 4.932  ; Rise       ; clock_27                                                                             ;
;  hex4[6]     ; clock_27                                                                             ; 5.176  ; 5.176  ; Rise       ; clock_27                                                                             ;
; hex5[*]      ; clock_27                                                                             ; 5.210  ; 5.210  ; Rise       ; clock_27                                                                             ;
;  hex5[0]     ; clock_27                                                                             ; 5.210  ; 5.210  ; Rise       ; clock_27                                                                             ;
;  hex5[3]     ; clock_27                                                                             ; 5.082  ; 5.082  ; Rise       ; clock_27                                                                             ;
;  hex5[4]     ; clock_27                                                                             ; 5.062  ; 5.062  ; Rise       ; clock_27                                                                             ;
;  hex5[5]     ; clock_27                                                                             ; 5.062  ; 5.062  ; Rise       ; clock_27                                                                             ;
; hex6[*]      ; clock_27                                                                             ; 5.185  ; 5.185  ; Rise       ; clock_27                                                                             ;
;  hex6[0]     ; clock_27                                                                             ; 4.736  ; 4.736  ; Rise       ; clock_27                                                                             ;
;  hex6[1]     ; clock_27                                                                             ; 4.732  ; 4.732  ; Rise       ; clock_27                                                                             ;
;  hex6[2]     ; clock_27                                                                             ; 4.903  ; 4.903  ; Rise       ; clock_27                                                                             ;
;  hex6[3]     ; clock_27                                                                             ; 4.902  ; 4.902  ; Rise       ; clock_27                                                                             ;
;  hex6[4]     ; clock_27                                                                             ; 5.185  ; 5.185  ; Rise       ; clock_27                                                                             ;
;  hex6[5]     ; clock_27                                                                             ; 4.973  ; 4.973  ; Rise       ; clock_27                                                                             ;
;  hex6[6]     ; clock_27                                                                             ; 4.934  ; 4.934  ; Rise       ; clock_27                                                                             ;
; hex7[*]      ; clock_27                                                                             ; 5.394  ; 5.394  ; Rise       ; clock_27                                                                             ;
;  hex7[0]     ; clock_27                                                                             ; 5.394  ; 5.394  ; Rise       ; clock_27                                                                             ;
;  hex7[3]     ; clock_27                                                                             ; 5.364  ; 5.364  ; Rise       ; clock_27                                                                             ;
;  hex7[4]     ; clock_27                                                                             ; 5.364  ; 5.364  ; Rise       ; clock_27                                                                             ;
;  hex7[5]     ; clock_27                                                                             ; 5.266  ; 5.266  ; Rise       ; clock_27                                                                             ;
; lcd_data[*]  ; clock_27                                                                             ; 14.329 ; 14.329 ; Rise       ; clock_27                                                                             ;
;  lcd_data[0] ; clock_27                                                                             ; 13.872 ; 13.872 ; Rise       ; clock_27                                                                             ;
;  lcd_data[1] ; clock_27                                                                             ; 14.191 ; 14.191 ; Rise       ; clock_27                                                                             ;
;  lcd_data[2] ; clock_27                                                                             ; 14.329 ; 14.329 ; Rise       ; clock_27                                                                             ;
;  lcd_data[3] ; clock_27                                                                             ; 13.700 ; 13.700 ; Rise       ; clock_27                                                                             ;
;  lcd_data[4] ; clock_27                                                                             ; 13.935 ; 13.935 ; Rise       ; clock_27                                                                             ;
;  lcd_data[5] ; clock_27                                                                             ; 14.311 ; 14.311 ; Rise       ; clock_27                                                                             ;
;  lcd_data[6] ; clock_27                                                                             ; 14.148 ; 14.148 ; Rise       ; clock_27                                                                             ;
; lcd_data[*]  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 8.709  ; 8.709  ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[0] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 7.838  ; 7.838  ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[1] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 8.709  ; 8.709  ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[2] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 7.757  ; 7.757  ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[3] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 7.789  ; 7.789  ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[4] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 7.530  ; 7.530  ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[5] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 6.501  ; 6.501  ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[6] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 6.884  ; 6.884  ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[7] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 5.992  ; 5.992  ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_en       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 2.134  ;        ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_rs       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 6.148  ; 6.148  ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_en       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;        ; 2.134  ; Fall       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_data[*]  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 13.051 ; 13.051 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[0] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 12.697 ; 12.697 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[1] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 12.636 ; 12.636 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[2] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 12.774 ; 12.774 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[3] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 12.161 ; 12.161 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[4] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 12.535 ; 12.535 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[5] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 13.051 ; 13.051 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[6] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 12.888 ; 12.888 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
; lcd_data[*]  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 12.153 ; 12.153 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[0] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 11.799 ; 11.799 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[1] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 11.738 ; 11.738 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[2] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 11.876 ; 11.876 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[3] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 11.263 ; 11.263 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[4] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 11.637 ; 11.637 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[5] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 12.153 ; 12.153 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[6] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 11.990 ; 11.990 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
+--------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                           ;
+--------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+--------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; hex0[*]      ; clock_27                                                                             ; 4.169 ; 4.169 ; Rise       ; clock_27                                                                             ;
;  hex0[0]     ; clock_27                                                                             ; 4.562 ; 4.562 ; Rise       ; clock_27                                                                             ;
;  hex0[1]     ; clock_27                                                                             ; 4.169 ; 4.169 ; Rise       ; clock_27                                                                             ;
;  hex0[2]     ; clock_27                                                                             ; 4.179 ; 4.179 ; Rise       ; clock_27                                                                             ;
;  hex0[3]     ; clock_27                                                                             ; 4.705 ; 4.705 ; Rise       ; clock_27                                                                             ;
;  hex0[4]     ; clock_27                                                                             ; 4.705 ; 4.705 ; Rise       ; clock_27                                                                             ;
;  hex0[5]     ; clock_27                                                                             ; 4.695 ; 4.695 ; Rise       ; clock_27                                                                             ;
; hex1[*]      ; clock_27                                                                             ; 4.471 ; 4.471 ; Rise       ; clock_27                                                                             ;
;  hex1[0]     ; clock_27                                                                             ; 5.207 ; 5.207 ; Rise       ; clock_27                                                                             ;
;  hex1[1]     ; clock_27                                                                             ; 4.616 ; 4.616 ; Rise       ; clock_27                                                                             ;
;  hex1[2]     ; clock_27                                                                             ; 4.471 ; 4.471 ; Rise       ; clock_27                                                                             ;
;  hex1[3]     ; clock_27                                                                             ; 5.205 ; 5.205 ; Rise       ; clock_27                                                                             ;
;  hex1[4]     ; clock_27                                                                             ; 5.225 ; 5.225 ; Rise       ; clock_27                                                                             ;
;  hex1[5]     ; clock_27                                                                             ; 5.227 ; 5.227 ; Rise       ; clock_27                                                                             ;
; hex2[*]      ; clock_27                                                                             ; 4.861 ; 4.861 ; Rise       ; clock_27                                                                             ;
;  hex2[0]     ; clock_27                                                                             ; 4.861 ; 4.861 ; Rise       ; clock_27                                                                             ;
;  hex2[3]     ; clock_27                                                                             ; 5.093 ; 5.093 ; Rise       ; clock_27                                                                             ;
;  hex2[4]     ; clock_27                                                                             ; 5.060 ; 5.060 ; Rise       ; clock_27                                                                             ;
;  hex2[5]     ; clock_27                                                                             ; 5.060 ; 5.060 ; Rise       ; clock_27                                                                             ;
; hex3[*]      ; clock_27                                                                             ; 5.011 ; 5.011 ; Rise       ; clock_27                                                                             ;
;  hex3[0]     ; clock_27                                                                             ; 5.011 ; 5.011 ; Rise       ; clock_27                                                                             ;
;  hex3[3]     ; clock_27                                                                             ; 5.158 ; 5.158 ; Rise       ; clock_27                                                                             ;
;  hex3[4]     ; clock_27                                                                             ; 5.158 ; 5.158 ; Rise       ; clock_27                                                                             ;
;  hex3[5]     ; clock_27                                                                             ; 5.140 ; 5.140 ; Rise       ; clock_27                                                                             ;
; hex4[*]      ; clock_27                                                                             ; 4.521 ; 4.521 ; Rise       ; clock_27                                                                             ;
;  hex4[0]     ; clock_27                                                                             ; 4.858 ; 4.858 ; Rise       ; clock_27                                                                             ;
;  hex4[1]     ; clock_27                                                                             ; 4.998 ; 4.998 ; Rise       ; clock_27                                                                             ;
;  hex4[2]     ; clock_27                                                                             ; 4.544 ; 4.544 ; Rise       ; clock_27                                                                             ;
;  hex4[3]     ; clock_27                                                                             ; 4.521 ; 4.521 ; Rise       ; clock_27                                                                             ;
;  hex4[4]     ; clock_27                                                                             ; 4.876 ; 4.876 ; Rise       ; clock_27                                                                             ;
;  hex4[5]     ; clock_27                                                                             ; 4.690 ; 4.690 ; Rise       ; clock_27                                                                             ;
;  hex4[6]     ; clock_27                                                                             ; 4.936 ; 4.936 ; Rise       ; clock_27                                                                             ;
; hex5[*]      ; clock_27                                                                             ; 4.832 ; 4.832 ; Rise       ; clock_27                                                                             ;
;  hex5[0]     ; clock_27                                                                             ; 4.980 ; 4.980 ; Rise       ; clock_27                                                                             ;
;  hex5[3]     ; clock_27                                                                             ; 4.852 ; 4.852 ; Rise       ; clock_27                                                                             ;
;  hex5[4]     ; clock_27                                                                             ; 4.832 ; 4.832 ; Rise       ; clock_27                                                                             ;
;  hex5[5]     ; clock_27                                                                             ; 4.832 ; 4.832 ; Rise       ; clock_27                                                                             ;
; hex6[*]      ; clock_27                                                                             ; 4.599 ; 4.599 ; Rise       ; clock_27                                                                             ;
;  hex6[0]     ; clock_27                                                                             ; 4.606 ; 4.606 ; Rise       ; clock_27                                                                             ;
;  hex6[1]     ; clock_27                                                                             ; 4.599 ; 4.599 ; Rise       ; clock_27                                                                             ;
;  hex6[2]     ; clock_27                                                                             ; 4.770 ; 4.770 ; Rise       ; clock_27                                                                             ;
;  hex6[3]     ; clock_27                                                                             ; 4.783 ; 4.783 ; Rise       ; clock_27                                                                             ;
;  hex6[4]     ; clock_27                                                                             ; 5.062 ; 5.062 ; Rise       ; clock_27                                                                             ;
;  hex6[5]     ; clock_27                                                                             ; 4.835 ; 4.835 ; Rise       ; clock_27                                                                             ;
;  hex6[6]     ; clock_27                                                                             ; 4.816 ; 4.816 ; Rise       ; clock_27                                                                             ;
; hex7[*]      ; clock_27                                                                             ; 5.199 ; 5.199 ; Rise       ; clock_27                                                                             ;
;  hex7[0]     ; clock_27                                                                             ; 5.327 ; 5.327 ; Rise       ; clock_27                                                                             ;
;  hex7[3]     ; clock_27                                                                             ; 5.297 ; 5.297 ; Rise       ; clock_27                                                                             ;
;  hex7[4]     ; clock_27                                                                             ; 5.297 ; 5.297 ; Rise       ; clock_27                                                                             ;
;  hex7[5]     ; clock_27                                                                             ; 5.199 ; 5.199 ; Rise       ; clock_27                                                                             ;
; lcd_data[*]  ; clock_27                                                                             ; 5.522 ; 5.522 ; Rise       ; clock_27                                                                             ;
;  lcd_data[0] ; clock_27                                                                             ; 5.871 ; 5.871 ; Rise       ; clock_27                                                                             ;
;  lcd_data[1] ; clock_27                                                                             ; 6.070 ; 6.070 ; Rise       ; clock_27                                                                             ;
;  lcd_data[2] ; clock_27                                                                             ; 6.412 ; 6.412 ; Rise       ; clock_27                                                                             ;
;  lcd_data[3] ; clock_27                                                                             ; 6.233 ; 6.233 ; Rise       ; clock_27                                                                             ;
;  lcd_data[4] ; clock_27                                                                             ; 6.313 ; 6.313 ; Rise       ; clock_27                                                                             ;
;  lcd_data[5] ; clock_27                                                                             ; 5.624 ; 5.624 ; Rise       ; clock_27                                                                             ;
;  lcd_data[6] ; clock_27                                                                             ; 5.522 ; 5.522 ; Rise       ; clock_27                                                                             ;
; lcd_data[*]  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 5.286 ; 5.286 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[0] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 5.768 ; 5.768 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[1] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 5.634 ; 5.634 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[2] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 6.169 ; 6.169 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[3] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 5.286 ; 5.286 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[4] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 5.818 ; 5.818 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[5] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 5.521 ; 5.521 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[6] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 5.622 ; 5.622 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[7] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 5.590 ; 5.590 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_en       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 2.134 ;       ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_rs       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 5.320 ; 5.320 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_en       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;       ; 2.134 ; Fall       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_data[*]  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 3.762 ; 3.762 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[0] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 4.360 ; 4.360 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[1] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 5.966 ; 5.966 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[2] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 5.017 ; 5.017 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[3] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 4.555 ; 4.555 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[4] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 4.916 ; 4.916 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[5] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 4.084 ; 4.084 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[6] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 3.762 ; 3.762 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
; lcd_data[*]  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 3.762 ; 3.762 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[0] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 4.360 ; 4.360 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[1] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 5.966 ; 5.966 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[2] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 5.017 ; 5.017 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[3] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 4.555 ; 4.555 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[4] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 4.916 ; 4.916 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[5] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 4.084 ; 4.084 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[6] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 3.762 ; 3.762 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
+--------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; sw[13]     ; lcd_data[0] ; 14.814 ; 14.814 ; 14.814 ; 14.814 ;
; sw[13]     ; lcd_data[1] ; 15.321 ; 15.321 ; 15.321 ; 15.321 ;
; sw[13]     ; lcd_data[2] ; 15.196 ; 15.196 ; 15.196 ; 15.196 ;
; sw[13]     ; lcd_data[3] ; 14.567 ; 14.567 ; 14.567 ; 14.567 ;
; sw[13]     ; lcd_data[4] ; 14.802 ; 14.802 ; 14.802 ; 14.802 ;
; sw[13]     ; lcd_data[5] ; 15.194 ; 15.194 ; 15.194 ; 15.194 ;
; sw[13]     ; lcd_data[6] ; 15.031 ; 15.031 ; 15.031 ; 15.031 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; sw[13]     ; lcd_data[0] ; 9.175  ; 9.175  ; 9.175  ; 9.175  ;
; sw[13]     ; lcd_data[1] ; 10.236 ; 10.236 ; 10.236 ; 10.236 ;
; sw[13]     ; lcd_data[2] ; 10.050 ; 10.050 ; 10.050 ; 10.050 ;
; sw[13]     ; lcd_data[3] ; 9.168  ; 9.168  ; 9.168  ; 9.168  ;
; sw[13]     ; lcd_data[4] ; 9.535  ; 9.535  ; 9.535  ; 9.535  ;
; sw[13]     ; lcd_data[5] ; 10.109 ; 10.109 ; 10.109 ; 10.109 ;
; sw[13]     ; lcd_data[6] ; 9.946  ; 9.946  ; 9.946  ; 9.946  ;
+------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                   ;
+---------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                 ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                      ; -8.866    ; -1.216 ; N/A      ; N/A     ; -2.000              ;
;  clock_27                                                                             ; -8.866    ; -1.216 ; N/A      ; N/A     ; -2.000              ;
;  lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; -0.392    ; 0.242  ; N/A      ; N/A     ; -0.500              ;
;  ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; -3.846    ; 0.504  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                                       ; -1180.889 ; -2.126 ; 0.0      ; 0.0     ; -527.38             ;
;  clock_27                                                                             ; -1162.825 ; -2.126 ; N/A      ; N/A     ; -504.380            ;
;  lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; -1.057    ; 0.000  ; N/A      ; N/A     ; -23.000             ;
;  ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; -17.007   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                          ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; key[*]    ; clock_27                                                                             ; 4.961 ; 4.961 ; Rise       ; clock_27                                                                             ;
;  key[0]   ; clock_27                                                                             ; 4.961 ; 4.961 ; Rise       ; clock_27                                                                             ;
; sw[*]     ; clock_27                                                                             ; 6.047 ; 6.047 ; Rise       ; clock_27                                                                             ;
;  sw[13]   ; clock_27                                                                             ; 6.047 ; 6.047 ; Rise       ; clock_27                                                                             ;
; sw[*]     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 6.559 ; 6.559 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  sw[13]   ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 6.559 ; 6.559 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                             ;
+-----------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+-----------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; key[*]    ; clock_27                                                                             ; -2.540 ; -2.540 ; Rise       ; clock_27                                                                             ;
;  key[0]   ; clock_27                                                                             ; -2.540 ; -2.540 ; Rise       ; clock_27                                                                             ;
; sw[*]     ; clock_27                                                                             ; -2.853 ; -2.853 ; Rise       ; clock_27                                                                             ;
;  sw[13]   ; clock_27                                                                             ; -2.853 ; -2.853 ; Rise       ; clock_27                                                                             ;
; sw[*]     ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; -2.611 ; -2.611 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  sw[13]   ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; -2.611 ; -2.611 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
+-----------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                     ;
+--------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+--------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; hex0[*]      ; clock_27                                                                             ; 8.828  ; 8.828  ; Rise       ; clock_27                                                                             ;
;  hex0[0]     ; clock_27                                                                             ; 8.534  ; 8.534  ; Rise       ; clock_27                                                                             ;
;  hex0[1]     ; clock_27                                                                             ; 7.382  ; 7.382  ; Rise       ; clock_27                                                                             ;
;  hex0[2]     ; clock_27                                                                             ; 7.392  ; 7.392  ; Rise       ; clock_27                                                                             ;
;  hex0[3]     ; clock_27                                                                             ; 8.828  ; 8.828  ; Rise       ; clock_27                                                                             ;
;  hex0[4]     ; clock_27                                                                             ; 8.828  ; 8.828  ; Rise       ; clock_27                                                                             ;
;  hex0[5]     ; clock_27                                                                             ; 8.818  ; 8.818  ; Rise       ; clock_27                                                                             ;
; hex1[*]      ; clock_27                                                                             ; 9.835  ; 9.835  ; Rise       ; clock_27                                                                             ;
;  hex1[0]     ; clock_27                                                                             ; 9.688  ; 9.688  ; Rise       ; clock_27                                                                             ;
;  hex1[1]     ; clock_27                                                                             ; 8.273  ; 8.273  ; Rise       ; clock_27                                                                             ;
;  hex1[2]     ; clock_27                                                                             ; 8.089  ; 8.089  ; Rise       ; clock_27                                                                             ;
;  hex1[3]     ; clock_27                                                                             ; 9.810  ; 9.810  ; Rise       ; clock_27                                                                             ;
;  hex1[4]     ; clock_27                                                                             ; 9.830  ; 9.830  ; Rise       ; clock_27                                                                             ;
;  hex1[5]     ; clock_27                                                                             ; 9.835  ; 9.835  ; Rise       ; clock_27                                                                             ;
; hex2[*]      ; clock_27                                                                             ; 9.448  ; 9.448  ; Rise       ; clock_27                                                                             ;
;  hex2[0]     ; clock_27                                                                             ; 8.941  ; 8.941  ; Rise       ; clock_27                                                                             ;
;  hex2[3]     ; clock_27                                                                             ; 9.448  ; 9.448  ; Rise       ; clock_27                                                                             ;
;  hex2[4]     ; clock_27                                                                             ; 9.406  ; 9.406  ; Rise       ; clock_27                                                                             ;
;  hex2[5]     ; clock_27                                                                             ; 9.406  ; 9.406  ; Rise       ; clock_27                                                                             ;
; hex3[*]      ; clock_27                                                                             ; 9.790  ; 9.790  ; Rise       ; clock_27                                                                             ;
;  hex3[0]     ; clock_27                                                                             ; 9.487  ; 9.487  ; Rise       ; clock_27                                                                             ;
;  hex3[3]     ; clock_27                                                                             ; 9.790  ; 9.790  ; Rise       ; clock_27                                                                             ;
;  hex3[4]     ; clock_27                                                                             ; 9.790  ; 9.790  ; Rise       ; clock_27                                                                             ;
;  hex3[5]     ; clock_27                                                                             ; 9.775  ; 9.775  ; Rise       ; clock_27                                                                             ;
; hex4[*]      ; clock_27                                                                             ; 9.786  ; 9.786  ; Rise       ; clock_27                                                                             ;
;  hex4[0]     ; clock_27                                                                             ; 9.525  ; 9.525  ; Rise       ; clock_27                                                                             ;
;  hex4[1]     ; clock_27                                                                             ; 9.780  ; 9.780  ; Rise       ; clock_27                                                                             ;
;  hex4[2]     ; clock_27                                                                             ; 8.803  ; 8.803  ; Rise       ; clock_27                                                                             ;
;  hex4[3]     ; clock_27                                                                             ; 8.799  ; 8.799  ; Rise       ; clock_27                                                                             ;
;  hex4[4]     ; clock_27                                                                             ; 9.670  ; 9.670  ; Rise       ; clock_27                                                                             ;
;  hex4[5]     ; clock_27                                                                             ; 9.138  ; 9.138  ; Rise       ; clock_27                                                                             ;
;  hex4[6]     ; clock_27                                                                             ; 9.786  ; 9.786  ; Rise       ; clock_27                                                                             ;
; hex5[*]      ; clock_27                                                                             ; 9.783  ; 9.783  ; Rise       ; clock_27                                                                             ;
;  hex5[0]     ; clock_27                                                                             ; 9.783  ; 9.783  ; Rise       ; clock_27                                                                             ;
;  hex5[3]     ; clock_27                                                                             ; 9.499  ; 9.499  ; Rise       ; clock_27                                                                             ;
;  hex5[4]     ; clock_27                                                                             ; 9.479  ; 9.479  ; Rise       ; clock_27                                                                             ;
;  hex5[5]     ; clock_27                                                                             ; 9.479  ; 9.479  ; Rise       ; clock_27                                                                             ;
; hex6[*]      ; clock_27                                                                             ; 9.788  ; 9.788  ; Rise       ; clock_27                                                                             ;
;  hex6[0]     ; clock_27                                                                             ; 8.763  ; 8.763  ; Rise       ; clock_27                                                                             ;
;  hex6[1]     ; clock_27                                                                             ; 8.717  ; 8.717  ; Rise       ; clock_27                                                                             ;
;  hex6[2]     ; clock_27                                                                             ; 9.131  ; 9.131  ; Rise       ; clock_27                                                                             ;
;  hex6[3]     ; clock_27                                                                             ; 9.087  ; 9.087  ; Rise       ; clock_27                                                                             ;
;  hex6[4]     ; clock_27                                                                             ; 9.788  ; 9.788  ; Rise       ; clock_27                                                                             ;
;  hex6[5]     ; clock_27                                                                             ; 9.277  ; 9.277  ; Rise       ; clock_27                                                                             ;
;  hex6[6]     ; clock_27                                                                             ; 9.148  ; 9.148  ; Rise       ; clock_27                                                                             ;
; hex7[*]      ; clock_27                                                                             ; 10.179 ; 10.179 ; Rise       ; clock_27                                                                             ;
;  hex7[0]     ; clock_27                                                                             ; 10.179 ; 10.179 ; Rise       ; clock_27                                                                             ;
;  hex7[3]     ; clock_27                                                                             ; 10.149 ; 10.149 ; Rise       ; clock_27                                                                             ;
;  hex7[4]     ; clock_27                                                                             ; 10.149 ; 10.149 ; Rise       ; clock_27                                                                             ;
;  hex7[5]     ; clock_27                                                                             ; 9.895  ; 9.895  ; Rise       ; clock_27                                                                             ;
; lcd_data[*]  ; clock_27                                                                             ; 30.478 ; 30.478 ; Rise       ; clock_27                                                                             ;
;  lcd_data[0] ; clock_27                                                                             ; 29.534 ; 29.534 ; Rise       ; clock_27                                                                             ;
;  lcd_data[1] ; clock_27                                                                             ; 30.478 ; 30.478 ; Rise       ; clock_27                                                                             ;
;  lcd_data[2] ; clock_27                                                                             ; 30.177 ; 30.177 ; Rise       ; clock_27                                                                             ;
;  lcd_data[3] ; clock_27                                                                             ; 29.042 ; 29.042 ; Rise       ; clock_27                                                                             ;
;  lcd_data[4] ; clock_27                                                                             ; 29.590 ; 29.590 ; Rise       ; clock_27                                                                             ;
;  lcd_data[5] ; clock_27                                                                             ; 30.253 ; 30.253 ; Rise       ; clock_27                                                                             ;
;  lcd_data[6] ; clock_27                                                                             ; 29.951 ; 29.951 ; Rise       ; clock_27                                                                             ;
; lcd_data[*]  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 17.808 ; 17.808 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[0] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 15.782 ; 15.782 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[1] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 17.808 ; 17.808 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[2] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 15.365 ; 15.365 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[3] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 15.714 ; 15.714 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[4] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 15.198 ; 15.198 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[5] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 12.605 ; 12.605 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[6] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 13.557 ; 13.557 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[7] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 11.544 ; 11.544 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_en       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 4.095  ;        ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_rs       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 11.931 ; 11.931 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_en       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;        ; 4.095  ; Fall       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_data[*]  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 27.724 ; 27.724 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[0] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 27.139 ; 27.139 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[1] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 27.016 ; 27.016 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[2] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 27.008 ; 27.008 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[3] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 25.834 ; 25.834 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[4] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 26.826 ; 26.826 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[5] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 27.724 ; 27.724 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[6] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 27.422 ; 27.422 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
; lcd_data[*]  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 26.265 ; 26.265 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[0] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 25.680 ; 25.680 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[1] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 25.557 ; 25.557 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[2] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 25.549 ; 25.549 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[3] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 24.375 ; 24.375 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[4] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 25.367 ; 25.367 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[5] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 26.265 ; 26.265 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[6] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 25.963 ; 25.963 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
+--------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                           ;
+--------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+--------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; hex0[*]      ; clock_27                                                                             ; 4.169 ; 4.169 ; Rise       ; clock_27                                                                             ;
;  hex0[0]     ; clock_27                                                                             ; 4.562 ; 4.562 ; Rise       ; clock_27                                                                             ;
;  hex0[1]     ; clock_27                                                                             ; 4.169 ; 4.169 ; Rise       ; clock_27                                                                             ;
;  hex0[2]     ; clock_27                                                                             ; 4.179 ; 4.179 ; Rise       ; clock_27                                                                             ;
;  hex0[3]     ; clock_27                                                                             ; 4.705 ; 4.705 ; Rise       ; clock_27                                                                             ;
;  hex0[4]     ; clock_27                                                                             ; 4.705 ; 4.705 ; Rise       ; clock_27                                                                             ;
;  hex0[5]     ; clock_27                                                                             ; 4.695 ; 4.695 ; Rise       ; clock_27                                                                             ;
; hex1[*]      ; clock_27                                                                             ; 4.471 ; 4.471 ; Rise       ; clock_27                                                                             ;
;  hex1[0]     ; clock_27                                                                             ; 5.207 ; 5.207 ; Rise       ; clock_27                                                                             ;
;  hex1[1]     ; clock_27                                                                             ; 4.616 ; 4.616 ; Rise       ; clock_27                                                                             ;
;  hex1[2]     ; clock_27                                                                             ; 4.471 ; 4.471 ; Rise       ; clock_27                                                                             ;
;  hex1[3]     ; clock_27                                                                             ; 5.205 ; 5.205 ; Rise       ; clock_27                                                                             ;
;  hex1[4]     ; clock_27                                                                             ; 5.225 ; 5.225 ; Rise       ; clock_27                                                                             ;
;  hex1[5]     ; clock_27                                                                             ; 5.227 ; 5.227 ; Rise       ; clock_27                                                                             ;
; hex2[*]      ; clock_27                                                                             ; 4.861 ; 4.861 ; Rise       ; clock_27                                                                             ;
;  hex2[0]     ; clock_27                                                                             ; 4.861 ; 4.861 ; Rise       ; clock_27                                                                             ;
;  hex2[3]     ; clock_27                                                                             ; 5.093 ; 5.093 ; Rise       ; clock_27                                                                             ;
;  hex2[4]     ; clock_27                                                                             ; 5.060 ; 5.060 ; Rise       ; clock_27                                                                             ;
;  hex2[5]     ; clock_27                                                                             ; 5.060 ; 5.060 ; Rise       ; clock_27                                                                             ;
; hex3[*]      ; clock_27                                                                             ; 5.011 ; 5.011 ; Rise       ; clock_27                                                                             ;
;  hex3[0]     ; clock_27                                                                             ; 5.011 ; 5.011 ; Rise       ; clock_27                                                                             ;
;  hex3[3]     ; clock_27                                                                             ; 5.158 ; 5.158 ; Rise       ; clock_27                                                                             ;
;  hex3[4]     ; clock_27                                                                             ; 5.158 ; 5.158 ; Rise       ; clock_27                                                                             ;
;  hex3[5]     ; clock_27                                                                             ; 5.140 ; 5.140 ; Rise       ; clock_27                                                                             ;
; hex4[*]      ; clock_27                                                                             ; 4.521 ; 4.521 ; Rise       ; clock_27                                                                             ;
;  hex4[0]     ; clock_27                                                                             ; 4.858 ; 4.858 ; Rise       ; clock_27                                                                             ;
;  hex4[1]     ; clock_27                                                                             ; 4.998 ; 4.998 ; Rise       ; clock_27                                                                             ;
;  hex4[2]     ; clock_27                                                                             ; 4.544 ; 4.544 ; Rise       ; clock_27                                                                             ;
;  hex4[3]     ; clock_27                                                                             ; 4.521 ; 4.521 ; Rise       ; clock_27                                                                             ;
;  hex4[4]     ; clock_27                                                                             ; 4.876 ; 4.876 ; Rise       ; clock_27                                                                             ;
;  hex4[5]     ; clock_27                                                                             ; 4.690 ; 4.690 ; Rise       ; clock_27                                                                             ;
;  hex4[6]     ; clock_27                                                                             ; 4.936 ; 4.936 ; Rise       ; clock_27                                                                             ;
; hex5[*]      ; clock_27                                                                             ; 4.832 ; 4.832 ; Rise       ; clock_27                                                                             ;
;  hex5[0]     ; clock_27                                                                             ; 4.980 ; 4.980 ; Rise       ; clock_27                                                                             ;
;  hex5[3]     ; clock_27                                                                             ; 4.852 ; 4.852 ; Rise       ; clock_27                                                                             ;
;  hex5[4]     ; clock_27                                                                             ; 4.832 ; 4.832 ; Rise       ; clock_27                                                                             ;
;  hex5[5]     ; clock_27                                                                             ; 4.832 ; 4.832 ; Rise       ; clock_27                                                                             ;
; hex6[*]      ; clock_27                                                                             ; 4.599 ; 4.599 ; Rise       ; clock_27                                                                             ;
;  hex6[0]     ; clock_27                                                                             ; 4.606 ; 4.606 ; Rise       ; clock_27                                                                             ;
;  hex6[1]     ; clock_27                                                                             ; 4.599 ; 4.599 ; Rise       ; clock_27                                                                             ;
;  hex6[2]     ; clock_27                                                                             ; 4.770 ; 4.770 ; Rise       ; clock_27                                                                             ;
;  hex6[3]     ; clock_27                                                                             ; 4.783 ; 4.783 ; Rise       ; clock_27                                                                             ;
;  hex6[4]     ; clock_27                                                                             ; 5.062 ; 5.062 ; Rise       ; clock_27                                                                             ;
;  hex6[5]     ; clock_27                                                                             ; 4.835 ; 4.835 ; Rise       ; clock_27                                                                             ;
;  hex6[6]     ; clock_27                                                                             ; 4.816 ; 4.816 ; Rise       ; clock_27                                                                             ;
; hex7[*]      ; clock_27                                                                             ; 5.199 ; 5.199 ; Rise       ; clock_27                                                                             ;
;  hex7[0]     ; clock_27                                                                             ; 5.327 ; 5.327 ; Rise       ; clock_27                                                                             ;
;  hex7[3]     ; clock_27                                                                             ; 5.297 ; 5.297 ; Rise       ; clock_27                                                                             ;
;  hex7[4]     ; clock_27                                                                             ; 5.297 ; 5.297 ; Rise       ; clock_27                                                                             ;
;  hex7[5]     ; clock_27                                                                             ; 5.199 ; 5.199 ; Rise       ; clock_27                                                                             ;
; lcd_data[*]  ; clock_27                                                                             ; 5.522 ; 5.522 ; Rise       ; clock_27                                                                             ;
;  lcd_data[0] ; clock_27                                                                             ; 5.871 ; 5.871 ; Rise       ; clock_27                                                                             ;
;  lcd_data[1] ; clock_27                                                                             ; 6.070 ; 6.070 ; Rise       ; clock_27                                                                             ;
;  lcd_data[2] ; clock_27                                                                             ; 6.412 ; 6.412 ; Rise       ; clock_27                                                                             ;
;  lcd_data[3] ; clock_27                                                                             ; 6.233 ; 6.233 ; Rise       ; clock_27                                                                             ;
;  lcd_data[4] ; clock_27                                                                             ; 6.313 ; 6.313 ; Rise       ; clock_27                                                                             ;
;  lcd_data[5] ; clock_27                                                                             ; 5.624 ; 5.624 ; Rise       ; clock_27                                                                             ;
;  lcd_data[6] ; clock_27                                                                             ; 5.522 ; 5.522 ; Rise       ; clock_27                                                                             ;
; lcd_data[*]  ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 5.286 ; 5.286 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[0] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 5.768 ; 5.768 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[1] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 5.634 ; 5.634 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[2] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 6.169 ; 6.169 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[3] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 5.286 ; 5.286 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[4] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 5.818 ; 5.818 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[5] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 5.521 ; 5.521 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[6] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 5.622 ; 5.622 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
;  lcd_data[7] ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 5.590 ; 5.590 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_en       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 2.134 ;       ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_rs       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 5.320 ; 5.320 ; Rise       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_en       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;       ; 2.134 ; Fall       ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ;
; lcd_data[*]  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 3.762 ; 3.762 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[0] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 4.360 ; 4.360 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[1] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 5.966 ; 5.966 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[2] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 5.017 ; 5.017 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[3] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 4.555 ; 4.555 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[4] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 4.916 ; 4.916 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[5] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 4.084 ; 4.084 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[6] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 3.762 ; 3.762 ; Rise       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
; lcd_data[*]  ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 3.762 ; 3.762 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[0] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 4.360 ; 4.360 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[1] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 5.966 ; 5.966 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[2] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 5.017 ; 5.017 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[3] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 4.555 ; 4.555 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[4] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 4.916 ; 4.916 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[5] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 4.084 ; 4.084 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
;  lcd_data[6] ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 3.762 ; 3.762 ; Fall       ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ;
+--------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; sw[13]     ; lcd_data[0] ; 31.047 ; 31.047 ; 31.047 ; 31.047 ;
; sw[13]     ; lcd_data[1] ; 32.176 ; 32.176 ; 32.176 ; 32.176 ;
; sw[13]     ; lcd_data[2] ; 31.474 ; 31.474 ; 31.474 ; 31.474 ;
; sw[13]     ; lcd_data[3] ; 30.317 ; 30.317 ; 30.317 ; 30.317 ;
; sw[13]     ; lcd_data[4] ; 30.865 ; 30.865 ; 30.865 ; 30.865 ;
; sw[13]     ; lcd_data[5] ; 31.659 ; 31.659 ; 31.659 ; 31.659 ;
; sw[13]     ; lcd_data[6] ; 31.357 ; 31.357 ; 31.357 ; 31.357 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Progagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; sw[13]     ; lcd_data[0] ; 9.175  ; 9.175  ; 9.175  ; 9.175  ;
; sw[13]     ; lcd_data[1] ; 10.236 ; 10.236 ; 10.236 ; 10.236 ;
; sw[13]     ; lcd_data[2] ; 10.050 ; 10.050 ; 10.050 ; 10.050 ;
; sw[13]     ; lcd_data[3] ; 9.168  ; 9.168  ; 9.168  ; 9.168  ;
; sw[13]     ; lcd_data[4] ; 9.535  ; 9.535  ; 9.535  ; 9.535  ;
; sw[13]     ; lcd_data[5] ; 10.109 ; 10.109 ; 10.109 ; 10.109 ;
; sw[13]     ; lcd_data[6] ; 9.946  ; 9.946  ; 9.946  ; 9.946  ;
+------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clock_27                                                                             ; clock_27                                                                             ; 123705   ; 0        ; 0        ; 0        ;
; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; clock_27                                                                             ; 2        ; 2        ; 0        ; 0        ;
; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 23       ; 0        ; 0        ; 0        ;
; clock_27                                                                             ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 234      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clock_27                                                                             ; clock_27                                                                             ; 123705   ; 0        ; 0        ; 0        ;
; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; clock_27                                                                             ; 2        ; 2        ; 0        ; 0        ;
; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; lcd_ascii:inst3|en_gen:lcd_en_gen|en                                                 ; 23       ; 0        ; 0        ; 0        ;
; clock_27                                                                             ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; 234      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 70    ; 70   ;
; Unconstrained Output Ports      ; 52    ; 52   ;
; Unconstrained Output Port Paths ; 497   ; 497  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 19 11:17:31 2017
Info: Command: quartus_sta lab1 -c lab1
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_27 clock_27
    Info (332105): create_clock -period 1.000 -name ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12]
    Info (332105): create_clock -period 1.000 -name lcd_ascii:inst3|en_gen:lcd_en_gen|en lcd_ascii:inst3|en_gen:lcd_en_gen|en
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12]  to: inst12|altsyncram_component|auto_generated|ram_block1a0|portadataout[17]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.866
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.866     -1162.825 clock_27 
    Info (332119):    -3.846       -17.007 ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] 
    Info (332119):    -0.392        -1.057 lcd_ascii:inst3|en_gen:lcd_en_gen|en 
Info (332146): Worst-case hold slack is -1.216
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.216        -2.126 clock_27 
    Info (332119):     0.527         0.000 lcd_ascii:inst3|en_gen:lcd_en_gen|en 
    Info (332119):     0.814         0.000 ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -504.380 clock_27 
    Info (332119):    -0.500       -23.000 lcd_ascii:inst3|en_gen:lcd_en_gen|en 
    Info (332119):     0.500         0.000 ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12]  to: inst12|altsyncram_component|auto_generated|ram_block1a0|portadataout[17]
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.563
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.563      -443.192 clock_27 
    Info (332119):    -1.146        -4.913 ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] 
    Info (332119):     0.325         0.000 lcd_ascii:inst3|en_gen:lcd_en_gen|en 
Info (332146): Worst-case hold slack is -1.006
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.006        -1.875 clock_27 
    Info (332119):     0.242         0.000 lcd_ascii:inst3|en_gen:lcd_en_gen|en 
    Info (332119):     0.504         0.000 ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -504.380 clock_27 
    Info (332119):    -0.500       -23.000 lcd_ascii:inst3|en_gen:lcd_en_gen|en 
    Info (332119):     0.500         0.000 ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 525 megabytes
    Info: Processing ended: Fri May 19 11:17:40 2017
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:05


