(edif top_level
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2017 4 3 9 36 16)
      (program "Xilinx ngc2edif" (version "P.49d"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure top_level.ngc top_level.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6_2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O6
              (direction OUTPUT)
            )
            (port O5
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAM32M
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port WCLK
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port (rename DIA_1_ "DIA<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DIA_0_ "DIA<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DIB_1_ "DIB<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DIB_0_ "DIB<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DIC_1_ "DIC<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIC<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DIC_0_ "DIC<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIC<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DID_1_ "DID<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DID<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DID_0_ "DID<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DID<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRA_4_ "ADDRA<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRA_3_ "ADDRA<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRA_2_ "ADDRA<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRA_1_ "ADDRA<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRA_0_ "ADDRA<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRB_4_ "ADDRB<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRB_3_ "ADDRB<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRB_2_ "ADDRB<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRB_1_ "ADDRB<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRB_0_ "ADDRB<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRC_4_ "ADDRC<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRC_3_ "ADDRC<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRC_2_ "ADDRC<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRC_1_ "ADDRC<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRC_0_ "ADDRC<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRD_4_ "ADDRD<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRD_3_ "ADDRD<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRD_2_ "ADDRD<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRD_1_ "ADDRD<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRD_0_ "ADDRD<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename DOA_1_ "DOA<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DOA_0_ "DOA<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DOB_1_ "DOB<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DOB_0_ "DOB<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DOC_1_ "DOC<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOC<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DOC_0_ "DOC<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOC<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DOD_1_ "DOD<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOD<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DOD_0_ "DOD<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOD<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
          )
      )
    )
    (cell RAM64M
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port WCLK
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port DIA
              (direction INPUT)
            )
            (port DIB
              (direction INPUT)
            )
            (port DIC
              (direction INPUT)
            )
            (port DID
              (direction INPUT)
            )
            (port DOA
              (direction OUTPUT)
            )
            (port DOB
              (direction OUTPUT)
            )
            (port DOC
              (direction OUTPUT)
            )
            (port DOD
              (direction OUTPUT)
            )
            (port (rename ADDRA_5_ "ADDRA<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRA_4_ "ADDRA<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRA_3_ "ADDRA<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRA_2_ "ADDRA<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRA_1_ "ADDRA<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRA_0_ "ADDRA<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename ADDRB_5_ "ADDRB<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRB_4_ "ADDRB<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRB_3_ "ADDRB<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRB_2_ "ADDRB<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRB_1_ "ADDRB<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRB_0_ "ADDRB<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename ADDRC_5_ "ADDRC<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRC_4_ "ADDRC<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRC_3_ "ADDRC<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRC_2_ "ADDRC<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRC_1_ "ADDRC<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRC_0_ "ADDRC<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename ADDRD_5_ "ADDRD<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRD_4_ "ADDRD<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRD_3_ "ADDRD<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRD_2_ "ADDRD<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRD_1_ "ADDRD<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRD_0_ "ADDRD<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB16BWER
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port REGCEA
              (direction INPUT)
            )
            (port CLKA
              (direction INPUT)
            )
            (port ENB
              (direction INPUT)
            )
            (port RSTB
              (direction INPUT)
            )
            (port CLKB
              (direction INPUT)
            )
            (port REGCEB
              (direction INPUT)
            )
            (port RSTA
              (direction INPUT)
            )
            (port ENA
              (direction INPUT)
            )
            (port (array (rename DIPA "DIPA<3:0>") 4)
              (direction INPUT))
            (port (array (rename WEA "WEA<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOA "DOA<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename ADDRA "ADDRA<13:0>") 14)
              (direction INPUT))
            (port (array (rename ADDRB "ADDRB<13:0>") 14)
              (direction INPUT))
            (port (array (rename DIB "DIB<31:0>") 32)
              (direction INPUT))
            (port (array (rename DOPA "DOPA<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DIPB "DIPB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOPB "DOPB<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DOB "DOB<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename WEB "WEB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DIA "DIA<31:0>") 32)
              (direction INPUT))
          )
      )
    )
  )

  (library top_level_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell top_level
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port (array (rename switches "switches<7:0>") 8)
              (direction INPUT))
            (port (array (rename LEDs "LEDs<7:0>") 8)
              (direction OUTPUT))
            (designator "xc6slx16-2-csg324")
            (property TYPE (string "top_level") (owner "Xilinx"))
            (property BUS_INFO (string "8:INPUT:switches<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:LEDs<7:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "top_level_top_level") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in_port_0
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in_port_1
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in_port_2
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in_port_3
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in_port_4
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in_port_5
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in_port_6
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in_port_7
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename LEDs_0_renamed_0 "LEDs_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename LEDs_1_renamed_1 "LEDs_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename LEDs_2_renamed_2 "LEDs_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename LEDs_3_renamed_3 "LEDs_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename LEDs_4_renamed_4 "LEDs_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename LEDs_5_renamed_5 "LEDs_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename LEDs_6_renamed_6 "LEDs_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename LEDs_7_renamed_7 "LEDs_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mapp_arith_carry_xorcy "mapp/arith_carry_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_CONTROL") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_lower_zero_muxcy "mapp/lower_zero_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_FLAGS") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_7__upper_arith_logical_arith_logical_xorcy "mapp/data_path_loop[7].upper_arith_logical.arith_logical_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_7__upper_arith_logical_arith_logical_muxcy "mapp/data_path_loop[7].upper_arith_logical.arith_logical_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_6__upper_arith_logical_arith_logical_xorcy "mapp/data_path_loop[6].upper_arith_logical.arith_logical_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_6__upper_arith_logical_arith_logical_muxcy "mapp/data_path_loop[6].upper_arith_logical.arith_logical_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_5__upper_arith_logical_arith_logical_xorcy "mapp/data_path_loop[5].upper_arith_logical.arith_logical_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_5__upper_arith_logical_arith_logical_muxcy "mapp/data_path_loop[5].upper_arith_logical.arith_logical_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_4__upper_arith_logical_arith_logical_xorcy "mapp/data_path_loop[4].upper_arith_logical.arith_logical_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_4__upper_arith_logical_arith_logical_muxcy "mapp/data_path_loop[4].upper_arith_logical.arith_logical_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_3__upper_arith_logical_arith_logical_xorcy "mapp/data_path_loop[3].upper_arith_logical.arith_logical_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_3__upper_arith_logical_arith_logical_muxcy "mapp/data_path_loop[3].upper_arith_logical.arith_logical_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_2__upper_arith_logical_arith_logical_xorcy "mapp/data_path_loop[2].upper_arith_logical.arith_logical_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_2__upper_arith_logical_arith_logical_muxcy "mapp/data_path_loop[2].upper_arith_logical.arith_logical_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_1__upper_arith_logical_arith_logical_xorcy "mapp/data_path_loop[1].upper_arith_logical.arith_logical_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_1__upper_arith_logical_arith_logical_muxcy "mapp/data_path_loop[1].upper_arith_logical.arith_logical_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_parity_xorcy "mapp/parity_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_11__upper_pc_pc_xorcy "mapp/address_loop[11].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_10__upper_pc_mid_pc_pc_muxcy "mapp/address_loop[10].upper_pc.mid_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_10__upper_pc_pc_xorcy "mapp/address_loop[10].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_9__upper_pc_mid_pc_pc_muxcy "mapp/address_loop[9].upper_pc.mid_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_9__upper_pc_pc_xorcy "mapp/address_loop[9].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_8__upper_pc_mid_pc_pc_muxcy "mapp/address_loop[8].upper_pc.mid_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_8__upper_pc_pc_xorcy "mapp/address_loop[8].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_7__upper_pc_mid_pc_pc_muxcy "mapp/address_loop[7].upper_pc.mid_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_7__upper_pc_pc_xorcy "mapp/address_loop[7].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_6__upper_pc_mid_pc_pc_muxcy "mapp/address_loop[6].upper_pc.mid_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_6__upper_pc_pc_xorcy "mapp/address_loop[6].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_5__upper_pc_mid_pc_pc_muxcy "mapp/address_loop[5].upper_pc.mid_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_5__upper_pc_pc_xorcy "mapp/address_loop[5].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_4__upper_pc_mid_pc_pc_muxcy "mapp/address_loop[4].upper_pc.mid_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_4__upper_pc_pc_xorcy "mapp/address_loop[4].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_3__upper_pc_mid_pc_pc_muxcy "mapp/address_loop[3].upper_pc.mid_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_3__upper_pc_pc_xorcy "mapp/address_loop[3].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_2__upper_pc_mid_pc_pc_muxcy "mapp/address_loop[2].upper_pc.mid_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_2__upper_pc_pc_xorcy "mapp/address_loop[2].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_1__upper_pc_mid_pc_pc_muxcy "mapp/address_loop[1].upper_pc.mid_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_1__upper_pc_pc_xorcy "mapp/address_loop[1].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_0__lsb_pc_pc_xorcy "mapp/address_loop[0].lsb_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_middle_zero_muxcy "mapp/middle_zero_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_FLAGS") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_loop_4__upper_stack_stack_xorcy "mapp/stack_loop[4].upper_stack.stack_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_loop_4__upper_stack_stack_muxcy "mapp/stack_loop[4].upper_stack.stack_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_loop_3__upper_stack_stack_xorcy "mapp/stack_loop[3].upper_stack.stack_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_loop_3__upper_stack_stack_muxcy "mapp/stack_loop[3].upper_stack.stack_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_loop_2__upper_stack_stack_xorcy "mapp/stack_loop[2].upper_stack.stack_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_loop_2__upper_stack_stack_muxcy "mapp/stack_loop[2].upper_stack.stack_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_loop_1__upper_stack_stack_xorcy "mapp/stack_loop[1].upper_stack.stack_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_loop_1__upper_stack_stack_muxcy "mapp/stack_loop[1].upper_stack.stack_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_loop_0__lsb_stack_stack_xorcy "mapp/stack_loop[0].lsb_stack.stack_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_loop_0__lsb_stack_stack_muxcy "mapp/stack_loop[0].lsb_stack.stack_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_lower_zero_lut "mapp/lower_zero_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_FLAGS") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_0__lsb_pc_pc_muxcy "mapp/address_loop[0].lsb_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_init_zero_muxcy "mapp/init_zero_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_FLAGS") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_parity_muxcy "mapp/parity_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_0__lsb_arith_logical_arith_logical_xorcy "mapp/data_path_loop[0].lsb_arith_logical.arith_logical_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_0__lsb_arith_logical_arith_logical_muxcy "mapp/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_7__arith_logical_lut "mapp/data_path_loop[7].arith_logical_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "69696E8ACCCC0000") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_6__arith_logical_lut "mapp/data_path_loop[6].arith_logical_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "69696E8ACCCC0000") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_5__arith_logical_lut "mapp/data_path_loop[5].arith_logical_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "69696E8ACCCC0000") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_4__arith_logical_lut "mapp/data_path_loop[4].arith_logical_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "69696E8ACCCC0000") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_3__arith_logical_lut "mapp/data_path_loop[3].arith_logical_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "69696E8ACCCC0000") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_2__arith_logical_lut "mapp/data_path_loop[2].arith_logical_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "69696E8ACCCC0000") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_1__arith_logical_lut "mapp/data_path_loop[1].arith_logical_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "69696E8ACCCC0000") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_0__arith_logical_lut "mapp/data_path_loop[0].arith_logical_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "69696E8ACCCC0000") (owner "Xilinx"))
            )
            (instance (rename mapp_upper_parity_lut "mapp/upper_parity_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "6996966996696996") (owner "Xilinx"))
            )
            (instance (rename mapp_upper_zero_muxcy "mapp/upper_zero_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_FLAGS") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_11__upper_pc_low_int_vector_pc_lut "mapp/address_loop[11].upper_pc.low_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "00AA0000CCCCF000") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_10__upper_pc_low_int_vector_pc_lut "mapp/address_loop[10].upper_pc.low_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "00AA0000CCCCF000") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_9__upper_pc_high_int_vector_pc_lut "mapp/address_loop[9].upper_pc.high_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "00AA00FFCCCCF000") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_8__upper_pc_high_int_vector_pc_lut "mapp/address_loop[8].upper_pc.high_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "00AA00FFCCCCF000") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_7__upper_pc_high_int_vector_pc_lut "mapp/address_loop[7].upper_pc.high_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "00AA00FFCCCCF000") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_6__upper_pc_high_int_vector_pc_lut "mapp/address_loop[6].upper_pc.high_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "00AA00FFCCCCF000") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_5__upper_pc_high_int_vector_pc_lut "mapp/address_loop[5].upper_pc.high_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "00AA00FFCCCCF000") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_4__upper_pc_high_int_vector_pc_lut "mapp/address_loop[4].upper_pc.high_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "00AA00FFCCCCF000") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_3__upper_pc_high_int_vector_pc_lut "mapp/address_loop[3].upper_pc.high_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "00AA00FFCCCCF000") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_2__upper_pc_high_int_vector_pc_lut "mapp/address_loop[2].upper_pc.high_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "00AA00FFCCCCF000") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_1__upper_pc_high_int_vector_pc_lut "mapp/address_loop[1].upper_pc.high_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "00AA00FFCCCCF000") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_0__lsb_pc_high_int_vector_pc_lut "mapp/address_loop[0].lsb_pc.high_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "00AA00FF33CC0F00") (owner "Xilinx"))
            )
            (instance (rename mapp_middle_zero_lut "mapp/middle_zero_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_FLAGS") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0000000D00000000") (owner "Xilinx"))
            )
            (instance (rename mapp_active_interrupt_lut "mapp/active_interrupt_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_CONTROL") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "CC33FF0080808080") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_loop_4__upper_stack_stack_pointer_lut "mapp/stack_loop[4].upper_stack.stack_pointer_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "002A252AAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_loop_3__upper_stack_stack_pointer_lut "mapp/stack_loop[3].upper_stack.stack_pointer_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "002A252AAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_loop_2__upper_stack_stack_pointer_lut "mapp/stack_loop[2].upper_stack.stack_pointer_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "002A252AAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_loop_1__upper_stack_stack_pointer_lut "mapp/stack_loop[1].upper_stack.stack_pointer_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "002A252AAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_loop_0__lsb_stack_stack_pointer_lut "mapp/stack_loop[0].lsb_stack.stack_pointer_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "001529AAAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_t_state_lut "mapp/t_state_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_CONTROL") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0083000B00C4004C") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_7__alu_mux_lut "mapp/data_path_loop[7].alu_mux_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ALU1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_6__alu_mux_lut "mapp/data_path_loop[6].alu_mux_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ALU1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_5__alu_mux_lut "mapp/data_path_loop[5].alu_mux_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ALU1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_4__alu_mux_lut "mapp/data_path_loop[4].alu_mux_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ALU1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_3__alu_mux_lut "mapp/data_path_loop[3].alu_mux_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ALU0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_2__alu_mux_lut "mapp/data_path_loop[2].alu_mux_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ALU0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_1__alu_mux_lut "mapp/data_path_loop[1].alu_mux_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ALU0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_0__alu_mux_lut "mapp/data_path_loop[0].alu_mux_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ALU0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_6__msb_shift_rotate_shift_rotate_lut "mapp/data_path_loop[6].msb_shift_rotate.shift_rotate_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SANDR") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_4__mid_shift_rotate_shift_rotate_lut "mapp/data_path_loop[4].mid_shift_rotate.shift_rotate_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SANDR") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_2__mid_shift_rotate_shift_rotate_lut "mapp/data_path_loop[2].mid_shift_rotate.shift_rotate_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SANDR") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_0__lsb_shift_rotate_shift_rotate_lut "mapp/data_path_loop[0].lsb_shift_rotate.shift_rotate_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SANDR") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_6__output_data_sy_kk_mux_lut "mapp/data_path_loop[6].output_data.sy_kk_mux_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PORT_ID") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_4__output_data_sy_kk_mux_lut "mapp/data_path_loop[4].output_data.sy_kk_mux_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PORT_ID") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_2__output_data_sy_kk_mux_lut "mapp/data_path_loop[2].output_data.sy_kk_mux_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PORT_ID") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_10__output_data_pc_vector_mux_lut "mapp/address_loop[10].output_data.pc_vector_mux_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_VECTOR1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_8__output_data_pc_vector_mux_lut "mapp/address_loop[8].output_data.pc_vector_mux_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_VECTOR1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_6__output_data_pc_vector_mux_lut "mapp/address_loop[6].output_data.pc_vector_mux_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_VECTOR0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_4__output_data_pc_vector_mux_lut "mapp/address_loop[4].output_data.pc_vector_mux_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_VECTOR0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_2__output_data_pc_vector_mux_lut "mapp/address_loop[2].output_data.pc_vector_mux_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_VECTOR0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_pc_mode1_lut "mapp/pc_mode1_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_VECTOR1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0000F000000023FF") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_0__lsb_shift_rotate_shift_bit_lut "mapp/data_path_loop[0].lsb_shift_rotate.shift_bit_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "BFBC8F8CB3B08380") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_0__output_data_sy_kk_mux_lut "mapp/data_path_loop[0].output_data.sy_kk_mux_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PORT_ID") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_0__output_data_pc_vector_mux_lut "mapp/address_loop[0].output_data.pc_vector_mux_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_VECTOR0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_interrupt_enable_lut "mapp/interrupt_enable_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "000000000000CAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_register_enable_lut "mapp/register_enable_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STROBES") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "C0CC0000A0AA0000") (owner "Xilinx"))
            )
            (instance (rename mapp_shift_carry_lut "mapp/shift_carry_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FFFFAACCF0F0F0F0") (owner "Xilinx"))
            )
            (instance (rename mapp_bank_lut "mapp/bank_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "ACACFF00FF00FF00") (owner "Xilinx"))
            )
            (instance (rename mapp_upper_zero_lut "mapp/upper_zero_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_FLAGS") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FBFF000000000000") (owner "Xilinx"))
            )
            (instance (rename mapp_carry_flag_lut "mapp/carry_flag_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_FLAGS") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "3333AACCF0AA0000") (owner "Xilinx"))
            )
            (instance (rename mapp_alu_decode2_lut "mapp/alu_decode2_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "D000000002000000") (owner "Xilinx"))
            )
            (instance (rename mapp_pc_mode2_lut "mapp/pc_mode2_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_VECTOR1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FFFFFFFF00040000") (owner "Xilinx"))
            )
            (instance (rename mapp_pc_move_is_valid_lut "mapp/pc_move_is_valid_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "5A3CFFFF00000000") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_6__second_operand_out_port_lut "mapp/data_path_loop[6].second_operand.out_port_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_OUT_PORT") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_4__second_operand_out_port_lut "mapp/data_path_loop[4].second_operand.out_port_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_OUT_PORT") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_2__second_operand_out_port_lut "mapp/data_path_loop[2].second_operand.out_port_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_OUT_PORT") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_0__second_operand_out_port_lut "mapp/data_path_loop[0].second_operand.out_port_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_OUT_PORT") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename mapp_use_zero_flag_lut "mapp/use_zero_flag_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "A280000000F000F0") (owner "Xilinx"))
            )
            (instance (rename mapp_lower_parity_lut "mapp/lower_parity_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0000000087780000") (owner "Xilinx"))
            )
            (instance (rename mapp_regbank_type_lut "mapp/regbank_type_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0080020000000000") (owner "Xilinx"))
            )
            (instance (rename mapp_read_strobe_lut "mapp/read_strobe_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STROBES") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "4000000001000000") (owner "Xilinx"))
            )
            (instance (rename mapp_spm_enable_lut "mapp/spm_enable_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STROBES") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "8000000020000000") (owner "Xilinx"))
            )
            (instance (rename mapp_register_enable_type_lut "mapp/register_enable_type_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STROBES") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "00013F3F0010F7CE") (owner "Xilinx"))
            )
            (instance (rename mapp_alu_decode1_lut "mapp/alu_decode1_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "7708000000000F00") (owner "Xilinx"))
            )
            (instance (rename mapp_alu_decode0_lut "mapp/alu_decode0_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "03CA000004200000") (owner "Xilinx"))
            )
            (instance (rename mapp_push_pop_lut "mapp/push_pop_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FFFF100000002000") (owner "Xilinx"))
            )
            (instance (rename mapp_move_type_lut "mapp/move_type_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "7777027700000200") (owner "Xilinx"))
            )
            (instance (rename mapp_int_enable_type_lut "mapp/int_enable_type_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0010000000000800") (owner "Xilinx"))
            )
            (instance (rename mapp_upper_reg_banks "mapp/upper_reg_banks")
              (viewRef view_1 (cellRef RAM32M (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRA<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRB<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRC<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRD<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DID<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOD<1:0>") (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_REG1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT_A (string "0000000000000000") (owner "Xilinx"))
              (property INIT_B (string "0000000000000000") (owner "Xilinx"))
              (property INIT_C (string "0000000000000000") (owner "Xilinx"))
              (property INIT_D (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename mapp_lower_reg_banks "mapp/lower_reg_banks")
              (viewRef view_1 (cellRef RAM32M (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRA<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRB<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRC<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRD<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DID<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOD<1:0>") (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_REG0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT_A (string "0000000000000000") (owner "Xilinx"))
              (property INIT_B (string "0000000000000000") (owner "Xilinx"))
              (property INIT_C (string "0000000000000000") (owner "Xilinx"))
              (property INIT_D (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram "mapp/data_path_loop[4].small_spm.small_spm_ram.spm_ram")
              (viewRef view_1 (cellRef RAM64M (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:ADDRA<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:ADDRB<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:ADDRC<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:ADDRD<5:0>") (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SPM1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT_A (string "0000000000000000") (owner "Xilinx"))
              (property INIT_B (string "0000000000000000") (owner "Xilinx"))
              (property INIT_C (string "0000000000000000") (owner "Xilinx"))
              (property INIT_D (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram "mapp/data_path_loop[0].small_spm.small_spm_ram.spm_ram")
              (viewRef view_1 (cellRef RAM64M (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:ADDRA<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:ADDRB<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:ADDRC<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:ADDRD<5:0>") (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SPM0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT_A (string "0000000000000000") (owner "Xilinx"))
              (property INIT_B (string "0000000000000000") (owner "Xilinx"))
              (property INIT_C (string "0000000000000000") (owner "Xilinx"))
              (property INIT_D (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_ram_high "mapp/stack_ram_high")
              (viewRef view_1 (cellRef RAM32M (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRA<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRB<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRC<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRD<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DID<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOD<1:0>") (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK_RAM1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT_A (string "0000000000000000") (owner "Xilinx"))
              (property INIT_B (string "0000000000000000") (owner "Xilinx"))
              (property INIT_C (string "0000000000000000") (owner "Xilinx"))
              (property INIT_D (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_ram_low "mapp/stack_ram_low")
              (viewRef view_1 (cellRef RAM32M (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRA<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRB<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRC<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRD<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DID<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOD<1:0>") (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK_RAM0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT_A (string "0000000000000000") (owner "Xilinx"))
              (property INIT_B (string "0000000000000000") (owner "Xilinx"))
              (property INIT_C (string "0000000000000000") (owner "Xilinx"))
              (property INIT_D (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename mapp_reset_lut "mapp/reset_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_CONTROL") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "FFFFF55500000EEE") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_7__small_spm_spm_flop "mapp/data_path_loop[7].small_spm.spm_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SPM1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_7__low_hwbuild_shift_rotate_flop "mapp/data_path_loop[7].low_hwbuild.shift_rotate_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SANDR") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_7__arith_logical_flop "mapp/data_path_loop[7].arith_logical_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_6__small_spm_spm_flop "mapp/data_path_loop[6].small_spm.spm_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SPM1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_6__low_hwbuild_shift_rotate_flop "mapp/data_path_loop[6].low_hwbuild.shift_rotate_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SANDR") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_6__arith_logical_flop "mapp/data_path_loop[6].arith_logical_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_5__small_spm_spm_flop "mapp/data_path_loop[5].small_spm.spm_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SPM1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_5__low_hwbuild_shift_rotate_flop "mapp/data_path_loop[5].low_hwbuild.shift_rotate_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SANDR") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_5__arith_logical_flop "mapp/data_path_loop[5].arith_logical_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_4__small_spm_spm_flop "mapp/data_path_loop[4].small_spm.spm_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SPM1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_4__low_hwbuild_shift_rotate_flop "mapp/data_path_loop[4].low_hwbuild.shift_rotate_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SANDR") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_4__arith_logical_flop "mapp/data_path_loop[4].arith_logical_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_3__small_spm_spm_flop "mapp/data_path_loop[3].small_spm.spm_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SPM0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_3__low_hwbuild_shift_rotate_flop "mapp/data_path_loop[3].low_hwbuild.shift_rotate_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SANDR") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_3__arith_logical_flop "mapp/data_path_loop[3].arith_logical_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_2__small_spm_spm_flop "mapp/data_path_loop[2].small_spm.spm_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SPM0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_2__low_hwbuild_shift_rotate_flop "mapp/data_path_loop[2].low_hwbuild.shift_rotate_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SANDR") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_2__arith_logical_flop "mapp/data_path_loop[2].arith_logical_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_1__small_spm_spm_flop "mapp/data_path_loop[1].small_spm.spm_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SPM0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_1__low_hwbuild_shift_rotate_flop "mapp/data_path_loop[1].low_hwbuild.shift_rotate_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SANDR") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_1__arith_logical_flop "mapp/data_path_loop[1].arith_logical_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_0__small_spm_spm_flop "mapp/data_path_loop[0].small_spm.spm_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SPM0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_0__low_hwbuild_shift_rotate_flop "mapp/data_path_loop[0].low_hwbuild.shift_rotate_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_SANDR") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_data_path_loop_0__arith_logical_flop "mapp/data_path_loop[0].arith_logical_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_ADD0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_loop_4__upper_stack_pointer_flop "mapp/stack_loop[4].upper_stack.pointer_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_loop_3__upper_stack_pointer_flop "mapp/stack_loop[3].upper_stack.pointer_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_loop_2__upper_stack_pointer_flop "mapp/stack_loop[2].upper_stack.pointer_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_loop_1__upper_stack_pointer_flop "mapp/stack_loop[1].upper_stack.pointer_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_loop_0__lsb_stack_pointer_flop "mapp/stack_loop[0].lsb_stack.pointer_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_bit_flop "mapp/stack_bit_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK_RAM0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_shadow_bank_flop "mapp/shadow_bank_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK_RAM0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_shadow_zero_flag_flop "mapp/shadow_zero_flag_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_stack_zero_flop "mapp/stack_zero_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK_RAM0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_shadow_carry_flag_flop "mapp/shadow_carry_flag_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK_RAM0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_11__pc_flop "mapp/address_loop[11].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_11__return_vector_flop "mapp/address_loop[11].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK_RAM1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_10__pc_flop "mapp/address_loop[10].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_10__return_vector_flop "mapp/address_loop[10].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK_RAM1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_9__pc_flop "mapp/address_loop[9].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_9__return_vector_flop "mapp/address_loop[9].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK_RAM1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_8__pc_flop "mapp/address_loop[8].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_8__return_vector_flop "mapp/address_loop[8].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK_RAM1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_7__pc_flop "mapp/address_loop[7].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_7__return_vector_flop "mapp/address_loop[7].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK_RAM1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_6__pc_flop "mapp/address_loop[6].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_6__return_vector_flop "mapp/address_loop[6].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK_RAM1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_5__pc_flop "mapp/address_loop[5].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_5__return_vector_flop "mapp/address_loop[5].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK_RAM1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_4__pc_flop "mapp/address_loop[4].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_4__return_vector_flop "mapp/address_loop[4].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK_RAM1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_3__pc_flop "mapp/address_loop[3].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_3__return_vector_flop "mapp/address_loop[3].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK_RAM0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_2__pc_flop "mapp/address_loop[2].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_2__return_vector_flop "mapp/address_loop[2].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK_RAM0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_1__pc_flop "mapp/address_loop[1].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_1__return_vector_flop "mapp/address_loop[1].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK_RAM0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_0__pc_flop "mapp/address_loop[0].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_PC0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_address_loop_0__return_vector_flop "mapp/address_loop[0].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK_RAM0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_zero_flag_flop "mapp/zero_flag_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_FLAGS") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_use_zero_flag_flop "mapp/use_zero_flag_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_carry_flag_flop "mapp/carry_flag_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_FLAGS") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_shift_carry_flop "mapp/shift_carry_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_arith_carry_flop "mapp/arith_carry_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_CONTROL") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_sx_addr4_flop "mapp/sx_addr4_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_CONTROL") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_bank_flop "mapp/bank_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STACK1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_read_strobe_flop "mapp/read_strobe_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STROBES") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_write_strobe_flop "mapp/write_strobe_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STROBES") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_spm_enable_flop "mapp/spm_enable_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STROBES") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_k_write_strobe_flop "mapp/k_write_strobe_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STROBES") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_register_enable_flop "mapp/register_enable_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STROBES") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_flag_enable_flop "mapp/flag_enable_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_STROBES") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_alu_mux_sel1_flop "mapp/alu_mux_sel1_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_alu_mux_sel0_flop "mapp/alu_mux_sel0_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_interrupt_ack_flop "mapp/interrupt_ack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE1") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_active_interrupt_flop "mapp/active_interrupt_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_CONTROL") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_sync_interrupt_flop "mapp/sync_interrupt_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_interrupt_enable_flop "mapp/interrupt_enable_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE0") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_t_state2_flop "mapp/t_state2_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_CONTROL") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_t_state1_flop "mapp/t_state1_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_CONTROL") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_sync_sleep_flop "mapp/sync_sleep_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_DECODE2") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_internal_reset_flop "mapp/internal_reset_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_CONTROL") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mapp_run_flop "mapp/run_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "mapp/KCPSM6_CONTROL") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename switches_7_IBUF_renamed_8 "switches_7_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switches_6_IBUF_renamed_9 "switches_6_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switches_5_IBUF_renamed_10 "switches_5_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switches_4_IBUF_renamed_11 "switches_4_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switches_3_IBUF_renamed_12 "switches_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switches_2_IBUF_renamed_13 "switches_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switches_1_IBUF_renamed_14 "switches_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switches_0_IBUF_renamed_15 "switches_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance LEDs_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance LEDs_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance LEDs_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance LEDs_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance LEDs_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance LEDs_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance LEDs_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance LEDs_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_16 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mapp2_ram_1k_generate_s6_kcpsm6_rom "mapp2/ram_1k_generate.s6.kcpsm6_rom")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 18) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 18) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000028") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "00000000000000000000000000000000000000000000000000002000D0809000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (net switches_7_IBUF
              (joined
                (portRef D (instanceRef in_port_7))
                (portRef O (instanceRef switches_7_IBUF_renamed_8))
              )
            )
            (net switches_6_IBUF
              (joined
                (portRef D (instanceRef in_port_6))
                (portRef O (instanceRef switches_6_IBUF_renamed_9))
              )
            )
            (net switches_5_IBUF
              (joined
                (portRef D (instanceRef in_port_5))
                (portRef O (instanceRef switches_5_IBUF_renamed_10))
              )
            )
            (net switches_4_IBUF
              (joined
                (portRef D (instanceRef in_port_4))
                (portRef O (instanceRef switches_4_IBUF_renamed_11))
              )
            )
            (net switches_3_IBUF
              (joined
                (portRef D (instanceRef in_port_3))
                (portRef O (instanceRef switches_3_IBUF_renamed_12))
              )
            )
            (net switches_2_IBUF
              (joined
                (portRef D (instanceRef in_port_2))
                (portRef O (instanceRef switches_2_IBUF_renamed_13))
              )
            )
            (net switches_1_IBUF
              (joined
                (portRef D (instanceRef in_port_1))
                (portRef O (instanceRef switches_1_IBUF_renamed_14))
              )
            )
            (net switches_0_IBUF
              (joined
                (portRef D (instanceRef in_port_0))
                (portRef O (instanceRef switches_0_IBUF_renamed_15))
              )
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef in_port_0))
                (portRef C (instanceRef in_port_1))
                (portRef C (instanceRef in_port_2))
                (portRef C (instanceRef in_port_3))
                (portRef C (instanceRef in_port_4))
                (portRef C (instanceRef in_port_5))
                (portRef C (instanceRef in_port_6))
                (portRef C (instanceRef in_port_7))
                (portRef C (instanceRef LEDs_0_renamed_0))
                (portRef C (instanceRef LEDs_1_renamed_1))
                (portRef C (instanceRef LEDs_2_renamed_2))
                (portRef C (instanceRef LEDs_3_renamed_3))
                (portRef C (instanceRef LEDs_4_renamed_4))
                (portRef C (instanceRef LEDs_5_renamed_5))
                (portRef C (instanceRef LEDs_6_renamed_6))
                (portRef C (instanceRef LEDs_7_renamed_7))
                (portRef C (instanceRef mapp_run_flop))
                (portRef C (instanceRef mapp_internal_reset_flop))
                (portRef C (instanceRef mapp_sync_sleep_flop))
                (portRef C (instanceRef mapp_t_state1_flop))
                (portRef C (instanceRef mapp_t_state2_flop))
                (portRef C (instanceRef mapp_interrupt_enable_flop))
                (portRef C (instanceRef mapp_sync_interrupt_flop))
                (portRef C (instanceRef mapp_active_interrupt_flop))
                (portRef C (instanceRef mapp_interrupt_ack_flop))
                (portRef C (instanceRef mapp_alu_mux_sel0_flop))
                (portRef C (instanceRef mapp_alu_mux_sel1_flop))
                (portRef C (instanceRef mapp_flag_enable_flop))
                (portRef C (instanceRef mapp_register_enable_flop))
                (portRef C (instanceRef mapp_k_write_strobe_flop))
                (portRef C (instanceRef mapp_spm_enable_flop))
                (portRef C (instanceRef mapp_write_strobe_flop))
                (portRef C (instanceRef mapp_read_strobe_flop))
                (portRef C (instanceRef mapp_bank_flop))
                (portRef C (instanceRef mapp_sx_addr4_flop))
                (portRef C (instanceRef mapp_arith_carry_flop))
                (portRef C (instanceRef mapp_shift_carry_flop))
                (portRef C (instanceRef mapp_carry_flag_flop))
                (portRef C (instanceRef mapp_use_zero_flag_flop))
                (portRef C (instanceRef mapp_zero_flag_flop))
                (portRef C (instanceRef mapp_address_loop_0__return_vector_flop))
                (portRef C (instanceRef mapp_address_loop_0__pc_flop))
                (portRef C (instanceRef mapp_address_loop_1__return_vector_flop))
                (portRef C (instanceRef mapp_address_loop_1__pc_flop))
                (portRef C (instanceRef mapp_address_loop_2__return_vector_flop))
                (portRef C (instanceRef mapp_address_loop_2__pc_flop))
                (portRef C (instanceRef mapp_address_loop_3__return_vector_flop))
                (portRef C (instanceRef mapp_address_loop_3__pc_flop))
                (portRef C (instanceRef mapp_address_loop_4__return_vector_flop))
                (portRef C (instanceRef mapp_address_loop_4__pc_flop))
                (portRef C (instanceRef mapp_address_loop_5__return_vector_flop))
                (portRef C (instanceRef mapp_address_loop_5__pc_flop))
                (portRef C (instanceRef mapp_address_loop_6__return_vector_flop))
                (portRef C (instanceRef mapp_address_loop_6__pc_flop))
                (portRef C (instanceRef mapp_address_loop_7__return_vector_flop))
                (portRef C (instanceRef mapp_address_loop_7__pc_flop))
                (portRef C (instanceRef mapp_address_loop_8__return_vector_flop))
                (portRef C (instanceRef mapp_address_loop_8__pc_flop))
                (portRef C (instanceRef mapp_address_loop_9__return_vector_flop))
                (portRef C (instanceRef mapp_address_loop_9__pc_flop))
                (portRef C (instanceRef mapp_address_loop_10__return_vector_flop))
                (portRef C (instanceRef mapp_address_loop_10__pc_flop))
                (portRef C (instanceRef mapp_address_loop_11__return_vector_flop))
                (portRef C (instanceRef mapp_address_loop_11__pc_flop))
                (portRef C (instanceRef mapp_shadow_carry_flag_flop))
                (portRef C (instanceRef mapp_stack_zero_flop))
                (portRef C (instanceRef mapp_shadow_zero_flag_flop))
                (portRef C (instanceRef mapp_shadow_bank_flop))
                (portRef C (instanceRef mapp_stack_bit_flop))
                (portRef C (instanceRef mapp_stack_loop_0__lsb_stack_pointer_flop))
                (portRef C (instanceRef mapp_stack_loop_1__upper_stack_pointer_flop))
                (portRef C (instanceRef mapp_stack_loop_2__upper_stack_pointer_flop))
                (portRef C (instanceRef mapp_stack_loop_3__upper_stack_pointer_flop))
                (portRef C (instanceRef mapp_stack_loop_4__upper_stack_pointer_flop))
                (portRef C (instanceRef mapp_data_path_loop_0__arith_logical_flop))
                (portRef C (instanceRef mapp_data_path_loop_0__low_hwbuild_shift_rotate_flop))
                (portRef C (instanceRef mapp_data_path_loop_0__small_spm_spm_flop))
                (portRef C (instanceRef mapp_data_path_loop_1__arith_logical_flop))
                (portRef C (instanceRef mapp_data_path_loop_1__low_hwbuild_shift_rotate_flop))
                (portRef C (instanceRef mapp_data_path_loop_1__small_spm_spm_flop))
                (portRef C (instanceRef mapp_data_path_loop_2__arith_logical_flop))
                (portRef C (instanceRef mapp_data_path_loop_2__low_hwbuild_shift_rotate_flop))
                (portRef C (instanceRef mapp_data_path_loop_2__small_spm_spm_flop))
                (portRef C (instanceRef mapp_data_path_loop_3__arith_logical_flop))
                (portRef C (instanceRef mapp_data_path_loop_3__low_hwbuild_shift_rotate_flop))
                (portRef C (instanceRef mapp_data_path_loop_3__small_spm_spm_flop))
                (portRef C (instanceRef mapp_data_path_loop_4__arith_logical_flop))
                (portRef C (instanceRef mapp_data_path_loop_4__low_hwbuild_shift_rotate_flop))
                (portRef C (instanceRef mapp_data_path_loop_4__small_spm_spm_flop))
                (portRef C (instanceRef mapp_data_path_loop_5__arith_logical_flop))
                (portRef C (instanceRef mapp_data_path_loop_5__low_hwbuild_shift_rotate_flop))
                (portRef C (instanceRef mapp_data_path_loop_5__small_spm_spm_flop))
                (portRef C (instanceRef mapp_data_path_loop_6__arith_logical_flop))
                (portRef C (instanceRef mapp_data_path_loop_6__low_hwbuild_shift_rotate_flop))
                (portRef C (instanceRef mapp_data_path_loop_6__small_spm_spm_flop))
                (portRef C (instanceRef mapp_data_path_loop_7__arith_logical_flop))
                (portRef C (instanceRef mapp_data_path_loop_7__low_hwbuild_shift_rotate_flop))
                (portRef C (instanceRef mapp_data_path_loop_7__small_spm_spm_flop))
                (portRef WCLK (instanceRef mapp_stack_ram_low))
                (portRef WCLK (instanceRef mapp_stack_ram_high))
                (portRef WCLK (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef WCLK (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef WCLK (instanceRef mapp_lower_reg_banks))
                (portRef WCLK (instanceRef mapp_upper_reg_banks))
                (portRef O (instanceRef clk_BUFGP_renamed_16))
                (portRef CLKA (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename in_port_7_ "in_port<7>")
              (joined
                (portRef Q (instanceRef in_port_7))
                (portRef I2 (instanceRef mapp_data_path_loop_7__alu_mux_lut))
              )
            )
            (net (rename in_port_6_ "in_port<6>")
              (joined
                (portRef Q (instanceRef in_port_6))
                (portRef I2 (instanceRef mapp_data_path_loop_6__alu_mux_lut))
              )
            )
            (net (rename in_port_5_ "in_port<5>")
              (joined
                (portRef Q (instanceRef in_port_5))
                (portRef I2 (instanceRef mapp_data_path_loop_5__alu_mux_lut))
              )
            )
            (net (rename in_port_4_ "in_port<4>")
              (joined
                (portRef Q (instanceRef in_port_4))
                (portRef I2 (instanceRef mapp_data_path_loop_4__alu_mux_lut))
              )
            )
            (net (rename in_port_3_ "in_port<3>")
              (joined
                (portRef Q (instanceRef in_port_3))
                (portRef I2 (instanceRef mapp_data_path_loop_3__alu_mux_lut))
              )
            )
            (net (rename in_port_2_ "in_port<2>")
              (joined
                (portRef Q (instanceRef in_port_2))
                (portRef I2 (instanceRef mapp_data_path_loop_2__alu_mux_lut))
              )
            )
            (net (rename in_port_1_ "in_port<1>")
              (joined
                (portRef Q (instanceRef in_port_1))
                (portRef I2 (instanceRef mapp_data_path_loop_1__alu_mux_lut))
              )
            )
            (net (rename in_port_0_ "in_port<0>")
              (joined
                (portRef Q (instanceRef in_port_0))
                (portRef I2 (instanceRef mapp_data_path_loop_0__alu_mux_lut))
              )
            )
            (net (rename address_11_ "address<11>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_11__pc_flop))
                (portRef DID_1_ (instanceRef mapp_stack_ram_high))
                (portRef I2 (instanceRef mapp_address_loop_11__upper_pc_low_int_vector_pc_lut))
                (portRef (member DIA 30) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename address_10_ "address<10>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_10__pc_flop))
                (portRef DID_0_ (instanceRef mapp_stack_ram_high))
                (portRef I2 (instanceRef mapp_address_loop_10__upper_pc_low_int_vector_pc_lut))
                (portRef (member DIA 31) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename address_9_ "address<9>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_9__pc_flop))
                (portRef DIC_1_ (instanceRef mapp_stack_ram_high))
                (portRef I2 (instanceRef mapp_address_loop_9__upper_pc_high_int_vector_pc_lut))
                (portRef (member ADDRA 0) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename address_8_ "address<8>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_8__pc_flop))
                (portRef DIC_0_ (instanceRef mapp_stack_ram_high))
                (portRef I2 (instanceRef mapp_address_loop_8__upper_pc_high_int_vector_pc_lut))
                (portRef (member ADDRA 1) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename address_7_ "address<7>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_7__pc_flop))
                (portRef DIB_1_ (instanceRef mapp_stack_ram_high))
                (portRef I2 (instanceRef mapp_address_loop_7__upper_pc_high_int_vector_pc_lut))
                (portRef (member ADDRA 2) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename address_6_ "address<6>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_6__pc_flop))
                (portRef DIB_0_ (instanceRef mapp_stack_ram_high))
                (portRef I2 (instanceRef mapp_address_loop_6__upper_pc_high_int_vector_pc_lut))
                (portRef (member ADDRA 3) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename address_5_ "address<5>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_5__pc_flop))
                (portRef DIA_1_ (instanceRef mapp_stack_ram_high))
                (portRef I2 (instanceRef mapp_address_loop_5__upper_pc_high_int_vector_pc_lut))
                (portRef (member ADDRA 4) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename address_4_ "address<4>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_4__pc_flop))
                (portRef DIA_0_ (instanceRef mapp_stack_ram_high))
                (portRef I2 (instanceRef mapp_address_loop_4__upper_pc_high_int_vector_pc_lut))
                (portRef (member ADDRA 5) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename address_3_ "address<3>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_3__pc_flop))
                (portRef DID_1_ (instanceRef mapp_stack_ram_low))
                (portRef I2 (instanceRef mapp_address_loop_3__upper_pc_high_int_vector_pc_lut))
                (portRef (member ADDRA 6) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename address_2_ "address<2>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_2__pc_flop))
                (portRef DID_0_ (instanceRef mapp_stack_ram_low))
                (portRef I2 (instanceRef mapp_address_loop_2__upper_pc_high_int_vector_pc_lut))
                (portRef (member ADDRA 7) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename address_1_ "address<1>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_1__pc_flop))
                (portRef DIC_1_ (instanceRef mapp_stack_ram_low))
                (portRef I2 (instanceRef mapp_address_loop_1__upper_pc_high_int_vector_pc_lut))
                (portRef (member ADDRA 8) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename address_0_ "address<0>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_0__pc_flop))
                (portRef DIC_0_ (instanceRef mapp_stack_ram_low))
                (portRef I2 (instanceRef mapp_address_loop_0__lsb_pc_high_int_vector_pc_lut))
                (portRef (member ADDRA 9) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename out_port_7_ "out_port<7>")
              (joined
                (portRef D (instanceRef LEDs_7_renamed_7))
                (portRef O6 (instanceRef mapp_data_path_loop_6__second_operand_out_port_lut))
              )
            )
            (net (rename out_port_6_ "out_port<6>")
              (joined
                (portRef D (instanceRef LEDs_6_renamed_6))
                (portRef O5 (instanceRef mapp_data_path_loop_6__second_operand_out_port_lut))
              )
            )
            (net (rename out_port_5_ "out_port<5>")
              (joined
                (portRef D (instanceRef LEDs_5_renamed_5))
                (portRef O6 (instanceRef mapp_data_path_loop_4__second_operand_out_port_lut))
              )
            )
            (net (rename out_port_4_ "out_port<4>")
              (joined
                (portRef D (instanceRef LEDs_4_renamed_4))
                (portRef O5 (instanceRef mapp_data_path_loop_4__second_operand_out_port_lut))
              )
            )
            (net (rename out_port_3_ "out_port<3>")
              (joined
                (portRef D (instanceRef LEDs_3_renamed_3))
                (portRef O6 (instanceRef mapp_data_path_loop_2__second_operand_out_port_lut))
              )
            )
            (net (rename out_port_2_ "out_port<2>")
              (joined
                (portRef D (instanceRef LEDs_2_renamed_2))
                (portRef O5 (instanceRef mapp_data_path_loop_2__second_operand_out_port_lut))
              )
            )
            (net (rename out_port_1_ "out_port<1>")
              (joined
                (portRef D (instanceRef LEDs_1_renamed_1))
                (portRef O6 (instanceRef mapp_data_path_loop_0__second_operand_out_port_lut))
              )
            )
            (net (rename out_port_0_ "out_port<0>")
              (joined
                (portRef D (instanceRef LEDs_0_renamed_0))
                (portRef O5 (instanceRef mapp_data_path_loop_0__second_operand_out_port_lut))
              )
            )
            (net (rename port_id_7_ "port_id<7>")
              (joined
                (portRef CE (instanceRef LEDs_0_renamed_0))
                (portRef CE (instanceRef LEDs_1_renamed_1))
                (portRef CE (instanceRef LEDs_2_renamed_2))
                (portRef CE (instanceRef LEDs_3_renamed_3))
                (portRef CE (instanceRef LEDs_4_renamed_4))
                (portRef CE (instanceRef LEDs_5_renamed_5))
                (portRef CE (instanceRef LEDs_6_renamed_6))
                (portRef CE (instanceRef LEDs_7_renamed_7))
                (portRef O6 (instanceRef mapp_data_path_loop_6__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef mapp_data_path_loop_7__arith_logical_lut))
              )
            )
            (net enable
              (joined
                (portRef Q (instanceRef mapp_t_state2_flop))
                (portRef I3 (instanceRef mapp_reset_lut))
                (portRef I1 (instanceRef mapp_t_state_lut))
                (portRef I4 (instanceRef mapp_stack_loop_0__lsb_stack_stack_pointer_lut))
                (portRef I4 (instanceRef mapp_stack_loop_1__upper_stack_stack_pointer_lut))
                (portRef I4 (instanceRef mapp_stack_loop_2__upper_stack_stack_pointer_lut))
                (portRef I4 (instanceRef mapp_stack_loop_3__upper_stack_stack_pointer_lut))
                (portRef I4 (instanceRef mapp_stack_loop_4__upper_stack_stack_pointer_lut))
                (portRef I1 (instanceRef mapp_active_interrupt_lut))
                (portRef ENA (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename instruction_17_ "instruction<17>")
              (joined
                (portRef I4 (instanceRef mapp_int_enable_type_lut))
                (portRef I4 (instanceRef mapp_register_enable_type_lut))
                (portRef I2 (instanceRef mapp_spm_enable_lut))
                (portRef I2 (instanceRef mapp_read_strobe_lut))
                (portRef I5 (instanceRef mapp_regbank_type_lut))
                (portRef I5 (instanceRef mapp_pc_move_is_valid_lut))
                (portRef I4 (instanceRef mapp_pc_mode2_lut))
                (portRef I3 (instanceRef mapp_register_enable_lut))
                (portRef (member DOPA 2) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename instruction_16_ "instruction<16>")
              (joined
                (portRef I3 (instanceRef mapp_int_enable_type_lut))
                (portRef I4 (instanceRef mapp_move_type_lut))
                (portRef I3 (instanceRef mapp_alu_decode0_lut))
                (portRef I4 (instanceRef mapp_alu_decode1_lut))
                (portRef I3 (instanceRef mapp_register_enable_type_lut))
                (portRef I4 (instanceRef mapp_regbank_type_lut))
                (portRef I3 (instanceRef mapp_use_zero_flag_lut))
                (portRef I4 (instanceRef mapp_pc_move_is_valid_lut))
                (portRef I3 (instanceRef mapp_pc_mode2_lut))
                (portRef I2 (instanceRef mapp_alu_decode2_lut))
                (portRef I5 (instanceRef mapp_carry_flag_lut))
                (portRef I2 (instanceRef mapp_upper_zero_lut))
                (portRef I2 (instanceRef mapp_bank_lut))
                (portRef I5 (instanceRef mapp_shift_carry_lut))
                (portRef (member DOPA 3) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename instruction_15_ "instruction<15>")
              (joined
                (portRef I2 (instanceRef mapp_int_enable_type_lut))
                (portRef I3 (instanceRef mapp_move_type_lut))
                (portRef I2 (instanceRef mapp_alu_decode0_lut))
                (portRef I3 (instanceRef mapp_alu_decode1_lut))
                (portRef I2 (instanceRef mapp_register_enable_type_lut))
                (portRef I3 (instanceRef mapp_regbank_type_lut))
                (portRef I2 (instanceRef mapp_use_zero_flag_lut))
                (portRef I3 (instanceRef mapp_pc_move_is_valid_lut))
                (portRef I2 (instanceRef mapp_pc_mode2_lut))
                (portRef I1 (instanceRef mapp_alu_decode2_lut))
                (portRef I4 (instanceRef mapp_carry_flag_lut))
                (portRef I1 (instanceRef mapp_upper_zero_lut))
                (portRef (member DOA 16) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename instruction_14_ "instruction<14>")
              (joined
                (portRef I1 (instanceRef mapp_int_enable_type_lut))
                (portRef I2 (instanceRef mapp_move_type_lut))
                (portRef I1 (instanceRef mapp_alu_decode0_lut))
                (portRef I2 (instanceRef mapp_alu_decode1_lut))
                (portRef I1 (instanceRef mapp_register_enable_type_lut))
                (portRef I1 (instanceRef mapp_spm_enable_lut))
                (portRef I1 (instanceRef mapp_read_strobe_lut))
                (portRef I2 (instanceRef mapp_regbank_type_lut))
                (portRef I1 (instanceRef mapp_use_zero_flag_lut))
                (portRef I2 (instanceRef mapp_pc_move_is_valid_lut))
                (portRef I1 (instanceRef mapp_pc_mode2_lut))
                (portRef I0 (instanceRef mapp_alu_decode2_lut))
                (portRef I3 (instanceRef mapp_carry_flag_lut))
                (portRef I0 (instanceRef mapp_upper_zero_lut))
                (portRef (member DOA 17) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename instruction_13_ "instruction<13>")
              (joined
                (portRef I0 (instanceRef mapp_int_enable_type_lut))
                (portRef I1 (instanceRef mapp_move_type_lut))
                (portRef I1 (instanceRef mapp_push_pop_lut))
                (portRef I0 (instanceRef mapp_alu_decode0_lut))
                (portRef I1 (instanceRef mapp_alu_decode1_lut))
                (portRef I0 (instanceRef mapp_register_enable_type_lut))
                (portRef I0 (instanceRef mapp_spm_enable_lut))
                (portRef I0 (instanceRef mapp_read_strobe_lut))
                (portRef I1 (instanceRef mapp_regbank_type_lut))
                (portRef I0 (instanceRef mapp_lower_parity_lut))
                (portRef I0 (instanceRef mapp_use_zero_flag_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_0__second_operand_out_port_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_2__second_operand_out_port_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_4__second_operand_out_port_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_6__second_operand_out_port_lut))
                (portRef (member DOA 18) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename instruction_12_ "instruction<12>")
              (joined
                (portRef I0 (instanceRef mapp_move_type_lut))
                (portRef I0 (instanceRef mapp_push_pop_lut))
                (portRef I0 (instanceRef mapp_regbank_type_lut))
                (portRef I0 (instanceRef mapp_pc_mode2_lut))
                (portRef I2 (instanceRef mapp_register_enable_lut))
                (portRef I4 (instanceRef mapp_address_loop_0__output_data_pc_vector_mux_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_0__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef mapp_pc_mode1_lut))
                (portRef I4 (instanceRef mapp_address_loop_2__output_data_pc_vector_mux_lut))
                (portRef I4 (instanceRef mapp_address_loop_4__output_data_pc_vector_mux_lut))
                (portRef I4 (instanceRef mapp_address_loop_6__output_data_pc_vector_mux_lut))
                (portRef I4 (instanceRef mapp_address_loop_8__output_data_pc_vector_mux_lut))
                (portRef I4 (instanceRef mapp_address_loop_10__output_data_pc_vector_mux_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_2__output_data_sy_kk_mux_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_4__output_data_sy_kk_mux_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_6__output_data_sy_kk_mux_lut))
                (portRef (member DOA 19) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename instruction_11_ "instruction<11>")
              (joined
                (portRef ADDRB_3_ (instanceRef mapp_lower_reg_banks))
                (portRef ADDRD_3_ (instanceRef mapp_lower_reg_banks))
                (portRef ADDRB_3_ (instanceRef mapp_upper_reg_banks))
                (portRef ADDRD_3_ (instanceRef mapp_upper_reg_banks))
                (portRef I3 (instanceRef mapp_data_path_loop_6__second_operand_out_port_lut))
                (portRef I2 (instanceRef mapp_address_loop_10__output_data_pc_vector_mux_lut))
                (portRef (member DOA 20) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename instruction_10_ "instruction<10>")
              (joined
                (portRef ADDRB_2_ (instanceRef mapp_lower_reg_banks))
                (portRef ADDRD_2_ (instanceRef mapp_lower_reg_banks))
                (portRef ADDRB_2_ (instanceRef mapp_upper_reg_banks))
                (portRef ADDRD_2_ (instanceRef mapp_upper_reg_banks))
                (portRef I1 (instanceRef mapp_data_path_loop_6__second_operand_out_port_lut))
                (portRef I0 (instanceRef mapp_address_loop_10__output_data_pc_vector_mux_lut))
                (portRef (member DOA 21) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename instruction_9_ "instruction<9>")
              (joined
                (portRef ADDRB_1_ (instanceRef mapp_lower_reg_banks))
                (portRef ADDRD_1_ (instanceRef mapp_lower_reg_banks))
                (portRef ADDRB_1_ (instanceRef mapp_upper_reg_banks))
                (portRef ADDRD_1_ (instanceRef mapp_upper_reg_banks))
                (portRef I3 (instanceRef mapp_data_path_loop_4__second_operand_out_port_lut))
                (portRef I2 (instanceRef mapp_address_loop_8__output_data_pc_vector_mux_lut))
                (portRef (member DOA 22) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename instruction_8_ "instruction<8>")
              (joined
                (portRef ADDRB_0_ (instanceRef mapp_lower_reg_banks))
                (portRef ADDRD_0_ (instanceRef mapp_lower_reg_banks))
                (portRef ADDRB_0_ (instanceRef mapp_upper_reg_banks))
                (portRef ADDRD_0_ (instanceRef mapp_upper_reg_banks))
                (portRef I1 (instanceRef mapp_data_path_loop_4__second_operand_out_port_lut))
                (portRef I0 (instanceRef mapp_address_loop_8__output_data_pc_vector_mux_lut))
                (portRef (member DOA 23) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename instruction_7_ "instruction<7>")
              (joined
                (portRef R (instanceRef mapp_data_path_loop_0__low_hwbuild_shift_rotate_flop))
                (portRef R (instanceRef mapp_data_path_loop_1__low_hwbuild_shift_rotate_flop))
                (portRef R (instanceRef mapp_data_path_loop_2__low_hwbuild_shift_rotate_flop))
                (portRef R (instanceRef mapp_data_path_loop_3__low_hwbuild_shift_rotate_flop))
                (portRef R (instanceRef mapp_data_path_loop_4__low_hwbuild_shift_rotate_flop))
                (portRef R (instanceRef mapp_data_path_loop_5__low_hwbuild_shift_rotate_flop))
                (portRef R (instanceRef mapp_data_path_loop_6__low_hwbuild_shift_rotate_flop))
                (portRef R (instanceRef mapp_data_path_loop_7__low_hwbuild_shift_rotate_flop))
                (portRef ADDRA_3_ (instanceRef mapp_lower_reg_banks))
                (portRef ADDRC_3_ (instanceRef mapp_lower_reg_banks))
                (portRef ADDRA_3_ (instanceRef mapp_upper_reg_banks))
                (portRef ADDRC_3_ (instanceRef mapp_upper_reg_banks))
                (portRef I3 (instanceRef mapp_data_path_loop_2__second_operand_out_port_lut))
                (portRef I4 (instanceRef mapp_shift_carry_lut))
                (portRef I2 (instanceRef mapp_address_loop_6__output_data_pc_vector_mux_lut))
                (portRef I3 (instanceRef mapp_data_path_loop_6__output_data_sy_kk_mux_lut))
                (portRef (member DOA 24) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename instruction_6_ "instruction<6>")
              (joined
                (portRef ADDRA_2_ (instanceRef mapp_lower_reg_banks))
                (portRef ADDRC_2_ (instanceRef mapp_lower_reg_banks))
                (portRef ADDRA_2_ (instanceRef mapp_upper_reg_banks))
                (portRef ADDRC_2_ (instanceRef mapp_upper_reg_banks))
                (portRef I1 (instanceRef mapp_data_path_loop_2__second_operand_out_port_lut))
                (portRef I0 (instanceRef mapp_address_loop_6__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef mapp_data_path_loop_6__output_data_sy_kk_mux_lut))
                (portRef (member DOA 25) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename instruction_5_ "instruction<5>")
              (joined
                (portRef ADDRA_1_ (instanceRef mapp_lower_reg_banks))
                (portRef ADDRC_1_ (instanceRef mapp_lower_reg_banks))
                (portRef ADDRA_1_ (instanceRef mapp_upper_reg_banks))
                (portRef ADDRC_1_ (instanceRef mapp_upper_reg_banks))
                (portRef I3 (instanceRef mapp_data_path_loop_0__second_operand_out_port_lut))
                (portRef I2 (instanceRef mapp_address_loop_4__output_data_pc_vector_mux_lut))
                (portRef I3 (instanceRef mapp_data_path_loop_4__output_data_sy_kk_mux_lut))
                (portRef (member DOA 26) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename instruction_4_ "instruction<4>")
              (joined
                (portRef ADDRA_0_ (instanceRef mapp_lower_reg_banks))
                (portRef ADDRC_0_ (instanceRef mapp_lower_reg_banks))
                (portRef ADDRA_0_ (instanceRef mapp_upper_reg_banks))
                (portRef ADDRC_0_ (instanceRef mapp_upper_reg_banks))
                (portRef I1 (instanceRef mapp_data_path_loop_0__second_operand_out_port_lut))
                (portRef I0 (instanceRef mapp_address_loop_4__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef mapp_data_path_loop_4__output_data_sy_kk_mux_lut))
                (portRef (member DOA 27) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename instruction_3_ "instruction<3>")
              (joined
                (portRef I3 (instanceRef mapp_shift_carry_lut))
                (portRef I2 (instanceRef mapp_address_loop_2__output_data_pc_vector_mux_lut))
                (portRef I3 (instanceRef mapp_data_path_loop_2__output_data_sy_kk_mux_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_0__lsb_shift_rotate_shift_rotate_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_2__mid_shift_rotate_shift_rotate_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_4__mid_shift_rotate_shift_rotate_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_6__msb_shift_rotate_shift_rotate_lut))
                (portRef (member DOA 28) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename instruction_2_ "instruction<2>")
              (joined
                (portRef I2 (instanceRef mapp_data_path_loop_0__lsb_shift_rotate_shift_bit_lut))
                (portRef I0 (instanceRef mapp_address_loop_2__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef mapp_data_path_loop_2__output_data_sy_kk_mux_lut))
                (portRef (member DOA 29) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename instruction_1_ "instruction<1>")
              (joined
                (portRef I2 (instanceRef mapp_address_loop_0__output_data_pc_vector_mux_lut))
                (portRef I3 (instanceRef mapp_data_path_loop_0__output_data_sy_kk_mux_lut))
                (portRef I1 (instanceRef mapp_data_path_loop_0__lsb_shift_rotate_shift_bit_lut))
                (portRef (member DOA 30) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename instruction_0_ "instruction<0>")
              (joined
                (portRef I0 (instanceRef mapp_bank_lut))
                (portRef I1 (instanceRef mapp_interrupt_enable_lut))
                (portRef I0 (instanceRef mapp_address_loop_0__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef mapp_data_path_loop_0__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef mapp_data_path_loop_0__lsb_shift_rotate_shift_bit_lut))
                (portRef (member DOA 31) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net LEDs_7
              (joined
                (portRef Q (instanceRef LEDs_7_renamed_7))
                (portRef I (instanceRef LEDs_7_OBUF))
              )
            )
            (net LEDs_6
              (joined
                (portRef Q (instanceRef LEDs_6_renamed_6))
                (portRef I (instanceRef LEDs_6_OBUF))
              )
            )
            (net LEDs_5
              (joined
                (portRef Q (instanceRef LEDs_5_renamed_5))
                (portRef I (instanceRef LEDs_5_OBUF))
              )
            )
            (net LEDs_4
              (joined
                (portRef Q (instanceRef LEDs_4_renamed_4))
                (portRef I (instanceRef LEDs_4_OBUF))
              )
            )
            (net LEDs_3
              (joined
                (portRef Q (instanceRef LEDs_3_renamed_3))
                (portRef I (instanceRef LEDs_3_OBUF))
              )
            )
            (net LEDs_2
              (joined
                (portRef Q (instanceRef LEDs_2_renamed_2))
                (portRef I (instanceRef LEDs_2_OBUF))
              )
            )
            (net LEDs_1
              (joined
                (portRef Q (instanceRef LEDs_1_renamed_1))
                (portRef I (instanceRef LEDs_1_OBUF))
              )
            )
            (net LEDs_0
              (joined
                (portRef Q (instanceRef LEDs_0_renamed_0))
                (portRef I (instanceRef LEDs_0_OBUF))
              )
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef I5 (instanceRef mapp_reset_lut))
                (portRef I5 (instanceRef mapp_int_enable_type_lut))
                (portRef I5 (instanceRef mapp_move_type_lut))
                (portRef I5 (instanceRef mapp_push_pop_lut))
                (portRef I4 (instanceRef mapp_alu_decode0_lut))
                (portRef I5 (instanceRef mapp_alu_decode0_lut))
                (portRef I5 (instanceRef mapp_alu_decode1_lut))
                (portRef I5 (instanceRef mapp_register_enable_type_lut))
                (portRef I5 (instanceRef mapp_spm_enable_lut))
                (portRef I5 (instanceRef mapp_read_strobe_lut))
                (portRef I4 (instanceRef mapp_lower_parity_lut))
                (portRef I5 (instanceRef mapp_lower_parity_lut))
                (portRef I4 (instanceRef mapp_use_zero_flag_lut))
                (portRef I5 (instanceRef mapp_use_zero_flag_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_0__second_operand_out_port_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_2__second_operand_out_port_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_4__second_operand_out_port_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_6__second_operand_out_port_lut))
                (portRef I3 (instanceRef mapp_alu_decode2_lut))
                (portRef I4 (instanceRef mapp_alu_decode2_lut))
                (portRef I5 (instanceRef mapp_alu_decode2_lut))
                (portRef I3 (instanceRef mapp_upper_zero_lut))
                (portRef I4 (instanceRef mapp_upper_zero_lut))
                (portRef I5 (instanceRef mapp_upper_zero_lut))
                (portRef I5 (instanceRef mapp_register_enable_lut))
                (portRef I5 (instanceRef mapp_address_loop_0__output_data_pc_vector_mux_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_0__output_data_sy_kk_mux_lut))
                (portRef I5 (instanceRef mapp_pc_mode1_lut))
                (portRef I5 (instanceRef mapp_address_loop_2__output_data_pc_vector_mux_lut))
                (portRef I5 (instanceRef mapp_address_loop_4__output_data_pc_vector_mux_lut))
                (portRef I5 (instanceRef mapp_address_loop_6__output_data_pc_vector_mux_lut))
                (portRef I5 (instanceRef mapp_address_loop_8__output_data_pc_vector_mux_lut))
                (portRef I5 (instanceRef mapp_address_loop_10__output_data_pc_vector_mux_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_2__output_data_sy_kk_mux_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_4__output_data_sy_kk_mux_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_6__output_data_sy_kk_mux_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_0__lsb_shift_rotate_shift_rotate_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_2__mid_shift_rotate_shift_rotate_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_4__mid_shift_rotate_shift_rotate_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_6__msb_shift_rotate_shift_rotate_lut))
                (portRef I5 (instanceRef mapp_t_state_lut))
                (portRef I5 (instanceRef mapp_stack_loop_0__lsb_stack_stack_pointer_lut))
                (portRef I5 (instanceRef mapp_stack_loop_1__upper_stack_stack_pointer_lut))
                (portRef I5 (instanceRef mapp_stack_loop_2__upper_stack_stack_pointer_lut))
                (portRef I5 (instanceRef mapp_stack_loop_3__upper_stack_stack_pointer_lut))
                (portRef I5 (instanceRef mapp_stack_loop_4__upper_stack_stack_pointer_lut))
                (portRef I5 (instanceRef mapp_active_interrupt_lut))
                (portRef I5 (instanceRef mapp_middle_zero_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_0__arith_logical_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_1__arith_logical_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_2__arith_logical_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_3__arith_logical_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_4__arith_logical_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_5__arith_logical_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_6__arith_logical_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_7__arith_logical_lut))
                (portRef I5 (instanceRef mapp_lower_zero_lut))
              )
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef D (instanceRef mapp_sync_sleep_flop))
                (portRef D (instanceRef mapp_sync_interrupt_flop))
                (portRef I4 (instanceRef mapp_reset_lut))
                (portRef CI (instanceRef mapp_parity_muxcy))
                (portRef CI (instanceRef mapp_init_zero_muxcy))
                (portRef CI (instanceRef mapp_address_loop_0__lsb_pc_pc_muxcy))
                (portRef CI (instanceRef mapp_stack_loop_0__lsb_stack_stack_muxcy))
                (portRef CI (instanceRef mapp_stack_loop_0__lsb_stack_stack_xorcy))
                (portRef CI (instanceRef mapp_address_loop_0__lsb_pc_pc_xorcy))
                (portRef DI (instanceRef mapp_address_loop_1__upper_pc_mid_pc_pc_muxcy))
                (portRef DI (instanceRef mapp_address_loop_2__upper_pc_mid_pc_pc_muxcy))
                (portRef DI (instanceRef mapp_address_loop_3__upper_pc_mid_pc_pc_muxcy))
                (portRef DI (instanceRef mapp_address_loop_4__upper_pc_mid_pc_pc_muxcy))
                (portRef DI (instanceRef mapp_address_loop_5__upper_pc_mid_pc_pc_muxcy))
                (portRef DI (instanceRef mapp_address_loop_6__upper_pc_mid_pc_pc_muxcy))
                (portRef DI (instanceRef mapp_address_loop_7__upper_pc_mid_pc_pc_muxcy))
                (portRef DI (instanceRef mapp_address_loop_8__upper_pc_mid_pc_pc_muxcy))
                (portRef DI (instanceRef mapp_address_loop_9__upper_pc_mid_pc_pc_muxcy))
                (portRef DI (instanceRef mapp_address_loop_10__upper_pc_mid_pc_pc_muxcy))
                (portRef LI (instanceRef mapp_arith_carry_xorcy))
                (portRef (member ADDRA 10) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRA 11) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRA 12) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRA 13) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 0) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 1) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 2) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 3) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 4) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 5) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 6) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 7) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 8) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 9) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 10) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 11) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 12) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 13) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 0) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 1) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 2) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 3) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 4) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 5) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 6) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 7) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 8) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 9) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 10) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 11) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 12) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 13) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 14) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 15) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 16) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 17) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 18) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 19) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 20) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 21) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 22) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 23) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 24) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 25) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 26) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 27) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 28) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 29) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 0) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 1) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 2) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 3) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 4) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 5) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 6) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 7) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 8) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 9) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 10) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 11) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 12) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 13) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 14) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 15) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIPA 0) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIPA 1) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIPA 2) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIPA 3) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIPB 0) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIPB 1) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member WEA 0) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member WEA 1) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member WEA 2) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member WEA 3) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member WEB 0) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member WEB 1) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member WEB 2) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member WEB 3) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef CLKB (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef ENB (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef REGCEA (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef REGCEB (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef RSTA (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef RSTB (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename mapp_arith_carry_value "mapp/arith_carry_value")
              (joined
                (portRef D (instanceRef mapp_arith_carry_flop))
                (portRef O (instanceRef mapp_arith_carry_xorcy))
              )
            )
            (net (rename mapp_carry_lower_zero "mapp/carry_lower_zero")
              (joined
                (portRef CI (instanceRef mapp_middle_zero_muxcy))
                (portRef O (instanceRef mapp_lower_zero_muxcy))
              )
            )
            (net (rename mapp_arith_logical_value_7_ "mapp/arith_logical_value<7>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_7__arith_logical_flop))
                (portRef O (instanceRef mapp_data_path_loop_7__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_carry_arith_logical_7_ "mapp/carry_arith_logical<7>")
              (joined
                (portRef O (instanceRef mapp_data_path_loop_7__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef mapp_arith_carry_xorcy))
              )
            )
            (net (rename mapp_arith_logical_value_6_ "mapp/arith_logical_value<6>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_6__arith_logical_flop))
                (portRef O (instanceRef mapp_data_path_loop_6__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_carry_arith_logical_6_ "mapp/carry_arith_logical<6>")
              (joined
                (portRef O (instanceRef mapp_data_path_loop_6__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef mapp_data_path_loop_7__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef mapp_data_path_loop_7__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_arith_logical_value_5_ "mapp/arith_logical_value<5>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_5__arith_logical_flop))
                (portRef O (instanceRef mapp_data_path_loop_5__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_carry_arith_logical_5_ "mapp/carry_arith_logical<5>")
              (joined
                (portRef O (instanceRef mapp_data_path_loop_5__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef mapp_data_path_loop_6__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef mapp_data_path_loop_6__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_arith_logical_value_4_ "mapp/arith_logical_value<4>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_4__arith_logical_flop))
                (portRef O (instanceRef mapp_data_path_loop_4__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_carry_arith_logical_4_ "mapp/carry_arith_logical<4>")
              (joined
                (portRef O (instanceRef mapp_data_path_loop_4__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef mapp_data_path_loop_5__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef mapp_data_path_loop_5__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_arith_logical_value_3_ "mapp/arith_logical_value<3>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_3__arith_logical_flop))
                (portRef O (instanceRef mapp_data_path_loop_3__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_carry_arith_logical_3_ "mapp/carry_arith_logical<3>")
              (joined
                (portRef O (instanceRef mapp_data_path_loop_3__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef mapp_data_path_loop_4__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef mapp_data_path_loop_4__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_arith_logical_value_2_ "mapp/arith_logical_value<2>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_2__arith_logical_flop))
                (portRef O (instanceRef mapp_data_path_loop_2__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_carry_arith_logical_2_ "mapp/carry_arith_logical<2>")
              (joined
                (portRef O (instanceRef mapp_data_path_loop_2__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef mapp_data_path_loop_3__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef mapp_data_path_loop_3__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_arith_logical_value_1_ "mapp/arith_logical_value<1>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_1__arith_logical_flop))
                (portRef O (instanceRef mapp_data_path_loop_1__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_carry_arith_logical_1_ "mapp/carry_arith_logical<1>")
              (joined
                (portRef O (instanceRef mapp_data_path_loop_1__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef mapp_data_path_loop_2__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef mapp_data_path_loop_2__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_parity "mapp/parity")
              (joined
                (portRef I2 (instanceRef mapp_carry_flag_lut))
                (portRef O (instanceRef mapp_parity_xorcy))
              )
            )
            (net (rename mapp_pc_value_11_ "mapp/pc_value<11>")
              (joined
                (portRef D (instanceRef mapp_address_loop_11__pc_flop))
                (portRef O (instanceRef mapp_address_loop_11__upper_pc_pc_xorcy))
              )
            )
            (net (rename mapp_carry_pc_10_ "mapp/carry_pc<10>")
              (joined
                (portRef O (instanceRef mapp_address_loop_10__upper_pc_mid_pc_pc_muxcy))
                (portRef CI (instanceRef mapp_address_loop_11__upper_pc_pc_xorcy))
              )
            )
            (net (rename mapp_pc_value_10_ "mapp/pc_value<10>")
              (joined
                (portRef D (instanceRef mapp_address_loop_10__pc_flop))
                (portRef O (instanceRef mapp_address_loop_10__upper_pc_pc_xorcy))
              )
            )
            (net (rename mapp_carry_pc_9_ "mapp/carry_pc<9>")
              (joined
                (portRef O (instanceRef mapp_address_loop_9__upper_pc_mid_pc_pc_muxcy))
                (portRef CI (instanceRef mapp_address_loop_10__upper_pc_pc_xorcy))
                (portRef CI (instanceRef mapp_address_loop_10__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename mapp_pc_value_9_ "mapp/pc_value<9>")
              (joined
                (portRef D (instanceRef mapp_address_loop_9__pc_flop))
                (portRef O (instanceRef mapp_address_loop_9__upper_pc_pc_xorcy))
              )
            )
            (net (rename mapp_carry_pc_8_ "mapp/carry_pc<8>")
              (joined
                (portRef O (instanceRef mapp_address_loop_8__upper_pc_mid_pc_pc_muxcy))
                (portRef CI (instanceRef mapp_address_loop_9__upper_pc_pc_xorcy))
                (portRef CI (instanceRef mapp_address_loop_9__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename mapp_pc_value_8_ "mapp/pc_value<8>")
              (joined
                (portRef D (instanceRef mapp_address_loop_8__pc_flop))
                (portRef O (instanceRef mapp_address_loop_8__upper_pc_pc_xorcy))
              )
            )
            (net (rename mapp_carry_pc_7_ "mapp/carry_pc<7>")
              (joined
                (portRef O (instanceRef mapp_address_loop_7__upper_pc_mid_pc_pc_muxcy))
                (portRef CI (instanceRef mapp_address_loop_8__upper_pc_pc_xorcy))
                (portRef CI (instanceRef mapp_address_loop_8__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename mapp_pc_value_7_ "mapp/pc_value<7>")
              (joined
                (portRef D (instanceRef mapp_address_loop_7__pc_flop))
                (portRef O (instanceRef mapp_address_loop_7__upper_pc_pc_xorcy))
              )
            )
            (net (rename mapp_carry_pc_6_ "mapp/carry_pc<6>")
              (joined
                (portRef O (instanceRef mapp_address_loop_6__upper_pc_mid_pc_pc_muxcy))
                (portRef CI (instanceRef mapp_address_loop_7__upper_pc_pc_xorcy))
                (portRef CI (instanceRef mapp_address_loop_7__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename mapp_pc_value_6_ "mapp/pc_value<6>")
              (joined
                (portRef D (instanceRef mapp_address_loop_6__pc_flop))
                (portRef O (instanceRef mapp_address_loop_6__upper_pc_pc_xorcy))
              )
            )
            (net (rename mapp_carry_pc_5_ "mapp/carry_pc<5>")
              (joined
                (portRef O (instanceRef mapp_address_loop_5__upper_pc_mid_pc_pc_muxcy))
                (portRef CI (instanceRef mapp_address_loop_6__upper_pc_pc_xorcy))
                (portRef CI (instanceRef mapp_address_loop_6__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename mapp_pc_value_5_ "mapp/pc_value<5>")
              (joined
                (portRef D (instanceRef mapp_address_loop_5__pc_flop))
                (portRef O (instanceRef mapp_address_loop_5__upper_pc_pc_xorcy))
              )
            )
            (net (rename mapp_carry_pc_4_ "mapp/carry_pc<4>")
              (joined
                (portRef O (instanceRef mapp_address_loop_4__upper_pc_mid_pc_pc_muxcy))
                (portRef CI (instanceRef mapp_address_loop_5__upper_pc_pc_xorcy))
                (portRef CI (instanceRef mapp_address_loop_5__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename mapp_pc_value_4_ "mapp/pc_value<4>")
              (joined
                (portRef D (instanceRef mapp_address_loop_4__pc_flop))
                (portRef O (instanceRef mapp_address_loop_4__upper_pc_pc_xorcy))
              )
            )
            (net (rename mapp_carry_pc_3_ "mapp/carry_pc<3>")
              (joined
                (portRef O (instanceRef mapp_address_loop_3__upper_pc_mid_pc_pc_muxcy))
                (portRef CI (instanceRef mapp_address_loop_4__upper_pc_pc_xorcy))
                (portRef CI (instanceRef mapp_address_loop_4__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename mapp_pc_value_3_ "mapp/pc_value<3>")
              (joined
                (portRef D (instanceRef mapp_address_loop_3__pc_flop))
                (portRef O (instanceRef mapp_address_loop_3__upper_pc_pc_xorcy))
              )
            )
            (net (rename mapp_carry_pc_2_ "mapp/carry_pc<2>")
              (joined
                (portRef O (instanceRef mapp_address_loop_2__upper_pc_mid_pc_pc_muxcy))
                (portRef CI (instanceRef mapp_address_loop_3__upper_pc_pc_xorcy))
                (portRef CI (instanceRef mapp_address_loop_3__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename mapp_pc_value_2_ "mapp/pc_value<2>")
              (joined
                (portRef D (instanceRef mapp_address_loop_2__pc_flop))
                (portRef O (instanceRef mapp_address_loop_2__upper_pc_pc_xorcy))
              )
            )
            (net (rename mapp_carry_pc_1_ "mapp/carry_pc<1>")
              (joined
                (portRef O (instanceRef mapp_address_loop_1__upper_pc_mid_pc_pc_muxcy))
                (portRef CI (instanceRef mapp_address_loop_2__upper_pc_pc_xorcy))
                (portRef CI (instanceRef mapp_address_loop_2__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename mapp_pc_value_1_ "mapp/pc_value<1>")
              (joined
                (portRef D (instanceRef mapp_address_loop_1__pc_flop))
                (portRef O (instanceRef mapp_address_loop_1__upper_pc_pc_xorcy))
              )
            )
            (net (rename mapp_pc_value_0_ "mapp/pc_value<0>")
              (joined
                (portRef D (instanceRef mapp_address_loop_0__pc_flop))
                (portRef O (instanceRef mapp_address_loop_0__lsb_pc_pc_xorcy))
              )
            )
            (net (rename mapp_carry_middle_zero "mapp/carry_middle_zero")
              (joined
                (portRef CI (instanceRef mapp_upper_zero_muxcy))
                (portRef O (instanceRef mapp_middle_zero_muxcy))
              )
            )
            (net (rename mapp_stack_pointer_value_4_ "mapp/stack_pointer_value<4>")
              (joined
                (portRef D (instanceRef mapp_stack_loop_4__upper_stack_pointer_flop))
                (portRef O (instanceRef mapp_stack_loop_4__upper_stack_stack_xorcy))
              )
            )
            (net (rename mapp_stack_pointer_carry_4_ "mapp/stack_pointer_carry<4>")
              (joined
                (portRef I2 (instanceRef mapp_reset_lut))
                (portRef O (instanceRef mapp_stack_loop_4__upper_stack_stack_muxcy))
              )
            )
            (net (rename mapp_stack_pointer_value_3_ "mapp/stack_pointer_value<3>")
              (joined
                (portRef D (instanceRef mapp_stack_loop_3__upper_stack_pointer_flop))
                (portRef O (instanceRef mapp_stack_loop_3__upper_stack_stack_xorcy))
              )
            )
            (net (rename mapp_stack_pointer_carry_3_ "mapp/stack_pointer_carry<3>")
              (joined
                (portRef O (instanceRef mapp_stack_loop_3__upper_stack_stack_muxcy))
                (portRef CI (instanceRef mapp_stack_loop_4__upper_stack_stack_muxcy))
                (portRef CI (instanceRef mapp_stack_loop_4__upper_stack_stack_xorcy))
              )
            )
            (net (rename mapp_stack_pointer_value_2_ "mapp/stack_pointer_value<2>")
              (joined
                (portRef D (instanceRef mapp_stack_loop_2__upper_stack_pointer_flop))
                (portRef O (instanceRef mapp_stack_loop_2__upper_stack_stack_xorcy))
              )
            )
            (net (rename mapp_stack_pointer_carry_2_ "mapp/stack_pointer_carry<2>")
              (joined
                (portRef O (instanceRef mapp_stack_loop_2__upper_stack_stack_muxcy))
                (portRef CI (instanceRef mapp_stack_loop_3__upper_stack_stack_muxcy))
                (portRef CI (instanceRef mapp_stack_loop_3__upper_stack_stack_xorcy))
              )
            )
            (net (rename mapp_stack_pointer_value_1_ "mapp/stack_pointer_value<1>")
              (joined
                (portRef D (instanceRef mapp_stack_loop_1__upper_stack_pointer_flop))
                (portRef O (instanceRef mapp_stack_loop_1__upper_stack_stack_xorcy))
              )
            )
            (net (rename mapp_stack_pointer_carry_1_ "mapp/stack_pointer_carry<1>")
              (joined
                (portRef O (instanceRef mapp_stack_loop_1__upper_stack_stack_muxcy))
                (portRef CI (instanceRef mapp_stack_loop_2__upper_stack_stack_muxcy))
                (portRef CI (instanceRef mapp_stack_loop_2__upper_stack_stack_xorcy))
              )
            )
            (net (rename mapp_stack_pointer_value_0_ "mapp/stack_pointer_value<0>")
              (joined
                (portRef D (instanceRef mapp_stack_loop_0__lsb_stack_pointer_flop))
                (portRef O (instanceRef mapp_stack_loop_0__lsb_stack_stack_xorcy))
              )
            )
            (net (rename mapp_stack_pointer_carry_0_ "mapp/stack_pointer_carry<0>")
              (joined
                (portRef O (instanceRef mapp_stack_loop_0__lsb_stack_stack_muxcy))
                (portRef CI (instanceRef mapp_stack_loop_1__upper_stack_stack_muxcy))
                (portRef CI (instanceRef mapp_stack_loop_1__upper_stack_stack_xorcy))
              )
            )
            (net (rename mapp_lower_zero_sel "mapp/lower_zero_sel")
              (joined
                (portRef O6 (instanceRef mapp_lower_zero_lut))
                (portRef S (instanceRef mapp_lower_zero_muxcy))
              )
            )
            (net (rename mapp_lower_zero "mapp/lower_zero")
              (joined
                (portRef O5 (instanceRef mapp_lower_zero_lut))
                (portRef DI (instanceRef mapp_lower_zero_muxcy))
              )
            )
            (net (rename mapp_carry_pc_0_ "mapp/carry_pc<0>")
              (joined
                (portRef O (instanceRef mapp_address_loop_0__lsb_pc_pc_muxcy))
                (portRef CI (instanceRef mapp_address_loop_1__upper_pc_pc_xorcy))
                (portRef CI (instanceRef mapp_address_loop_1__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename mapp_carry_in_zero "mapp/carry_in_zero")
              (joined
                (portRef O (instanceRef mapp_init_zero_muxcy))
                (portRef CI (instanceRef mapp_lower_zero_muxcy))
              )
            )
            (net (rename mapp_carry_lower_parity "mapp/carry_lower_parity")
              (joined
                (portRef O (instanceRef mapp_parity_muxcy))
                (portRef CI (instanceRef mapp_parity_xorcy))
              )
            )
            (net (rename mapp_arith_logical_value_0_ "mapp/arith_logical_value<0>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_0__arith_logical_flop))
                (portRef O (instanceRef mapp_data_path_loop_0__lsb_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_carry_arith_logical_0_ "mapp/carry_arith_logical<0>")
              (joined
                (portRef O (instanceRef mapp_data_path_loop_0__lsb_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef mapp_data_path_loop_1__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef mapp_data_path_loop_1__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_half_arith_logical_7_ "mapp/half_arith_logical<7>")
              (joined
                (portRef O6 (instanceRef mapp_data_path_loop_7__arith_logical_lut))
                (portRef S (instanceRef mapp_data_path_loop_7__upper_arith_logical_arith_logical_muxcy))
                (portRef LI (instanceRef mapp_data_path_loop_7__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_logical_carry_mask_7_ "mapp/logical_carry_mask<7>")
              (joined
                (portRef O5 (instanceRef mapp_data_path_loop_7__arith_logical_lut))
                (portRef DI (instanceRef mapp_data_path_loop_7__upper_arith_logical_arith_logical_muxcy))
              )
            )
            (net (rename mapp_half_arith_logical_6_ "mapp/half_arith_logical<6>")
              (joined
                (portRef O6 (instanceRef mapp_data_path_loop_6__arith_logical_lut))
                (portRef S (instanceRef mapp_data_path_loop_6__upper_arith_logical_arith_logical_muxcy))
                (portRef LI (instanceRef mapp_data_path_loop_6__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_logical_carry_mask_6_ "mapp/logical_carry_mask<6>")
              (joined
                (portRef O5 (instanceRef mapp_data_path_loop_6__arith_logical_lut))
                (portRef DI (instanceRef mapp_data_path_loop_6__upper_arith_logical_arith_logical_muxcy))
              )
            )
            (net (rename mapp_half_arith_logical_5_ "mapp/half_arith_logical<5>")
              (joined
                (portRef O6 (instanceRef mapp_data_path_loop_5__arith_logical_lut))
                (portRef S (instanceRef mapp_data_path_loop_5__upper_arith_logical_arith_logical_muxcy))
                (portRef LI (instanceRef mapp_data_path_loop_5__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_logical_carry_mask_5_ "mapp/logical_carry_mask<5>")
              (joined
                (portRef O5 (instanceRef mapp_data_path_loop_5__arith_logical_lut))
                (portRef DI (instanceRef mapp_data_path_loop_5__upper_arith_logical_arith_logical_muxcy))
              )
            )
            (net (rename mapp_half_arith_logical_4_ "mapp/half_arith_logical<4>")
              (joined
                (portRef O6 (instanceRef mapp_data_path_loop_4__arith_logical_lut))
                (portRef S (instanceRef mapp_data_path_loop_4__upper_arith_logical_arith_logical_muxcy))
                (portRef LI (instanceRef mapp_data_path_loop_4__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_logical_carry_mask_4_ "mapp/logical_carry_mask<4>")
              (joined
                (portRef O5 (instanceRef mapp_data_path_loop_4__arith_logical_lut))
                (portRef DI (instanceRef mapp_data_path_loop_4__upper_arith_logical_arith_logical_muxcy))
              )
            )
            (net (rename mapp_half_arith_logical_3_ "mapp/half_arith_logical<3>")
              (joined
                (portRef O6 (instanceRef mapp_data_path_loop_3__arith_logical_lut))
                (portRef S (instanceRef mapp_data_path_loop_3__upper_arith_logical_arith_logical_muxcy))
                (portRef LI (instanceRef mapp_data_path_loop_3__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_logical_carry_mask_3_ "mapp/logical_carry_mask<3>")
              (joined
                (portRef O5 (instanceRef mapp_data_path_loop_3__arith_logical_lut))
                (portRef DI (instanceRef mapp_data_path_loop_3__upper_arith_logical_arith_logical_muxcy))
              )
            )
            (net (rename mapp_half_arith_logical_2_ "mapp/half_arith_logical<2>")
              (joined
                (portRef O6 (instanceRef mapp_data_path_loop_2__arith_logical_lut))
                (portRef S (instanceRef mapp_data_path_loop_2__upper_arith_logical_arith_logical_muxcy))
                (portRef LI (instanceRef mapp_data_path_loop_2__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_logical_carry_mask_2_ "mapp/logical_carry_mask<2>")
              (joined
                (portRef O5 (instanceRef mapp_data_path_loop_2__arith_logical_lut))
                (portRef DI (instanceRef mapp_data_path_loop_2__upper_arith_logical_arith_logical_muxcy))
              )
            )
            (net (rename mapp_half_arith_logical_1_ "mapp/half_arith_logical<1>")
              (joined
                (portRef O6 (instanceRef mapp_data_path_loop_1__arith_logical_lut))
                (portRef S (instanceRef mapp_data_path_loop_1__upper_arith_logical_arith_logical_muxcy))
                (portRef LI (instanceRef mapp_data_path_loop_1__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_logical_carry_mask_1_ "mapp/logical_carry_mask<1>")
              (joined
                (portRef O5 (instanceRef mapp_data_path_loop_1__arith_logical_lut))
                (portRef DI (instanceRef mapp_data_path_loop_1__upper_arith_logical_arith_logical_muxcy))
              )
            )
            (net (rename mapp_half_arith_logical_0_ "mapp/half_arith_logical<0>")
              (joined
                (portRef O6 (instanceRef mapp_data_path_loop_0__arith_logical_lut))
                (portRef S (instanceRef mapp_data_path_loop_0__lsb_arith_logical_arith_logical_muxcy))
                (portRef LI (instanceRef mapp_data_path_loop_0__lsb_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_logical_carry_mask_0_ "mapp/logical_carry_mask<0>")
              (joined
                (portRef O5 (instanceRef mapp_data_path_loop_0__arith_logical_lut))
                (portRef DI (instanceRef mapp_data_path_loop_0__lsb_arith_logical_arith_logical_muxcy))
              )
            )
            (net (rename mapp_upper_parity "mapp/upper_parity")
              (joined
                (portRef O (instanceRef mapp_upper_parity_lut))
                (portRef LI (instanceRef mapp_parity_xorcy))
              )
            )
            (net (rename mapp_zero_flag_value "mapp/zero_flag_value")
              (joined
                (portRef D (instanceRef mapp_zero_flag_flop))
                (portRef O (instanceRef mapp_upper_zero_muxcy))
              )
            )
            (net (rename mapp_half_pc_11_ "mapp/half_pc<11>")
              (joined
                (portRef O (instanceRef mapp_address_loop_11__upper_pc_low_int_vector_pc_lut))
                (portRef LI (instanceRef mapp_address_loop_11__upper_pc_pc_xorcy))
              )
            )
            (net (rename mapp_half_pc_10_ "mapp/half_pc<10>")
              (joined
                (portRef O (instanceRef mapp_address_loop_10__upper_pc_low_int_vector_pc_lut))
                (portRef LI (instanceRef mapp_address_loop_10__upper_pc_pc_xorcy))
                (portRef S (instanceRef mapp_address_loop_10__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename mapp_half_pc_9_ "mapp/half_pc<9>")
              (joined
                (portRef O (instanceRef mapp_address_loop_9__upper_pc_high_int_vector_pc_lut))
                (portRef LI (instanceRef mapp_address_loop_9__upper_pc_pc_xorcy))
                (portRef S (instanceRef mapp_address_loop_9__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename mapp_half_pc_8_ "mapp/half_pc<8>")
              (joined
                (portRef O (instanceRef mapp_address_loop_8__upper_pc_high_int_vector_pc_lut))
                (portRef LI (instanceRef mapp_address_loop_8__upper_pc_pc_xorcy))
                (portRef S (instanceRef mapp_address_loop_8__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename mapp_half_pc_7_ "mapp/half_pc<7>")
              (joined
                (portRef O (instanceRef mapp_address_loop_7__upper_pc_high_int_vector_pc_lut))
                (portRef LI (instanceRef mapp_address_loop_7__upper_pc_pc_xorcy))
                (portRef S (instanceRef mapp_address_loop_7__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename mapp_half_pc_6_ "mapp/half_pc<6>")
              (joined
                (portRef O (instanceRef mapp_address_loop_6__upper_pc_high_int_vector_pc_lut))
                (portRef LI (instanceRef mapp_address_loop_6__upper_pc_pc_xorcy))
                (portRef S (instanceRef mapp_address_loop_6__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename mapp_half_pc_5_ "mapp/half_pc<5>")
              (joined
                (portRef O (instanceRef mapp_address_loop_5__upper_pc_high_int_vector_pc_lut))
                (portRef LI (instanceRef mapp_address_loop_5__upper_pc_pc_xorcy))
                (portRef S (instanceRef mapp_address_loop_5__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename mapp_half_pc_4_ "mapp/half_pc<4>")
              (joined
                (portRef O (instanceRef mapp_address_loop_4__upper_pc_high_int_vector_pc_lut))
                (portRef LI (instanceRef mapp_address_loop_4__upper_pc_pc_xorcy))
                (portRef S (instanceRef mapp_address_loop_4__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename mapp_half_pc_3_ "mapp/half_pc<3>")
              (joined
                (portRef O (instanceRef mapp_address_loop_3__upper_pc_high_int_vector_pc_lut))
                (portRef LI (instanceRef mapp_address_loop_3__upper_pc_pc_xorcy))
                (portRef S (instanceRef mapp_address_loop_3__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename mapp_half_pc_2_ "mapp/half_pc<2>")
              (joined
                (portRef O (instanceRef mapp_address_loop_2__upper_pc_high_int_vector_pc_lut))
                (portRef LI (instanceRef mapp_address_loop_2__upper_pc_pc_xorcy))
                (portRef S (instanceRef mapp_address_loop_2__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename mapp_half_pc_1_ "mapp/half_pc<1>")
              (joined
                (portRef O (instanceRef mapp_address_loop_1__upper_pc_high_int_vector_pc_lut))
                (portRef LI (instanceRef mapp_address_loop_1__upper_pc_pc_xorcy))
                (portRef S (instanceRef mapp_address_loop_1__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename mapp_half_pc_0_ "mapp/half_pc<0>")
              (joined
                (portRef O (instanceRef mapp_address_loop_0__lsb_pc_high_int_vector_pc_lut))
                (portRef S (instanceRef mapp_address_loop_0__lsb_pc_pc_muxcy))
                (portRef LI (instanceRef mapp_address_loop_0__lsb_pc_pc_xorcy))
              )
            )
            (net (rename mapp_middle_zero_sel "mapp/middle_zero_sel")
              (joined
                (portRef O6 (instanceRef mapp_middle_zero_lut))
                (portRef S (instanceRef mapp_middle_zero_muxcy))
              )
            )
            (net (rename mapp_middle_zero "mapp/middle_zero")
              (joined
                (portRef O5 (instanceRef mapp_middle_zero_lut))
                (portRef DI (instanceRef mapp_middle_zero_muxcy))
              )
            )
            (net (rename mapp_sx_addr4_value "mapp/sx_addr4_value")
              (joined
                (portRef D (instanceRef mapp_sx_addr4_flop))
                (portRef O6 (instanceRef mapp_active_interrupt_lut))
              )
            )
            (net (rename mapp_active_interrupt_value "mapp/active_interrupt_value")
              (joined
                (portRef D (instanceRef mapp_active_interrupt_flop))
                (portRef O5 (instanceRef mapp_active_interrupt_lut))
              )
            )
            (net (rename mapp_half_pointer_value_4_ "mapp/half_pointer_value<4>")
              (joined
                (portRef O6 (instanceRef mapp_stack_loop_4__upper_stack_stack_pointer_lut))
                (portRef S (instanceRef mapp_stack_loop_4__upper_stack_stack_muxcy))
                (portRef LI (instanceRef mapp_stack_loop_4__upper_stack_stack_xorcy))
              )
            )
            (net (rename mapp_feed_pointer_value_4_ "mapp/feed_pointer_value<4>")
              (joined
                (portRef O5 (instanceRef mapp_stack_loop_4__upper_stack_stack_pointer_lut))
                (portRef DI (instanceRef mapp_stack_loop_4__upper_stack_stack_muxcy))
              )
            )
            (net (rename mapp_half_pointer_value_3_ "mapp/half_pointer_value<3>")
              (joined
                (portRef O6 (instanceRef mapp_stack_loop_3__upper_stack_stack_pointer_lut))
                (portRef S (instanceRef mapp_stack_loop_3__upper_stack_stack_muxcy))
                (portRef LI (instanceRef mapp_stack_loop_3__upper_stack_stack_xorcy))
              )
            )
            (net (rename mapp_feed_pointer_value_3_ "mapp/feed_pointer_value<3>")
              (joined
                (portRef O5 (instanceRef mapp_stack_loop_3__upper_stack_stack_pointer_lut))
                (portRef DI (instanceRef mapp_stack_loop_3__upper_stack_stack_muxcy))
              )
            )
            (net (rename mapp_half_pointer_value_2_ "mapp/half_pointer_value<2>")
              (joined
                (portRef O6 (instanceRef mapp_stack_loop_2__upper_stack_stack_pointer_lut))
                (portRef S (instanceRef mapp_stack_loop_2__upper_stack_stack_muxcy))
                (portRef LI (instanceRef mapp_stack_loop_2__upper_stack_stack_xorcy))
              )
            )
            (net (rename mapp_feed_pointer_value_2_ "mapp/feed_pointer_value<2>")
              (joined
                (portRef O5 (instanceRef mapp_stack_loop_2__upper_stack_stack_pointer_lut))
                (portRef DI (instanceRef mapp_stack_loop_2__upper_stack_stack_muxcy))
              )
            )
            (net (rename mapp_half_pointer_value_1_ "mapp/half_pointer_value<1>")
              (joined
                (portRef O6 (instanceRef mapp_stack_loop_1__upper_stack_stack_pointer_lut))
                (portRef S (instanceRef mapp_stack_loop_1__upper_stack_stack_muxcy))
                (portRef LI (instanceRef mapp_stack_loop_1__upper_stack_stack_xorcy))
              )
            )
            (net (rename mapp_feed_pointer_value_1_ "mapp/feed_pointer_value<1>")
              (joined
                (portRef O5 (instanceRef mapp_stack_loop_1__upper_stack_stack_pointer_lut))
                (portRef DI (instanceRef mapp_stack_loop_1__upper_stack_stack_muxcy))
              )
            )
            (net (rename mapp_half_pointer_value_0_ "mapp/half_pointer_value<0>")
              (joined
                (portRef O6 (instanceRef mapp_stack_loop_0__lsb_stack_stack_pointer_lut))
                (portRef S (instanceRef mapp_stack_loop_0__lsb_stack_stack_muxcy))
                (portRef LI (instanceRef mapp_stack_loop_0__lsb_stack_stack_xorcy))
              )
            )
            (net (rename mapp_feed_pointer_value_0_ "mapp/feed_pointer_value<0>")
              (joined
                (portRef O5 (instanceRef mapp_stack_loop_0__lsb_stack_stack_pointer_lut))
                (portRef DI (instanceRef mapp_stack_loop_0__lsb_stack_stack_muxcy))
              )
            )
            (net (rename mapp_t_state_value_2_ "mapp/t_state_value<2>")
              (joined
                (portRef D (instanceRef mapp_t_state2_flop))
                (portRef O6 (instanceRef mapp_t_state_lut))
              )
            )
            (net (rename mapp_t_state_value_1_ "mapp/t_state_value<1>")
              (joined
                (portRef D (instanceRef mapp_t_state1_flop))
                (portRef O5 (instanceRef mapp_t_state_lut))
              )
            )
            (net (rename mapp_alu_result_7_ "mapp/alu_result<7>")
              (joined
                (portRef DIC_1_ (instanceRef mapp_upper_reg_banks))
                (portRef DID_1_ (instanceRef mapp_upper_reg_banks))
                (portRef O (instanceRef mapp_data_path_loop_7__alu_mux_lut))
                (portRef I4 (instanceRef mapp_middle_zero_lut))
              )
            )
            (net (rename mapp_alu_result_6_ "mapp/alu_result<6>")
              (joined
                (portRef DIC_0_ (instanceRef mapp_upper_reg_banks))
                (portRef DID_0_ (instanceRef mapp_upper_reg_banks))
                (portRef O (instanceRef mapp_data_path_loop_6__alu_mux_lut))
                (portRef I3 (instanceRef mapp_middle_zero_lut))
              )
            )
            (net (rename mapp_alu_result_5_ "mapp/alu_result<5>")
              (joined
                (portRef DIA_1_ (instanceRef mapp_upper_reg_banks))
                (portRef DIB_1_ (instanceRef mapp_upper_reg_banks))
                (portRef O (instanceRef mapp_data_path_loop_5__alu_mux_lut))
                (portRef I2 (instanceRef mapp_middle_zero_lut))
              )
            )
            (net (rename mapp_alu_result_4_ "mapp/alu_result<4>")
              (joined
                (portRef DIA_0_ (instanceRef mapp_upper_reg_banks))
                (portRef DIB_0_ (instanceRef mapp_upper_reg_banks))
                (portRef O (instanceRef mapp_data_path_loop_4__alu_mux_lut))
                (portRef I4 (instanceRef mapp_lower_zero_lut))
              )
            )
            (net (rename mapp_alu_result_3_ "mapp/alu_result<3>")
              (joined
                (portRef DIC_1_ (instanceRef mapp_lower_reg_banks))
                (portRef DID_1_ (instanceRef mapp_lower_reg_banks))
                (portRef O (instanceRef mapp_data_path_loop_3__alu_mux_lut))
                (portRef I3 (instanceRef mapp_lower_zero_lut))
              )
            )
            (net (rename mapp_alu_result_2_ "mapp/alu_result<2>")
              (joined
                (portRef DIC_0_ (instanceRef mapp_lower_reg_banks))
                (portRef DID_0_ (instanceRef mapp_lower_reg_banks))
                (portRef O (instanceRef mapp_data_path_loop_2__alu_mux_lut))
                (portRef I2 (instanceRef mapp_lower_zero_lut))
              )
            )
            (net (rename mapp_alu_result_1_ "mapp/alu_result<1>")
              (joined
                (portRef DIA_1_ (instanceRef mapp_lower_reg_banks))
                (portRef DIB_1_ (instanceRef mapp_lower_reg_banks))
                (portRef O (instanceRef mapp_data_path_loop_1__alu_mux_lut))
                (portRef I1 (instanceRef mapp_lower_zero_lut))
              )
            )
            (net (rename mapp_alu_result_0_ "mapp/alu_result<0>")
              (joined
                (portRef DIA_0_ (instanceRef mapp_lower_reg_banks))
                (portRef DIB_0_ (instanceRef mapp_lower_reg_banks))
                (portRef O (instanceRef mapp_data_path_loop_0__alu_mux_lut))
                (portRef I0 (instanceRef mapp_lower_zero_lut))
              )
            )
            (net (rename mapp_shift_rotate_value_7_ "mapp/shift_rotate_value<7>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_7__low_hwbuild_shift_rotate_flop))
                (portRef O6 (instanceRef mapp_data_path_loop_6__msb_shift_rotate_shift_rotate_lut))
              )
            )
            (net (rename mapp_shift_rotate_value_6_ "mapp/shift_rotate_value<6>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_6__low_hwbuild_shift_rotate_flop))
                (portRef O5 (instanceRef mapp_data_path_loop_6__msb_shift_rotate_shift_rotate_lut))
              )
            )
            (net (rename mapp_shift_rotate_value_5_ "mapp/shift_rotate_value<5>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_5__low_hwbuild_shift_rotate_flop))
                (portRef O6 (instanceRef mapp_data_path_loop_4__mid_shift_rotate_shift_rotate_lut))
              )
            )
            (net (rename mapp_shift_rotate_value_4_ "mapp/shift_rotate_value<4>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_4__low_hwbuild_shift_rotate_flop))
                (portRef O5 (instanceRef mapp_data_path_loop_4__mid_shift_rotate_shift_rotate_lut))
              )
            )
            (net (rename mapp_shift_rotate_value_3_ "mapp/shift_rotate_value<3>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_3__low_hwbuild_shift_rotate_flop))
                (portRef O6 (instanceRef mapp_data_path_loop_2__mid_shift_rotate_shift_rotate_lut))
              )
            )
            (net (rename mapp_shift_rotate_value_2_ "mapp/shift_rotate_value<2>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_2__low_hwbuild_shift_rotate_flop))
                (portRef O5 (instanceRef mapp_data_path_loop_2__mid_shift_rotate_shift_rotate_lut))
              )
            )
            (net (rename mapp_shift_rotate_value_1_ "mapp/shift_rotate_value<1>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_1__low_hwbuild_shift_rotate_flop))
                (portRef O6 (instanceRef mapp_data_path_loop_0__lsb_shift_rotate_shift_rotate_lut))
              )
            )
            (net (rename mapp_shift_rotate_value_0_ "mapp/shift_rotate_value<0>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_0__low_hwbuild_shift_rotate_flop))
                (portRef O5 (instanceRef mapp_data_path_loop_0__lsb_shift_rotate_shift_rotate_lut))
              )
            )
            (net (rename mapp_sy_or_kk_6_ "mapp/sy_or_kk<6>")
              (joined
                (portRef O5 (instanceRef mapp_data_path_loop_6__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef mapp_data_path_loop_6__arith_logical_lut))
              )
            )
            (net (rename mapp_sy_or_kk_5_ "mapp/sy_or_kk<5>")
              (joined
                (portRef ADDRA_5_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRB_5_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRC_5_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRD_5_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRA_5_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRB_5_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRC_5_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRD_5_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef O6 (instanceRef mapp_data_path_loop_4__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef mapp_data_path_loop_5__arith_logical_lut))
              )
            )
            (net (rename mapp_sy_or_kk_4_ "mapp/sy_or_kk<4>")
              (joined
                (portRef ADDRA_4_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRB_4_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRC_4_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRD_4_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRA_4_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRB_4_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRC_4_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRD_4_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef O5 (instanceRef mapp_data_path_loop_4__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef mapp_data_path_loop_4__arith_logical_lut))
              )
            )
            (net (rename mapp_sy_or_kk_3_ "mapp/sy_or_kk<3>")
              (joined
                (portRef ADDRA_3_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRB_3_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRC_3_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRD_3_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRA_3_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRB_3_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRC_3_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRD_3_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef O6 (instanceRef mapp_data_path_loop_2__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef mapp_data_path_loop_3__arith_logical_lut))
              )
            )
            (net (rename mapp_sy_or_kk_2_ "mapp/sy_or_kk<2>")
              (joined
                (portRef ADDRA_2_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRB_2_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRC_2_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRD_2_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRA_2_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRB_2_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRC_2_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRD_2_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef O5 (instanceRef mapp_data_path_loop_2__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef mapp_data_path_loop_2__arith_logical_lut))
              )
            )
            (net (rename mapp_pc_vector_11_ "mapp/pc_vector<11>")
              (joined
                (portRef O6 (instanceRef mapp_address_loop_10__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef mapp_address_loop_11__upper_pc_low_int_vector_pc_lut))
              )
            )
            (net (rename mapp_pc_vector_10_ "mapp/pc_vector<10>")
              (joined
                (portRef O5 (instanceRef mapp_address_loop_10__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef mapp_address_loop_10__upper_pc_low_int_vector_pc_lut))
              )
            )
            (net (rename mapp_pc_vector_9_ "mapp/pc_vector<9>")
              (joined
                (portRef O6 (instanceRef mapp_address_loop_8__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef mapp_address_loop_9__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename mapp_pc_vector_8_ "mapp/pc_vector<8>")
              (joined
                (portRef O5 (instanceRef mapp_address_loop_8__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef mapp_address_loop_8__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename mapp_pc_vector_7_ "mapp/pc_vector<7>")
              (joined
                (portRef O6 (instanceRef mapp_address_loop_6__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef mapp_address_loop_7__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename mapp_pc_vector_6_ "mapp/pc_vector<6>")
              (joined
                (portRef O5 (instanceRef mapp_address_loop_6__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef mapp_address_loop_6__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename mapp_pc_vector_5_ "mapp/pc_vector<5>")
              (joined
                (portRef O6 (instanceRef mapp_address_loop_4__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef mapp_address_loop_5__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename mapp_pc_vector_4_ "mapp/pc_vector<4>")
              (joined
                (portRef O5 (instanceRef mapp_address_loop_4__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef mapp_address_loop_4__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename mapp_pc_vector_3_ "mapp/pc_vector<3>")
              (joined
                (portRef O6 (instanceRef mapp_address_loop_2__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef mapp_address_loop_3__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename mapp_pc_vector_2_ "mapp/pc_vector<2>")
              (joined
                (portRef O5 (instanceRef mapp_address_loop_2__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef mapp_address_loop_2__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename mapp_pc_mode_1_ "mapp/pc_mode<1>")
              (joined
                (portRef O6 (instanceRef mapp_pc_mode1_lut))
                (portRef I4 (instanceRef mapp_address_loop_0__lsb_pc_high_int_vector_pc_lut))
                (portRef I4 (instanceRef mapp_address_loop_1__upper_pc_high_int_vector_pc_lut))
                (portRef I4 (instanceRef mapp_address_loop_2__upper_pc_high_int_vector_pc_lut))
                (portRef I4 (instanceRef mapp_address_loop_3__upper_pc_high_int_vector_pc_lut))
                (portRef I4 (instanceRef mapp_address_loop_4__upper_pc_high_int_vector_pc_lut))
                (portRef I4 (instanceRef mapp_address_loop_5__upper_pc_high_int_vector_pc_lut))
                (portRef I4 (instanceRef mapp_address_loop_6__upper_pc_high_int_vector_pc_lut))
                (portRef I4 (instanceRef mapp_address_loop_7__upper_pc_high_int_vector_pc_lut))
                (portRef I4 (instanceRef mapp_address_loop_8__upper_pc_high_int_vector_pc_lut))
                (portRef I4 (instanceRef mapp_address_loop_9__upper_pc_high_int_vector_pc_lut))
                (portRef I4 (instanceRef mapp_address_loop_10__upper_pc_low_int_vector_pc_lut))
                (portRef I4 (instanceRef mapp_address_loop_11__upper_pc_low_int_vector_pc_lut))
              )
            )
            (net (rename mapp_pc_mode_0_ "mapp/pc_mode<0>")
              (joined
                (portRef O5 (instanceRef mapp_pc_mode1_lut))
                (portRef I3 (instanceRef mapp_address_loop_0__lsb_pc_high_int_vector_pc_lut))
                (portRef I3 (instanceRef mapp_address_loop_1__upper_pc_high_int_vector_pc_lut))
                (portRef I3 (instanceRef mapp_address_loop_2__upper_pc_high_int_vector_pc_lut))
                (portRef I3 (instanceRef mapp_address_loop_3__upper_pc_high_int_vector_pc_lut))
                (portRef I3 (instanceRef mapp_address_loop_4__upper_pc_high_int_vector_pc_lut))
                (portRef I3 (instanceRef mapp_address_loop_5__upper_pc_high_int_vector_pc_lut))
                (portRef I3 (instanceRef mapp_address_loop_6__upper_pc_high_int_vector_pc_lut))
                (portRef I3 (instanceRef mapp_address_loop_7__upper_pc_high_int_vector_pc_lut))
                (portRef I3 (instanceRef mapp_address_loop_8__upper_pc_high_int_vector_pc_lut))
                (portRef I3 (instanceRef mapp_address_loop_9__upper_pc_high_int_vector_pc_lut))
                (portRef I3 (instanceRef mapp_address_loop_10__upper_pc_low_int_vector_pc_lut))
                (portRef I3 (instanceRef mapp_address_loop_11__upper_pc_low_int_vector_pc_lut))
                (portRef DI (instanceRef mapp_address_loop_0__lsb_pc_pc_muxcy))
              )
            )
            (net (rename mapp_shift_in_bit "mapp/shift_in_bit")
              (joined
                (portRef O (instanceRef mapp_data_path_loop_0__lsb_shift_rotate_shift_bit_lut))
                (portRef I0 (instanceRef mapp_data_path_loop_0__lsb_shift_rotate_shift_rotate_lut))
                (portRef I3 (instanceRef mapp_data_path_loop_6__msb_shift_rotate_shift_rotate_lut))
              )
            )
            (net (rename mapp_sy_or_kk_1_ "mapp/sy_or_kk<1>")
              (joined
                (portRef ADDRA_1_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRB_1_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRC_1_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRD_1_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRA_1_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRB_1_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRC_1_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRD_1_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef O6 (instanceRef mapp_data_path_loop_0__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef mapp_data_path_loop_1__arith_logical_lut))
              )
            )
            (net (rename mapp_sy_or_kk_0_ "mapp/sy_or_kk<0>")
              (joined
                (portRef ADDRA_0_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRB_0_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRC_0_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRD_0_ (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRA_0_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRB_0_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRC_0_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef ADDRD_0_ (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef O5 (instanceRef mapp_data_path_loop_0__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef mapp_data_path_loop_0__arith_logical_lut))
              )
            )
            (net (rename mapp_pc_vector_1_ "mapp/pc_vector<1>")
              (joined
                (portRef O6 (instanceRef mapp_address_loop_0__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef mapp_address_loop_1__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename mapp_pc_vector_0_ "mapp/pc_vector<0>")
              (joined
                (portRef O5 (instanceRef mapp_address_loop_0__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef mapp_address_loop_0__lsb_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename mapp_interrupt_enable_value "mapp/interrupt_enable_value")
              (joined
                (portRef D (instanceRef mapp_interrupt_enable_flop))
                (portRef O (instanceRef mapp_interrupt_enable_lut))
              )
            )
            (net (rename mapp_register_enable_value "mapp/register_enable_value")
              (joined
                (portRef D (instanceRef mapp_register_enable_flop))
                (portRef O6 (instanceRef mapp_register_enable_lut))
              )
            )
            (net (rename mapp_flag_enable_value "mapp/flag_enable_value")
              (joined
                (portRef D (instanceRef mapp_flag_enable_flop))
                (portRef O5 (instanceRef mapp_register_enable_lut))
              )
            )
            (net (rename mapp_shift_carry_value "mapp/shift_carry_value")
              (joined
                (portRef D (instanceRef mapp_shift_carry_flop))
                (portRef O (instanceRef mapp_shift_carry_lut))
              )
            )
            (net (rename mapp_bank_value "mapp/bank_value")
              (joined
                (portRef D (instanceRef mapp_bank_flop))
                (portRef O (instanceRef mapp_bank_lut))
              )
            )
            (net (rename mapp_upper_zero_sel "mapp/upper_zero_sel")
              (joined
                (portRef O (instanceRef mapp_upper_zero_lut))
                (portRef S (instanceRef mapp_upper_zero_muxcy))
              )
            )
            (net (rename mapp_carry_flag_value "mapp/carry_flag_value")
              (joined
                (portRef D (instanceRef mapp_carry_flag_flop))
                (portRef O6 (instanceRef mapp_carry_flag_lut))
                (portRef S (instanceRef mapp_init_zero_muxcy))
              )
            )
            (net (rename mapp_drive_carry_in_zero "mapp/drive_carry_in_zero")
              (joined
                (portRef O5 (instanceRef mapp_carry_flag_lut))
                (portRef DI (instanceRef mapp_init_zero_muxcy))
              )
            )
            (net (rename mapp_arith_logical_sel_2_ "mapp/arith_logical_sel<2>")
              (joined
                (portRef O6 (instanceRef mapp_alu_decode2_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_0__arith_logical_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_1__arith_logical_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_2__arith_logical_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_3__arith_logical_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_4__arith_logical_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_5__arith_logical_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_6__arith_logical_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_7__arith_logical_lut))
              )
            )
            (net (rename mapp_arith_logical_sel_1_ "mapp/arith_logical_sel<1>")
              (joined
                (portRef O5 (instanceRef mapp_alu_decode2_lut))
                (portRef I3 (instanceRef mapp_data_path_loop_0__arith_logical_lut))
                (portRef I3 (instanceRef mapp_data_path_loop_1__arith_logical_lut))
                (portRef I3 (instanceRef mapp_data_path_loop_2__arith_logical_lut))
                (portRef I3 (instanceRef mapp_data_path_loop_3__arith_logical_lut))
                (portRef I3 (instanceRef mapp_data_path_loop_4__arith_logical_lut))
                (portRef I3 (instanceRef mapp_data_path_loop_5__arith_logical_lut))
                (portRef I3 (instanceRef mapp_data_path_loop_6__arith_logical_lut))
                (portRef I3 (instanceRef mapp_data_path_loop_7__arith_logical_lut))
              )
            )
            (net (rename mapp_pc_mode_2_ "mapp/pc_mode<2>")
              (joined
                (portRef O (instanceRef mapp_pc_mode2_lut))
                (portRef I5 (instanceRef mapp_address_loop_0__lsb_pc_high_int_vector_pc_lut))
                (portRef I5 (instanceRef mapp_address_loop_1__upper_pc_high_int_vector_pc_lut))
                (portRef I5 (instanceRef mapp_address_loop_2__upper_pc_high_int_vector_pc_lut))
                (portRef I5 (instanceRef mapp_address_loop_3__upper_pc_high_int_vector_pc_lut))
                (portRef I5 (instanceRef mapp_address_loop_4__upper_pc_high_int_vector_pc_lut))
                (portRef I5 (instanceRef mapp_address_loop_5__upper_pc_high_int_vector_pc_lut))
                (portRef I5 (instanceRef mapp_address_loop_6__upper_pc_high_int_vector_pc_lut))
                (portRef I5 (instanceRef mapp_address_loop_7__upper_pc_high_int_vector_pc_lut))
                (portRef I5 (instanceRef mapp_address_loop_8__upper_pc_high_int_vector_pc_lut))
                (portRef I5 (instanceRef mapp_address_loop_9__upper_pc_high_int_vector_pc_lut))
                (portRef I5 (instanceRef mapp_address_loop_10__upper_pc_low_int_vector_pc_lut))
                (portRef I5 (instanceRef mapp_address_loop_11__upper_pc_low_int_vector_pc_lut))
              )
            )
            (net (rename mapp_pc_move_is_valid "mapp/pc_move_is_valid")
              (joined
                (portRef I3 (instanceRef mapp_push_pop_lut))
                (portRef O (instanceRef mapp_pc_move_is_valid_lut))
                (portRef I3 (instanceRef mapp_pc_mode1_lut))
              )
            )
            (net (rename mapp_use_zero_flag_value "mapp/use_zero_flag_value")
              (joined
                (portRef D (instanceRef mapp_use_zero_flag_flop))
                (portRef O6 (instanceRef mapp_use_zero_flag_lut))
              )
            )
            (net (rename mapp_strobe_type "mapp/strobe_type")
              (joined
                (portRef I3 (instanceRef mapp_spm_enable_lut))
                (portRef I3 (instanceRef mapp_read_strobe_lut))
                (portRef O5 (instanceRef mapp_use_zero_flag_lut))
              )
            )
            (net (rename mapp_lower_parity_sel "mapp/lower_parity_sel")
              (joined
                (portRef O6 (instanceRef mapp_lower_parity_lut))
                (portRef S (instanceRef mapp_parity_muxcy))
              )
            )
            (net (rename mapp_lower_parity "mapp/lower_parity")
              (joined
                (portRef O5 (instanceRef mapp_lower_parity_lut))
                (portRef DI (instanceRef mapp_parity_muxcy))
              )
            )
            (net (rename mapp_regbank_type "mapp/regbank_type")
              (joined
                (portRef O (instanceRef mapp_regbank_type_lut))
                (portRef I4 (instanceRef mapp_bank_lut))
              )
            )
            (net (rename mapp_write_strobe_value "mapp/write_strobe_value")
              (joined
                (portRef D (instanceRef mapp_write_strobe_flop))
                (portRef O6 (instanceRef mapp_read_strobe_lut))
              )
            )
            (net (rename mapp_read_strobe_value "mapp/read_strobe_value")
              (joined
                (portRef D (instanceRef mapp_read_strobe_flop))
                (portRef O5 (instanceRef mapp_read_strobe_lut))
              )
            )
            (net (rename mapp_spm_enable_value "mapp/spm_enable_value")
              (joined
                (portRef D (instanceRef mapp_spm_enable_flop))
                (portRef O6 (instanceRef mapp_spm_enable_lut))
              )
            )
            (net (rename mapp_k_write_strobe_value "mapp/k_write_strobe_value")
              (joined
                (portRef D (instanceRef mapp_k_write_strobe_flop))
                (portRef O5 (instanceRef mapp_spm_enable_lut))
              )
            )
            (net (rename mapp_register_enable_type "mapp/register_enable_type")
              (joined
                (portRef O6 (instanceRef mapp_register_enable_type_lut))
                (portRef I1 (instanceRef mapp_register_enable_lut))
              )
            )
            (net (rename mapp_flag_enable_type "mapp/flag_enable_type")
              (joined
                (portRef O5 (instanceRef mapp_register_enable_type_lut))
                (portRef I0 (instanceRef mapp_register_enable_lut))
              )
            )
            (net (rename mapp_arith_carry_in "mapp/arith_carry_in")
              (joined
                (portRef O6 (instanceRef mapp_alu_decode1_lut))
                (portRef CI (instanceRef mapp_data_path_loop_0__lsb_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef mapp_data_path_loop_0__lsb_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename mapp_alu_mux_sel_value_1_ "mapp/alu_mux_sel_value<1>")
              (joined
                (portRef D (instanceRef mapp_alu_mux_sel1_flop))
                (portRef O5 (instanceRef mapp_alu_decode1_lut))
              )
            )
            (net (rename mapp_arith_logical_sel_0_ "mapp/arith_logical_sel<0>")
              (joined
                (portRef O6 (instanceRef mapp_alu_decode0_lut))
                (portRef I2 (instanceRef mapp_data_path_loop_0__arith_logical_lut))
                (portRef I2 (instanceRef mapp_data_path_loop_1__arith_logical_lut))
                (portRef I2 (instanceRef mapp_data_path_loop_2__arith_logical_lut))
                (portRef I2 (instanceRef mapp_data_path_loop_3__arith_logical_lut))
                (portRef I2 (instanceRef mapp_data_path_loop_4__arith_logical_lut))
                (portRef I2 (instanceRef mapp_data_path_loop_5__arith_logical_lut))
                (portRef I2 (instanceRef mapp_data_path_loop_6__arith_logical_lut))
                (portRef I2 (instanceRef mapp_data_path_loop_7__arith_logical_lut))
              )
            )
            (net (rename mapp_alu_mux_sel_value_0_ "mapp/alu_mux_sel_value<0>")
              (joined
                (portRef D (instanceRef mapp_alu_mux_sel0_flop))
                (portRef O5 (instanceRef mapp_alu_decode0_lut))
              )
            )
            (net (rename mapp_push_stack "mapp/push_stack")
              (joined
                (portRef O6 (instanceRef mapp_push_pop_lut))
                (portRef I2 (instanceRef mapp_stack_loop_0__lsb_stack_stack_pointer_lut))
                (portRef I2 (instanceRef mapp_stack_loop_1__upper_stack_stack_pointer_lut))
                (portRef I2 (instanceRef mapp_stack_loop_2__upper_stack_stack_pointer_lut))
                (portRef I2 (instanceRef mapp_stack_loop_3__upper_stack_stack_pointer_lut))
                (portRef I2 (instanceRef mapp_stack_loop_4__upper_stack_stack_pointer_lut))
              )
            )
            (net (rename mapp_pop_stack "mapp/pop_stack")
              (joined
                (portRef O5 (instanceRef mapp_push_pop_lut))
                (portRef I1 (instanceRef mapp_stack_loop_0__lsb_stack_stack_pointer_lut))
                (portRef I1 (instanceRef mapp_stack_loop_1__upper_stack_stack_pointer_lut))
                (portRef I1 (instanceRef mapp_stack_loop_2__upper_stack_stack_pointer_lut))
                (portRef I1 (instanceRef mapp_stack_loop_3__upper_stack_stack_pointer_lut))
                (portRef I1 (instanceRef mapp_stack_loop_4__upper_stack_stack_pointer_lut))
              )
            )
            (net (rename mapp_move_type "mapp/move_type")
              (joined
                (portRef O6 (instanceRef mapp_move_type_lut))
                (portRef I2 (instanceRef mapp_push_pop_lut))
                (portRef I2 (instanceRef mapp_pc_mode1_lut))
              )
            )
            (net (rename mapp_returni_type "mapp/returni_type")
              (joined
                (portRef O5 (instanceRef mapp_move_type_lut))
                (portRef I1 (instanceRef mapp_pc_mode1_lut))
              )
            )
            (net (rename mapp_int_enable_type "mapp/int_enable_type")
              (joined
                (portRef O6 (instanceRef mapp_int_enable_type_lut))
                (portRef I2 (instanceRef mapp_interrupt_enable_lut))
              )
            )
            (net (rename mapp_loadstar_type "mapp/loadstar_type")
              (joined
                (portRef O5 (instanceRef mapp_int_enable_type_lut))
                (portRef I4 (instanceRef mapp_active_interrupt_lut))
              )
            )
            (net (rename mapp_sx_6_ "mapp/sx<6>")
              (joined
                (portRef DIC (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef DOD_0_ (instanceRef mapp_upper_reg_banks))
                (portRef I0 (instanceRef mapp_data_path_loop_6__second_operand_out_port_lut))
                (portRef I3 (instanceRef mapp_data_path_loop_4__mid_shift_rotate_shift_rotate_lut))
                (portRef I2 (instanceRef mapp_data_path_loop_6__msb_shift_rotate_shift_rotate_lut))
                (portRef I1 (instanceRef mapp_data_path_loop_6__arith_logical_lut))
              )
            )
            (net (rename mapp_sx_7_ "mapp/sx<7>")
              (joined
                (portRef DID (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef DOD_1_ (instanceRef mapp_upper_reg_banks))
                (portRef I2 (instanceRef mapp_data_path_loop_6__second_operand_out_port_lut))
                (portRef I1 (instanceRef mapp_shift_carry_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_0__lsb_shift_rotate_shift_bit_lut))
                (portRef I1 (instanceRef mapp_data_path_loop_6__msb_shift_rotate_shift_rotate_lut))
                (portRef I1 (instanceRef mapp_data_path_loop_7__arith_logical_lut))
              )
            )
            (net (rename mapp_sy_7_ "mapp/sy<7>")
              (joined
                (portRef DOC_1_ (instanceRef mapp_upper_reg_banks))
                (portRef I2 (instanceRef mapp_data_path_loop_6__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef mapp_address_loop_7__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename mapp_sy_6_ "mapp/sy<6>")
              (joined
                (portRef DOC_0_ (instanceRef mapp_upper_reg_banks))
                (portRef I0 (instanceRef mapp_data_path_loop_6__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef mapp_address_loop_6__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename mapp_sx_5_ "mapp/sx<5>")
              (joined
                (portRef DIB (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef DOB_1_ (instanceRef mapp_upper_reg_banks))
                (portRef I2 (instanceRef mapp_data_path_loop_4__second_operand_out_port_lut))
                (portRef I1 (instanceRef mapp_data_path_loop_4__mid_shift_rotate_shift_rotate_lut))
                (portRef I0 (instanceRef mapp_data_path_loop_6__msb_shift_rotate_shift_rotate_lut))
                (portRef I1 (instanceRef mapp_data_path_loop_5__arith_logical_lut))
              )
            )
            (net (rename mapp_sx_4_ "mapp/sx<4>")
              (joined
                (portRef DIA (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
                (portRef DOB_0_ (instanceRef mapp_upper_reg_banks))
                (portRef I0 (instanceRef mapp_data_path_loop_4__second_operand_out_port_lut))
                (portRef I3 (instanceRef mapp_data_path_loop_2__mid_shift_rotate_shift_rotate_lut))
                (portRef I2 (instanceRef mapp_data_path_loop_4__mid_shift_rotate_shift_rotate_lut))
                (portRef I1 (instanceRef mapp_data_path_loop_4__arith_logical_lut))
              )
            )
            (net (rename mapp_sy_5_ "mapp/sy<5>")
              (joined
                (portRef DOA_1_ (instanceRef mapp_upper_reg_banks))
                (portRef I2 (instanceRef mapp_data_path_loop_4__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef mapp_address_loop_5__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename mapp_sy_4_ "mapp/sy<4>")
              (joined
                (portRef DOA_0_ (instanceRef mapp_upper_reg_banks))
                (portRef I0 (instanceRef mapp_data_path_loop_4__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef mapp_address_loop_4__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename mapp_sx_3_ "mapp/sx<3>")
              (joined
                (portRef DID (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef DOD_1_ (instanceRef mapp_lower_reg_banks))
                (portRef I2 (instanceRef mapp_data_path_loop_2__second_operand_out_port_lut))
                (portRef I1 (instanceRef mapp_data_path_loop_2__mid_shift_rotate_shift_rotate_lut))
                (portRef I0 (instanceRef mapp_data_path_loop_4__mid_shift_rotate_shift_rotate_lut))
                (portRef I0 (instanceRef mapp_address_loop_11__upper_pc_low_int_vector_pc_lut))
                (portRef I1 (instanceRef mapp_data_path_loop_3__arith_logical_lut))
              )
            )
            (net (rename mapp_sx_2_ "mapp/sx<2>")
              (joined
                (portRef DIC (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef DOD_0_ (instanceRef mapp_lower_reg_banks))
                (portRef I0 (instanceRef mapp_data_path_loop_2__second_operand_out_port_lut))
                (portRef I3 (instanceRef mapp_data_path_loop_0__lsb_shift_rotate_shift_rotate_lut))
                (portRef I2 (instanceRef mapp_data_path_loop_2__mid_shift_rotate_shift_rotate_lut))
                (portRef I0 (instanceRef mapp_address_loop_10__upper_pc_low_int_vector_pc_lut))
                (portRef I1 (instanceRef mapp_data_path_loop_2__arith_logical_lut))
              )
            )
            (net (rename mapp_sy_3_ "mapp/sy<3>")
              (joined
                (portRef DOC_1_ (instanceRef mapp_lower_reg_banks))
                (portRef I2 (instanceRef mapp_data_path_loop_2__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef mapp_address_loop_3__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename mapp_sy_2_ "mapp/sy<2>")
              (joined
                (portRef DOC_0_ (instanceRef mapp_lower_reg_banks))
                (portRef I0 (instanceRef mapp_data_path_loop_2__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef mapp_address_loop_2__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename mapp_sx_1_ "mapp/sx<1>")
              (joined
                (portRef DIB (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef DOB_1_ (instanceRef mapp_lower_reg_banks))
                (portRef I2 (instanceRef mapp_data_path_loop_0__second_operand_out_port_lut))
                (portRef I1 (instanceRef mapp_data_path_loop_0__lsb_shift_rotate_shift_rotate_lut))
                (portRef I0 (instanceRef mapp_data_path_loop_2__mid_shift_rotate_shift_rotate_lut))
                (portRef I0 (instanceRef mapp_address_loop_9__upper_pc_high_int_vector_pc_lut))
                (portRef I1 (instanceRef mapp_data_path_loop_1__arith_logical_lut))
              )
            )
            (net (rename mapp_sx_0_ "mapp/sx<0>")
              (joined
                (portRef DIA (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef DOB_0_ (instanceRef mapp_lower_reg_banks))
                (portRef I0 (instanceRef mapp_data_path_loop_0__second_operand_out_port_lut))
                (portRef I0 (instanceRef mapp_shift_carry_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_0__lsb_shift_rotate_shift_bit_lut))
                (portRef I2 (instanceRef mapp_data_path_loop_0__lsb_shift_rotate_shift_rotate_lut))
                (portRef I0 (instanceRef mapp_address_loop_8__upper_pc_high_int_vector_pc_lut))
                (portRef I1 (instanceRef mapp_data_path_loop_0__arith_logical_lut))
              )
            )
            (net (rename mapp_sy_1_ "mapp/sy<1>")
              (joined
                (portRef DOA_1_ (instanceRef mapp_lower_reg_banks))
                (portRef I2 (instanceRef mapp_data_path_loop_0__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef mapp_address_loop_1__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename mapp_sy_0_ "mapp/sy<0>")
              (joined
                (portRef DOA_0_ (instanceRef mapp_lower_reg_banks))
                (portRef I0 (instanceRef mapp_data_path_loop_0__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef mapp_address_loop_0__lsb_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename mapp_spm_data_7_ "mapp/spm_data<7>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_7__small_spm_spm_flop))
                (portRef I3 (instanceRef mapp_data_path_loop_7__alu_mux_lut))
              )
            )
            (net (rename mapp_shift_rotate_result_7_ "mapp/shift_rotate_result<7>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_7__low_hwbuild_shift_rotate_flop))
                (portRef I1 (instanceRef mapp_data_path_loop_7__alu_mux_lut))
              )
            )
            (net (rename mapp_arith_logical_result_7_ "mapp/arith_logical_result<7>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_7__arith_logical_flop))
                (portRef I0 (instanceRef mapp_data_path_loop_7__alu_mux_lut))
                (portRef I5 (instanceRef mapp_upper_parity_lut))
              )
            )
            (net (rename mapp_spm_data_6_ "mapp/spm_data<6>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_6__small_spm_spm_flop))
                (portRef I3 (instanceRef mapp_data_path_loop_6__alu_mux_lut))
              )
            )
            (net (rename mapp_shift_rotate_result_6_ "mapp/shift_rotate_result<6>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_6__low_hwbuild_shift_rotate_flop))
                (portRef I1 (instanceRef mapp_data_path_loop_6__alu_mux_lut))
              )
            )
            (net (rename mapp_arith_logical_result_6_ "mapp/arith_logical_result<6>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_6__arith_logical_flop))
                (portRef I0 (instanceRef mapp_data_path_loop_6__alu_mux_lut))
                (portRef I4 (instanceRef mapp_upper_parity_lut))
              )
            )
            (net (rename mapp_spm_data_5_ "mapp/spm_data<5>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_5__small_spm_spm_flop))
                (portRef I3 (instanceRef mapp_data_path_loop_5__alu_mux_lut))
              )
            )
            (net (rename mapp_shift_rotate_result_5_ "mapp/shift_rotate_result<5>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_5__low_hwbuild_shift_rotate_flop))
                (portRef I1 (instanceRef mapp_data_path_loop_5__alu_mux_lut))
              )
            )
            (net (rename mapp_arith_logical_result_5_ "mapp/arith_logical_result<5>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_5__arith_logical_flop))
                (portRef I0 (instanceRef mapp_data_path_loop_5__alu_mux_lut))
                (portRef I3 (instanceRef mapp_upper_parity_lut))
              )
            )
            (net (rename mapp_spm_ram_data_7_ "mapp/spm_ram_data<7>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_7__small_spm_spm_flop))
                (portRef DOD (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
              )
            )
            (net (rename mapp_spm_ram_data_6_ "mapp/spm_ram_data<6>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_6__small_spm_spm_flop))
                (portRef DOC (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
              )
            )
            (net (rename mapp_spm_ram_data_5_ "mapp/spm_ram_data<5>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_5__small_spm_spm_flop))
                (portRef DOB (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
              )
            )
            (net (rename mapp_spm_ram_data_4_ "mapp/spm_ram_data<4>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_4__small_spm_spm_flop))
                (portRef DOA (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
              )
            )
            (net (rename mapp_spm_data_4_ "mapp/spm_data<4>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_4__small_spm_spm_flop))
                (portRef I3 (instanceRef mapp_data_path_loop_4__alu_mux_lut))
              )
            )
            (net (rename mapp_shift_rotate_result_4_ "mapp/shift_rotate_result<4>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_4__low_hwbuild_shift_rotate_flop))
                (portRef I1 (instanceRef mapp_data_path_loop_4__alu_mux_lut))
              )
            )
            (net (rename mapp_arith_logical_result_4_ "mapp/arith_logical_result<4>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_4__arith_logical_flop))
                (portRef I0 (instanceRef mapp_data_path_loop_4__alu_mux_lut))
                (portRef I2 (instanceRef mapp_upper_parity_lut))
              )
            )
            (net (rename mapp_spm_data_3_ "mapp/spm_data<3>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_3__small_spm_spm_flop))
                (portRef I3 (instanceRef mapp_data_path_loop_3__alu_mux_lut))
              )
            )
            (net (rename mapp_shift_rotate_result_3_ "mapp/shift_rotate_result<3>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_3__low_hwbuild_shift_rotate_flop))
                (portRef I1 (instanceRef mapp_data_path_loop_3__alu_mux_lut))
              )
            )
            (net (rename mapp_arith_logical_result_3_ "mapp/arith_logical_result<3>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_3__arith_logical_flop))
                (portRef I0 (instanceRef mapp_data_path_loop_3__alu_mux_lut))
                (portRef I1 (instanceRef mapp_upper_parity_lut))
              )
            )
            (net (rename mapp_spm_data_2_ "mapp/spm_data<2>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_2__small_spm_spm_flop))
                (portRef I3 (instanceRef mapp_data_path_loop_2__alu_mux_lut))
              )
            )
            (net (rename mapp_shift_rotate_result_2_ "mapp/shift_rotate_result<2>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_2__low_hwbuild_shift_rotate_flop))
                (portRef I1 (instanceRef mapp_data_path_loop_2__alu_mux_lut))
              )
            )
            (net (rename mapp_arith_logical_result_2_ "mapp/arith_logical_result<2>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_2__arith_logical_flop))
                (portRef I0 (instanceRef mapp_data_path_loop_2__alu_mux_lut))
                (portRef I0 (instanceRef mapp_upper_parity_lut))
              )
            )
            (net (rename mapp_spm_data_1_ "mapp/spm_data<1>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_1__small_spm_spm_flop))
                (portRef I3 (instanceRef mapp_data_path_loop_1__alu_mux_lut))
              )
            )
            (net (rename mapp_shift_rotate_result_1_ "mapp/shift_rotate_result<1>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_1__low_hwbuild_shift_rotate_flop))
                (portRef I1 (instanceRef mapp_data_path_loop_1__alu_mux_lut))
              )
            )
            (net (rename mapp_arith_logical_result_1_ "mapp/arith_logical_result<1>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_1__arith_logical_flop))
                (portRef I3 (instanceRef mapp_lower_parity_lut))
                (portRef I0 (instanceRef mapp_data_path_loop_1__alu_mux_lut))
              )
            )
            (net (rename mapp_spm_ram_data_3_ "mapp/spm_ram_data<3>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_3__small_spm_spm_flop))
                (portRef DOD (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
              )
            )
            (net (rename mapp_spm_ram_data_2_ "mapp/spm_ram_data<2>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_2__small_spm_spm_flop))
                (portRef DOC (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
              )
            )
            (net (rename mapp_spm_ram_data_1_ "mapp/spm_ram_data<1>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_1__small_spm_spm_flop))
                (portRef DOB (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
              )
            )
            (net (rename mapp_spm_ram_data_0_ "mapp/spm_ram_data<0>")
              (joined
                (portRef D (instanceRef mapp_data_path_loop_0__small_spm_spm_flop))
                (portRef DOA (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
              )
            )
            (net (rename mapp_spm_data_0_ "mapp/spm_data<0>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_0__small_spm_spm_flop))
                (portRef I3 (instanceRef mapp_data_path_loop_0__alu_mux_lut))
              )
            )
            (net (rename mapp_shift_rotate_result_0_ "mapp/shift_rotate_result<0>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_0__low_hwbuild_shift_rotate_flop))
                (portRef I1 (instanceRef mapp_data_path_loop_0__alu_mux_lut))
              )
            )
            (net (rename mapp_arith_logical_result_0_ "mapp/arith_logical_result<0>")
              (joined
                (portRef Q (instanceRef mapp_data_path_loop_0__arith_logical_flop))
                (portRef I2 (instanceRef mapp_lower_parity_lut))
                (portRef I0 (instanceRef mapp_data_path_loop_0__alu_mux_lut))
              )
            )
            (net (rename mapp_stack_pointer_4_ "mapp/stack_pointer<4>")
              (joined
                (portRef Q (instanceRef mapp_stack_loop_4__upper_stack_pointer_flop))
                (portRef ADDRA_4_ (instanceRef mapp_stack_ram_low))
                (portRef ADDRB_4_ (instanceRef mapp_stack_ram_low))
                (portRef ADDRC_4_ (instanceRef mapp_stack_ram_low))
                (portRef ADDRD_4_ (instanceRef mapp_stack_ram_low))
                (portRef ADDRA_4_ (instanceRef mapp_stack_ram_high))
                (portRef ADDRB_4_ (instanceRef mapp_stack_ram_high))
                (portRef ADDRC_4_ (instanceRef mapp_stack_ram_high))
                (portRef ADDRD_4_ (instanceRef mapp_stack_ram_high))
                (portRef I0 (instanceRef mapp_stack_loop_4__upper_stack_stack_pointer_lut))
              )
            )
            (net (rename mapp_stack_pointer_3_ "mapp/stack_pointer<3>")
              (joined
                (portRef Q (instanceRef mapp_stack_loop_3__upper_stack_pointer_flop))
                (portRef ADDRA_3_ (instanceRef mapp_stack_ram_low))
                (portRef ADDRB_3_ (instanceRef mapp_stack_ram_low))
                (portRef ADDRC_3_ (instanceRef mapp_stack_ram_low))
                (portRef ADDRD_3_ (instanceRef mapp_stack_ram_low))
                (portRef ADDRA_3_ (instanceRef mapp_stack_ram_high))
                (portRef ADDRB_3_ (instanceRef mapp_stack_ram_high))
                (portRef ADDRC_3_ (instanceRef mapp_stack_ram_high))
                (portRef ADDRD_3_ (instanceRef mapp_stack_ram_high))
                (portRef I0 (instanceRef mapp_stack_loop_3__upper_stack_stack_pointer_lut))
              )
            )
            (net (rename mapp_stack_pointer_2_ "mapp/stack_pointer<2>")
              (joined
                (portRef Q (instanceRef mapp_stack_loop_2__upper_stack_pointer_flop))
                (portRef ADDRA_2_ (instanceRef mapp_stack_ram_low))
                (portRef ADDRB_2_ (instanceRef mapp_stack_ram_low))
                (portRef ADDRC_2_ (instanceRef mapp_stack_ram_low))
                (portRef ADDRD_2_ (instanceRef mapp_stack_ram_low))
                (portRef ADDRA_2_ (instanceRef mapp_stack_ram_high))
                (portRef ADDRB_2_ (instanceRef mapp_stack_ram_high))
                (portRef ADDRC_2_ (instanceRef mapp_stack_ram_high))
                (portRef ADDRD_2_ (instanceRef mapp_stack_ram_high))
                (portRef I0 (instanceRef mapp_stack_loop_2__upper_stack_stack_pointer_lut))
              )
            )
            (net (rename mapp_stack_pointer_1_ "mapp/stack_pointer<1>")
              (joined
                (portRef Q (instanceRef mapp_stack_loop_1__upper_stack_pointer_flop))
                (portRef ADDRA_1_ (instanceRef mapp_stack_ram_low))
                (portRef ADDRB_1_ (instanceRef mapp_stack_ram_low))
                (portRef ADDRC_1_ (instanceRef mapp_stack_ram_low))
                (portRef ADDRD_1_ (instanceRef mapp_stack_ram_low))
                (portRef ADDRA_1_ (instanceRef mapp_stack_ram_high))
                (portRef ADDRB_1_ (instanceRef mapp_stack_ram_high))
                (portRef ADDRC_1_ (instanceRef mapp_stack_ram_high))
                (portRef ADDRD_1_ (instanceRef mapp_stack_ram_high))
                (portRef I0 (instanceRef mapp_stack_loop_1__upper_stack_stack_pointer_lut))
              )
            )
            (net (rename mapp_stack_pointer_0_ "mapp/stack_pointer<0>")
              (joined
                (portRef Q (instanceRef mapp_stack_loop_0__lsb_stack_pointer_flop))
                (portRef ADDRA_0_ (instanceRef mapp_stack_ram_low))
                (portRef ADDRB_0_ (instanceRef mapp_stack_ram_low))
                (portRef ADDRC_0_ (instanceRef mapp_stack_ram_low))
                (portRef ADDRD_0_ (instanceRef mapp_stack_ram_low))
                (portRef ADDRA_0_ (instanceRef mapp_stack_ram_high))
                (portRef ADDRB_0_ (instanceRef mapp_stack_ram_high))
                (portRef ADDRC_0_ (instanceRef mapp_stack_ram_high))
                (portRef ADDRD_0_ (instanceRef mapp_stack_ram_high))
                (portRef I0 (instanceRef mapp_stack_loop_0__lsb_stack_stack_pointer_lut))
              )
            )
            (net (rename mapp_stack_memory_11_ "mapp/stack_memory<11>")
              (joined
                (portRef D (instanceRef mapp_address_loop_11__return_vector_flop))
                (portRef DOD_1_ (instanceRef mapp_stack_ram_high))
              )
            )
            (net (rename mapp_stack_memory_10_ "mapp/stack_memory<10>")
              (joined
                (portRef D (instanceRef mapp_address_loop_10__return_vector_flop))
                (portRef DOD_0_ (instanceRef mapp_stack_ram_high))
              )
            )
            (net (rename mapp_stack_memory_9_ "mapp/stack_memory<9>")
              (joined
                (portRef D (instanceRef mapp_address_loop_9__return_vector_flop))
                (portRef DOC_1_ (instanceRef mapp_stack_ram_high))
              )
            )
            (net (rename mapp_stack_memory_8_ "mapp/stack_memory<8>")
              (joined
                (portRef D (instanceRef mapp_address_loop_8__return_vector_flop))
                (portRef DOC_0_ (instanceRef mapp_stack_ram_high))
              )
            )
            (net (rename mapp_stack_memory_7_ "mapp/stack_memory<7>")
              (joined
                (portRef D (instanceRef mapp_address_loop_7__return_vector_flop))
                (portRef DOB_1_ (instanceRef mapp_stack_ram_high))
              )
            )
            (net (rename mapp_stack_memory_6_ "mapp/stack_memory<6>")
              (joined
                (portRef D (instanceRef mapp_address_loop_6__return_vector_flop))
                (portRef DOB_0_ (instanceRef mapp_stack_ram_high))
              )
            )
            (net (rename mapp_stack_memory_5_ "mapp/stack_memory<5>")
              (joined
                (portRef D (instanceRef mapp_address_loop_5__return_vector_flop))
                (portRef DOA_1_ (instanceRef mapp_stack_ram_high))
              )
            )
            (net (rename mapp_stack_memory_4_ "mapp/stack_memory<4>")
              (joined
                (portRef D (instanceRef mapp_address_loop_4__return_vector_flop))
                (portRef DOA_0_ (instanceRef mapp_stack_ram_high))
              )
            )
            (net (rename mapp_stack_memory_3_ "mapp/stack_memory<3>")
              (joined
                (portRef D (instanceRef mapp_address_loop_3__return_vector_flop))
                (portRef DOD_1_ (instanceRef mapp_stack_ram_low))
              )
            )
            (net (rename mapp_stack_memory_2_ "mapp/stack_memory<2>")
              (joined
                (portRef D (instanceRef mapp_address_loop_2__return_vector_flop))
                (portRef DOD_0_ (instanceRef mapp_stack_ram_low))
              )
            )
            (net (rename mapp_stack_memory_1_ "mapp/stack_memory<1>")
              (joined
                (portRef D (instanceRef mapp_address_loop_1__return_vector_flop))
                (portRef DOC_1_ (instanceRef mapp_stack_ram_low))
              )
            )
            (net (rename mapp_stack_memory_0_ "mapp/stack_memory<0>")
              (joined
                (portRef D (instanceRef mapp_address_loop_0__return_vector_flop))
                (portRef DOC_0_ (instanceRef mapp_stack_ram_low))
              )
            )
            (net (rename mapp_n0028_1_ "mapp/n0028<1>")
              (joined
                (portRef D (instanceRef mapp_stack_bit_flop))
                (portRef DOB_1_ (instanceRef mapp_stack_ram_low))
              )
            )
            (net (rename mapp_n0028_0_ "mapp/n0028<0>")
              (joined
                (portRef D (instanceRef mapp_shadow_bank_flop))
                (portRef DOB_0_ (instanceRef mapp_stack_ram_low))
              )
            )
            (net (rename mapp_n0027_1_ "mapp/n0027<1>")
              (joined
                (portRef D (instanceRef mapp_stack_zero_flop))
                (portRef DOA_1_ (instanceRef mapp_stack_ram_low))
              )
            )
            (net (rename mapp_n0027_0_ "mapp/n0027<0>")
              (joined
                (portRef D (instanceRef mapp_shadow_carry_flag_flop))
                (portRef DOA_0_ (instanceRef mapp_stack_ram_low))
              )
            )
            (net (rename mapp_special_bit "mapp/special_bit")
              (joined
                (portRef Q (instanceRef mapp_stack_bit_flop))
                (portRef I4 (instanceRef mapp_t_state_lut))
              )
            )
            (net (rename mapp_shadow_bank "mapp/shadow_bank")
              (joined
                (portRef Q (instanceRef mapp_shadow_bank_flop))
                (portRef I1 (instanceRef mapp_bank_lut))
              )
            )
            (net (rename mapp_shadow_zero_flag "mapp/shadow_zero_flag")
              (joined
                (portRef Q (instanceRef mapp_shadow_zero_flag_flop))
                (portRef DI (instanceRef mapp_upper_zero_muxcy))
              )
            )
            (net (rename mapp_shadow_zero_value "mapp/shadow_zero_value")
              (joined
                (portRef Q (instanceRef mapp_stack_zero_flop))
                (portRef D (instanceRef mapp_shadow_zero_flag_flop))
              )
            )
            (net (rename mapp_shadow_carry_flag "mapp/shadow_carry_flag")
              (joined
                (portRef Q (instanceRef mapp_shadow_carry_flag_flop))
                (portRef I2 (instanceRef mapp_shift_carry_lut))
              )
            )
            (net (rename mapp_return_vector_11_ "mapp/return_vector<11>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_11__return_vector_flop))
                (portRef I3 (instanceRef mapp_address_loop_10__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename mapp_return_vector_10_ "mapp/return_vector<10>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_10__return_vector_flop))
                (portRef I1 (instanceRef mapp_address_loop_10__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename mapp_return_vector_9_ "mapp/return_vector<9>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_9__return_vector_flop))
                (portRef I3 (instanceRef mapp_address_loop_8__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename mapp_return_vector_8_ "mapp/return_vector<8>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_8__return_vector_flop))
                (portRef I1 (instanceRef mapp_address_loop_8__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename mapp_return_vector_7_ "mapp/return_vector<7>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_7__return_vector_flop))
                (portRef I3 (instanceRef mapp_address_loop_6__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename mapp_return_vector_6_ "mapp/return_vector<6>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_6__return_vector_flop))
                (portRef I1 (instanceRef mapp_address_loop_6__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename mapp_return_vector_5_ "mapp/return_vector<5>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_5__return_vector_flop))
                (portRef I3 (instanceRef mapp_address_loop_4__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename mapp_return_vector_4_ "mapp/return_vector<4>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_4__return_vector_flop))
                (portRef I1 (instanceRef mapp_address_loop_4__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename mapp_return_vector_3_ "mapp/return_vector<3>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_3__return_vector_flop))
                (portRef I3 (instanceRef mapp_address_loop_2__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename mapp_return_vector_2_ "mapp/return_vector<2>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_2__return_vector_flop))
                (portRef I1 (instanceRef mapp_address_loop_2__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename mapp_return_vector_1_ "mapp/return_vector<1>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_1__return_vector_flop))
                (portRef I3 (instanceRef mapp_address_loop_0__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename mapp_return_vector_0_ "mapp/return_vector<0>")
              (joined
                (portRef Q (instanceRef mapp_address_loop_0__return_vector_flop))
                (portRef I1 (instanceRef mapp_address_loop_0__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename mapp_zero_flag "mapp/zero_flag")
              (joined
                (portRef Q (instanceRef mapp_zero_flag_flop))
                (portRef DIA_1_ (instanceRef mapp_stack_ram_low))
                (portRef I1 (instanceRef mapp_pc_move_is_valid_lut))
                (portRef I1 (instanceRef mapp_middle_zero_lut))
              )
            )
            (net (rename mapp_use_zero_flag "mapp/use_zero_flag")
              (joined
                (portRef Q (instanceRef mapp_use_zero_flag_flop))
                (portRef I0 (instanceRef mapp_middle_zero_lut))
              )
            )
            (net (rename mapp_carry_flag "mapp/carry_flag")
              (joined
                (portRef Q (instanceRef mapp_carry_flag_flop))
                (portRef DIA_0_ (instanceRef mapp_stack_ram_low))
                (portRef I0 (instanceRef mapp_alu_decode1_lut))
                (portRef I1 (instanceRef mapp_lower_parity_lut))
                (portRef I0 (instanceRef mapp_pc_move_is_valid_lut))
                (portRef I3 (instanceRef mapp_data_path_loop_0__lsb_shift_rotate_shift_bit_lut))
              )
            )
            (net (rename mapp_shift_carry "mapp/shift_carry")
              (joined
                (portRef Q (instanceRef mapp_shift_carry_flop))
                (portRef I0 (instanceRef mapp_carry_flag_lut))
              )
            )
            (net (rename mapp_arith_carry "mapp/arith_carry")
              (joined
                (portRef Q (instanceRef mapp_arith_carry_flop))
                (portRef I1 (instanceRef mapp_carry_flag_lut))
              )
            )
            (net (rename mapp_sx_addr_4_ "mapp/sx_addr<4>")
              (joined
                (portRef Q (instanceRef mapp_sx_addr4_flop))
                (portRef ADDRB_4_ (instanceRef mapp_lower_reg_banks))
                (portRef ADDRD_4_ (instanceRef mapp_lower_reg_banks))
                (portRef ADDRB_4_ (instanceRef mapp_upper_reg_banks))
                (portRef ADDRD_4_ (instanceRef mapp_upper_reg_banks))
              )
            )
            (net (rename mapp_bank "mapp/bank")
              (joined
                (portRef Q (instanceRef mapp_bank_flop))
                (portRef DIB_0_ (instanceRef mapp_stack_ram_low))
                (portRef ADDRA_4_ (instanceRef mapp_lower_reg_banks))
                (portRef ADDRC_4_ (instanceRef mapp_lower_reg_banks))
                (portRef ADDRA_4_ (instanceRef mapp_upper_reg_banks))
                (portRef ADDRC_4_ (instanceRef mapp_upper_reg_banks))
                (portRef I3 (instanceRef mapp_bank_lut))
                (portRef I3 (instanceRef mapp_active_interrupt_lut))
              )
            )
            (net (rename mapp_spm_enable "mapp/spm_enable")
              (joined
                (portRef Q (instanceRef mapp_spm_enable_flop))
                (portRef WE (instanceRef mapp_data_path_loop_0__small_spm_small_spm_ram_spm_ram))
                (portRef WE (instanceRef mapp_data_path_loop_4__small_spm_small_spm_ram_spm_ram))
              )
            )
            (net (rename mapp_register_enable "mapp/register_enable")
              (joined
                (portRef Q (instanceRef mapp_register_enable_flop))
                (portRef WE (instanceRef mapp_lower_reg_banks))
                (portRef WE (instanceRef mapp_upper_reg_banks))
              )
            )
            (net (rename mapp_flag_enable "mapp/flag_enable")
              (joined
                (portRef Q (instanceRef mapp_flag_enable_flop))
                (portRef CE (instanceRef mapp_carry_flag_flop))
                (portRef CE (instanceRef mapp_zero_flag_flop))
              )
            )
            (net (rename mapp_alu_mux_sel_1_ "mapp/alu_mux_sel<1>")
              (joined
                (portRef Q (instanceRef mapp_alu_mux_sel1_flop))
                (portRef I5 (instanceRef mapp_data_path_loop_0__alu_mux_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_1__alu_mux_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_2__alu_mux_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_3__alu_mux_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_4__alu_mux_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_5__alu_mux_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_6__alu_mux_lut))
                (portRef I5 (instanceRef mapp_data_path_loop_7__alu_mux_lut))
              )
            )
            (net (rename mapp_alu_mux_sel_0_ "mapp/alu_mux_sel<0>")
              (joined
                (portRef Q (instanceRef mapp_alu_mux_sel0_flop))
                (portRef I4 (instanceRef mapp_data_path_loop_0__alu_mux_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_1__alu_mux_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_2__alu_mux_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_3__alu_mux_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_4__alu_mux_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_5__alu_mux_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_6__alu_mux_lut))
                (portRef I4 (instanceRef mapp_data_path_loop_7__alu_mux_lut))
              )
            )
            (net (rename mapp_active_interrupt "mapp/active_interrupt")
              (joined
                (portRef Q (instanceRef mapp_active_interrupt_flop))
                (portRef D (instanceRef mapp_interrupt_ack_flop))
                (portRef R (instanceRef mapp_flag_enable_flop))
                (portRef R (instanceRef mapp_register_enable_flop))
                (portRef R (instanceRef mapp_k_write_strobe_flop))
                (portRef R (instanceRef mapp_spm_enable_flop))
                (portRef R (instanceRef mapp_write_strobe_flop))
                (portRef R (instanceRef mapp_read_strobe_flop))
                (portRef I4 (instanceRef mapp_push_pop_lut))
                (portRef I5 (instanceRef mapp_pc_mode2_lut))
                (portRef I4 (instanceRef mapp_interrupt_enable_lut))
                (portRef I4 (instanceRef mapp_pc_mode1_lut))
              )
            )
            (net (rename mapp_sync_interrupt "mapp/sync_interrupt")
              (joined
                (portRef Q (instanceRef mapp_sync_interrupt_flop))
                (portRef I2 (instanceRef mapp_active_interrupt_lut))
              )
            )
            (net (rename mapp_interrupt_enable "mapp/interrupt_enable")
              (joined
                (portRef Q (instanceRef mapp_interrupt_enable_flop))
                (portRef I0 (instanceRef mapp_interrupt_enable_lut))
                (portRef I0 (instanceRef mapp_active_interrupt_lut))
              )
            )
            (net (rename mapp_t_state_1_ "mapp/t_state<1>")
              (joined
                (portRef Q (instanceRef mapp_t_state1_flop))
                (portRef CE (instanceRef mapp_address_loop_0__pc_flop))
                (portRef CE (instanceRef mapp_address_loop_1__pc_flop))
                (portRef CE (instanceRef mapp_address_loop_2__pc_flop))
                (portRef CE (instanceRef mapp_address_loop_3__pc_flop))
                (portRef CE (instanceRef mapp_address_loop_4__pc_flop))
                (portRef CE (instanceRef mapp_address_loop_5__pc_flop))
                (portRef CE (instanceRef mapp_address_loop_6__pc_flop))
                (portRef CE (instanceRef mapp_address_loop_7__pc_flop))
                (portRef CE (instanceRef mapp_address_loop_8__pc_flop))
                (portRef CE (instanceRef mapp_address_loop_9__pc_flop))
                (portRef CE (instanceRef mapp_address_loop_10__pc_flop))
                (portRef CE (instanceRef mapp_address_loop_11__pc_flop))
                (portRef WE (instanceRef mapp_stack_ram_low))
                (portRef WE (instanceRef mapp_stack_ram_high))
                (portRef I4 (instanceRef mapp_spm_enable_lut))
                (portRef I4 (instanceRef mapp_read_strobe_lut))
                (portRef I5 (instanceRef mapp_bank_lut))
                (portRef I4 (instanceRef mapp_register_enable_lut))
                (portRef I3 (instanceRef mapp_interrupt_enable_lut))
                (portRef I0 (instanceRef mapp_t_state_lut))
                (portRef I3 (instanceRef mapp_stack_loop_0__lsb_stack_stack_pointer_lut))
                (portRef I3 (instanceRef mapp_stack_loop_1__upper_stack_stack_pointer_lut))
                (portRef I3 (instanceRef mapp_stack_loop_2__upper_stack_stack_pointer_lut))
                (portRef I3 (instanceRef mapp_stack_loop_3__upper_stack_stack_pointer_lut))
                (portRef I3 (instanceRef mapp_stack_loop_4__upper_stack_stack_pointer_lut))
              )
            )
            (net (rename mapp_sync_sleep "mapp/sync_sleep")
              (joined
                (portRef Q (instanceRef mapp_sync_sleep_flop))
                (portRef I2 (instanceRef mapp_t_state_lut))
              )
            )
            (net (rename mapp_internal_reset "mapp/internal_reset")
              (joined
                (portRef Q (instanceRef mapp_internal_reset_flop))
                (portRef R (instanceRef mapp_bank_flop))
                (portRef R (instanceRef mapp_carry_flag_flop))
                (portRef R (instanceRef mapp_zero_flag_flop))
                (portRef R (instanceRef mapp_address_loop_0__pc_flop))
                (portRef R (instanceRef mapp_address_loop_1__pc_flop))
                (portRef R (instanceRef mapp_address_loop_2__pc_flop))
                (portRef R (instanceRef mapp_address_loop_3__pc_flop))
                (portRef R (instanceRef mapp_address_loop_4__pc_flop))
                (portRef R (instanceRef mapp_address_loop_5__pc_flop))
                (portRef R (instanceRef mapp_address_loop_6__pc_flop))
                (portRef R (instanceRef mapp_address_loop_7__pc_flop))
                (portRef R (instanceRef mapp_address_loop_8__pc_flop))
                (portRef R (instanceRef mapp_address_loop_9__pc_flop))
                (portRef R (instanceRef mapp_address_loop_10__pc_flop))
                (portRef R (instanceRef mapp_address_loop_11__pc_flop))
                (portRef R (instanceRef mapp_stack_loop_0__lsb_stack_pointer_flop))
                (portRef R (instanceRef mapp_stack_loop_1__upper_stack_pointer_flop))
                (portRef R (instanceRef mapp_stack_loop_2__upper_stack_pointer_flop))
                (portRef R (instanceRef mapp_stack_loop_3__upper_stack_pointer_flop))
                (portRef R (instanceRef mapp_stack_loop_4__upper_stack_pointer_flop))
                (portRef I1 (instanceRef mapp_reset_lut))
                (portRef I5 (instanceRef mapp_interrupt_enable_lut))
                (portRef I3 (instanceRef mapp_t_state_lut))
              )
            )
            (net (rename mapp_run "mapp/run")
              (joined
                (portRef Q (instanceRef mapp_run_flop))
                (portRef I0 (instanceRef mapp_reset_lut))
                (portRef DIB_1_ (instanceRef mapp_stack_ram_low))
              )
            )
            (net (rename mapp_internal_reset_value "mapp/internal_reset_value")
              (joined
                (portRef D (instanceRef mapp_internal_reset_flop))
                (portRef O6 (instanceRef mapp_reset_lut))
              )
            )
            (net (rename mapp_run_value "mapp/run_value")
              (joined
                (portRef D (instanceRef mapp_run_flop))
                (portRef O5 (instanceRef mapp_reset_lut))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_16))
              )
            )
            (net (rename switches_7_ "switches<7>")
              (joined
                (portRef (member switches 0))
                (portRef I (instanceRef switches_7_IBUF_renamed_8))
              )
            )
            (net (rename switches_6_ "switches<6>")
              (joined
                (portRef (member switches 1))
                (portRef I (instanceRef switches_6_IBUF_renamed_9))
              )
            )
            (net (rename switches_5_ "switches<5>")
              (joined
                (portRef (member switches 2))
                (portRef I (instanceRef switches_5_IBUF_renamed_10))
              )
            )
            (net (rename switches_4_ "switches<4>")
              (joined
                (portRef (member switches 3))
                (portRef I (instanceRef switches_4_IBUF_renamed_11))
              )
            )
            (net (rename switches_3_ "switches<3>")
              (joined
                (portRef (member switches 4))
                (portRef I (instanceRef switches_3_IBUF_renamed_12))
              )
            )
            (net (rename switches_2_ "switches<2>")
              (joined
                (portRef (member switches 5))
                (portRef I (instanceRef switches_2_IBUF_renamed_13))
              )
            )
            (net (rename switches_1_ "switches<1>")
              (joined
                (portRef (member switches 6))
                (portRef I (instanceRef switches_1_IBUF_renamed_14))
              )
            )
            (net (rename switches_0_ "switches<0>")
              (joined
                (portRef (member switches 7))
                (portRef I (instanceRef switches_0_IBUF_renamed_15))
              )
            )
            (net (rename LEDs_7_ "LEDs<7>")
              (joined
                (portRef (member LEDs 0))
                (portRef O (instanceRef LEDs_7_OBUF))
              )
            )
            (net (rename LEDs_6_ "LEDs<6>")
              (joined
                (portRef (member LEDs 1))
                (portRef O (instanceRef LEDs_6_OBUF))
              )
            )
            (net (rename LEDs_5_ "LEDs<5>")
              (joined
                (portRef (member LEDs 2))
                (portRef O (instanceRef LEDs_5_OBUF))
              )
            )
            (net (rename LEDs_4_ "LEDs<4>")
              (joined
                (portRef (member LEDs 3))
                (portRef O (instanceRef LEDs_4_OBUF))
              )
            )
            (net (rename LEDs_3_ "LEDs<3>")
              (joined
                (portRef (member LEDs 4))
                (portRef O (instanceRef LEDs_3_OBUF))
              )
            )
            (net (rename LEDs_2_ "LEDs<2>")
              (joined
                (portRef (member LEDs 5))
                (portRef O (instanceRef LEDs_2_OBUF))
              )
            )
            (net (rename LEDs_1_ "LEDs<1>")
              (joined
                (portRef (member LEDs 6))
                (portRef O (instanceRef LEDs_1_OBUF))
              )
            )
            (net (rename LEDs_0_ "LEDs<0>")
              (joined
                (portRef (member LEDs 7))
                (portRef O (instanceRef LEDs_0_OBUF))
              )
            )
            (net (rename mapp2_n0015_0_ "mapp2/n0015<0>")
              (joined
                (portRef (member DIPB 3) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOPB 3) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename mapp2_n0015_1_ "mapp2/n0015<1>")
              (joined
                (portRef (member DIPB 2) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOPB 2) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename mapp2_n0016_0_ "mapp2/n0016<0>")
              (joined
                (portRef (member DIB 31) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 31) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename mapp2_n0016_1_ "mapp2/n0016<1>")
              (joined
                (portRef (member DIB 30) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 30) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename mapp2_n0016_2_ "mapp2/n0016<2>")
              (joined
                (portRef (member DIB 29) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 29) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename mapp2_n0016_3_ "mapp2/n0016<3>")
              (joined
                (portRef (member DIB 28) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 28) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename mapp2_n0016_4_ "mapp2/n0016<4>")
              (joined
                (portRef (member DIB 27) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 27) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename mapp2_n0016_5_ "mapp2/n0016<5>")
              (joined
                (portRef (member DIB 26) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 26) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename mapp2_n0016_6_ "mapp2/n0016<6>")
              (joined
                (portRef (member DIB 25) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 25) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename mapp2_n0016_7_ "mapp2/n0016<7>")
              (joined
                (portRef (member DIB 24) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 24) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename mapp2_n0016_8_ "mapp2/n0016<8>")
              (joined
                (portRef (member DIB 23) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 23) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename mapp2_n0016_9_ "mapp2/n0016<9>")
              (joined
                (portRef (member DIB 22) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 22) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename mapp2_n0016_10_ "mapp2/n0016<10>")
              (joined
                (portRef (member DIB 21) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 21) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename mapp2_n0016_11_ "mapp2/n0016<11>")
              (joined
                (portRef (member DIB 20) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 20) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename mapp2_n0016_12_ "mapp2/n0016<12>")
              (joined
                (portRef (member DIB 19) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 19) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename mapp2_n0016_13_ "mapp2/n0016<13>")
              (joined
                (portRef (member DIB 18) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 18) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename mapp2_n0016_14_ "mapp2/n0016<14>")
              (joined
                (portRef (member DIB 17) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 17) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename mapp2_n0016_15_ "mapp2/n0016<15>")
              (joined
                (portRef (member DIB 16) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 16) (instanceRef mapp2_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
          )
      )
    )
  )

  (design top_level
    (cellRef top_level
      (libraryRef top_level_lib)
    )
    (property PART (string "xc6slx16-2-csg324") (owner "Xilinx"))
  )
)

