<stg><name>edgedetect_Pipeline_VITIS_LOOP_60_4</name>


<trans_list>

<trans id="737" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %output_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r

]]></Node>
<StgValue><ssdm name="output_r_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:2 %p_cast42_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %p_cast42

]]></Node>
<StgValue><ssdm name="p_cast42_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %icmp_ln55_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln55

]]></Node>
<StgValue><ssdm name="icmp_ln55_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %normal_factor_2_reload_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %normal_factor_2_reload

]]></Node>
<StgValue><ssdm name="normal_factor_2_reload_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:5 %tmp = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:6 %tmp_3 = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %empty_29

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:7 %tmp_10 = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %empty_28

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="19">
<![CDATA[
newFuncRoot:8 %p_cast42_cast = zext i19 %p_cast42_read

]]></Node>
<StgValue><ssdm name="p_cast42_cast"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:10 %store_ln30 = store i10 0, i10 %c

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %VITIS_LOOP_63_5.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i:0 %c_1 = load i10 %c

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
VITIS_LOOP_63_5.i:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_63_5.i:2 %icmp_ln60 = icmp_eq  i10 %c_1, i10 638

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_63_5.i:3 %add_ln67_1 = add i10 %c_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln67_1"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i:4 %br_ln60 = br i1 %icmp_ln60, void %VITIS_LOOP_63_5.i.split, void %for.inc53.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="19" op_0_bw="10">
<![CDATA[
VITIS_LOOP_63_5.i.split:1 %zext_ln60_1 = zext i10 %c_1

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:5 %add_ln67 = add i19 %zext_ln60_1, i19 %tmp_10

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="39" op_0_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:6 %zext_ln67_8 = zext i19 %add_ln67

]]></Node>
<StgValue><ssdm name="zext_ln67_8"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
VITIS_LOOP_63_5.i.split:7 %mul_ln67 = mul i39 %zext_ln67_8, i39 699051

]]></Node>
<StgValue><ssdm name="mul_ln67"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="17" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_63_5.i.split:8 %tmp_11 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln67, i32 22, i32 38

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="23" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:222 %store_ln30 = store i10 %add_ln67_1, i10 %c

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="137" st_id="2" stage="22" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="138" st_id="3" stage="21" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="139" st_id="4" stage="20" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="140" st_id="5" stage="19" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="141" st_id="6" stage="18" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="142" st_id="7" stage="17" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="143" st_id="8" stage="16" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="144" st_id="9" stage="15" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="145" st_id="10" stage="14" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="146" st_id="11" stage="13" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="147" st_id="12" stage="12" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="148" st_id="13" stage="11" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="149" st_id="14" stage="10" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="150" st_id="15" stage="9" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="151" st_id="16" stage="8" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="152" st_id="17" stage="7" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="153" st_id="18" stage="6" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="154" st_id="19" stage="5" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="155" st_id="20" stage="4" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="156" st_id="21" stage="3" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="157" st_id="22" stage="2" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="158" st_id="23" stage="1" lat="23">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:10 %urem_ln67 = urem i19 %add_ln67, i19 6

]]></Node>
<StgValue><ssdm name="urem_ln67"/></StgValue>
</operation>

<operation id="159" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3">
<![CDATA[
VITIS_LOOP_63_5.i.split:11 %trunc_ln67 = trunc i3 %urem_ln67

]]></Node>
<StgValue><ssdm name="trunc_ln67"/></StgValue>
</operation>

<operation id="160" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_63_5.i.split:45 %add_ln67_3 = add i10 %c_1, i10 2

]]></Node>
<StgValue><ssdm name="add_ln67_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="161" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_63_5.i.split:9 %zext_ln67 = zext i17 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:12 %image_gray_addr = getelementptr i8 %image_gray, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="image_gray_addr"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:13 %image_gray_1_addr = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="image_gray_1_addr"/></StgValue>
</operation>

<operation id="164" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:14 %image_gray_2_addr = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="image_gray_2_addr"/></StgValue>
</operation>

<operation id="165" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:15 %image_gray_3_addr = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="image_gray_3_addr"/></StgValue>
</operation>

<operation id="166" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:16 %image_gray_4_addr = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="image_gray_4_addr"/></StgValue>
</operation>

<operation id="167" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:17 %image_gray_5_addr = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="image_gray_5_addr"/></StgValue>
</operation>

<operation id="168" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:18 %image_gray_load = load i16 %image_gray_addr

]]></Node>
<StgValue><ssdm name="image_gray_load"/></StgValue>
</operation>

<operation id="169" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:19 %image_gray_1_load = load i16 %image_gray_1_addr

]]></Node>
<StgValue><ssdm name="image_gray_1_load"/></StgValue>
</operation>

<operation id="170" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:20 %image_gray_2_load = load i16 %image_gray_2_addr

]]></Node>
<StgValue><ssdm name="image_gray_2_load"/></StgValue>
</operation>

<operation id="171" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:21 %image_gray_3_load = load i16 %image_gray_3_addr

]]></Node>
<StgValue><ssdm name="image_gray_3_load"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:22 %image_gray_4_load = load i16 %image_gray_4_addr

]]></Node>
<StgValue><ssdm name="image_gray_4_load"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:23 %image_gray_5_load = load i16 %image_gray_5_addr

]]></Node>
<StgValue><ssdm name="image_gray_5_load"/></StgValue>
</operation>

<operation id="174" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="19" op_0_bw="10">
<![CDATA[
VITIS_LOOP_63_5.i.split:26 %zext_ln67_1 = zext i10 %add_ln67_1

]]></Node>
<StgValue><ssdm name="zext_ln67_1"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:27 %add_ln67_2 = add i19 %zext_ln67_1, i19 %tmp_10

]]></Node>
<StgValue><ssdm name="add_ln67_2"/></StgValue>
</operation>

<operation id="176" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="39" op_0_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:28 %zext_ln67_18 = zext i19 %add_ln67_2

]]></Node>
<StgValue><ssdm name="zext_ln67_18"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
VITIS_LOOP_63_5.i.split:29 %mul_ln67_1 = mul i39 %zext_ln67_18, i39 699051

]]></Node>
<StgValue><ssdm name="mul_ln67_1"/></StgValue>
</operation>

<operation id="178" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="17" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_63_5.i.split:30 %tmp_12 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln67_1, i32 22, i32 38

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="179" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_63_5.i.split:31 %zext_ln67_2 = zext i17 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln67_2"/></StgValue>
</operation>

<operation id="180" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:32 %image_gray_addr_1 = getelementptr i8 %image_gray, i64 0, i64 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="image_gray_addr_1"/></StgValue>
</operation>

<operation id="181" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:33 %image_gray_1_addr_1 = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="image_gray_1_addr_1"/></StgValue>
</operation>

<operation id="182" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:34 %image_gray_2_addr_1 = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="image_gray_2_addr_1"/></StgValue>
</operation>

<operation id="183" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:35 %image_gray_3_addr_1 = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="image_gray_3_addr_1"/></StgValue>
</operation>

<operation id="184" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:36 %image_gray_4_addr_1 = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="image_gray_4_addr_1"/></StgValue>
</operation>

<operation id="185" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:37 %image_gray_5_addr_1 = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="image_gray_5_addr_1"/></StgValue>
</operation>

<operation id="186" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:38 %image_gray_load_1 = load i16 %image_gray_addr_1

]]></Node>
<StgValue><ssdm name="image_gray_load_1"/></StgValue>
</operation>

<operation id="187" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:39 %image_gray_1_load_1 = load i16 %image_gray_1_addr_1

]]></Node>
<StgValue><ssdm name="image_gray_1_load_1"/></StgValue>
</operation>

<operation id="188" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:40 %image_gray_2_load_1 = load i16 %image_gray_2_addr_1

]]></Node>
<StgValue><ssdm name="image_gray_2_load_1"/></StgValue>
</operation>

<operation id="189" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:41 %image_gray_3_load_1 = load i16 %image_gray_3_addr_1

]]></Node>
<StgValue><ssdm name="image_gray_3_load_1"/></StgValue>
</operation>

<operation id="190" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:42 %image_gray_4_load_1 = load i16 %image_gray_4_addr_1

]]></Node>
<StgValue><ssdm name="image_gray_4_load_1"/></StgValue>
</operation>

<operation id="191" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:43 %image_gray_5_load_1 = load i16 %image_gray_5_addr_1

]]></Node>
<StgValue><ssdm name="image_gray_5_load_1"/></StgValue>
</operation>

<operation id="192" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="19" op_0_bw="10">
<![CDATA[
VITIS_LOOP_63_5.i.split:46 %zext_ln67_3 = zext i10 %add_ln67_3

]]></Node>
<StgValue><ssdm name="zext_ln67_3"/></StgValue>
</operation>

<operation id="193" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:47 %add_ln67_4 = add i19 %zext_ln67_3, i19 %tmp_10

]]></Node>
<StgValue><ssdm name="add_ln67_4"/></StgValue>
</operation>

<operation id="194" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="39" op_0_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:48 %zext_ln67_19 = zext i19 %add_ln67_4

]]></Node>
<StgValue><ssdm name="zext_ln67_19"/></StgValue>
</operation>

<operation id="195" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
VITIS_LOOP_63_5.i.split:49 %mul_ln67_2 = mul i39 %zext_ln67_19, i39 699051

]]></Node>
<StgValue><ssdm name="mul_ln67_2"/></StgValue>
</operation>

<operation id="196" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="17" op_0_bw="17" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_63_5.i.split:50 %tmp_13 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln67_2, i32 22, i32 38

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_63_5.i.split:51 %zext_ln67_4 = zext i17 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln67_4"/></StgValue>
</operation>

<operation id="198" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:52 %image_gray_addr_2 = getelementptr i8 %image_gray, i64 0, i64 %zext_ln67_4

]]></Node>
<StgValue><ssdm name="image_gray_addr_2"/></StgValue>
</operation>

<operation id="199" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:53 %image_gray_1_addr_2 = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln67_4

]]></Node>
<StgValue><ssdm name="image_gray_1_addr_2"/></StgValue>
</operation>

<operation id="200" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:54 %image_gray_2_addr_2 = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln67_4

]]></Node>
<StgValue><ssdm name="image_gray_2_addr_2"/></StgValue>
</operation>

<operation id="201" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:55 %image_gray_3_addr_2 = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln67_4

]]></Node>
<StgValue><ssdm name="image_gray_3_addr_2"/></StgValue>
</operation>

<operation id="202" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:56 %image_gray_4_addr_2 = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln67_4

]]></Node>
<StgValue><ssdm name="image_gray_4_addr_2"/></StgValue>
</operation>

<operation id="203" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:57 %image_gray_5_addr_2 = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln67_4

]]></Node>
<StgValue><ssdm name="image_gray_5_addr_2"/></StgValue>
</operation>

<operation id="204" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:58 %image_gray_load_2 = load i16 %image_gray_addr_2

]]></Node>
<StgValue><ssdm name="image_gray_load_2"/></StgValue>
</operation>

<operation id="205" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:59 %image_gray_1_load_2 = load i16 %image_gray_1_addr_2

]]></Node>
<StgValue><ssdm name="image_gray_1_load_2"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:60 %image_gray_2_load_2 = load i16 %image_gray_2_addr_2

]]></Node>
<StgValue><ssdm name="image_gray_2_load_2"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:61 %image_gray_3_load_2 = load i16 %image_gray_3_addr_2

]]></Node>
<StgValue><ssdm name="image_gray_3_load_2"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:62 %image_gray_4_load_2 = load i16 %image_gray_4_addr_2

]]></Node>
<StgValue><ssdm name="image_gray_4_load_2"/></StgValue>
</operation>

<operation id="209" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:63 %image_gray_5_load_2 = load i16 %image_gray_5_addr_2

]]></Node>
<StgValue><ssdm name="image_gray_5_load_2"/></StgValue>
</operation>

<operation id="210" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:66 %add_ln67_5 = add i19 %zext_ln60_1, i19 %tmp_3

]]></Node>
<StgValue><ssdm name="add_ln67_5"/></StgValue>
</operation>

<operation id="211" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="39" op_0_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:67 %zext_ln67_20 = zext i19 %add_ln67_5

]]></Node>
<StgValue><ssdm name="zext_ln67_20"/></StgValue>
</operation>

<operation id="212" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
VITIS_LOOP_63_5.i.split:68 %mul_ln67_3 = mul i39 %zext_ln67_20, i39 699051

]]></Node>
<StgValue><ssdm name="mul_ln67_3"/></StgValue>
</operation>

<operation id="213" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="17" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_63_5.i.split:69 %tmp_14 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln67_3, i32 22, i32 38

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="214" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_63_5.i.split:70 %zext_ln67_6 = zext i17 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln67_6"/></StgValue>
</operation>

<operation id="215" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:71 %image_gray_addr_3 = getelementptr i8 %image_gray, i64 0, i64 %zext_ln67_6

]]></Node>
<StgValue><ssdm name="image_gray_addr_3"/></StgValue>
</operation>

<operation id="216" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:72 %image_gray_1_addr_3 = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln67_6

]]></Node>
<StgValue><ssdm name="image_gray_1_addr_3"/></StgValue>
</operation>

<operation id="217" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:73 %image_gray_2_addr_3 = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln67_6

]]></Node>
<StgValue><ssdm name="image_gray_2_addr_3"/></StgValue>
</operation>

<operation id="218" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:74 %image_gray_3_addr_3 = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln67_6

]]></Node>
<StgValue><ssdm name="image_gray_3_addr_3"/></StgValue>
</operation>

<operation id="219" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:75 %image_gray_4_addr_3 = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln67_6

]]></Node>
<StgValue><ssdm name="image_gray_4_addr_3"/></StgValue>
</operation>

<operation id="220" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:76 %image_gray_5_addr_3 = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln67_6

]]></Node>
<StgValue><ssdm name="image_gray_5_addr_3"/></StgValue>
</operation>

<operation id="221" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:77 %image_gray_load_3 = load i16 %image_gray_addr_3

]]></Node>
<StgValue><ssdm name="image_gray_load_3"/></StgValue>
</operation>

<operation id="222" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:78 %image_gray_1_load_3 = load i16 %image_gray_1_addr_3

]]></Node>
<StgValue><ssdm name="image_gray_1_load_3"/></StgValue>
</operation>

<operation id="223" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:79 %image_gray_2_load_3 = load i16 %image_gray_2_addr_3

]]></Node>
<StgValue><ssdm name="image_gray_2_load_3"/></StgValue>
</operation>

<operation id="224" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:80 %image_gray_3_load_3 = load i16 %image_gray_3_addr_3

]]></Node>
<StgValue><ssdm name="image_gray_3_load_3"/></StgValue>
</operation>

<operation id="225" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:81 %image_gray_4_load_3 = load i16 %image_gray_4_addr_3

]]></Node>
<StgValue><ssdm name="image_gray_4_load_3"/></StgValue>
</operation>

<operation id="226" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:82 %image_gray_5_load_3 = load i16 %image_gray_5_addr_3

]]></Node>
<StgValue><ssdm name="image_gray_5_load_3"/></StgValue>
</operation>

<operation id="227" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:84 %add_ln67_6 = add i19 %zext_ln67_1, i19 %tmp_3

]]></Node>
<StgValue><ssdm name="add_ln67_6"/></StgValue>
</operation>

<operation id="228" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="39" op_0_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:85 %zext_ln67_21 = zext i19 %add_ln67_6

]]></Node>
<StgValue><ssdm name="zext_ln67_21"/></StgValue>
</operation>

<operation id="229" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
VITIS_LOOP_63_5.i.split:86 %mul_ln67_4 = mul i39 %zext_ln67_21, i39 699051

]]></Node>
<StgValue><ssdm name="mul_ln67_4"/></StgValue>
</operation>

<operation id="230" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="17" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_63_5.i.split:87 %tmp_15 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln67_4, i32 22, i32 38

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="231" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_63_5.i.split:88 %zext_ln67_7 = zext i17 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln67_7"/></StgValue>
</operation>

<operation id="232" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:89 %image_gray_addr_4 = getelementptr i8 %image_gray, i64 0, i64 %zext_ln67_7

]]></Node>
<StgValue><ssdm name="image_gray_addr_4"/></StgValue>
</operation>

<operation id="233" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:90 %image_gray_1_addr_4 = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln67_7

]]></Node>
<StgValue><ssdm name="image_gray_1_addr_4"/></StgValue>
</operation>

<operation id="234" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:91 %image_gray_2_addr_4 = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln67_7

]]></Node>
<StgValue><ssdm name="image_gray_2_addr_4"/></StgValue>
</operation>

<operation id="235" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:92 %image_gray_3_addr_4 = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln67_7

]]></Node>
<StgValue><ssdm name="image_gray_3_addr_4"/></StgValue>
</operation>

<operation id="236" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:93 %image_gray_4_addr_4 = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln67_7

]]></Node>
<StgValue><ssdm name="image_gray_4_addr_4"/></StgValue>
</operation>

<operation id="237" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:94 %image_gray_5_addr_4 = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln67_7

]]></Node>
<StgValue><ssdm name="image_gray_5_addr_4"/></StgValue>
</operation>

<operation id="238" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:95 %image_gray_load_4 = load i16 %image_gray_addr_4

]]></Node>
<StgValue><ssdm name="image_gray_load_4"/></StgValue>
</operation>

<operation id="239" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:96 %image_gray_1_load_4 = load i16 %image_gray_1_addr_4

]]></Node>
<StgValue><ssdm name="image_gray_1_load_4"/></StgValue>
</operation>

<operation id="240" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:97 %image_gray_2_load_4 = load i16 %image_gray_2_addr_4

]]></Node>
<StgValue><ssdm name="image_gray_2_load_4"/></StgValue>
</operation>

<operation id="241" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:98 %image_gray_3_load_4 = load i16 %image_gray_3_addr_4

]]></Node>
<StgValue><ssdm name="image_gray_3_load_4"/></StgValue>
</operation>

<operation id="242" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:99 %image_gray_4_load_4 = load i16 %image_gray_4_addr_4

]]></Node>
<StgValue><ssdm name="image_gray_4_load_4"/></StgValue>
</operation>

<operation id="243" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:100 %image_gray_5_load_4 = load i16 %image_gray_5_addr_4

]]></Node>
<StgValue><ssdm name="image_gray_5_load_4"/></StgValue>
</operation>

<operation id="244" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:102 %add_ln67_7 = add i19 %zext_ln67_3, i19 %tmp_3

]]></Node>
<StgValue><ssdm name="add_ln67_7"/></StgValue>
</operation>

<operation id="245" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="39" op_0_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:103 %zext_ln67_22 = zext i19 %add_ln67_7

]]></Node>
<StgValue><ssdm name="zext_ln67_22"/></StgValue>
</operation>

<operation id="246" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
VITIS_LOOP_63_5.i.split:104 %mul_ln67_5 = mul i39 %zext_ln67_22, i39 699051

]]></Node>
<StgValue><ssdm name="mul_ln67_5"/></StgValue>
</operation>

<operation id="247" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="17" op_0_bw="17" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_63_5.i.split:105 %tmp_16 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln67_5, i32 22, i32 38

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="248" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_63_5.i.split:106 %zext_ln67_9 = zext i17 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln67_9"/></StgValue>
</operation>

<operation id="249" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:107 %image_gray_addr_5 = getelementptr i8 %image_gray, i64 0, i64 %zext_ln67_9

]]></Node>
<StgValue><ssdm name="image_gray_addr_5"/></StgValue>
</operation>

<operation id="250" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:108 %image_gray_1_addr_5 = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln67_9

]]></Node>
<StgValue><ssdm name="image_gray_1_addr_5"/></StgValue>
</operation>

<operation id="251" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:109 %image_gray_2_addr_5 = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln67_9

]]></Node>
<StgValue><ssdm name="image_gray_2_addr_5"/></StgValue>
</operation>

<operation id="252" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:110 %image_gray_3_addr_5 = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln67_9

]]></Node>
<StgValue><ssdm name="image_gray_3_addr_5"/></StgValue>
</operation>

<operation id="253" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:111 %image_gray_4_addr_5 = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln67_9

]]></Node>
<StgValue><ssdm name="image_gray_4_addr_5"/></StgValue>
</operation>

<operation id="254" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:112 %image_gray_5_addr_5 = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln67_9

]]></Node>
<StgValue><ssdm name="image_gray_5_addr_5"/></StgValue>
</operation>

<operation id="255" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:113 %image_gray_load_5 = load i16 %image_gray_addr_5

]]></Node>
<StgValue><ssdm name="image_gray_load_5"/></StgValue>
</operation>

<operation id="256" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:114 %image_gray_1_load_5 = load i16 %image_gray_1_addr_5

]]></Node>
<StgValue><ssdm name="image_gray_1_load_5"/></StgValue>
</operation>

<operation id="257" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:115 %image_gray_2_load_5 = load i16 %image_gray_2_addr_5

]]></Node>
<StgValue><ssdm name="image_gray_2_load_5"/></StgValue>
</operation>

<operation id="258" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:116 %image_gray_3_load_5 = load i16 %image_gray_3_addr_5

]]></Node>
<StgValue><ssdm name="image_gray_3_load_5"/></StgValue>
</operation>

<operation id="259" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:117 %image_gray_4_load_5 = load i16 %image_gray_4_addr_5

]]></Node>
<StgValue><ssdm name="image_gray_4_load_5"/></StgValue>
</operation>

<operation id="260" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:118 %image_gray_5_load_5 = load i16 %image_gray_5_addr_5

]]></Node>
<StgValue><ssdm name="image_gray_5_load_5"/></StgValue>
</operation>

<operation id="261" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:120 %add_ln67_8 = add i19 %zext_ln60_1, i19 %tmp

]]></Node>
<StgValue><ssdm name="add_ln67_8"/></StgValue>
</operation>

<operation id="262" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="39" op_0_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:121 %zext_ln67_23 = zext i19 %add_ln67_8

]]></Node>
<StgValue><ssdm name="zext_ln67_23"/></StgValue>
</operation>

<operation id="263" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
VITIS_LOOP_63_5.i.split:122 %mul_ln67_6 = mul i39 %zext_ln67_23, i39 699051

]]></Node>
<StgValue><ssdm name="mul_ln67_6"/></StgValue>
</operation>

<operation id="264" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="17" op_0_bw="17" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_63_5.i.split:123 %tmp_17 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln67_6, i32 22, i32 38

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="265" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_63_5.i.split:124 %zext_ln67_10 = zext i17 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln67_10"/></StgValue>
</operation>

<operation id="266" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:125 %image_gray_addr_6 = getelementptr i8 %image_gray, i64 0, i64 %zext_ln67_10

]]></Node>
<StgValue><ssdm name="image_gray_addr_6"/></StgValue>
</operation>

<operation id="267" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:126 %image_gray_1_addr_6 = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln67_10

]]></Node>
<StgValue><ssdm name="image_gray_1_addr_6"/></StgValue>
</operation>

<operation id="268" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:127 %image_gray_2_addr_6 = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln67_10

]]></Node>
<StgValue><ssdm name="image_gray_2_addr_6"/></StgValue>
</operation>

<operation id="269" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:128 %image_gray_3_addr_6 = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln67_10

]]></Node>
<StgValue><ssdm name="image_gray_3_addr_6"/></StgValue>
</operation>

<operation id="270" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:129 %image_gray_4_addr_6 = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln67_10

]]></Node>
<StgValue><ssdm name="image_gray_4_addr_6"/></StgValue>
</operation>

<operation id="271" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:130 %image_gray_5_addr_6 = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln67_10

]]></Node>
<StgValue><ssdm name="image_gray_5_addr_6"/></StgValue>
</operation>

<operation id="272" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:131 %image_gray_load_6 = load i16 %image_gray_addr_6

]]></Node>
<StgValue><ssdm name="image_gray_load_6"/></StgValue>
</operation>

<operation id="273" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:132 %image_gray_1_load_6 = load i16 %image_gray_1_addr_6

]]></Node>
<StgValue><ssdm name="image_gray_1_load_6"/></StgValue>
</operation>

<operation id="274" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:133 %image_gray_2_load_6 = load i16 %image_gray_2_addr_6

]]></Node>
<StgValue><ssdm name="image_gray_2_load_6"/></StgValue>
</operation>

<operation id="275" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:134 %image_gray_3_load_6 = load i16 %image_gray_3_addr_6

]]></Node>
<StgValue><ssdm name="image_gray_3_load_6"/></StgValue>
</operation>

<operation id="276" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:135 %image_gray_4_load_6 = load i16 %image_gray_4_addr_6

]]></Node>
<StgValue><ssdm name="image_gray_4_load_6"/></StgValue>
</operation>

<operation id="277" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:136 %image_gray_5_load_6 = load i16 %image_gray_5_addr_6

]]></Node>
<StgValue><ssdm name="image_gray_5_load_6"/></StgValue>
</operation>

<operation id="278" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:139 %add_ln67_9 = add i19 %zext_ln67_1, i19 %tmp

]]></Node>
<StgValue><ssdm name="add_ln67_9"/></StgValue>
</operation>

<operation id="279" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="39" op_0_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:140 %zext_ln67_24 = zext i19 %add_ln67_9

]]></Node>
<StgValue><ssdm name="zext_ln67_24"/></StgValue>
</operation>

<operation id="280" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
VITIS_LOOP_63_5.i.split:141 %mul_ln67_7 = mul i39 %zext_ln67_24, i39 699051

]]></Node>
<StgValue><ssdm name="mul_ln67_7"/></StgValue>
</operation>

<operation id="281" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="17" op_0_bw="17" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_63_5.i.split:142 %tmp_18 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln67_7, i32 22, i32 38

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="282" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_63_5.i.split:143 %zext_ln67_12 = zext i17 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln67_12"/></StgValue>
</operation>

<operation id="283" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:144 %image_gray_addr_7 = getelementptr i8 %image_gray, i64 0, i64 %zext_ln67_12

]]></Node>
<StgValue><ssdm name="image_gray_addr_7"/></StgValue>
</operation>

<operation id="284" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:145 %image_gray_1_addr_7 = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln67_12

]]></Node>
<StgValue><ssdm name="image_gray_1_addr_7"/></StgValue>
</operation>

<operation id="285" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:146 %image_gray_2_addr_7 = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln67_12

]]></Node>
<StgValue><ssdm name="image_gray_2_addr_7"/></StgValue>
</operation>

<operation id="286" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:147 %image_gray_3_addr_7 = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln67_12

]]></Node>
<StgValue><ssdm name="image_gray_3_addr_7"/></StgValue>
</operation>

<operation id="287" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:148 %image_gray_4_addr_7 = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln67_12

]]></Node>
<StgValue><ssdm name="image_gray_4_addr_7"/></StgValue>
</operation>

<operation id="288" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:149 %image_gray_5_addr_7 = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln67_12

]]></Node>
<StgValue><ssdm name="image_gray_5_addr_7"/></StgValue>
</operation>

<operation id="289" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:150 %image_gray_load_7 = load i16 %image_gray_addr_7

]]></Node>
<StgValue><ssdm name="image_gray_load_7"/></StgValue>
</operation>

<operation id="290" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:151 %image_gray_1_load_7 = load i16 %image_gray_1_addr_7

]]></Node>
<StgValue><ssdm name="image_gray_1_load_7"/></StgValue>
</operation>

<operation id="291" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:152 %image_gray_2_load_7 = load i16 %image_gray_2_addr_7

]]></Node>
<StgValue><ssdm name="image_gray_2_load_7"/></StgValue>
</operation>

<operation id="292" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:153 %image_gray_3_load_7 = load i16 %image_gray_3_addr_7

]]></Node>
<StgValue><ssdm name="image_gray_3_load_7"/></StgValue>
</operation>

<operation id="293" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:154 %image_gray_4_load_7 = load i16 %image_gray_4_addr_7

]]></Node>
<StgValue><ssdm name="image_gray_4_load_7"/></StgValue>
</operation>

<operation id="294" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:155 %image_gray_5_load_7 = load i16 %image_gray_5_addr_7

]]></Node>
<StgValue><ssdm name="image_gray_5_load_7"/></StgValue>
</operation>

<operation id="295" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:157 %add_ln67_10 = add i19 %zext_ln67_3, i19 %tmp

]]></Node>
<StgValue><ssdm name="add_ln67_10"/></StgValue>
</operation>

<operation id="296" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="39" op_0_bw="19">
<![CDATA[
VITIS_LOOP_63_5.i.split:158 %zext_ln67_25 = zext i19 %add_ln67_10

]]></Node>
<StgValue><ssdm name="zext_ln67_25"/></StgValue>
</operation>

<operation id="297" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
VITIS_LOOP_63_5.i.split:159 %mul_ln67_8 = mul i39 %zext_ln67_25, i39 699051

]]></Node>
<StgValue><ssdm name="mul_ln67_8"/></StgValue>
</operation>

<operation id="298" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="17" op_0_bw="17" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_63_5.i.split:160 %tmp_19 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln67_8, i32 22, i32 38

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_63_5.i.split:161 %zext_ln67_13 = zext i17 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln67_13"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:162 %image_gray_addr_8 = getelementptr i8 %image_gray, i64 0, i64 %zext_ln67_13

]]></Node>
<StgValue><ssdm name="image_gray_addr_8"/></StgValue>
</operation>

<operation id="301" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:163 %image_gray_1_addr_8 = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln67_13

]]></Node>
<StgValue><ssdm name="image_gray_1_addr_8"/></StgValue>
</operation>

<operation id="302" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:164 %image_gray_2_addr_8 = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln67_13

]]></Node>
<StgValue><ssdm name="image_gray_2_addr_8"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:165 %image_gray_3_addr_8 = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln67_13

]]></Node>
<StgValue><ssdm name="image_gray_3_addr_8"/></StgValue>
</operation>

<operation id="304" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:166 %image_gray_4_addr_8 = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln67_13

]]></Node>
<StgValue><ssdm name="image_gray_4_addr_8"/></StgValue>
</operation>

<operation id="305" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:167 %image_gray_5_addr_8 = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln67_13

]]></Node>
<StgValue><ssdm name="image_gray_5_addr_8"/></StgValue>
</operation>

<operation id="306" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:168 %image_gray_load_8 = load i16 %image_gray_addr_8

]]></Node>
<StgValue><ssdm name="image_gray_load_8"/></StgValue>
</operation>

<operation id="307" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:169 %image_gray_1_load_8 = load i16 %image_gray_1_addr_8

]]></Node>
<StgValue><ssdm name="image_gray_1_load_8"/></StgValue>
</operation>

<operation id="308" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:170 %image_gray_2_load_8 = load i16 %image_gray_2_addr_8

]]></Node>
<StgValue><ssdm name="image_gray_2_load_8"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:171 %image_gray_3_load_8 = load i16 %image_gray_3_addr_8

]]></Node>
<StgValue><ssdm name="image_gray_3_load_8"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:172 %image_gray_4_load_8 = load i16 %image_gray_4_addr_8

]]></Node>
<StgValue><ssdm name="image_gray_4_load_8"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:173 %image_gray_5_load_8 = load i16 %image_gray_5_addr_8

]]></Node>
<StgValue><ssdm name="image_gray_5_load_8"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="312" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:18 %image_gray_load = load i16 %image_gray_addr

]]></Node>
<StgValue><ssdm name="image_gray_load"/></StgValue>
</operation>

<operation id="313" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:19 %image_gray_1_load = load i16 %image_gray_1_addr

]]></Node>
<StgValue><ssdm name="image_gray_1_load"/></StgValue>
</operation>

<operation id="314" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:20 %image_gray_2_load = load i16 %image_gray_2_addr

]]></Node>
<StgValue><ssdm name="image_gray_2_load"/></StgValue>
</operation>

<operation id="315" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:21 %image_gray_3_load = load i16 %image_gray_3_addr

]]></Node>
<StgValue><ssdm name="image_gray_3_load"/></StgValue>
</operation>

<operation id="316" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:22 %image_gray_4_load = load i16 %image_gray_4_addr

]]></Node>
<StgValue><ssdm name="image_gray_4_load"/></StgValue>
</operation>

<operation id="317" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:23 %image_gray_5_load = load i16 %image_gray_5_addr

]]></Node>
<StgValue><ssdm name="image_gray_5_load"/></StgValue>
</operation>

<operation id="318" st_id="25" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="3" op_10_bw="8" op_11_bw="3" op_12_bw="8" op_13_bw="8" op_14_bw="3">
<![CDATA[
VITIS_LOOP_63_5.i.split:24 %sum = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %image_gray_load, i3 1, i8 %image_gray_1_load, i3 2, i8 %image_gray_2_load, i3 3, i8 %image_gray_3_load, i3 4, i8 %image_gray_4_load, i3 5, i8 %image_gray_5_load, i8 0, i3 %trunc_ln67

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="319" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_63_5.i.split:25 %zext_ln33 = zext i8 %sum

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:38 %image_gray_load_1 = load i16 %image_gray_addr_1

]]></Node>
<StgValue><ssdm name="image_gray_load_1"/></StgValue>
</operation>

<operation id="321" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:39 %image_gray_1_load_1 = load i16 %image_gray_1_addr_1

]]></Node>
<StgValue><ssdm name="image_gray_1_load_1"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:40 %image_gray_2_load_1 = load i16 %image_gray_2_addr_1

]]></Node>
<StgValue><ssdm name="image_gray_2_load_1"/></StgValue>
</operation>

<operation id="323" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:41 %image_gray_3_load_1 = load i16 %image_gray_3_addr_1

]]></Node>
<StgValue><ssdm name="image_gray_3_load_1"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:42 %image_gray_4_load_1 = load i16 %image_gray_4_addr_1

]]></Node>
<StgValue><ssdm name="image_gray_4_load_1"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:43 %image_gray_5_load_1 = load i16 %image_gray_5_addr_1

]]></Node>
<StgValue><ssdm name="image_gray_5_load_1"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="3" op_10_bw="8" op_11_bw="3" op_12_bw="8" op_13_bw="8" op_14_bw="3">
<![CDATA[
VITIS_LOOP_63_5.i.split:44 %tmp_4 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 5, i8 %image_gray_load_1, i3 0, i8 %image_gray_1_load_1, i3 1, i8 %image_gray_2_load_1, i3 2, i8 %image_gray_3_load_1, i3 3, i8 %image_gray_4_load_1, i3 4, i8 %image_gray_5_load_1, i8 0, i3 %trunc_ln67

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:58 %image_gray_load_2 = load i16 %image_gray_addr_2

]]></Node>
<StgValue><ssdm name="image_gray_load_2"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:59 %image_gray_1_load_2 = load i16 %image_gray_1_addr_2

]]></Node>
<StgValue><ssdm name="image_gray_1_load_2"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:60 %image_gray_2_load_2 = load i16 %image_gray_2_addr_2

]]></Node>
<StgValue><ssdm name="image_gray_2_load_2"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:61 %image_gray_3_load_2 = load i16 %image_gray_3_addr_2

]]></Node>
<StgValue><ssdm name="image_gray_3_load_2"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:62 %image_gray_4_load_2 = load i16 %image_gray_4_addr_2

]]></Node>
<StgValue><ssdm name="image_gray_4_load_2"/></StgValue>
</operation>

<operation id="332" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:63 %image_gray_5_load_2 = load i16 %image_gray_5_addr_2

]]></Node>
<StgValue><ssdm name="image_gray_5_load_2"/></StgValue>
</operation>

<operation id="333" st_id="25" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="3" op_10_bw="8" op_11_bw="3" op_12_bw="8" op_13_bw="8" op_14_bw="3">
<![CDATA[
VITIS_LOOP_63_5.i.split:64 %tmp_5 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 4, i8 %image_gray_load_2, i3 5, i8 %image_gray_1_load_2, i3 0, i8 %image_gray_2_load_2, i3 1, i8 %image_gray_3_load_2, i3 2, i8 %image_gray_4_load_2, i3 3, i8 %image_gray_5_load_2, i8 0, i3 %trunc_ln67

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="334" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_63_5.i.split:65 %zext_ln67_5 = zext i8 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln67_5"/></StgValue>
</operation>

<operation id="335" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:77 %image_gray_load_3 = load i16 %image_gray_addr_3

]]></Node>
<StgValue><ssdm name="image_gray_load_3"/></StgValue>
</operation>

<operation id="336" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:78 %image_gray_1_load_3 = load i16 %image_gray_1_addr_3

]]></Node>
<StgValue><ssdm name="image_gray_1_load_3"/></StgValue>
</operation>

<operation id="337" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:79 %image_gray_2_load_3 = load i16 %image_gray_2_addr_3

]]></Node>
<StgValue><ssdm name="image_gray_2_load_3"/></StgValue>
</operation>

<operation id="338" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:80 %image_gray_3_load_3 = load i16 %image_gray_3_addr_3

]]></Node>
<StgValue><ssdm name="image_gray_3_load_3"/></StgValue>
</operation>

<operation id="339" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:81 %image_gray_4_load_3 = load i16 %image_gray_4_addr_3

]]></Node>
<StgValue><ssdm name="image_gray_4_load_3"/></StgValue>
</operation>

<operation id="340" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:82 %image_gray_5_load_3 = load i16 %image_gray_5_addr_3

]]></Node>
<StgValue><ssdm name="image_gray_5_load_3"/></StgValue>
</operation>

<operation id="341" st_id="25" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="3" op_10_bw="8" op_11_bw="3" op_12_bw="8" op_13_bw="8" op_14_bw="3">
<![CDATA[
VITIS_LOOP_63_5.i.split:83 %tmp_6 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 2, i8 %image_gray_load_3, i3 3, i8 %image_gray_1_load_3, i3 4, i8 %image_gray_2_load_3, i3 5, i8 %image_gray_3_load_3, i3 0, i8 %image_gray_4_load_3, i3 1, i8 %image_gray_5_load_3, i8 0, i3 %trunc_ln67

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="342" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:95 %image_gray_load_4 = load i16 %image_gray_addr_4

]]></Node>
<StgValue><ssdm name="image_gray_load_4"/></StgValue>
</operation>

<operation id="343" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:96 %image_gray_1_load_4 = load i16 %image_gray_1_addr_4

]]></Node>
<StgValue><ssdm name="image_gray_1_load_4"/></StgValue>
</operation>

<operation id="344" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:97 %image_gray_2_load_4 = load i16 %image_gray_2_addr_4

]]></Node>
<StgValue><ssdm name="image_gray_2_load_4"/></StgValue>
</operation>

<operation id="345" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:98 %image_gray_3_load_4 = load i16 %image_gray_3_addr_4

]]></Node>
<StgValue><ssdm name="image_gray_3_load_4"/></StgValue>
</operation>

<operation id="346" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:99 %image_gray_4_load_4 = load i16 %image_gray_4_addr_4

]]></Node>
<StgValue><ssdm name="image_gray_4_load_4"/></StgValue>
</operation>

<operation id="347" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:100 %image_gray_5_load_4 = load i16 %image_gray_5_addr_4

]]></Node>
<StgValue><ssdm name="image_gray_5_load_4"/></StgValue>
</operation>

<operation id="348" st_id="25" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="3" op_10_bw="8" op_11_bw="3" op_12_bw="8" op_13_bw="8" op_14_bw="3">
<![CDATA[
VITIS_LOOP_63_5.i.split:101 %tmp_7 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 1, i8 %image_gray_load_4, i3 2, i8 %image_gray_1_load_4, i3 3, i8 %image_gray_2_load_4, i3 4, i8 %image_gray_3_load_4, i3 5, i8 %image_gray_4_load_4, i3 0, i8 %image_gray_5_load_4, i8 0, i3 %trunc_ln67

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:113 %image_gray_load_5 = load i16 %image_gray_addr_5

]]></Node>
<StgValue><ssdm name="image_gray_load_5"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:114 %image_gray_1_load_5 = load i16 %image_gray_1_addr_5

]]></Node>
<StgValue><ssdm name="image_gray_1_load_5"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:115 %image_gray_2_load_5 = load i16 %image_gray_2_addr_5

]]></Node>
<StgValue><ssdm name="image_gray_2_load_5"/></StgValue>
</operation>

<operation id="352" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:116 %image_gray_3_load_5 = load i16 %image_gray_3_addr_5

]]></Node>
<StgValue><ssdm name="image_gray_3_load_5"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:117 %image_gray_4_load_5 = load i16 %image_gray_4_addr_5

]]></Node>
<StgValue><ssdm name="image_gray_4_load_5"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:118 %image_gray_5_load_5 = load i16 %image_gray_5_addr_5

]]></Node>
<StgValue><ssdm name="image_gray_5_load_5"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="3" op_10_bw="8" op_11_bw="3" op_12_bw="8" op_13_bw="8" op_14_bw="3">
<![CDATA[
VITIS_LOOP_63_5.i.split:119 %tmp_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %image_gray_load_5, i3 1, i8 %image_gray_1_load_5, i3 2, i8 %image_gray_2_load_5, i3 3, i8 %image_gray_3_load_5, i3 4, i8 %image_gray_4_load_5, i3 5, i8 %image_gray_5_load_5, i8 0, i3 %trunc_ln67

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:131 %image_gray_load_6 = load i16 %image_gray_addr_6

]]></Node>
<StgValue><ssdm name="image_gray_load_6"/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:132 %image_gray_1_load_6 = load i16 %image_gray_1_addr_6

]]></Node>
<StgValue><ssdm name="image_gray_1_load_6"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:133 %image_gray_2_load_6 = load i16 %image_gray_2_addr_6

]]></Node>
<StgValue><ssdm name="image_gray_2_load_6"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:134 %image_gray_3_load_6 = load i16 %image_gray_3_addr_6

]]></Node>
<StgValue><ssdm name="image_gray_3_load_6"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:135 %image_gray_4_load_6 = load i16 %image_gray_4_addr_6

]]></Node>
<StgValue><ssdm name="image_gray_4_load_6"/></StgValue>
</operation>

<operation id="361" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:136 %image_gray_5_load_6 = load i16 %image_gray_5_addr_6

]]></Node>
<StgValue><ssdm name="image_gray_5_load_6"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="3" op_10_bw="8" op_11_bw="3" op_12_bw="8" op_13_bw="8" op_14_bw="3">
<![CDATA[
VITIS_LOOP_63_5.i.split:137 %tmp_9 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 4, i8 %image_gray_load_6, i3 5, i8 %image_gray_1_load_6, i3 0, i8 %image_gray_2_load_6, i3 1, i8 %image_gray_3_load_6, i3 2, i8 %image_gray_4_load_6, i3 3, i8 %image_gray_5_load_6, i8 0, i3 %trunc_ln67

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_63_5.i.split:138 %zext_ln67_11 = zext i8 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln67_11"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:150 %image_gray_load_7 = load i16 %image_gray_addr_7

]]></Node>
<StgValue><ssdm name="image_gray_load_7"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:151 %image_gray_1_load_7 = load i16 %image_gray_1_addr_7

]]></Node>
<StgValue><ssdm name="image_gray_1_load_7"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:152 %image_gray_2_load_7 = load i16 %image_gray_2_addr_7

]]></Node>
<StgValue><ssdm name="image_gray_2_load_7"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:153 %image_gray_3_load_7 = load i16 %image_gray_3_addr_7

]]></Node>
<StgValue><ssdm name="image_gray_3_load_7"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:154 %image_gray_4_load_7 = load i16 %image_gray_4_addr_7

]]></Node>
<StgValue><ssdm name="image_gray_4_load_7"/></StgValue>
</operation>

<operation id="369" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:155 %image_gray_5_load_7 = load i16 %image_gray_5_addr_7

]]></Node>
<StgValue><ssdm name="image_gray_5_load_7"/></StgValue>
</operation>

<operation id="370" st_id="25" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="3" op_10_bw="8" op_11_bw="3" op_12_bw="8" op_13_bw="8" op_14_bw="3">
<![CDATA[
VITIS_LOOP_63_5.i.split:156 %tmp_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 3, i8 %image_gray_load_7, i3 4, i8 %image_gray_1_load_7, i3 5, i8 %image_gray_2_load_7, i3 0, i8 %image_gray_3_load_7, i3 1, i8 %image_gray_4_load_7, i3 2, i8 %image_gray_5_load_7, i8 0, i3 %trunc_ln67

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="371" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:168 %image_gray_load_8 = load i16 %image_gray_addr_8

]]></Node>
<StgValue><ssdm name="image_gray_load_8"/></StgValue>
</operation>

<operation id="372" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:169 %image_gray_1_load_8 = load i16 %image_gray_1_addr_8

]]></Node>
<StgValue><ssdm name="image_gray_1_load_8"/></StgValue>
</operation>

<operation id="373" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:170 %image_gray_2_load_8 = load i16 %image_gray_2_addr_8

]]></Node>
<StgValue><ssdm name="image_gray_2_load_8"/></StgValue>
</operation>

<operation id="374" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:171 %image_gray_3_load_8 = load i16 %image_gray_3_addr_8

]]></Node>
<StgValue><ssdm name="image_gray_3_load_8"/></StgValue>
</operation>

<operation id="375" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:172 %image_gray_4_load_8 = load i16 %image_gray_4_addr_8

]]></Node>
<StgValue><ssdm name="image_gray_4_load_8"/></StgValue>
</operation>

<operation id="376" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="16">
<![CDATA[
VITIS_LOOP_63_5.i.split:173 %image_gray_5_load_8 = load i16 %image_gray_5_addr_8

]]></Node>
<StgValue><ssdm name="image_gray_5_load_8"/></StgValue>
</operation>

<operation id="377" st_id="25" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="3" op_10_bw="8" op_11_bw="3" op_12_bw="8" op_13_bw="8" op_14_bw="3">
<![CDATA[
VITIS_LOOP_63_5.i.split:174 %tmp_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 2, i8 %image_gray_load_8, i3 3, i8 %image_gray_1_load_8, i3 4, i8 %image_gray_2_load_8, i3 5, i8 %image_gray_3_load_8, i3 0, i8 %image_gray_4_load_8, i3 1, i8 %image_gray_5_load_8, i8 0, i3 %trunc_ln67

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="378" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_63_5.i.split:175 %zext_ln67_14 = zext i8 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln67_14"/></StgValue>
</operation>

<operation id="379" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_63_5.i.split:178 %tmp_4_cast = zext i8 %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="380" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_63_5.i.split:179 %tmp_6_cast = zext i8 %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="381" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_63_5.i.split:180 %tmp_8_cast = zext i8 %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="382" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_63_5.i.split:181 %tmp_1_cast = zext i8 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="383" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_63_5.i.split:182 %tmp8 = add i9 %tmp_6_cast, i9 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="384" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_63_5.i.split:183 %tmp8_cast = zext i9 %tmp8

]]></Node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="385" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_63_5.i.split:184 %tmp9 = add i9 %tmp_8_cast, i9 %tmp_1_cast

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="386" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_63_5.i.split:185 %tmp9_cast = zext i9 %tmp9

]]></Node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="387" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_63_5.i.split:186 %tmp21 = add i10 %tmp9_cast, i10 %tmp8_cast

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="388" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_63_5.i.split:187 %tmp3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp21, i1 0

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="389" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_63_5.i.split:188 %zext_ln67_15 = zext i11 %tmp3

]]></Node>
<StgValue><ssdm name="zext_ln67_15"/></StgValue>
</operation>

<operation id="390" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_63_5.i.split:189 %add_ln67_11 = add i12 %zext_ln67_15, i12 %zext_ln67_5

]]></Node>
<StgValue><ssdm name="add_ln67_11"/></StgValue>
</operation>

<operation id="391" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_63_5.i.split:191 %add_ln67_13 = add i9 %zext_ln67_11, i9 %zext_ln67_14

]]></Node>
<StgValue><ssdm name="add_ln67_13"/></StgValue>
</operation>

<operation id="392" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_63_5.i.split:192 %zext_ln67_16 = zext i9 %add_ln67_13

]]></Node>
<StgValue><ssdm name="zext_ln67_16"/></StgValue>
</operation>

<operation id="393" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_63_5.i.split:193 %add_ln67_14 = add i10 %zext_ln67_16, i10 %zext_ln33

]]></Node>
<StgValue><ssdm name="add_ln67_14"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="394" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_63_5.i.split:176 %shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_7, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="395" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_63_5.i.split:177 %shl_ln67_cast = zext i10 %shl_ln1

]]></Node>
<StgValue><ssdm name="shl_ln67_cast"/></StgValue>
</operation>

<operation id="396" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_63_5.i.split:190 %add_ln67_12 = add i12 %add_ln67_11, i12 %shl_ln67_cast

]]></Node>
<StgValue><ssdm name="add_ln67_12"/></StgValue>
</operation>

<operation id="397" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_63_5.i.split:194 %zext_ln67_17 = zext i10 %add_ln67_14

]]></Node>
<StgValue><ssdm name="zext_ln67_17"/></StgValue>
</operation>

<operation id="398" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_63_5.i.split:195 %sum_1 = add i12 %zext_ln67_17, i12 %add_ln67_12

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="399" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
VITIS_LOOP_63_5.i.split:196 %select_ln70 = select i1 %icmp_ln55_read, i6 1, i6 %normal_factor_2_reload_read

]]></Node>
<StgValue><ssdm name="select_ln70"/></StgValue>
</operation>

<operation id="400" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="6">
<![CDATA[
VITIS_LOOP_63_5.i.split:197 %zext_ln70 = zext i6 %select_ln70

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="401" st_id="26" stage="16" lat="16">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_63_5.i.split:198 %udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70

]]></Node>
<StgValue><ssdm name="udiv_ln70"/></StgValue>
</operation>

<operation id="402" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
VITIS_LOOP_63_5.i.split:199 %p2y = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %select_ln70, i8 0

]]></Node>
<StgValue><ssdm name="p2y"/></StgValue>
</operation>

<operation id="403" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_63_5.i.split:200 %zext_ln70_1 = zext i12 %sum_1

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="404" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_63_5.i.split:201 %icmp_ln70 = icmp_ult  i14 %zext_ln70_1, i14 %p2y

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="405" st_id="27" stage="15" lat="16">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_63_5.i.split:198 %udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70

]]></Node>
<StgValue><ssdm name="udiv_ln70"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="406" st_id="28" stage="14" lat="16">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_63_5.i.split:198 %udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70

]]></Node>
<StgValue><ssdm name="udiv_ln70"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="407" st_id="29" stage="13" lat="16">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_63_5.i.split:198 %udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70

]]></Node>
<StgValue><ssdm name="udiv_ln70"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="408" st_id="30" stage="12" lat="16">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_63_5.i.split:198 %udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70

]]></Node>
<StgValue><ssdm name="udiv_ln70"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="409" st_id="31" stage="11" lat="16">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_63_5.i.split:198 %udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70

]]></Node>
<StgValue><ssdm name="udiv_ln70"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="410" st_id="32" stage="10" lat="16">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_63_5.i.split:198 %udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70

]]></Node>
<StgValue><ssdm name="udiv_ln70"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="411" st_id="33" stage="9" lat="16">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_63_5.i.split:198 %udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70

]]></Node>
<StgValue><ssdm name="udiv_ln70"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="412" st_id="34" stage="8" lat="16">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_63_5.i.split:198 %udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70

]]></Node>
<StgValue><ssdm name="udiv_ln70"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="413" st_id="35" stage="7" lat="16">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_63_5.i.split:198 %udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70

]]></Node>
<StgValue><ssdm name="udiv_ln70"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="414" st_id="36" stage="6" lat="16">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_63_5.i.split:198 %udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70

]]></Node>
<StgValue><ssdm name="udiv_ln70"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="415" st_id="37" stage="5" lat="16">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_63_5.i.split:198 %udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70

]]></Node>
<StgValue><ssdm name="udiv_ln70"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="416" st_id="38" stage="4" lat="16">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_63_5.i.split:198 %udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70

]]></Node>
<StgValue><ssdm name="udiv_ln70"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="417" st_id="39" stage="3" lat="16">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_63_5.i.split:198 %udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70

]]></Node>
<StgValue><ssdm name="udiv_ln70"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="418" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_63_5.i.split:0 %zext_ln60 = zext i10 %c_1

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="419" st_id="40" stage="2" lat="16">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_63_5.i.split:198 %udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70

]]></Node>
<StgValue><ssdm name="udiv_ln70"/></StgValue>
</operation>

<operation id="420" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:205 %add_ln71_1 = add i64 %p_cast42_cast, i64 %output_r_read

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>

<operation id="421" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_63_5.i.split:206 %add_ln71_2 = add i11 %zext_ln60, i11 641

]]></Node>
<StgValue><ssdm name="add_ln71_2"/></StgValue>
</operation>

<operation id="422" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_63_5.i.split:207 %zext_ln71 = zext i11 %add_ln71_2

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="423" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:208 %add_ln71 = add i64 %zext_ln71, i64 %add_ln71_1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="424" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:210 %trunc_ln71 = trunc i64 %add_ln71

]]></Node>
<StgValue><ssdm name="trunc_ln71"/></StgValue>
</operation>

<operation id="425" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_63_5.i.split:216 %trunc_ln71_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln71, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln71_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="426" st_id="41" stage="1" lat="16">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_63_5.i.split:198 %udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70

]]></Node>
<StgValue><ssdm name="udiv_ln70"/></StgValue>
</operation>

<operation id="427" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_63_5.i.split:202 %xor_ln70 = xor i1 %icmp_ln70, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70"/></StgValue>
</operation>

<operation id="428" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_63_5.i.split:203 %trunc_ln70 = trunc i8 %udiv_ln70

]]></Node>
<StgValue><ssdm name="trunc_ln70"/></StgValue>
</operation>

<operation id="429" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_63_5.i.split:204 %pixel = select i1 %xor_ln70, i8 255, i8 %trunc_ln70

]]></Node>
<StgValue><ssdm name="pixel"/></StgValue>
</operation>

<operation id="430" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="512" op_0_bw="8">
<![CDATA[
VITIS_LOOP_63_5.i.split:209 %zext_ln71_1 = zext i8 %pixel

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="431" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_63_5.i.split:211 %zext_ln71_2 = zext i6 %trunc_ln71

]]></Node>
<StgValue><ssdm name="zext_ln71_2"/></StgValue>
</operation>

<operation id="432" st_id="41" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:212 %shl_ln71 = shl i64 1, i64 %zext_ln71_2

]]></Node>
<StgValue><ssdm name="shl_ln71"/></StgValue>
</operation>

<operation id="433" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
VITIS_LOOP_63_5.i.split:213 %shl_ln71_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln71, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln71_2"/></StgValue>
</operation>

<operation id="434" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="512" op_0_bw="9">
<![CDATA[
VITIS_LOOP_63_5.i.split:214 %zext_ln71_3 = zext i9 %shl_ln71_2

]]></Node>
<StgValue><ssdm name="zext_ln71_3"/></StgValue>
</operation>

<operation id="435" st_id="41" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
VITIS_LOOP_63_5.i.split:215 %shl_ln71_1 = shl i512 %zext_ln71_1, i512 %zext_ln71_3

]]></Node>
<StgValue><ssdm name="shl_ln71_1"/></StgValue>
</operation>

<operation id="436" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="58">
<![CDATA[
VITIS_LOOP_63_5.i.split:217 %sext_ln71 = sext i58 %trunc_ln71_1

]]></Node>
<StgValue><ssdm name="sext_ln71"/></StgValue>
</operation>

<operation id="437" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:218 %gmem_addr = getelementptr i512 %gmem, i64 %sext_ln71

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="438" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:219 %empty_30 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="439" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:220 %write_ln71 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %shl_ln71_1, i64 %shl_ln71

]]></Node>
<StgValue><ssdm name="write_ln71"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="440" st_id="43" stage="68" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="441" st_id="44" stage="67" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="442" st_id="45" stage="66" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="443" st_id="46" stage="65" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="444" st_id="47" stage="64" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="445" st_id="48" stage="63" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="446" st_id="49" stage="62" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="447" st_id="50" stage="61" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="448" st_id="51" stage="60" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="449" st_id="52" stage="59" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="450" st_id="53" stage="58" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="451" st_id="54" stage="57" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="452" st_id="55" stage="56" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="453" st_id="56" stage="55" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="454" st_id="57" stage="54" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="455" st_id="58" stage="53" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="456" st_id="59" stage="52" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="457" st_id="60" stage="51" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="458" st_id="61" stage="50" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="459" st_id="62" stage="49" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="460" st_id="63" stage="48" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="461" st_id="64" stage="47" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="462" st_id="65" stage="46" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="463" st_id="66" stage="45" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="464" st_id="67" stage="44" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="465" st_id="68" stage="43" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="466" st_id="69" stage="42" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="467" st_id="70" stage="41" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="468" st_id="71" stage="40" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="469" st_id="72" stage="39" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="470" st_id="73" stage="38" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="471" st_id="74" stage="37" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="472" st_id="75" stage="36" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="473" st_id="76" stage="35" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="474" st_id="77" stage="34" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="475" st_id="78" stage="33" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="476" st_id="79" stage="32" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="477" st_id="80" stage="31" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="478" st_id="81" stage="30" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="479" st_id="82" stage="29" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="480" st_id="83" stage="28" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="481" st_id="84" stage="27" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="482" st_id="85" stage="26" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="483" st_id="86" stage="25" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="484" st_id="87" stage="24" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="485" st_id="88" stage="23" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="486" st_id="89" stage="22" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="487" st_id="90" stage="21" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="488" st_id="91" stage="20" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="489" st_id="92" stage="19" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="490" st_id="93" stage="18" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="491" st_id="94" stage="17" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="492" st_id="95" stage="16" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="493" st_id="96" stage="15" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="494" st_id="97" stage="14" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="495" st_id="98" stage="13" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="496" st_id="99" stage="12" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="497" st_id="100" stage="11" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="498" st_id="101" stage="10" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="499" st_id="102" stage="9" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="500" st_id="103" stage="8" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="501" st_id="104" stage="7" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="502" st_id="105" stage="6" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="503" st_id="106" stage="5" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="504" st_id="107" stage="4" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="505" st_id="108" stage="3" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="506" st_id="109" stage="2" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="512" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0">
<![CDATA[
for.inc53.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="507" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:2 %specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln30"/></StgValue>
</operation>

<operation id="508" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_63_5.i.split:3 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 638, i64 638, i64 638

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="509" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:4 %specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln60"/></StgValue>
</operation>

<operation id="510" st_id="110" stage="1" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:221 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="511" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_63_5.i.split:223 %br_ln60 = br void %VITIS_LOOP_63_5.i

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
