;redcode
;assert 1
	SPL 0, <367
	CMP -232, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN 0, <-1
	DJN -1, @-20
	ADD 217, <60
	ADD 217, <60
	SUB @121, 106
	SUB @0, @-2
	SLT #130, 8
	JMN 0, <-11
	SLT #130, 8
	ADD 210, 60
	SLT #130, 8
	ADD 210, 60
	ADD 210, 60
	SLT 110, 8
	SLT 110, 8
	MOV @121, 103
	SUB @0, @2
	MOV @121, @106
	SUB @0, @2
	SUB @0, @2
	ADD 110, 60
	ADD 110, 60
	JMN 0, <-11
	SLT #130, 8
	SLT #130, 8
	SLT #130, 8
	ADD @121, 103
	ADD 217, <60
	JMN 0, <-1
	SUB 3, 670
	JMN 0, <-1
	ADD @-30, 9
	MOV -4, <-20
	CMP 300, 85
	ADD #223, <1
	ADD 240, 60
	MOV -4, <-20
	SPL 0, <367
	CMP <300, 90
	ADD 240, 60
	MOV -4, <-20
	MOV -4, <-20
	MOV -4, <-20
	MOV -1, <-20
	MOV -4, <-20
	MOV -4, <-20
	MOV -1, <-20
	JMP @12, #200
	JMP @42, #200
	JMN @12, #205
