info x 37 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 splitter_9bit
term mark 36 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 8 0 164 9 16 0 0 inputinstd_logic_vector
var add 2 31 0 162 10 18 0 0 output0outstd_logic
var add 3 31 0 162 10 27 0 0 output1outstd_logic
var add 4 31 0 162 10 36 0 0 output2outstd_logic
var add 5 31 0 162 10 45 0 0 output3outstd_logic
var add 6 31 0 162 10 54 0 0 output4outstd_logic
var add 7 31 0 162 10 63 0 0 output5outstd_logic
var add 8 31 0 162 10 72 0 0 output6outstd_logic
var add 9 31 0 162 10 81 0 0 output7outstd_logic
var add 10 31 0 162 10 90 0 0 output8outstd_logic
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 92 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 000000010
cell fill 1 2 0 0 0 0 0 0 000000100
cell fill 1 4 0 0 0 0 0 0 000001000
cell fill 1 6 0 0 0 0 0 0 000010000
cell fill 1 8 0 0 0 0 0 0 000100000
cell fill 1 10 0 0 0 0 0 0 001000000
cell fill 1 12 0 0 0 0 0 0 010000000
cell fill 1 14 0 0 0 0 0 0 100000000
cell fill 1 16 0 0 0 0 0 0 111111111
time info 50 50 10 10 50 50 0 1 ns
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 697067008 29636652 8 0 0 0 0 splitter_9bit.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 0 50 220 12 0 -67 0 Waveform created by
HDL Bencher 4.1i
Source = splitter_9bit.vhd
Wed May 12 15:20:09 2004
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 std_logicBITDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
