placed { cell: "uartrx/r_Rx_Data~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[0]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[0]~FF" site: eft }
placed { cell: "w_rx_dv~FF" site: eft }
placed { cell: "uartrx/r_Bit_Index[0]~FF" site: eft }
placed { cell: "uartrx/r_SM_Main[0]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Data_R~FF" site: eft }
placed { cell: "uartrx/r_SM_Main[1]~FF" site: eft }
placed { cell: "uartrx/r_SM_Main[2]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[1]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[2]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[3]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[4]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[5]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[6]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[7]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[1]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[2]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[3]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[4]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[5]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[6]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[7]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[8]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[9]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[10]~FF" site: eft }
placed { cell: "uartrx/r_Bit_Index[1]~FF" site: eft }
placed { cell: "uartrx/r_Bit_Index[2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" site: eft }
placed { cell: "w_address[0]~FF" site: eft }
placed { cell: "wsctrl/post_wait_state[0]~FF" site: eft }
placed { cell: "wsctrl/state[0]~FF" site: eft }
placed { cell: "wsctrl/length[0]~FF" site: eft }
placed { cell: "w_rgb_data[0]~FF" site: eft }
placed { cell: "w_fifo_rd_en~FF" site: eft }
placed { cell: "w_address[1]~FF" site: eft }
placed { cell: "w_address[2]~FF" site: eft }
placed { cell: "wsctrl/post_wait_state[1]~FF" site: eft }
placed { cell: "wsctrl/post_wait_state[2]~FF" site: eft }
placed { cell: "wsctrl/state[1]~FF" site: eft }
placed { cell: "wsctrl/state[2]~FF" site: eft }
placed { cell: "wsctrl/state[3]~FF" site: eft }
placed { cell: "wsctrl/length[1]~FF" site: eft }
placed { cell: "wsctrl/length[2]~FF" site: eft }
placed { cell: "wsctrl/length[3]~FF" site: eft }
placed { cell: "wsctrl/length[4]~FF" site: eft }
placed { cell: "wsctrl/length[5]~FF" site: eft }
placed { cell: "wsctrl/length[6]~FF" site: eft }
placed { cell: "wsctrl/length[7]~FF" site: eft }
placed { cell: "w_rgb_data[1]~FF" site: eft }
placed { cell: "w_rgb_data[2]~FF" site: eft }
placed { cell: "w_rgb_data[3]~FF" site: eft }
placed { cell: "w_rgb_data[4]~FF" site: eft }
placed { cell: "w_rgb_data[5]~FF" site: eft }
placed { cell: "w_rgb_data[6]~FF" site: eft }
placed { cell: "w_rgb_data[7]~FF" site: eft }
placed { cell: "w_rgb_data[8]~FF" site: eft }
placed { cell: "w_rgb_data[9]~FF" site: eft }
placed { cell: "w_rgb_data[10]~FF" site: eft }
placed { cell: "w_rgb_data[11]~FF" site: eft }
placed { cell: "w_rgb_data[12]~FF" site: eft }
placed { cell: "w_rgb_data[13]~FF" site: eft }
placed { cell: "w_rgb_data[14]~FF" site: eft }
placed { cell: "w_rgb_data[15]~FF" site: eft }
placed { cell: "w_rgb_data[16]~FF" site: eft }
placed { cell: "w_rgb_data[17]~FF" site: eft }
placed { cell: "w_rgb_data[18]~FF" site: eft }
placed { cell: "w_rgb_data[19]~FF" site: eft }
placed { cell: "w_rgb_data[20]~FF" site: eft }
placed { cell: "w_rgb_data[21]~FF" site: eft }
placed { cell: "w_rgb_data[22]~FF" site: eft }
placed { cell: "w_rgb_data[23]~FF" site: eft }
placed { cell: "wsinterface/reset_count[0]~FF" site: eft }
placed { cell: "wsinterface/state[0]~FF" site: eft }
placed { cell: "wsinterface/rgb_counter[0]~FF" site: eft }
placed { cell: "wsinterface/high_count[0]~FF" site: eft }
placed { cell: "wsinterface/low_count[0]~FF" site: eft }
placed { cell: "wsinterface/data_count[0]~FF" site: eft }
placed { cell: "data~FF" site: eft }
placed { cell: "wsinterface/led_counter[0]~FF" site: eft }
placed { cell: "wsinterface/reset_count[1]~FF" site: eft }
placed { cell: "wsinterface/reset_count[2]~FF" site: eft }
placed { cell: "wsinterface/reset_count[3]~FF" site: eft }
placed { cell: "wsinterface/reset_count[4]~FF" site: eft }
placed { cell: "wsinterface/reset_count[5]~FF" site: eft }
placed { cell: "wsinterface/reset_count[6]~FF" site: eft }
placed { cell: "wsinterface/reset_count[7]~FF" site: eft }
placed { cell: "wsinterface/reset_count[8]~FF" site: eft }
placed { cell: "wsinterface/reset_count[9]~FF" site: eft }
placed { cell: "wsinterface/reset_count[10]~FF" site: eft }
placed { cell: "wsinterface/reset_count[11]~FF" site: eft }
placed { cell: "wsinterface/reset_count[12]~FF" site: eft }
placed { cell: "wsinterface/reset_count[13]~FF" site: eft }
placed { cell: "wsinterface/reset_count[14]~FF" site: eft }
placed { cell: "wsinterface/reset_count[15]~FF" site: eft }
placed { cell: "wsinterface/reset_count[16]~FF" site: eft }
placed { cell: "wsinterface/reset_count[17]~FF" site: eft }
placed { cell: "wsinterface/reset_count[18]~FF" site: eft }
placed { cell: "wsinterface/reset_count[19]~FF" site: eft }
placed { cell: "wsinterface/reset_count[20]~FF" site: eft }
placed { cell: "wsinterface/reset_count[21]~FF" site: eft }
placed { cell: "wsinterface/reset_count[22]~FF" site: eft }
placed { cell: "wsinterface/reset_count[23]~FF" site: eft }
placed { cell: "wsinterface/reset_count[24]~FF" site: eft }
placed { cell: "wsinterface/reset_count[25]~FF" site: eft }
placed { cell: "wsinterface/reset_count[26]~FF" site: eft }
placed { cell: "wsinterface/reset_count[27]~FF" site: eft }
placed { cell: "wsinterface/reset_count[28]~FF" site: eft }
placed { cell: "wsinterface/reset_count[29]~FF" site: eft }
placed { cell: "wsinterface/reset_count[30]~FF" site: eft }
placed { cell: "wsinterface/reset_count[31]~FF" site: eft }
placed { cell: "wsinterface/state[1]~FF" site: eft }
placed { cell: "wsinterface/state[2]~FF" site: eft }
placed { cell: "wsinterface/rgb_counter[1]~FF" site: eft }
placed { cell: "wsinterface/rgb_counter[2]~FF" site: eft }
placed { cell: "wsinterface/rgb_counter[3]~FF" site: eft }
placed { cell: "wsinterface/rgb_counter[4]~FF" site: eft }
placed { cell: "wsinterface/high_count[1]~FF" site: eft }
placed { cell: "wsinterface/high_count[2]~FF" site: eft }
placed { cell: "wsinterface/high_count[3]~FF" site: eft }
placed { cell: "wsinterface/high_count[4]~FF" site: eft }
placed { cell: "wsinterface/high_count[5]~FF" site: eft }
placed { cell: "wsinterface/high_count[6]~FF" site: eft }
placed { cell: "wsinterface/high_count[7]~FF" site: eft }
placed { cell: "wsinterface/high_count[8]~FF" site: eft }
placed { cell: "wsinterface/high_count[9]~FF" site: eft }
placed { cell: "wsinterface/high_count[10]~FF" site: eft }
placed { cell: "wsinterface/low_count[1]~FF" site: eft }
placed { cell: "wsinterface/low_count[2]~FF" site: eft }
placed { cell: "wsinterface/low_count[3]~FF" site: eft }
placed { cell: "wsinterface/low_count[4]~FF" site: eft }
placed { cell: "wsinterface/low_count[5]~FF" site: eft }
placed { cell: "wsinterface/low_count[6]~FF" site: eft }
placed { cell: "wsinterface/low_count[7]~FF" site: eft }
placed { cell: "wsinterface/low_count[8]~FF" site: eft }
placed { cell: "wsinterface/low_count[9]~FF" site: eft }
placed { cell: "wsinterface/low_count[10]~FF" site: eft }
placed { cell: "wsinterface/data_count[1]~FF" site: eft }
placed { cell: "wsinterface/data_count[2]~FF" site: eft }
placed { cell: "wsinterface/led_counter[1]~FF" site: eft }
placed { cell: "wsinterface/led_counter[2]~FF" site: eft }
placed { cell: "wsinterface/led_counter[3]~FF" site: eft }
placed { cell: "wsinterface/led_counter[4]~FF" site: eft }
placed { cell: "wsinterface/led_counter[5]~FF" site: eft }
placed { cell: "wsinterface/led_counter[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_run_trig~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_stop_trig~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_soft_reset_in~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_resetn_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_resetn~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[64]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[65]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[66]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[67]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[68]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[69]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[70]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[71]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[72]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[73]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[74]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[75]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[76]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[77]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[78]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[79]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[80]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[81]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[82]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[83]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[84]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[85]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[86]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[87]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[88]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[89]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[90]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[91]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[92]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[93]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[94]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[95]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[96]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[97]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[98]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[99]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[100]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[101]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[102]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[103]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[104]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[105]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[106]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[107]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[108]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[109]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[110]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[111]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[112]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[113]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[114]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[115]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[116]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[117]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[118]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[119]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[120]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[121]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[122]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[123]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[124]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[125]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[126]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[127]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[128]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[129]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[130]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[131]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[132]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[133]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[134]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[135]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[136]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[137]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[138]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[139]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[140]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[141]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[142]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[143]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[144]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[145]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[146]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[147]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[148]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[149]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[150]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[151]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[152]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[153]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[154]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[155]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[156]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[157]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[158]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[159]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[160]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[161]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[162]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[163]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[164]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[165]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[166]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[167]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[168]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[169]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[170]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[171]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[172]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[173]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[174]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[175]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[176]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[177]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[178]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[179]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[180]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[181]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[182]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[183]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[184]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[185]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[186]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[187]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[188]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[189]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[190]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[191]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[192]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[193]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[194]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[195]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[196]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[197]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[198]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[199]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[200]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[201]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[202]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[203]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[204]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[205]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[206]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[207]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[208]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[209]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[210]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[211]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[212]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[213]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[214]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[215]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[216]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[217]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[218]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[219]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[220]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[221]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[222]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[223]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[224]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[225]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[226]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[227]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[228]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[229]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[230]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[231]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[232]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[233]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[234]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[235]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[236]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[237]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[238]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[239]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[240]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[241]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[242]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[243]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[244]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[245]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[246]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[247]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[248]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[249]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[250]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[251]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[252]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[253]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[254]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[255]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[53]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[54]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[55]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[56]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[57]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[58]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[59]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[60]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[61]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[62]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[63]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[64]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[65]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[66]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[67]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[68]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[69]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[70]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[71]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[72]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[73]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[74]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[75]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[76]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/tu_trigger~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[51]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[52]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[53]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[54]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[55]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[56]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[57]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[58]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[59]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[60]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[61]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[62]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[63]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[64]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[65]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[66]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[67]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[68]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[69]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[70]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[71]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[72]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[73]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[74]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[75]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[76]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[89]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[90]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[51]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[52]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[53]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[54]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[55]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[56]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[57]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[58]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[59]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[60]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[61]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[62]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[63]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[64]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[65]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[66]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[67]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[68]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[69]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[70]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[71]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[72]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[73]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[74]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[75]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[76]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[89]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[90]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/biu_ready~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[32]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[35]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[38]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[39]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[40]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[41]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[42]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[43]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[44]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[45]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[46]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[47]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[48]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[49]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[50]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[51]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[52]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[53]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[54]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[55]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[56]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[57]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[58]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[59]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[60]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[61]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[62]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[63]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[51]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[52]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[53]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[54]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[55]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[56]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[57]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[58]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[59]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[60]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[61]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[62]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[63]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[64]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[65]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[66]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[67]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[68]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[69]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[70]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[71]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[72]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[73]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[74]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[75]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[76]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[89]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[90]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[91]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_run_trig~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_capture_pattern[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_pattern[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_pattern[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_run_trig_imdt~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_stop_trig~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_capture_pattern[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_num_trigger[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_window_depth[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_soft_reset_in~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/opcode[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/bit_count[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/word_count[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/module_state[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_resetn_p1~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_resetn~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[0].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/cap_fifo_din_cu[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/cap_fifo_din_tu[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/internal_register_select[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_pos[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[8]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[9]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[10]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[11]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[12]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[13]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[14]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[15]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[16]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[17]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[18]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[19]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[20]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[21]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[22]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[23]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[24]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[25]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[26]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[27]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[28]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[29]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[30]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[31]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[32]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[33]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[34]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[35]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[36]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[37]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[38]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[39]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[40]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[41]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[42]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[43]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[44]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[45]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[46]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[47]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[48]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[49]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[50]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[51]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[52]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[53]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[54]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[55]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[56]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[57]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[58]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[59]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[60]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[61]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[62]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[63]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[64]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[65]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[66]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[67]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[68]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[69]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[70]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[71]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[72]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[73]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[74]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[75]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[76]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[77]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[78]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[79]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[80]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[81]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[82]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[83]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[84]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[85]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[86]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[87]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[88]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[89]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[90]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[91]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[92]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[93]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[94]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[95]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[96]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[97]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[98]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[99]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[100]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[101]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[102]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[103]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[104]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[105]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[106]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[107]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[108]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[109]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[110]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[111]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[112]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[113]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[114]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[115]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[116]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[117]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[118]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[119]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[120]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[121]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[122]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[123]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[124]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[125]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[126]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[127]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[128]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[129]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[130]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[131]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[132]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[133]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[134]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[135]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[136]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[137]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[138]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[139]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[140]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[141]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[142]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[143]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[144]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[145]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[146]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[147]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[148]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[149]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[150]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[151]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[152]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[153]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[154]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[155]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[156]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[157]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[158]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[159]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[160]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[161]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[162]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[163]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[164]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[165]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[166]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[167]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[168]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[169]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[170]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[171]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[172]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[173]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[174]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[175]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[176]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[177]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[178]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[179]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[180]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[181]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[182]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[183]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[184]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[185]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[186]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[187]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[188]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[189]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[190]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[191]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[192]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[193]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[194]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[195]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[196]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[197]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[198]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[199]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[200]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[201]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[202]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[203]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[204]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[205]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[206]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[207]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[208]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[209]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[210]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[211]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[212]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[213]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[214]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[215]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[216]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[217]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[218]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[219]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[220]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[221]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[222]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[223]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[224]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[225]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[226]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[227]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[228]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[229]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[230]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[231]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[232]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[233]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[234]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[235]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[236]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[237]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[238]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[239]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[240]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[241]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[242]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[243]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[244]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[245]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[246]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[247]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[248]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[249]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[250]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[251]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[252]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[253]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[254]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_mask[255]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_num_trigger[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_num_trigger[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_num_trigger[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_num_trigger[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_num_trigger[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_num_trigger[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_num_trigger[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_num_trigger[8]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_num_trigger[9]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_num_trigger[10]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_num_trigger[11]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_num_trigger[12]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_num_trigger[13]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_num_trigger[14]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_num_trigger[15]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_num_trigger[16]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_window_depth[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_window_depth[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_window_depth[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_window_depth[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[8]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[9]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[10]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[11]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[12]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[13]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[14]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[15]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[16]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[17]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[18]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[19]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[20]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[21]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[22]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[23]~FF" site: eft }
placed { cell: "edb_top_inst/la1/address_counter[24]~FF" site: eft }
placed { cell: "edb_top_inst/la1/opcode[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/opcode[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/opcode[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/bit_count[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/bit_count[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/bit_count[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/bit_count[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/bit_count[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/word_count[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/word_count[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/word_count[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/word_count[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/word_count[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/word_count[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/word_count[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/word_count[8]~FF" site: eft }
placed { cell: "edb_top_inst/la1/word_count[9]~FF" site: eft }
placed { cell: "edb_top_inst/la1/word_count[10]~FF" site: eft }
placed { cell: "edb_top_inst/la1/word_count[11]~FF" site: eft }
placed { cell: "edb_top_inst/la1/word_count[12]~FF" site: eft }
placed { cell: "edb_top_inst/la1/word_count[13]~FF" site: eft }
placed { cell: "edb_top_inst/la1/word_count[14]~FF" site: eft }
placed { cell: "edb_top_inst/la1/word_count[15]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[8]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[9]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[10]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[11]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[12]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[13]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[14]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[15]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[16]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[17]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[18]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[19]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[20]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[21]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[22]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[23]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[24]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[25]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[26]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[27]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[28]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[29]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[30]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[31]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[32]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[33]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[34]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[35]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[36]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[37]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[38]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[39]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[40]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[41]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[42]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[43]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[44]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[45]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[46]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[47]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[48]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[49]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[50]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[51]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[52]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[53]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[54]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[55]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[56]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[57]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[58]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[59]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[60]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[61]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[62]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_out_shift_reg[63]~FF" site: eft }
placed { cell: "edb_top_inst/la1/module_state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/module_state[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/module_state[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[8]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[9]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[10]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[11]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[12]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[13]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[14]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[15]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[16]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[17]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[18]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[19]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[20]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[21]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[22]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[23]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[24]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[25]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[26]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[27]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[28]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[29]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[30]~FF" site: eft }
placed { cell: "edb_top_inst/la1/crc_data_out[31]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[8]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/tu_trigger~FF" site: eft }
placed { cell: "edb_top_inst/la1/cap_fifo_din_cu[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/cap_fifo_din_cu[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/cap_fifo_din_cu[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/cap_fifo_din_cu[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/cap_fifo_din_cu[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/cap_fifo_din_cu[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/cap_fifo_din_cu[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/cap_fifo_din_cu[8]~FF" site: eft }
placed { cell: "edb_top_inst/la1/cap_fifo_din_tu[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/cap_fifo_din_tu[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/cap_fifo_din_tu[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/cap_fifo_din_tu[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/cap_fifo_din_tu[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/cap_fifo_din_tu[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/cap_fifo_din_tu[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/cap_fifo_din_tu[8]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/run_trig_p2~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/run_trig_imdt_p1~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/run_trig_imdt_p2~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/str_sync~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/str_sync_wbff1~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/str_sync_wbff2~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/str_sync_wbff2q~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync_tff1~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync_tff2~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync_tff2q~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_from_biu[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/curr_state[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/curr_state[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/curr_state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/run_trig_p1~FF" site: eft }
placed { cell: "edb_top_inst/la1/biu_ready~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[15]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[16]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[17]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[18]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[19]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[20]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[21]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[22]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[23]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[24]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_from_biu[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_from_biu[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_from_biu[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_from_biu[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_from_biu[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_from_biu[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_from_biu[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_from_biu[8]~FF" site: eft }
placed { cell: "edb_top_inst/la1/data_from_biu[9]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_sample_cnt[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/push_p2~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/pop_p2~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[8]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[9]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_sample_cnt[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_sample_cnt[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_sample_cnt[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_sample_cnt[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_sample_cnt[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_sample_cnt[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_sample_cnt[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_sample_cnt[8]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_sample_cnt[9]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_sample_cnt[10]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[8]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[9]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/counter[10]~FF" site: eft }
placed { cell: "edb_top_inst/la1/internal_register_select[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/internal_register_select[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/internal_register_select[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/internal_register_select[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/internal_register_select[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/internal_register_select[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/internal_register_select[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/internal_register_select[8]~FF" site: eft }
placed { cell: "edb_top_inst/la1/internal_register_select[9]~FF" site: eft }
placed { cell: "edb_top_inst/la1/internal_register_select[10]~FF" site: eft }
placed { cell: "edb_top_inst/la1/internal_register_select[11]~FF" site: eft }
placed { cell: "edb_top_inst/la1/internal_register_select[12]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_pos[1]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_pos[2]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_pos[3]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_pos[4]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_pos[5]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_pos[6]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_pos[7]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_pos[8]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_pos[9]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_pos[10]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_pos[11]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_pos[12]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_pos[13]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_pos[14]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_pos[15]~FF" site: eft }
placed { cell: "edb_top_inst/la1/la_trig_pos[16]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[0]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[1]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[2]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[3]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[4]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[5]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[6]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[7]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[8]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[9]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[10]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[11]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[12]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[13]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[14]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[15]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[16]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[17]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[18]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[19]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[20]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[21]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[22]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[23]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[24]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[25]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[26]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[27]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[28]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[29]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[30]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[31]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[32]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[33]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[34]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[35]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[36]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[37]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[38]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[39]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[40]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[41]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[42]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[43]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[44]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[45]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[46]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[47]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[48]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[49]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[50]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[51]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[52]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[53]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[54]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[55]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[56]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[57]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[58]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[59]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[60]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[61]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[62]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[63]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[64]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[65]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[66]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[67]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[68]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[69]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[70]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[71]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[72]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[73]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[74]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[75]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[76]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[77]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[78]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[79]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[80]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[81]~FF" site: eft }
placed { cell: "clk" site: io }
placed { cell: "i_rx_serial" site: io }
placed { cell: "data" site: io }
placed { cell: "led" site: io }
placed { cell: "jtag_inst1_CAPTURE" site: io }
placed { cell: "jtag_inst1_RESET" site: io }
placed { cell: "jtag_inst1_SEL" site: io }
placed { cell: "jtag_inst1_SHIFT" site: io }
placed { cell: "jtag_inst1_TCK" site: io }
placed { cell: "jtag_inst1_TDI" site: io }
placed { cell: "jtag_inst1_UPDATE" site: io }
placed { cell: "jtag_inst1_TDO" site: io }
placed { cell: "GND" site: eft }
placed { cell: "LUT__15181" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/add_74/i1" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/add_76/i1" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" site: eft }
placed { cell: "edb_top_inst/LUT__8028" site: efl }
placed { cell: "edb_top_inst/LUT__8029" site: eft }
placed { cell: "edb_top_inst/LUT__8030" site: efl }
placed { cell: "edb_top_inst/LUT__8031" site: efl }
placed { cell: "edb_top_inst/LUT__8032" site: efl }
placed { cell: "edb_top_inst/LUT__8033" site: eft }
placed { cell: "edb_top_inst/LUT__8034" site: efl }
placed { cell: "edb_top_inst/LUT__8035" site: eft }
placed { cell: "edb_top_inst/LUT__8036" site: efl }
placed { cell: "edb_top_inst/LUT__8037" site: eft }
placed { cell: "edb_top_inst/LUT__8038" site: eft }
placed { cell: "edb_top_inst/LUT__8039" site: efl }
placed { cell: "edb_top_inst/LUT__8040" site: efl }
placed { cell: "edb_top_inst/LUT__8041" site: efl }
placed { cell: "edb_top_inst/LUT__8042" site: efl }
placed { cell: "edb_top_inst/LUT__8043" site: efl }
placed { cell: "edb_top_inst/LUT__8044" site: eft }
placed { cell: "edb_top_inst/LUT__8045" site: eft }
placed { cell: "edb_top_inst/LUT__8046" site: efl }
placed { cell: "edb_top_inst/LUT__8047" site: efl }
placed { cell: "edb_top_inst/LUT__8048" site: efl }
placed { cell: "edb_top_inst/LUT__8049" site: efl }
placed { cell: "edb_top_inst/LUT__8050" site: efl }
placed { cell: "edb_top_inst/LUT__8051" site: eft }
placed { cell: "edb_top_inst/LUT__8052" site: eft }
placed { cell: "edb_top_inst/LUT__8053" site: eft }
placed { cell: "edb_top_inst/LUT__8054" site: eft }
placed { cell: "edb_top_inst/LUT__8055" site: efl }
placed { cell: "edb_top_inst/LUT__8056" site: efl }
placed { cell: "edb_top_inst/LUT__8057" site: efl }
placed { cell: "edb_top_inst/LUT__8058" site: efl }
placed { cell: "edb_top_inst/LUT__8059" site: efl }
placed { cell: "edb_top_inst/LUT__8060" site: eft }
placed { cell: "edb_top_inst/LUT__8061" site: eft }
placed { cell: "edb_top_inst/LUT__8062" site: efl }
placed { cell: "edb_top_inst/LUT__8063" site: eft }
placed { cell: "edb_top_inst/LUT__8064" site: eft }
placed { cell: "edb_top_inst/LUT__8065" site: eft }
placed { cell: "edb_top_inst/LUT__8066" site: eft }
placed { cell: "edb_top_inst/LUT__8067" site: eft }
placed { cell: "edb_top_inst/LUT__8068" site: efl }
placed { cell: "edb_top_inst/LUT__8069" site: eft }
placed { cell: "edb_top_inst/LUT__8070" site: eft }
placed { cell: "edb_top_inst/LUT__8071" site: efl }
placed { cell: "edb_top_inst/LUT__8072" site: efl }
placed { cell: "edb_top_inst/LUT__8073" site: efl }
placed { cell: "edb_top_inst/LUT__8074" site: efl }
placed { cell: "edb_top_inst/LUT__8075" site: eft }
placed { cell: "edb_top_inst/LUT__8076" site: efl }
placed { cell: "edb_top_inst/LUT__8077" site: eft }
placed { cell: "edb_top_inst/LUT__8078" site: eft }
placed { cell: "edb_top_inst/LUT__8079" site: efl }
placed { cell: "edb_top_inst/LUT__8080" site: efl }
placed { cell: "edb_top_inst/LUT__8081" site: efl }
placed { cell: "edb_top_inst/LUT__8082" site: efl }
placed { cell: "edb_top_inst/LUT__8083" site: eft }
placed { cell: "edb_top_inst/LUT__8084" site: eft }
placed { cell: "edb_top_inst/LUT__8085" site: efl }
placed { cell: "edb_top_inst/LUT__8086" site: efl }
placed { cell: "edb_top_inst/LUT__8087" site: efl }
placed { cell: "edb_top_inst/LUT__8088" site: efl }
placed { cell: "edb_top_inst/LUT__8089" site: efl }
placed { cell: "edb_top_inst/LUT__8090" site: efl }
placed { cell: "edb_top_inst/LUT__8091" site: efl }
placed { cell: "edb_top_inst/LUT__8092" site: efl }
placed { cell: "edb_top_inst/LUT__8093" site: efl }
placed { cell: "edb_top_inst/LUT__8094" site: efl }
placed { cell: "edb_top_inst/LUT__8095" site: efl }
placed { cell: "edb_top_inst/LUT__8096" site: efl }
placed { cell: "edb_top_inst/LUT__8097" site: efl }
placed { cell: "edb_top_inst/LUT__8098" site: efl }
placed { cell: "edb_top_inst/LUT__8099" site: efl }
placed { cell: "edb_top_inst/LUT__8100" site: efl }
placed { cell: "edb_top_inst/LUT__8101" site: efl }
placed { cell: "edb_top_inst/LUT__8102" site: efl }
placed { cell: "edb_top_inst/LUT__8103" site: efl }
placed { cell: "edb_top_inst/LUT__8104" site: efl }
placed { cell: "edb_top_inst/LUT__8105" site: efl }
placed { cell: "edb_top_inst/LUT__8106" site: efl }
placed { cell: "edb_top_inst/LUT__8107" site: efl }
placed { cell: "edb_top_inst/LUT__8108" site: efl }
placed { cell: "edb_top_inst/LUT__8109" site: eft }
placed { cell: "edb_top_inst/LUT__8110" site: efl }
placed { cell: "edb_top_inst/LUT__8111" site: eft }
placed { cell: "edb_top_inst/LUT__8112" site: eft }
placed { cell: "edb_top_inst/LUT__8113" site: efl }
placed { cell: "edb_top_inst/LUT__8114" site: efl }
placed { cell: "edb_top_inst/LUT__8115" site: efl }
placed { cell: "edb_top_inst/LUT__8116" site: eft }
placed { cell: "edb_top_inst/LUT__8117" site: efl }
placed { cell: "edb_top_inst/LUT__8118" site: efl }
placed { cell: "edb_top_inst/LUT__8119" site: efl }
placed { cell: "edb_top_inst/LUT__8120" site: eft }
placed { cell: "edb_top_inst/LUT__8121" site: efl }
placed { cell: "edb_top_inst/LUT__8122" site: efl }
placed { cell: "edb_top_inst/LUT__8123" site: efl }
placed { cell: "edb_top_inst/LUT__8124" site: efl }
placed { cell: "edb_top_inst/LUT__8125" site: efl }
placed { cell: "edb_top_inst/LUT__8126" site: efl }
placed { cell: "edb_top_inst/LUT__8128" site: eft }
placed { cell: "edb_top_inst/LUT__8129" site: efl }
placed { cell: "edb_top_inst/LUT__8130" site: efl }
placed { cell: "edb_top_inst/LUT__8131" site: efl }
placed { cell: "edb_top_inst/LUT__8132" site: efl }
placed { cell: "edb_top_inst/LUT__8133" site: efl }
placed { cell: "edb_top_inst/LUT__8134" site: efl }
placed { cell: "edb_top_inst/LUT__8135" site: efl }
placed { cell: "edb_top_inst/LUT__8136" site: efl }
placed { cell: "edb_top_inst/LUT__8137" site: eft }
placed { cell: "edb_top_inst/LUT__8138" site: eft }
placed { cell: "edb_top_inst/LUT__8139" site: efl }
placed { cell: "edb_top_inst/LUT__8140" site: efl }
placed { cell: "edb_top_inst/LUT__8141" site: efl }
placed { cell: "edb_top_inst/LUT__8142" site: efl }
placed { cell: "edb_top_inst/LUT__8143" site: eft }
placed { cell: "edb_top_inst/LUT__8146" site: eft }
placed { cell: "edb_top_inst/LUT__8147" site: eft }
placed { cell: "edb_top_inst/LUT__8148" site: efl }
placed { cell: "edb_top_inst/LUT__8150" site: efl }
placed { cell: "edb_top_inst/LUT__8151" site: efl }
placed { cell: "edb_top_inst/LUT__8152" site: efl }
placed { cell: "edb_top_inst/LUT__8153" site: efl }
placed { cell: "edb_top_inst/LUT__8154" site: efl }
placed { cell: "edb_top_inst/LUT__8156" site: eft }
placed { cell: "edb_top_inst/LUT__8157" site: eft }
placed { cell: "edb_top_inst/LUT__8158" site: efl }
placed { cell: "edb_top_inst/LUT__8159" site: efl }
placed { cell: "edb_top_inst/LUT__8160" site: efl }
placed { cell: "edb_top_inst/LUT__8161" site: eft }
placed { cell: "edb_top_inst/LUT__8162" site: efl }
placed { cell: "edb_top_inst/LUT__8163" site: efl }
placed { cell: "edb_top_inst/LUT__8164" site: eft }
placed { cell: "edb_top_inst/LUT__8165" site: eft }
placed { cell: "edb_top_inst/LUT__8166" site: eft }
placed { cell: "edb_top_inst/LUT__8167" site: eft }
placed { cell: "edb_top_inst/LUT__8168" site: eft }
placed { cell: "edb_top_inst/LUT__8169" site: eft }
placed { cell: "edb_top_inst/LUT__8170" site: eft }
placed { cell: "edb_top_inst/LUT__8171" site: eft }
placed { cell: "edb_top_inst/LUT__8172" site: eft }
placed { cell: "edb_top_inst/LUT__8173" site: eft }
placed { cell: "edb_top_inst/LUT__8174" site: efl }
placed { cell: "edb_top_inst/LUT__8175" site: eft }
placed { cell: "edb_top_inst/LUT__8176" site: eft }
placed { cell: "edb_top_inst/LUT__8177" site: eft }
placed { cell: "edb_top_inst/LUT__8178" site: efl }
placed { cell: "edb_top_inst/LUT__8179" site: efl }
placed { cell: "edb_top_inst/LUT__8180" site: eft }
placed { cell: "edb_top_inst/LUT__8181" site: eft }
placed { cell: "edb_top_inst/LUT__8182" site: efl }
placed { cell: "edb_top_inst/LUT__8184" site: eft }
placed { cell: "edb_top_inst/LUT__8185" site: efl }
placed { cell: "edb_top_inst/LUT__8186" site: eft }
placed { cell: "edb_top_inst/LUT__8188" site: eft }
placed { cell: "edb_top_inst/LUT__8189" site: efl }
placed { cell: "edb_top_inst/LUT__8190" site: efl }
placed { cell: "edb_top_inst/LUT__8191" site: eft }
placed { cell: "edb_top_inst/LUT__8193" site: eft }
placed { cell: "edb_top_inst/LUT__8194" site: eft }
placed { cell: "edb_top_inst/LUT__8195" site: eft }
placed { cell: "edb_top_inst/LUT__8196" site: eft }
placed { cell: "edb_top_inst/LUT__8197" site: eft }
placed { cell: "edb_top_inst/LUT__8198" site: eft }
placed { cell: "edb_top_inst/LUT__8199" site: eft }
placed { cell: "edb_top_inst/LUT__8200" site: efl }
placed { cell: "edb_top_inst/LUT__8201" site: efl }
placed { cell: "edb_top_inst/LUT__8202" site: efl }
placed { cell: "edb_top_inst/LUT__8203" site: eft }
placed { cell: "edb_top_inst/LUT__8204" site: efl }
placed { cell: "edb_top_inst/LUT__8205" site: efl }
placed { cell: "edb_top_inst/LUT__8206" site: efl }
placed { cell: "edb_top_inst/LUT__8207" site: eft }
placed { cell: "edb_top_inst/LUT__8208" site: eft }
placed { cell: "edb_top_inst/LUT__8209" site: eft }
placed { cell: "edb_top_inst/LUT__8210" site: efl }
placed { cell: "edb_top_inst/LUT__8211" site: efl }
placed { cell: "edb_top_inst/LUT__8212" site: efl }
placed { cell: "edb_top_inst/LUT__8213" site: efl }
placed { cell: "edb_top_inst/LUT__8214" site: efl }
placed { cell: "edb_top_inst/LUT__8215" site: eft }
placed { cell: "edb_top_inst/LUT__8216" site: eft }
placed { cell: "edb_top_inst/LUT__8217" site: efl }
placed { cell: "edb_top_inst/LUT__8219" site: efl }
placed { cell: "edb_top_inst/LUT__8220" site: eft }
placed { cell: "edb_top_inst/LUT__8221" site: efl }
placed { cell: "edb_top_inst/LUT__8222" site: eft }
placed { cell: "edb_top_inst/LUT__8223" site: efl }
placed { cell: "edb_top_inst/LUT__8224" site: efl }
placed { cell: "edb_top_inst/LUT__8225" site: efl }
placed { cell: "edb_top_inst/LUT__8226" site: eft }
placed { cell: "edb_top_inst/LUT__8227" site: eft }
placed { cell: "edb_top_inst/LUT__8228" site: efl }
placed { cell: "edb_top_inst/LUT__8229" site: eft }
placed { cell: "edb_top_inst/LUT__8230" site: eft }
placed { cell: "edb_top_inst/LUT__8231" site: eft }
placed { cell: "edb_top_inst/LUT__8232" site: efl }
placed { cell: "edb_top_inst/LUT__8233" site: efl }
placed { cell: "edb_top_inst/LUT__8234" site: efl }
placed { cell: "edb_top_inst/LUT__8235" site: efl }
placed { cell: "edb_top_inst/LUT__8236" site: efl }
placed { cell: "edb_top_inst/LUT__8237" site: efl }
placed { cell: "edb_top_inst/LUT__8238" site: efl }
placed { cell: "edb_top_inst/LUT__8239" site: efl }
placed { cell: "edb_top_inst/LUT__8240" site: eft }
placed { cell: "edb_top_inst/LUT__8241" site: eft }
placed { cell: "edb_top_inst/LUT__8242" site: eft }
placed { cell: "edb_top_inst/LUT__8243" site: eft }
placed { cell: "edb_top_inst/LUT__8244" site: efl }
placed { cell: "edb_top_inst/LUT__8245" site: efl }
placed { cell: "edb_top_inst/LUT__8246" site: efl }
placed { cell: "edb_top_inst/LUT__8247" site: eft }
placed { cell: "edb_top_inst/LUT__8248" site: eft }
placed { cell: "edb_top_inst/LUT__8249" site: efl }
placed { cell: "edb_top_inst/LUT__8250" site: efl }
placed { cell: "edb_top_inst/LUT__8251" site: efl }
placed { cell: "edb_top_inst/LUT__8252" site: eft }
placed { cell: "edb_top_inst/LUT__8253" site: eft }
placed { cell: "edb_top_inst/LUT__8254" site: eft }
placed { cell: "edb_top_inst/LUT__8255" site: efl }
placed { cell: "edb_top_inst/LUT__8256" site: efl }
placed { cell: "edb_top_inst/LUT__8257" site: efl }
placed { cell: "edb_top_inst/LUT__8258" site: efl }
placed { cell: "edb_top_inst/LUT__8273" site: eft }
placed { cell: "edb_top_inst/LUT__8275" site: efl }
placed { cell: "edb_top_inst/LUT__8277" site: eft }
placed { cell: "edb_top_inst/LUT__8279" site: eft }
placed { cell: "edb_top_inst/LUT__8281" site: efl }
placed { cell: "edb_top_inst/LUT__8283" site: eft }
placed { cell: "edb_top_inst/LUT__8285" site: efl }
placed { cell: "edb_top_inst/LUT__8287" site: eft }
placed { cell: "edb_top_inst/LUT__8289" site: eft }
placed { cell: "edb_top_inst/LUT__8291" site: efl }
placed { cell: "edb_top_inst/LUT__8314" site: eft }
placed { cell: "edb_top_inst/LUT__8316" site: efl }
placed { cell: "edb_top_inst/LUT__8318" site: efl }
placed { cell: "edb_top_inst/LUT__8321" site: efl }
placed { cell: "edb_top_inst/LUT__8323" site: efl }
placed { cell: "edb_top_inst/LUT__8325" site: efl }
placed { cell: "edb_top_inst/LUT__8327" site: eft }
placed { cell: "edb_top_inst/LUT__8329" site: efl }
placed { cell: "edb_top_inst/LUT__8331" site: efl }
placed { cell: "edb_top_inst/LUT__8333" site: efl }
placed { cell: "edb_top_inst/LUT__8335" site: eft }
placed { cell: "edb_top_inst/LUT__8337" site: eft }
placed { cell: "edb_top_inst/LUT__8339" site: eft }
placed { cell: "edb_top_inst/LUT__8340" site: efl }
placed { cell: "edb_top_inst/LUT__8341" site: eft }
placed { cell: "edb_top_inst/LUT__8342" site: eft }
placed { cell: "edb_top_inst/LUT__8343" site: eft }
placed { cell: "edb_top_inst/LUT__8344" site: eft }
placed { cell: "edb_top_inst/LUT__8345" site: eft }
placed { cell: "edb_top_inst/LUT__8346" site: eft }
placed { cell: "edb_top_inst/LUT__8347" site: eft }
placed { cell: "edb_top_inst/LUT__8348" site: eft }
placed { cell: "edb_top_inst/LUT__8350" site: eft }
placed { cell: "edb_top_inst/LUT__8351" site: eft }
placed { cell: "edb_top_inst/LUT__8352" site: efl }
placed { cell: "edb_top_inst/LUT__8353" site: efl }
placed { cell: "edb_top_inst/LUT__8354" site: efl }
placed { cell: "edb_top_inst/LUT__8355" site: efl }
placed { cell: "edb_top_inst/LUT__8356" site: eft }
placed { cell: "edb_top_inst/LUT__8357" site: efl }
placed { cell: "edb_top_inst/LUT__8358" site: eft }
placed { cell: "edb_top_inst/LUT__8359" site: efl }
placed { cell: "edb_top_inst/LUT__8360" site: efl }
placed { cell: "edb_top_inst/LUT__8362" site: efl }
placed { cell: "edb_top_inst/LUT__8363" site: efl }
placed { cell: "edb_top_inst/LUT__8364" site: efl }
placed { cell: "edb_top_inst/LUT__8365" site: eft }
placed { cell: "edb_top_inst/LUT__8366" site: eft }
placed { cell: "edb_top_inst/LUT__8367" site: eft }
placed { cell: "edb_top_inst/LUT__8369" site: eft }
placed { cell: "edb_top_inst/LUT__8370" site: eft }
placed { cell: "edb_top_inst/LUT__8371" site: eft }
placed { cell: "edb_top_inst/LUT__8372" site: eft }
placed { cell: "edb_top_inst/LUT__8373" site: eft }
placed { cell: "edb_top_inst/LUT__8375" site: efl }
placed { cell: "edb_top_inst/LUT__8376" site: efl }
placed { cell: "edb_top_inst/LUT__8377" site: efl }
placed { cell: "edb_top_inst/LUT__8378" site: eft }
placed { cell: "edb_top_inst/LUT__8380" site: eft }
placed { cell: "edb_top_inst/LUT__8381" site: efl }
placed { cell: "edb_top_inst/LUT__8382" site: eft }
placed { cell: "edb_top_inst/LUT__8383" site: eft }
placed { cell: "edb_top_inst/LUT__8385" site: eft }
placed { cell: "edb_top_inst/LUT__8386" site: efl }
placed { cell: "edb_top_inst/LUT__8387" site: eft }
placed { cell: "edb_top_inst/LUT__8388" site: eft }
placed { cell: "edb_top_inst/LUT__8389" site: eft }
placed { cell: "edb_top_inst/LUT__8391" site: eft }
placed { cell: "edb_top_inst/LUT__8392" site: eft }
placed { cell: "edb_top_inst/LUT__8393" site: eft }
placed { cell: "edb_top_inst/LUT__8394" site: efl }
placed { cell: "edb_top_inst/LUT__8395" site: efl }
placed { cell: "edb_top_inst/LUT__8397" site: eft }
placed { cell: "edb_top_inst/LUT__8398" site: efl }
placed { cell: "edb_top_inst/LUT__8399" site: efl }
placed { cell: "edb_top_inst/LUT__8400" site: efl }
placed { cell: "edb_top_inst/LUT__8401" site: eft }
placed { cell: "edb_top_inst/LUT__8403" site: eft }
placed { cell: "edb_top_inst/LUT__8404" site: efl }
placed { cell: "edb_top_inst/LUT__8405" site: efl }
placed { cell: "edb_top_inst/LUT__8406" site: efl }
placed { cell: "edb_top_inst/LUT__8407" site: eft }
placed { cell: "edb_top_inst/LUT__8409" site: efl }
placed { cell: "edb_top_inst/LUT__8410" site: efl }
placed { cell: "edb_top_inst/LUT__8411" site: eft }
placed { cell: "edb_top_inst/LUT__8412" site: eft }
placed { cell: "edb_top_inst/LUT__8413" site: eft }
placed { cell: "edb_top_inst/LUT__8415" site: eft }
placed { cell: "edb_top_inst/LUT__8416" site: eft }
placed { cell: "edb_top_inst/LUT__8417" site: efl }
placed { cell: "edb_top_inst/LUT__8418" site: eft }
placed { cell: "edb_top_inst/LUT__8419" site: eft }
placed { cell: "edb_top_inst/LUT__8421" site: eft }
placed { cell: "edb_top_inst/LUT__8422" site: efl }
placed { cell: "edb_top_inst/LUT__8423" site: efl }
placed { cell: "edb_top_inst/LUT__8424" site: efl }
placed { cell: "edb_top_inst/LUT__8425" site: efl }
placed { cell: "edb_top_inst/LUT__8427" site: efl }
placed { cell: "edb_top_inst/LUT__8428" site: efl }
placed { cell: "edb_top_inst/LUT__8429" site: efl }
placed { cell: "edb_top_inst/LUT__8430" site: efl }
placed { cell: "edb_top_inst/LUT__8432" site: eft }
placed { cell: "edb_top_inst/LUT__8433" site: eft }
placed { cell: "edb_top_inst/LUT__8434" site: eft }
placed { cell: "edb_top_inst/LUT__8436" site: efl }
placed { cell: "edb_top_inst/LUT__8437" site: eft }
placed { cell: "edb_top_inst/LUT__8438" site: eft }
placed { cell: "edb_top_inst/LUT__8440" site: efl }
placed { cell: "edb_top_inst/LUT__8441" site: efl }
placed { cell: "edb_top_inst/LUT__8442" site: efl }
placed { cell: "edb_top_inst/LUT__8443" site: efl }
placed { cell: "edb_top_inst/LUT__8445" site: efl }
placed { cell: "edb_top_inst/LUT__8446" site: efl }
placed { cell: "edb_top_inst/LUT__8447" site: eft }
placed { cell: "edb_top_inst/LUT__8448" site: eft }
placed { cell: "edb_top_inst/LUT__8450" site: efl }
placed { cell: "edb_top_inst/LUT__8451" site: efl }
placed { cell: "edb_top_inst/LUT__8452" site: efl }
placed { cell: "edb_top_inst/LUT__8453" site: efl }
placed { cell: "edb_top_inst/LUT__8455" site: eft }
placed { cell: "edb_top_inst/LUT__8456" site: efl }
placed { cell: "edb_top_inst/LUT__8457" site: eft }
placed { cell: "edb_top_inst/LUT__8458" site: eft }
placed { cell: "edb_top_inst/LUT__8459" site: eft }
placed { cell: "edb_top_inst/LUT__8461" site: eft }
placed { cell: "edb_top_inst/LUT__8462" site: efl }
placed { cell: "edb_top_inst/LUT__8463" site: efl }
placed { cell: "edb_top_inst/LUT__8464" site: eft }
placed { cell: "edb_top_inst/LUT__8465" site: eft }
placed { cell: "edb_top_inst/LUT__8467" site: eft }
placed { cell: "edb_top_inst/LUT__8468" site: efl }
placed { cell: "edb_top_inst/LUT__8469" site: efl }
placed { cell: "edb_top_inst/LUT__8470" site: eft }
placed { cell: "edb_top_inst/LUT__8472" site: efl }
placed { cell: "edb_top_inst/LUT__8473" site: efl }
placed { cell: "edb_top_inst/LUT__8474" site: eft }
placed { cell: "edb_top_inst/LUT__8475" site: eft }
placed { cell: "edb_top_inst/LUT__8476" site: efl }
placed { cell: "edb_top_inst/LUT__8478" site: efl }
placed { cell: "edb_top_inst/LUT__8479" site: eft }
placed { cell: "edb_top_inst/LUT__8480" site: efl }
placed { cell: "edb_top_inst/LUT__8481" site: efl }
placed { cell: "edb_top_inst/LUT__8482" site: efl }
placed { cell: "edb_top_inst/LUT__8484" site: efl }
placed { cell: "edb_top_inst/LUT__8485" site: eft }
placed { cell: "edb_top_inst/LUT__8486" site: eft }
placed { cell: "edb_top_inst/LUT__8487" site: efl }
placed { cell: "edb_top_inst/LUT__8488" site: eft }
placed { cell: "edb_top_inst/LUT__8490" site: efl }
placed { cell: "edb_top_inst/LUT__8491" site: efl }
placed { cell: "edb_top_inst/LUT__8492" site: efl }
placed { cell: "edb_top_inst/LUT__8493" site: efl }
placed { cell: "edb_top_inst/LUT__8494" site: efl }
placed { cell: "edb_top_inst/LUT__8496" site: efl }
placed { cell: "edb_top_inst/LUT__8497" site: efl }
placed { cell: "edb_top_inst/LUT__8498" site: eft }
placed { cell: "edb_top_inst/LUT__8499" site: eft }
placed { cell: "edb_top_inst/LUT__8500" site: efl }
placed { cell: "edb_top_inst/LUT__8502" site: eft }
placed { cell: "edb_top_inst/LUT__8503" site: efl }
placed { cell: "edb_top_inst/LUT__8504" site: eft }
placed { cell: "edb_top_inst/LUT__8505" site: eft }
placed { cell: "edb_top_inst/LUT__8506" site: eft }
placed { cell: "edb_top_inst/LUT__8508" site: eft }
placed { cell: "edb_top_inst/LUT__8509" site: eft }
placed { cell: "edb_top_inst/LUT__8510" site: eft }
placed { cell: "edb_top_inst/LUT__8511" site: eft }
placed { cell: "edb_top_inst/LUT__8513" site: eft }
placed { cell: "edb_top_inst/LUT__8514" site: efl }
placed { cell: "edb_top_inst/LUT__8515" site: eft }
placed { cell: "edb_top_inst/LUT__8516" site: eft }
placed { cell: "edb_top_inst/LUT__8517" site: eft }
placed { cell: "edb_top_inst/LUT__8519" site: eft }
placed { cell: "edb_top_inst/LUT__8520" site: efl }
placed { cell: "edb_top_inst/LUT__8521" site: efl }
placed { cell: "edb_top_inst/LUT__8522" site: eft }
placed { cell: "edb_top_inst/LUT__8524" site: efl }
placed { cell: "edb_top_inst/LUT__8525" site: efl }
placed { cell: "edb_top_inst/LUT__8526" site: efl }
placed { cell: "edb_top_inst/LUT__8527" site: efl }
placed { cell: "edb_top_inst/LUT__8528" site: eft }
placed { cell: "edb_top_inst/LUT__8530" site: efl }
placed { cell: "edb_top_inst/LUT__8531" site: eft }
placed { cell: "edb_top_inst/LUT__8532" site: eft }
placed { cell: "edb_top_inst/LUT__8533" site: eft }
placed { cell: "edb_top_inst/LUT__8534" site: eft }
placed { cell: "edb_top_inst/LUT__8536" site: eft }
placed { cell: "edb_top_inst/LUT__8537" site: eft }
placed { cell: "edb_top_inst/LUT__8538" site: eft }
placed { cell: "edb_top_inst/LUT__8539" site: eft }
placed { cell: "edb_top_inst/LUT__8540" site: eft }
placed { cell: "edb_top_inst/LUT__8542" site: eft }
placed { cell: "edb_top_inst/LUT__8543" site: efl }
placed { cell: "edb_top_inst/LUT__8544" site: efl }
placed { cell: "edb_top_inst/LUT__8545" site: efl }
placed { cell: "edb_top_inst/LUT__8546" site: eft }
placed { cell: "edb_top_inst/LUT__8548" site: eft }
placed { cell: "edb_top_inst/LUT__8549" site: efl }
placed { cell: "edb_top_inst/LUT__8550" site: eft }
placed { cell: "edb_top_inst/LUT__8551" site: eft }
placed { cell: "edb_top_inst/LUT__8552" site: eft }
placed { cell: "edb_top_inst/LUT__8554" site: efl }
placed { cell: "edb_top_inst/LUT__8555" site: efl }
placed { cell: "edb_top_inst/LUT__8556" site: efl }
placed { cell: "edb_top_inst/LUT__8557" site: efl }
placed { cell: "edb_top_inst/LUT__8558" site: efl }
placed { cell: "edb_top_inst/LUT__8560" site: efl }
placed { cell: "edb_top_inst/LUT__8561" site: efl }
placed { cell: "edb_top_inst/LUT__8562" site: efl }
placed { cell: "edb_top_inst/LUT__8563" site: efl }
placed { cell: "edb_top_inst/LUT__8564" site: efl }
placed { cell: "edb_top_inst/LUT__8566" site: eft }
placed { cell: "edb_top_inst/LUT__8567" site: efl }
placed { cell: "edb_top_inst/LUT__8568" site: efl }
placed { cell: "edb_top_inst/LUT__8569" site: eft }
placed { cell: "edb_top_inst/LUT__8571" site: eft }
placed { cell: "edb_top_inst/LUT__8572" site: efl }
placed { cell: "edb_top_inst/LUT__8573" site: efl }
placed { cell: "edb_top_inst/LUT__8574" site: eft }
placed { cell: "edb_top_inst/LUT__8575" site: efl }
placed { cell: "edb_top_inst/LUT__8577" site: efl }
placed { cell: "edb_top_inst/LUT__8578" site: eft }
placed { cell: "edb_top_inst/LUT__8579" site: efl }
placed { cell: "edb_top_inst/LUT__8580" site: efl }
placed { cell: "edb_top_inst/LUT__8581" site: efl }
placed { cell: "edb_top_inst/LUT__8583" site: efl }
placed { cell: "edb_top_inst/LUT__8584" site: efl }
placed { cell: "edb_top_inst/LUT__8585" site: efl }
placed { cell: "edb_top_inst/LUT__8586" site: efl }
placed { cell: "edb_top_inst/LUT__8587" site: efl }
placed { cell: "edb_top_inst/LUT__8589" site: eft }
placed { cell: "edb_top_inst/LUT__8590" site: eft }
placed { cell: "edb_top_inst/LUT__8591" site: efl }
placed { cell: "edb_top_inst/LUT__8592" site: eft }
placed { cell: "edb_top_inst/LUT__8593" site: efl }
placed { cell: "edb_top_inst/LUT__8595" site: efl }
placed { cell: "edb_top_inst/LUT__8596" site: efl }
placed { cell: "edb_top_inst/LUT__8597" site: eft }
placed { cell: "edb_top_inst/LUT__8598" site: eft }
placed { cell: "edb_top_inst/LUT__8600" site: efl }
placed { cell: "edb_top_inst/LUT__8601" site: eft }
placed { cell: "edb_top_inst/LUT__8602" site: efl }
placed { cell: "edb_top_inst/LUT__8603" site: efl }
placed { cell: "edb_top_inst/LUT__8605" site: efl }
placed { cell: "edb_top_inst/LUT__8606" site: efl }
placed { cell: "edb_top_inst/LUT__8607" site: efl }
placed { cell: "edb_top_inst/LUT__8608" site: efl }
placed { cell: "edb_top_inst/LUT__8610" site: efl }
placed { cell: "edb_top_inst/LUT__8611" site: eft }
placed { cell: "edb_top_inst/LUT__8612" site: efl }
placed { cell: "edb_top_inst/LUT__8613" site: efl }
placed { cell: "edb_top_inst/LUT__8614" site: eft }
placed { cell: "edb_top_inst/LUT__8616" site: efl }
placed { cell: "edb_top_inst/LUT__8617" site: eft }
placed { cell: "edb_top_inst/LUT__8618" site: efl }
placed { cell: "edb_top_inst/LUT__8620" site: eft }
placed { cell: "edb_top_inst/LUT__8621" site: eft }
placed { cell: "edb_top_inst/LUT__8622" site: efl }
placed { cell: "edb_top_inst/LUT__8623" site: efl }
placed { cell: "edb_top_inst/LUT__8625" site: efl }
placed { cell: "edb_top_inst/LUT__8626" site: efl }
placed { cell: "edb_top_inst/LUT__8627" site: eft }
placed { cell: "edb_top_inst/LUT__8629" site: efl }
placed { cell: "edb_top_inst/LUT__8630" site: eft }
placed { cell: "edb_top_inst/LUT__8631" site: eft }
placed { cell: "edb_top_inst/LUT__8632" site: eft }
placed { cell: "edb_top_inst/LUT__8634" site: efl }
placed { cell: "edb_top_inst/LUT__8635" site: efl }
placed { cell: "edb_top_inst/LUT__8636" site: efl }
placed { cell: "edb_top_inst/LUT__8637" site: efl }
placed { cell: "edb_top_inst/LUT__8639" site: efl }
placed { cell: "edb_top_inst/LUT__8640" site: efl }
placed { cell: "edb_top_inst/LUT__8641" site: efl }
placed { cell: "edb_top_inst/LUT__8642" site: efl }
placed { cell: "edb_top_inst/LUT__8644" site: efl }
placed { cell: "edb_top_inst/LUT__8645" site: eft }
placed { cell: "edb_top_inst/LUT__8646" site: efl }
placed { cell: "edb_top_inst/LUT__8648" site: efl }
placed { cell: "edb_top_inst/LUT__8649" site: efl }
placed { cell: "edb_top_inst/LUT__8650" site: efl }
placed { cell: "edb_top_inst/LUT__8651" site: efl }
placed { cell: "edb_top_inst/LUT__8653" site: efl }
placed { cell: "edb_top_inst/LUT__8654" site: efl }
placed { cell: "edb_top_inst/LUT__8655" site: efl }
placed { cell: "edb_top_inst/LUT__8657" site: efl }
placed { cell: "edb_top_inst/LUT__8658" site: efl }
placed { cell: "edb_top_inst/LUT__8659" site: eft }
placed { cell: "edb_top_inst/LUT__8660" site: eft }
placed { cell: "edb_top_inst/LUT__8662" site: eft }
placed { cell: "edb_top_inst/LUT__8663" site: eft }
placed { cell: "edb_top_inst/LUT__8664" site: eft }
placed { cell: "edb_top_inst/LUT__8665" site: eft }
placed { cell: "edb_top_inst/LUT__8667" site: eft }
placed { cell: "edb_top_inst/LUT__8668" site: efl }
placed { cell: "edb_top_inst/LUT__8669" site: eft }
placed { cell: "edb_top_inst/LUT__8670" site: eft }
placed { cell: "edb_top_inst/LUT__8672" site: efl }
placed { cell: "edb_top_inst/LUT__8673" site: efl }
placed { cell: "edb_top_inst/LUT__8674" site: efl }
placed { cell: "edb_top_inst/LUT__8675" site: efl }
placed { cell: "edb_top_inst/LUT__8677" site: efl }
placed { cell: "edb_top_inst/LUT__8678" site: efl }
placed { cell: "edb_top_inst/LUT__8679" site: eft }
placed { cell: "edb_top_inst/LUT__8680" site: eft }
placed { cell: "edb_top_inst/LUT__8682" site: efl }
placed { cell: "edb_top_inst/LUT__8683" site: eft }
placed { cell: "edb_top_inst/LUT__8684" site: efl }
placed { cell: "edb_top_inst/LUT__8686" site: efl }
placed { cell: "edb_top_inst/LUT__8687" site: efl }
placed { cell: "edb_top_inst/LUT__8688" site: efl }
placed { cell: "edb_top_inst/LUT__8690" site: eft }
placed { cell: "edb_top_inst/LUT__8691" site: efl }
placed { cell: "edb_top_inst/LUT__8692" site: efl }
placed { cell: "edb_top_inst/LUT__8694" site: eft }
placed { cell: "edb_top_inst/LUT__8695" site: efl }
placed { cell: "edb_top_inst/LUT__8696" site: eft }
placed { cell: "edb_top_inst/LUT__8698" site: eft }
placed { cell: "edb_top_inst/LUT__8701" site: efl }
placed { cell: "edb_top_inst/LUT__8706" site: eft }
placed { cell: "edb_top_inst/LUT__8707" site: eft }
placed { cell: "edb_top_inst/LUT__8708" site: eft }
placed { cell: "edb_top_inst/LUT__8738" site: efl }
placed { cell: "edb_top_inst/LUT__8739" site: efl }
placed { cell: "edb_top_inst/LUT__8740" site: efl }
placed { cell: "edb_top_inst/LUT__8741" site: efl }
placed { cell: "edb_top_inst/LUT__8742" site: efl }
placed { cell: "edb_top_inst/LUT__8743" site: eft }
placed { cell: "edb_top_inst/LUT__8745" site: efl }
placed { cell: "edb_top_inst/LUT__8746" site: efl }
placed { cell: "edb_top_inst/LUT__8747" site: efl }
placed { cell: "edb_top_inst/LUT__8749" site: efl }
placed { cell: "edb_top_inst/LUT__8750" site: efl }
placed { cell: "edb_top_inst/LUT__8751" site: efl }
placed { cell: "edb_top_inst/LUT__8752" site: eft }
placed { cell: "edb_top_inst/LUT__8753" site: eft }
placed { cell: "edb_top_inst/LUT__8754" site: eft }
placed { cell: "edb_top_inst/LUT__8755" site: efl }
placed { cell: "edb_top_inst/LUT__8756" site: efl }
placed { cell: "edb_top_inst/LUT__8776" site: efl }
placed { cell: "edb_top_inst/LUT__8777" site: efl }
placed { cell: "edb_top_inst/LUT__8778" site: efl }
placed { cell: "edb_top_inst/LUT__8784" site: efl }
placed { cell: "edb_top_inst/LUT__8785" site: eft }
placed { cell: "edb_top_inst/LUT__8786" site: efl }
placed { cell: "edb_top_inst/LUT__8792" site: eft }
placed { cell: "edb_top_inst/LUT__8793" site: eft }
placed { cell: "edb_top_inst/LUT__8794" site: efl }
placed { cell: "edb_top_inst/LUT__8803" site: eft }
placed { cell: "edb_top_inst/LUT__8804" site: efl }
placed { cell: "edb_top_inst/LUT__8805" site: eft }
placed { cell: "edb_top_inst/LUT__8806" site: efl }
placed { cell: "edb_top_inst/LUT__8807" site: efl }
placed { cell: "edb_top_inst/LUT__8808" site: efl }
placed { cell: "edb_top_inst/LUT__8810" site: efl }
placed { cell: "edb_top_inst/LUT__8811" site: eft }
placed { cell: "edb_top_inst/LUT__8812" site: efl }
placed { cell: "edb_top_inst/LUT__8815" site: efl }
placed { cell: "edb_top_inst/LUT__8816" site: efl }
placed { cell: "edb_top_inst/LUT__8817" site: efl }
placed { cell: "edb_top_inst/LUT__8818" site: eft }
placed { cell: "edb_top_inst/LUT__8819" site: eft }
placed { cell: "edb_top_inst/LUT__8820" site: eft }
placed { cell: "edb_top_inst/LUT__8821" site: eft }
placed { cell: "edb_top_inst/LUT__8822" site: eft }
placed { cell: "edb_top_inst/LUT__8823" site: efl }
placed { cell: "edb_top_inst/LUT__8824" site: efl }
placed { cell: "edb_top_inst/LUT__8826" site: efl }
placed { cell: "edb_top_inst/LUT__8827" site: efl }
placed { cell: "edb_top_inst/LUT__8828" site: efl }
placed { cell: "edb_top_inst/LUT__8829" site: efl }
placed { cell: "edb_top_inst/LUT__8830" site: efl }
placed { cell: "edb_top_inst/LUT__8831" site: efl }
placed { cell: "edb_top_inst/LUT__8832" site: eft }
placed { cell: "edb_top_inst/LUT__8833" site: efl }
placed { cell: "edb_top_inst/LUT__8834" site: eft }
placed { cell: "edb_top_inst/LUT__8836" site: efl }
placed { cell: "edb_top_inst/LUT__8837" site: efl }
placed { cell: "edb_top_inst/LUT__8838" site: eft }
placed { cell: "edb_top_inst/LUT__8839" site: efl }
placed { cell: "edb_top_inst/LUT__8840" site: efl }
placed { cell: "edb_top_inst/LUT__8841" site: efl }
placed { cell: "edb_top_inst/LUT__8842" site: efl }
placed { cell: "edb_top_inst/LUT__8843" site: eft }
placed { cell: "edb_top_inst/LUT__8844" site: eft }
placed { cell: "edb_top_inst/LUT__8845" site: efl }
placed { cell: "edb_top_inst/LUT__8846" site: eft }
placed { cell: "edb_top_inst/LUT__8847" site: efl }
placed { cell: "edb_top_inst/LUT__8848" site: eft }
placed { cell: "edb_top_inst/LUT__8849" site: eft }
placed { cell: "edb_top_inst/LUT__8850" site: efl }
placed { cell: "edb_top_inst/LUT__8851" site: eft }
placed { cell: "edb_top_inst/LUT__8893" site: efl }
placed { cell: "edb_top_inst/LUT__8894" site: eft }
placed { cell: "edb_top_inst/LUT__8895" site: efl }
placed { cell: "edb_top_inst/LUT__8896" site: efl }
placed { cell: "edb_top_inst/LUT__8897" site: efl }
placed { cell: "edb_top_inst/LUT__8898" site: efl }
placed { cell: "edb_top_inst/LUT__8899" site: efl }
placed { cell: "edb_top_inst/LUT__8901" site: eft }
placed { cell: "edb_top_inst/LUT__8902" site: eft }
placed { cell: "edb_top_inst/LUT__8904" site: efl }
placed { cell: "edb_top_inst/LUT__8905" site: efl }
placed { cell: "edb_top_inst/LUT__8909" site: efl }
placed { cell: "edb_top_inst/LUT__8912" site: eft }
placed { cell: "edb_top_inst/LUT__8913" site: efl }
placed { cell: "edb_top_inst/LUT__8914" site: efl }
placed { cell: "edb_top_inst/LUT__8916" site: efl }
placed { cell: "edb_top_inst/LUT__8917" site: eft }
placed { cell: "edb_top_inst/LUT__8920" site: efl }
placed { cell: "edb_top_inst/LUT__8922" site: efl }
placed { cell: "edb_top_inst/LUT__8923" site: efl }
placed { cell: "edb_top_inst/LUT__8924" site: efl }
placed { cell: "edb_top_inst/LUT__8925" site: efl }
placed { cell: "edb_top_inst/LUT__8926" site: eft }
placed { cell: "edb_top_inst/LUT__8927" site: eft }
placed { cell: "edb_top_inst/LUT__8928" site: efl }
placed { cell: "edb_top_inst/LUT__8930" site: efl }
placed { cell: "edb_top_inst/LUT__8931" site: efl }
placed { cell: "edb_top_inst/LUT__8932" site: eft }
placed { cell: "edb_top_inst/LUT__8933" site: eft }
placed { cell: "edb_top_inst/LUT__8934" site: eft }
placed { cell: "edb_top_inst/LUT__8935" site: eft }
placed { cell: "edb_top_inst/LUT__8936" site: efl }
placed { cell: "edb_top_inst/LUT__8937" site: eft }
placed { cell: "edb_top_inst/LUT__8938" site: eft }
placed { cell: "edb_top_inst/LUT__8939" site: eft }
placed { cell: "edb_top_inst/LUT__8940" site: eft }
placed { cell: "edb_top_inst/LUT__8941" site: efl }
placed { cell: "edb_top_inst/LUT__8942" site: eft }
placed { cell: "edb_top_inst/LUT__8943" site: eft }
placed { cell: "edb_top_inst/LUT__8944" site: efl }
placed { cell: "edb_top_inst/LUT__8945" site: efl }
placed { cell: "edb_top_inst/LUT__8989" site: efl }
placed { cell: "edb_top_inst/LUT__8990" site: efl }
placed { cell: "edb_top_inst/LUT__8991" site: eft }
placed { cell: "edb_top_inst/LUT__8997" site: efl }
placed { cell: "edb_top_inst/LUT__8998" site: efl }
placed { cell: "edb_top_inst/LUT__8999" site: efl }
placed { cell: "edb_top_inst/LUT__9003" site: efl }
placed { cell: "edb_top_inst/LUT__9004" site: efl }
placed { cell: "edb_top_inst/LUT__9005" site: efl }
placed { cell: "edb_top_inst/LUT__9006" site: eft }
placed { cell: "edb_top_inst/LUT__9007" site: eft }
placed { cell: "edb_top_inst/LUT__9008" site: eft }
placed { cell: "edb_top_inst/LUT__9009" site: efl }
placed { cell: "edb_top_inst/LUT__9010" site: eft }
placed { cell: "edb_top_inst/LUT__9011" site: efl }
placed { cell: "edb_top_inst/LUT__9012" site: efl }
placed { cell: "edb_top_inst/LUT__9013" site: eft }
placed { cell: "edb_top_inst/LUT__9014" site: eft }
placed { cell: "edb_top_inst/LUT__9015" site: eft }
placed { cell: "edb_top_inst/LUT__9016" site: efl }
placed { cell: "edb_top_inst/LUT__9017" site: eft }
placed { cell: "edb_top_inst/LUT__9018" site: eft }
placed { cell: "edb_top_inst/LUT__9019" site: efl }
placed { cell: "edb_top_inst/LUT__9020" site: efl }
placed { cell: "edb_top_inst/LUT__9021" site: efl }
placed { cell: "edb_top_inst/LUT__9022" site: eft }
placed { cell: "edb_top_inst/LUT__9023" site: efl }
placed { cell: "edb_top_inst/LUT__9024" site: eft }
placed { cell: "edb_top_inst/LUT__9025" site: efl }
placed { cell: "edb_top_inst/LUT__9026" site: efl }
placed { cell: "edb_top_inst/LUT__9027" site: efl }
placed { cell: "edb_top_inst/LUT__9028" site: efl }
placed { cell: "edb_top_inst/LUT__9029" site: eft }
placed { cell: "edb_top_inst/LUT__9030" site: efl }
placed { cell: "edb_top_inst/LUT__9031" site: efl }
placed { cell: "edb_top_inst/LUT__9032" site: eft }
placed { cell: "edb_top_inst/LUT__9033" site: eft }
placed { cell: "edb_top_inst/LUT__9034" site: eft }
placed { cell: "edb_top_inst/LUT__9035" site: eft }
placed { cell: "edb_top_inst/LUT__9037" site: efl }
placed { cell: "edb_top_inst/LUT__9038" site: eft }
placed { cell: "edb_top_inst/LUT__9039" site: efl }
placed { cell: "edb_top_inst/LUT__9040" site: eft }
placed { cell: "edb_top_inst/LUT__9041" site: eft }
placed { cell: "edb_top_inst/LUT__9042" site: eft }
placed { cell: "edb_top_inst/LUT__9043" site: eft }
placed { cell: "edb_top_inst/LUT__9044" site: eft }
placed { cell: "edb_top_inst/LUT__9046" site: efl }
placed { cell: "edb_top_inst/LUT__9047" site: eft }
placed { cell: "edb_top_inst/LUT__9048" site: efl }
placed { cell: "edb_top_inst/LUT__9049" site: eft }
placed { cell: "edb_top_inst/LUT__9050" site: eft }
placed { cell: "edb_top_inst/LUT__9051" site: efl }
placed { cell: "edb_top_inst/LUT__9052" site: efl }
placed { cell: "edb_top_inst/LUT__9053" site: eft }
placed { cell: "edb_top_inst/LUT__9054" site: eft }
placed { cell: "edb_top_inst/LUT__9055" site: eft }
placed { cell: "edb_top_inst/LUT__9056" site: eft }
placed { cell: "edb_top_inst/LUT__9057" site: eft }
placed { cell: "edb_top_inst/LUT__9058" site: eft }
placed { cell: "edb_top_inst/LUT__9059" site: eft }
placed { cell: "edb_top_inst/LUT__9060" site: eft }
placed { cell: "edb_top_inst/LUT__9061" site: eft }
placed { cell: "edb_top_inst/LUT__9062" site: efl }
placed { cell: "edb_top_inst/LUT__9063" site: efl }
placed { cell: "edb_top_inst/LUT__9064" site: eft }
placed { cell: "edb_top_inst/LUT__9114" site: efl }
placed { cell: "edb_top_inst/LUT__9115" site: eft }
placed { cell: "edb_top_inst/LUT__9116" site: eft }
placed { cell: "edb_top_inst/LUT__9117" site: eft }
placed { cell: "edb_top_inst/LUT__9118" site: eft }
placed { cell: "edb_top_inst/LUT__9119" site: efl }
placed { cell: "edb_top_inst/LUT__9120" site: eft }
placed { cell: "edb_top_inst/LUT__9121" site: eft }
placed { cell: "edb_top_inst/LUT__9122" site: eft }
placed { cell: "edb_top_inst/LUT__9123" site: efl }
placed { cell: "edb_top_inst/LUT__9126" site: efl }
placed { cell: "edb_top_inst/LUT__9127" site: efl }
placed { cell: "edb_top_inst/LUT__9129" site: eft }
placed { cell: "edb_top_inst/LUT__9130" site: efl }
placed { cell: "edb_top_inst/LUT__9131" site: efl }
placed { cell: "edb_top_inst/LUT__9132" site: efl }
placed { cell: "edb_top_inst/LUT__9133" site: efl }
placed { cell: "edb_top_inst/LUT__9134" site: efl }
placed { cell: "edb_top_inst/LUT__9136" site: eft }
placed { cell: "edb_top_inst/LUT__9137" site: eft }
placed { cell: "edb_top_inst/LUT__9138" site: eft }
placed { cell: "edb_top_inst/LUT__9139" site: eft }
placed { cell: "edb_top_inst/LUT__9140" site: efl }
placed { cell: "edb_top_inst/LUT__9141" site: efl }
placed { cell: "edb_top_inst/LUT__9142" site: efl }
placed { cell: "edb_top_inst/LUT__9143" site: efl }
placed { cell: "edb_top_inst/LUT__9144" site: eft }
placed { cell: "edb_top_inst/LUT__9145" site: eft }
placed { cell: "edb_top_inst/LUT__9146" site: eft }
placed { cell: "edb_top_inst/LUT__9174" site: efl }
placed { cell: "edb_top_inst/LUT__9175" site: efl }
placed { cell: "edb_top_inst/LUT__9176" site: efl }
placed { cell: "edb_top_inst/LUT__9182" site: efl }
placed { cell: "edb_top_inst/LUT__9183" site: efl }
placed { cell: "edb_top_inst/LUT__9184" site: eft }
placed { cell: "edb_top_inst/LUT__9186" site: efl }
placed { cell: "edb_top_inst/LUT__9187" site: efl }
placed { cell: "edb_top_inst/LUT__9188" site: efl }
placed { cell: "edb_top_inst/LUT__9189" site: eft }
placed { cell: "edb_top_inst/LUT__9190" site: efl }
placed { cell: "edb_top_inst/LUT__9191" site: eft }
placed { cell: "edb_top_inst/LUT__9192" site: eft }
placed { cell: "edb_top_inst/LUT__9193" site: eft }
placed { cell: "edb_top_inst/LUT__9194" site: efl }
placed { cell: "edb_top_inst/LUT__9195" site: efl }
placed { cell: "edb_top_inst/LUT__9196" site: efl }
placed { cell: "edb_top_inst/LUT__9197" site: efl }
placed { cell: "edb_top_inst/LUT__9198" site: efl }
placed { cell: "edb_top_inst/LUT__9199" site: efl }
placed { cell: "edb_top_inst/LUT__9200" site: eft }
placed { cell: "edb_top_inst/LUT__9201" site: efl }
placed { cell: "edb_top_inst/LUT__9202" site: eft }
placed { cell: "edb_top_inst/LUT__9203" site: efl }
placed { cell: "edb_top_inst/LUT__9204" site: efl }
placed { cell: "edb_top_inst/LUT__9205" site: eft }
placed { cell: "edb_top_inst/LUT__9207" site: eft }
placed { cell: "edb_top_inst/LUT__9208" site: eft }
placed { cell: "edb_top_inst/LUT__9209" site: eft }
placed { cell: "edb_top_inst/LUT__9210" site: eft }
placed { cell: "edb_top_inst/LUT__9211" site: eft }
placed { cell: "edb_top_inst/LUT__9212" site: efl }
placed { cell: "edb_top_inst/LUT__9213" site: eft }
placed { cell: "edb_top_inst/LUT__9214" site: eft }
placed { cell: "edb_top_inst/LUT__9215" site: eft }
placed { cell: "edb_top_inst/LUT__9216" site: eft }
placed { cell: "edb_top_inst/LUT__9217" site: eft }
placed { cell: "edb_top_inst/LUT__9218" site: eft }
placed { cell: "edb_top_inst/LUT__9219" site: eft }
placed { cell: "edb_top_inst/LUT__9220" site: eft }
placed { cell: "edb_top_inst/LUT__9221" site: efl }
placed { cell: "edb_top_inst/LUT__9222" site: efl }
placed { cell: "edb_top_inst/LUT__9223" site: eft }
placed { cell: "edb_top_inst/LUT__9224" site: eft }
placed { cell: "edb_top_inst/LUT__9225" site: eft }
placed { cell: "edb_top_inst/LUT__9226" site: eft }
placed { cell: "edb_top_inst/LUT__9227" site: efl }
placed { cell: "edb_top_inst/LUT__9228" site: efl }
placed { cell: "edb_top_inst/LUT__9229" site: efl }
placed { cell: "edb_top_inst/LUT__9230" site: eft }
placed { cell: "edb_top_inst/LUT__9231" site: eft }
placed { cell: "edb_top_inst/LUT__9232" site: eft }
placed { cell: "edb_top_inst/LUT__9233" site: eft }
placed { cell: "edb_top_inst/LUT__9234" site: efl }
placed { cell: "edb_top_inst/LUT__9235" site: eft }
placed { cell: "edb_top_inst/LUT__9236" site: eft }
placed { cell: "edb_top_inst/LUT__9237" site: efl }
placed { cell: "edb_top_inst/LUT__9238" site: eft }
placed { cell: "edb_top_inst/LUT__9239" site: efl }
placed { cell: "edb_top_inst/LUT__9240" site: eft }
placed { cell: "edb_top_inst/LUT__9241" site: eft }
placed { cell: "edb_top_inst/LUT__9242" site: efl }
placed { cell: "edb_top_inst/LUT__9243" site: efl }
placed { cell: "edb_top_inst/LUT__9244" site: efl }
placed { cell: "edb_top_inst/LUT__9245" site: eft }
placed { cell: "edb_top_inst/LUT__9246" site: efl }
placed { cell: "edb_top_inst/LUT__9247" site: efl }
placed { cell: "edb_top_inst/LUT__9248" site: efl }
placed { cell: "edb_top_inst/LUT__9249" site: efl }
placed { cell: "edb_top_inst/LUT__9250" site: efl }
placed { cell: "edb_top_inst/LUT__9251" site: eft }
placed { cell: "edb_top_inst/LUT__9252" site: efl }
placed { cell: "edb_top_inst/LUT__9253" site: efl }
placed { cell: "edb_top_inst/LUT__9254" site: efl }
placed { cell: "edb_top_inst/LUT__9255" site: eft }
placed { cell: "edb_top_inst/LUT__9256" site: efl }
placed { cell: "edb_top_inst/LUT__9257" site: efl }
placed { cell: "edb_top_inst/LUT__9258" site: efl }
placed { cell: "edb_top_inst/LUT__9259" site: efl }
placed { cell: "edb_top_inst/LUT__9260" site: efl }
placed { cell: "edb_top_inst/LUT__9261" site: efl }
placed { cell: "edb_top_inst/LUT__9262" site: efl }
placed { cell: "edb_top_inst/LUT__9263" site: efl }
placed { cell: "edb_top_inst/LUT__9264" site: efl }
placed { cell: "edb_top_inst/LUT__9265" site: eft }
placed { cell: "edb_top_inst/LUT__9266" site: efl }
placed { cell: "edb_top_inst/LUT__9267" site: eft }
placed { cell: "edb_top_inst/LUT__9268" site: eft }
placed { cell: "edb_top_inst/LUT__9269" site: eft }
placed { cell: "edb_top_inst/LUT__9270" site: eft }
placed { cell: "edb_top_inst/LUT__9271" site: efl }
placed { cell: "edb_top_inst/LUT__9272" site: efl }
placed { cell: "edb_top_inst/LUT__9273" site: efl }
placed { cell: "edb_top_inst/LUT__9274" site: eft }
placed { cell: "edb_top_inst/LUT__9275" site: eft }
placed { cell: "edb_top_inst/LUT__9276" site: eft }
placed { cell: "edb_top_inst/LUT__9277" site: efl }
placed { cell: "edb_top_inst/LUT__9278" site: efl }
placed { cell: "edb_top_inst/LUT__9279" site: efl }
placed { cell: "edb_top_inst/LUT__9280" site: eft }
placed { cell: "edb_top_inst/LUT__9281" site: eft }
placed { cell: "edb_top_inst/LUT__9282" site: eft }
placed { cell: "edb_top_inst/LUT__9283" site: eft }
placed { cell: "edb_top_inst/LUT__9284" site: eft }
placed { cell: "edb_top_inst/LUT__9285" site: eft }
placed { cell: "edb_top_inst/LUT__9286" site: efl }
placed { cell: "edb_top_inst/LUT__9287" site: eft }
placed { cell: "edb_top_inst/LUT__9288" site: eft }
placed { cell: "edb_top_inst/LUT__9289" site: eft }
placed { cell: "edb_top_inst/LUT__9290" site: eft }
placed { cell: "edb_top_inst/LUT__9291" site: efl }
placed { cell: "edb_top_inst/LUT__9292" site: efl }
placed { cell: "edb_top_inst/LUT__9293" site: efl }
placed { cell: "edb_top_inst/LUT__9294" site: efl }
placed { cell: "edb_top_inst/LUT__9295" site: eft }
placed { cell: "edb_top_inst/LUT__9296" site: eft }
placed { cell: "edb_top_inst/LUT__9297" site: eft }
placed { cell: "edb_top_inst/LUT__9298" site: eft }
placed { cell: "edb_top_inst/LUT__9299" site: eft }
placed { cell: "edb_top_inst/LUT__9300" site: efl }
placed { cell: "edb_top_inst/LUT__9301" site: eft }
placed { cell: "edb_top_inst/LUT__9302" site: eft }
placed { cell: "edb_top_inst/LUT__9303" site: efl }
placed { cell: "edb_top_inst/LUT__9304" site: eft }
placed { cell: "edb_top_inst/LUT__9305" site: eft }
placed { cell: "edb_top_inst/LUT__9306" site: eft }
placed { cell: "edb_top_inst/LUT__9307" site: eft }
placed { cell: "edb_top_inst/LUT__9308" site: efl }
placed { cell: "edb_top_inst/LUT__9309" site: eft }
placed { cell: "edb_top_inst/LUT__9310" site: eft }
placed { cell: "edb_top_inst/LUT__9311" site: eft }
placed { cell: "edb_top_inst/LUT__9312" site: eft }
placed { cell: "edb_top_inst/LUT__9313" site: eft }
placed { cell: "edb_top_inst/LUT__9314" site: eft }
placed { cell: "edb_top_inst/LUT__9315" site: efl }
placed { cell: "edb_top_inst/LUT__9316" site: eft }
placed { cell: "edb_top_inst/LUT__9317" site: efl }
placed { cell: "edb_top_inst/LUT__9318" site: efl }
placed { cell: "edb_top_inst/LUT__9319" site: efl }
placed { cell: "edb_top_inst/LUT__9320" site: eft }
placed { cell: "edb_top_inst/LUT__9321" site: eft }
placed { cell: "edb_top_inst/LUT__9322" site: efl }
placed { cell: "edb_top_inst/LUT__9323" site: eft }
placed { cell: "edb_top_inst/LUT__9324" site: efl }
placed { cell: "edb_top_inst/LUT__9325" site: eft }
placed { cell: "edb_top_inst/LUT__9326" site: eft }
placed { cell: "edb_top_inst/LUT__9327" site: eft }
placed { cell: "edb_top_inst/LUT__9328" site: eft }
placed { cell: "edb_top_inst/LUT__9329" site: eft }
placed { cell: "edb_top_inst/LUT__9330" site: eft }
placed { cell: "edb_top_inst/LUT__9331" site: eft }
placed { cell: "edb_top_inst/LUT__9332" site: eft }
placed { cell: "edb_top_inst/LUT__9334" site: efl }
placed { cell: "edb_top_inst/LUT__9335" site: eft }
placed { cell: "edb_top_inst/LUT__9338" site: eft }
placed { cell: "edb_top_inst/LUT__9339" site: efl }
placed { cell: "edb_top_inst/LUT__9340" site: eft }
placed { cell: "edb_top_inst/LUT__9341" site: eft }
placed { cell: "edb_top_inst/LUT__9342" site: efl }
placed { cell: "edb_top_inst/LUT__9343" site: eft }
placed { cell: "edb_top_inst/LUT__9344" site: eft }
placed { cell: "edb_top_inst/LUT__9346" site: efl }
placed { cell: "edb_top_inst/LUT__9347" site: efl }
placed { cell: "edb_top_inst/LUT__9348" site: eft }
placed { cell: "edb_top_inst/LUT__9349" site: eft }
placed { cell: "edb_top_inst/LUT__9350" site: eft }
placed { cell: "edb_top_inst/LUT__9351" site: eft }
placed { cell: "edb_top_inst/LUT__9353" site: eft }
placed { cell: "edb_top_inst/LUT__9354" site: eft }
placed { cell: "edb_top_inst/LUT__9355" site: eft }
placed { cell: "edb_top_inst/LUT__9356" site: eft }
placed { cell: "edb_top_inst/LUT__9357" site: efl }
placed { cell: "edb_top_inst/LUT__9358" site: eft }
placed { cell: "edb_top_inst/LUT__9359" site: eft }
placed { cell: "edb_top_inst/LUT__9360" site: efl }
placed { cell: "edb_top_inst/LUT__9362" site: efl }
placed { cell: "edb_top_inst/LUT__9427" site: efl }
placed { cell: "edb_top_inst/LUT__9429" site: efl }
placed { cell: "edb_top_inst/LUT__9431" site: eft }
placed { cell: "edb_top_inst/LUT__9432" site: eft }
placed { cell: "edb_top_inst/LUT__9433" site: eft }
placed { cell: "edb_top_inst/LUT__9434" site: eft }
placed { cell: "edb_top_inst/LUT__9435" site: efl }
placed { cell: "edb_top_inst/LUT__9436" site: eft }
placed { cell: "edb_top_inst/LUT__9437" site: efl }
placed { cell: "edb_top_inst/LUT__9438" site: efl }
placed { cell: "edb_top_inst/LUT__9439" site: eft }
placed { cell: "edb_top_inst/LUT__9440" site: eft }
placed { cell: "edb_top_inst/LUT__9441" site: efl }
placed { cell: "edb_top_inst/LUT__9442" site: efl }
placed { cell: "edb_top_inst/LUT__9443" site: efl }
placed { cell: "edb_top_inst/LUT__9444" site: eft }
placed { cell: "edb_top_inst/LUT__9446" site: efl }
placed { cell: "edb_top_inst/LUT__9447" site: eft }
placed { cell: "edb_top_inst/LUT__9448" site: eft }
placed { cell: "edb_top_inst/LUT__9450" site: eft }
placed { cell: "edb_top_inst/LUT__9451" site: efl }
placed { cell: "edb_top_inst/LUT__9452" site: eft }
placed { cell: "edb_top_inst/LUT__9454" site: eft }
placed { cell: "edb_top_inst/LUT__9455" site: eft }
placed { cell: "edb_top_inst/LUT__9456" site: eft }
placed { cell: "edb_top_inst/LUT__9457" site: eft }
placed { cell: "edb_top_inst/LUT__9459" site: efl }
placed { cell: "edb_top_inst/LUT__9460" site: eft }
placed { cell: "edb_top_inst/LUT__9461" site: efl }
placed { cell: "edb_top_inst/LUT__9462" site: efl }
placed { cell: "edb_top_inst/LUT__9463" site: efl }
placed { cell: "edb_top_inst/LUT__9464" site: eft }
placed { cell: "edb_top_inst/LUT__9466" site: efl }
placed { cell: "edb_top_inst/LUT__9467" site: eft }
placed { cell: "edb_top_inst/LUT__9468" site: eft }
placed { cell: "edb_top_inst/LUT__9469" site: eft }
placed { cell: "edb_top_inst/LUT__9471" site: efl }
placed { cell: "edb_top_inst/LUT__9472" site: efl }
placed { cell: "edb_top_inst/LUT__9473" site: eft }
placed { cell: "edb_top_inst/LUT__9475" site: eft }
placed { cell: "edb_top_inst/LUT__9476" site: eft }
placed { cell: "edb_top_inst/LUT__9477" site: efl }
placed { cell: "edb_top_inst/LUT__9478" site: eft }
placed { cell: "edb_top_inst/LUT__9480" site: eft }
placed { cell: "edb_top_inst/LUT__9481" site: eft }
placed { cell: "edb_top_inst/LUT__9482" site: eft }
placed { cell: "edb_top_inst/LUT__9483" site: eft }
placed { cell: "edb_top_inst/LUT__9485" site: efl }
placed { cell: "edb_top_inst/LUT__9486" site: eft }
placed { cell: "edb_top_inst/LUT__9487" site: eft }
placed { cell: "edb_top_inst/LUT__9488" site: eft }
placed { cell: "edb_top_inst/LUT__9489" site: eft }
placed { cell: "edb_top_inst/LUT__9502" site: efl }
placed { cell: "edb_top_inst/LUT__9503" site: efl }
placed { cell: "edb_top_inst/LUT__9504" site: efl }
placed { cell: "edb_top_inst/LUT__9505" site: eft }
placed { cell: "edb_top_inst/LUT__9506" site: eft }
placed { cell: "edb_top_inst/LUT__9509" site: eft }
placed { cell: "edb_top_inst/LUT__9510" site: eft }
placed { cell: "edb_top_inst/LUT__9512" site: efl }
placed { cell: "edb_top_inst/LUT__9513" site: efl }
placed { cell: "edb_top_inst/LUT__9514" site: efl }
placed { cell: "edb_top_inst/LUT__9515" site: efl }
placed { cell: "edb_top_inst/LUT__9516" site: efl }
placed { cell: "edb_top_inst/LUT__9518" site: efl }
placed { cell: "edb_top_inst/LUT__9519" site: eft }
placed { cell: "edb_top_inst/LUT__9520" site: efl }
placed { cell: "edb_top_inst/LUT__9521" site: efl }
placed { cell: "edb_top_inst/LUT__9522" site: eft }
placed { cell: "edb_top_inst/LUT__9523" site: eft }
placed { cell: "edb_top_inst/LUT__9524" site: efl }
placed { cell: "edb_top_inst/LUT__9525" site: eft }
placed { cell: "edb_top_inst/LUT__9526" site: efl }
placed { cell: "edb_top_inst/LUT__9527" site: eft }
placed { cell: "edb_top_inst/LUT__9528" site: efl }
placed { cell: "edb_top_inst/LUT__9529" site: efl }
placed { cell: "edb_top_inst/LUT__9530" site: efl }
placed { cell: "edb_top_inst/LUT__9531" site: eft }
placed { cell: "edb_top_inst/LUT__9533" site: efl }
placed { cell: "edb_top_inst/LUT__9534" site: eft }
placed { cell: "edb_top_inst/LUT__9535" site: efl }
placed { cell: "edb_top_inst/LUT__9536" site: eft }
placed { cell: "edb_top_inst/LUT__9537" site: efl }
placed { cell: "edb_top_inst/LUT__9538" site: efl }
placed { cell: "edb_top_inst/LUT__9539" site: efl }
placed { cell: "edb_top_inst/LUT__9540" site: eft }
placed { cell: "edb_top_inst/LUT__9541" site: efl }
placed { cell: "edb_top_inst/LUT__9542" site: efl }
placed { cell: "edb_top_inst/LUT__9543" site: efl }
placed { cell: "edb_top_inst/LUT__9544" site: eft }
placed { cell: "edb_top_inst/LUT__9545" site: eft }
placed { cell: "edb_top_inst/LUT__9546" site: eft }
placed { cell: "edb_top_inst/LUT__9547" site: eft }
placed { cell: "edb_top_inst/LUT__9549" site: efl }
placed { cell: "edb_top_inst/LUT__9550" site: eft }
placed { cell: "edb_top_inst/LUT__9552" site: eft }
placed { cell: "edb_top_inst/LUT__9553" site: eft }
placed { cell: "edb_top_inst/LUT__9554" site: eft }
placed { cell: "edb_top_inst/LUT__9555" site: eft }
placed { cell: "edb_top_inst/LUT__9556" site: eft }
placed { cell: "edb_top_inst/LUT__9557" site: eft }
placed { cell: "edb_top_inst/LUT__9558" site: efl }
placed { cell: "edb_top_inst/LUT__9559" site: eft }
placed { cell: "edb_top_inst/LUT__9560" site: efl }
placed { cell: "edb_top_inst/LUT__9561" site: eft }
placed { cell: "edb_top_inst/LUT__9562" site: eft }
placed { cell: "edb_top_inst/LUT__9563" site: efl }
placed { cell: "edb_top_inst/LUT__9564" site: efl }
placed { cell: "edb_top_inst/LUT__9565" site: efl }
placed { cell: "edb_top_inst/LUT__9566" site: efl }
placed { cell: "edb_top_inst/LUT__9567" site: efl }
placed { cell: "edb_top_inst/LUT__9568" site: efl }
placed { cell: "edb_top_inst/LUT__9569" site: efl }
placed { cell: "edb_top_inst/LUT__9570" site: efl }
placed { cell: "edb_top_inst/LUT__9571" site: efl }
placed { cell: "edb_top_inst/LUT__9572" site: efl }
placed { cell: "edb_top_inst/LUT__9573" site: efl }
placed { cell: "edb_top_inst/LUT__9574" site: efl }
placed { cell: "edb_top_inst/LUT__9575" site: eft }
placed { cell: "edb_top_inst/LUT__9576" site: eft }
placed { cell: "edb_top_inst/LUT__9578" site: efl }
placed { cell: "edb_top_inst/LUT__9579" site: eft }
placed { cell: "edb_top_inst/LUT__9580" site: efl }
placed { cell: "edb_top_inst/LUT__9581" site: efl }
placed { cell: "edb_top_inst/LUT__9582" site: efl }
placed { cell: "edb_top_inst/LUT__9583" site: eft }
placed { cell: "edb_top_inst/LUT__9584" site: efl }
placed { cell: "edb_top_inst/LUT__9585" site: eft }
placed { cell: "edb_top_inst/LUT__9586" site: eft }
placed { cell: "edb_top_inst/LUT__9587" site: eft }
placed { cell: "edb_top_inst/LUT__9602" site: eft }
placed { cell: "edb_top_inst/LUT__9604" site: eft }
placed { cell: "edb_top_inst/LUT__9606" site: efl }
placed { cell: "edb_top_inst/LUT__9608" site: eft }
placed { cell: "edb_top_inst/LUT__9610" site: eft }
placed { cell: "edb_top_inst/LUT__9612" site: eft }
placed { cell: "edb_top_inst/LUT__9614" site: efl }
placed { cell: "edb_top_inst/LUT__9616" site: eft }
placed { cell: "edb_top_inst/LUT__9618" site: eft }
placed { cell: "edb_top_inst/LUT__9620" site: eft }
placed { cell: "edb_top_inst/LUT__9642" site: eft }
placed { cell: "edb_top_inst/LUT__9644" site: efl }
placed { cell: "edb_top_inst/LUT__9647" site: eft }
placed { cell: "edb_top_inst/LUT__9649" site: efl }
placed { cell: "edb_top_inst/LUT__9651" site: eft }
placed { cell: "edb_top_inst/LUT__9653" site: efl }
placed { cell: "edb_top_inst/LUT__9655" site: eft }
placed { cell: "edb_top_inst/LUT__9657" site: efl }
placed { cell: "edb_top_inst/LUT__9659" site: efl }
placed { cell: "edb_top_inst/LUT__9661" site: efl }
placed { cell: "edb_top_inst/LUT__9663" site: eft }
placed { cell: "edb_top_inst/LUT__9665" site: efl }
placed { cell: "edb_top_inst/LUT__9667" site: efl }
placed { cell: "edb_top_inst/LUT__9669" site: efl }
placed { cell: "edb_top_inst/LUT__9670" site: efl }
placed { cell: "edb_top_inst/LUT__9671" site: efl }
placed { cell: "edb_top_inst/LUT__9672" site: eft }
placed { cell: "edb_top_inst/LUT__9673" site: eft }
placed { cell: "edb_top_inst/LUT__9674" site: eft }
placed { cell: "edb_top_inst/LUT__9675" site: efl }
placed { cell: "edb_top_inst/LUT__9678" site: efl }
placed { cell: "edb_top_inst/LUT__9680" site: efl }
placed { cell: "edb_top_inst/LUT__9681" site: efl }
placed { cell: "edb_top_inst/LUT__9682" site: efl }
placed { cell: "edb_top_inst/LUT__9684" site: efl }
placed { cell: "edb_top_inst/LUT__9685" site: efl }
placed { cell: "edb_top_inst/LUT__9686" site: eft }
placed { cell: "edb_top_inst/LUT__9687" site: efl }
placed { cell: "edb_top_inst/LUT__9688" site: eft }
placed { cell: "edb_top_inst/LUT__9690" site: eft }
placed { cell: "edb_top_inst/LUT__9691" site: efl }
placed { cell: "edb_top_inst/LUT__9692" site: eft }
placed { cell: "edb_top_inst/LUT__9693" site: eft }
placed { cell: "edb_top_inst/LUT__9694" site: eft }
placed { cell: "edb_top_inst/LUT__9695" site: efl }
placed { cell: "edb_top_inst/LUT__9696" site: eft }
placed { cell: "edb_top_inst/LUT__9698" site: efl }
placed { cell: "edb_top_inst/LUT__9699" site: efl }
placed { cell: "edb_top_inst/LUT__9700" site: efl }
placed { cell: "edb_top_inst/LUT__9701" site: efl }
placed { cell: "edb_top_inst/LUT__9703" site: efl }
placed { cell: "edb_top_inst/LUT__9704" site: efl }
placed { cell: "edb_top_inst/LUT__9705" site: efl }
placed { cell: "edb_top_inst/LUT__9706" site: eft }
placed { cell: "edb_top_inst/LUT__9708" site: efl }
placed { cell: "edb_top_inst/LUT__9709" site: efl }
placed { cell: "edb_top_inst/LUT__9710" site: efl }
placed { cell: "edb_top_inst/LUT__9711" site: efl }
placed { cell: "edb_top_inst/LUT__9714" site: eft }
placed { cell: "edb_top_inst/LUT__9715" site: efl }
placed { cell: "edb_top_inst/LUT__9717" site: eft }
placed { cell: "edb_top_inst/LUT__9718" site: efl }
placed { cell: "edb_top_inst/LUT__9719" site: efl }
placed { cell: "edb_top_inst/LUT__9720" site: efl }
placed { cell: "edb_top_inst/LUT__9721" site: efl }
placed { cell: "edb_top_inst/LUT__9723" site: efl }
placed { cell: "edb_top_inst/LUT__9724" site: efl }
placed { cell: "edb_top_inst/LUT__9725" site: efl }
placed { cell: "edb_top_inst/LUT__9726" site: eft }
placed { cell: "edb_top_inst/LUT__9728" site: eft }
placed { cell: "edb_top_inst/LUT__9729" site: eft }
placed { cell: "edb_top_inst/LUT__9730" site: eft }
placed { cell: "edb_top_inst/LUT__9731" site: efl }
placed { cell: "edb_top_inst/LUT__9732" site: eft }
placed { cell: "edb_top_inst/LUT__9734" site: efl }
placed { cell: "edb_top_inst/LUT__9735" site: eft }
placed { cell: "edb_top_inst/LUT__9736" site: efl }
placed { cell: "edb_top_inst/LUT__9737" site: efl }
placed { cell: "edb_top_inst/LUT__9738" site: efl }
placed { cell: "edb_top_inst/LUT__9740" site: eft }
placed { cell: "edb_top_inst/LUT__9741" site: eft }
placed { cell: "edb_top_inst/LUT__9742" site: eft }
placed { cell: "edb_top_inst/LUT__9744" site: eft }
placed { cell: "edb_top_inst/LUT__9745" site: efl }
placed { cell: "edb_top_inst/LUT__9746" site: eft }
placed { cell: "edb_top_inst/LUT__9748" site: eft }
placed { cell: "edb_top_inst/LUT__9749" site: eft }
placed { cell: "edb_top_inst/LUT__9750" site: eft }
placed { cell: "edb_top_inst/LUT__9751" site: eft }
placed { cell: "edb_top_inst/LUT__9753" site: eft }
placed { cell: "edb_top_inst/LUT__9754" site: efl }
placed { cell: "edb_top_inst/LUT__9755" site: efl }
placed { cell: "edb_top_inst/LUT__9756" site: efl }
placed { cell: "edb_top_inst/LUT__9757" site: efl }
placed { cell: "edb_top_inst/LUT__9759" site: efl }
placed { cell: "edb_top_inst/LUT__9760" site: eft }
placed { cell: "edb_top_inst/LUT__9761" site: efl }
placed { cell: "edb_top_inst/LUT__9762" site: eft }
placed { cell: "edb_top_inst/LUT__9765" site: efl }
placed { cell: "edb_top_inst/LUT__9767" site: eft }
placed { cell: "edb_top_inst/LUT__9768" site: eft }
placed { cell: "edb_top_inst/LUT__9770" site: efl }
placed { cell: "edb_top_inst/LUT__9771" site: efl }
placed { cell: "edb_top_inst/LUT__9772" site: efl }
placed { cell: "edb_top_inst/LUT__9774" site: eft }
placed { cell: "edb_top_inst/LUT__9775" site: eft }
placed { cell: "edb_top_inst/LUT__9776" site: eft }
placed { cell: "edb_top_inst/LUT__9778" site: eft }
placed { cell: "edb_top_inst/LUT__9779" site: eft }
placed { cell: "edb_top_inst/LUT__9780" site: eft }
placed { cell: "edb_top_inst/LUT__9782" site: efl }
placed { cell: "edb_top_inst/LUT__9783" site: efl }
placed { cell: "edb_top_inst/LUT__9784" site: eft }
placed { cell: "edb_top_inst/LUT__9785" site: efl }
placed { cell: "edb_top_inst/LUT__9787" site: eft }
placed { cell: "edb_top_inst/LUT__9788" site: efl }
placed { cell: "edb_top_inst/LUT__9789" site: eft }
placed { cell: "edb_top_inst/LUT__9790" site: eft }
placed { cell: "edb_top_inst/LUT__9792" site: efl }
placed { cell: "edb_top_inst/LUT__9793" site: efl }
placed { cell: "edb_top_inst/LUT__9794" site: efl }
placed { cell: "edb_top_inst/LUT__9795" site: eft }
placed { cell: "edb_top_inst/LUT__9797" site: efl }
placed { cell: "edb_top_inst/LUT__9798" site: efl }
placed { cell: "edb_top_inst/LUT__9799" site: efl }
placed { cell: "edb_top_inst/LUT__9801" site: efl }
placed { cell: "edb_top_inst/LUT__9802" site: efl }
placed { cell: "edb_top_inst/LUT__9803" site: eft }
placed { cell: "edb_top_inst/LUT__9804" site: efl }
placed { cell: "edb_top_inst/LUT__9806" site: eft }
placed { cell: "edb_top_inst/LUT__9807" site: eft }
placed { cell: "edb_top_inst/LUT__9808" site: eft }
placed { cell: "edb_top_inst/LUT__9809" site: eft }
placed { cell: "edb_top_inst/LUT__9811" site: eft }
placed { cell: "edb_top_inst/LUT__9812" site: eft }
placed { cell: "edb_top_inst/LUT__9813" site: eft }
placed { cell: "edb_top_inst/LUT__9814" site: eft }
placed { cell: "edb_top_inst/LUT__9816" site: eft }
placed { cell: "edb_top_inst/LUT__9817" site: efl }
placed { cell: "edb_top_inst/LUT__9818" site: efl }
placed { cell: "edb_top_inst/LUT__9820" site: efl }
placed { cell: "edb_top_inst/LUT__9821" site: efl }
placed { cell: "edb_top_inst/LUT__9822" site: efl }
placed { cell: "edb_top_inst/LUT__9823" site: efl }
placed { cell: "edb_top_inst/LUT__9825" site: efl }
placed { cell: "edb_top_inst/LUT__9826" site: efl }
placed { cell: "edb_top_inst/LUT__9827" site: eft }
placed { cell: "edb_top_inst/LUT__9828" site: efl }
placed { cell: "edb_top_inst/LUT__9830" site: efl }
placed { cell: "edb_top_inst/LUT__9831" site: efl }
placed { cell: "edb_top_inst/LUT__9832" site: efl }
placed { cell: "edb_top_inst/LUT__9833" site: efl }
placed { cell: "edb_top_inst/LUT__9835" site: eft }
placed { cell: "edb_top_inst/LUT__9836" site: eft }
placed { cell: "edb_top_inst/LUT__9837" site: eft }
placed { cell: "edb_top_inst/LUT__9838" site: eft }
placed { cell: "edb_top_inst/LUT__9840" site: eft }
placed { cell: "edb_top_inst/LUT__9841" site: efl }
placed { cell: "edb_top_inst/LUT__9842" site: efl }
placed { cell: "edb_top_inst/LUT__9843" site: efl }
placed { cell: "edb_top_inst/LUT__9845" site: efl }
placed { cell: "edb_top_inst/LUT__9846" site: efl }
placed { cell: "edb_top_inst/LUT__9847" site: efl }
placed { cell: "edb_top_inst/LUT__9848" site: efl }
placed { cell: "edb_top_inst/LUT__9850" site: eft }
placed { cell: "edb_top_inst/LUT__9851" site: efl }
placed { cell: "edb_top_inst/LUT__9852" site: efl }
placed { cell: "edb_top_inst/LUT__9853" site: eft }
placed { cell: "edb_top_inst/LUT__9855" site: efl }
placed { cell: "edb_top_inst/LUT__9856" site: efl }
placed { cell: "edb_top_inst/LUT__9857" site: eft }
placed { cell: "edb_top_inst/LUT__9858" site: eft }
placed { cell: "edb_top_inst/LUT__9860" site: efl }
placed { cell: "edb_top_inst/LUT__9861" site: efl }
placed { cell: "edb_top_inst/LUT__9862" site: efl }
placed { cell: "edb_top_inst/LUT__9863" site: efl }
placed { cell: "edb_top_inst/LUT__9865" site: eft }
placed { cell: "edb_top_inst/LUT__9866" site: eft }
placed { cell: "edb_top_inst/LUT__9867" site: eft }
placed { cell: "edb_top_inst/LUT__9868" site: eft }
placed { cell: "edb_top_inst/LUT__9870" site: efl }
placed { cell: "edb_top_inst/LUT__9871" site: efl }
placed { cell: "edb_top_inst/LUT__9872" site: efl }
placed { cell: "edb_top_inst/LUT__9873" site: efl }
placed { cell: "edb_top_inst/LUT__9875" site: efl }
placed { cell: "edb_top_inst/LUT__9876" site: efl }
placed { cell: "edb_top_inst/LUT__9877" site: efl }
placed { cell: "edb_top_inst/LUT__9878" site: efl }
placed { cell: "edb_top_inst/LUT__9880" site: efl }
placed { cell: "edb_top_inst/LUT__9881" site: efl }
placed { cell: "edb_top_inst/LUT__9882" site: eft }
placed { cell: "edb_top_inst/LUT__9883" site: eft }
placed { cell: "edb_top_inst/LUT__9885" site: eft }
placed { cell: "edb_top_inst/LUT__9886" site: eft }
placed { cell: "edb_top_inst/LUT__9887" site: eft }
placed { cell: "edb_top_inst/LUT__9888" site: eft }
placed { cell: "edb_top_inst/LUT__9890" site: efl }
placed { cell: "edb_top_inst/LUT__9891" site: efl }
placed { cell: "edb_top_inst/LUT__9892" site: efl }
placed { cell: "edb_top_inst/LUT__9894" site: eft }
placed { cell: "edb_top_inst/LUT__9895" site: efl }
placed { cell: "edb_top_inst/LUT__9896" site: efl }
placed { cell: "edb_top_inst/LUT__9897" site: efl }
placed { cell: "edb_top_inst/LUT__9899" site: efl }
placed { cell: "edb_top_inst/LUT__9900" site: efl }
placed { cell: "edb_top_inst/LUT__9901" site: eft }
placed { cell: "edb_top_inst/LUT__9903" site: efl }
placed { cell: "edb_top_inst/LUT__9904" site: efl }
placed { cell: "edb_top_inst/LUT__9905" site: efl }
placed { cell: "edb_top_inst/LUT__9907" site: eft }
placed { cell: "edb_top_inst/LUT__9908" site: eft }
placed { cell: "edb_top_inst/LUT__9909" site: eft }
placed { cell: "edb_top_inst/LUT__9911" site: efl }
placed { cell: "edb_top_inst/LUT__9912" site: efl }
placed { cell: "edb_top_inst/LUT__9913" site: efl }
placed { cell: "edb_top_inst/LUT__9915" site: efl }
placed { cell: "edb_top_inst/LUT__9916" site: efl }
placed { cell: "edb_top_inst/LUT__9917" site: efl }
placed { cell: "edb_top_inst/LUT__9919" site: eft }
placed { cell: "edb_top_inst/LUT__9920" site: eft }
placed { cell: "edb_top_inst/LUT__9921" site: eft }
placed { cell: "edb_top_inst/LUT__9923" site: eft }
placed { cell: "edb_top_inst/LUT__9924" site: efl }
placed { cell: "edb_top_inst/LUT__9925" site: efl }
placed { cell: "edb_top_inst/LUT__9927" site: eft }
placed { cell: "edb_top_inst/LUT__9928" site: eft }
placed { cell: "edb_top_inst/LUT__9929" site: eft }
placed { cell: "edb_top_inst/LUT__9931" site: efl }
placed { cell: "edb_top_inst/LUT__9932" site: eft }
placed { cell: "edb_top_inst/LUT__9933" site: efl }
placed { cell: "edb_top_inst/LUT__9935" site: efl }
placed { cell: "edb_top_inst/LUT__9936" site: efl }
placed { cell: "edb_top_inst/LUT__9937" site: eft }
placed { cell: "edb_top_inst/LUT__9939" site: efl }
placed { cell: "edb_top_inst/LUT__9940" site: eft }
placed { cell: "edb_top_inst/LUT__9941" site: eft }
placed { cell: "edb_top_inst/LUT__9943" site: eft }
placed { cell: "edb_top_inst/LUT__9944" site: efl }
placed { cell: "edb_top_inst/LUT__9945" site: efl }
placed { cell: "edb_top_inst/LUT__9947" site: efl }
placed { cell: "edb_top_inst/LUT__9948" site: efl }
placed { cell: "edb_top_inst/LUT__9949" site: efl }
placed { cell: "edb_top_inst/LUT__9951" site: eft }
placed { cell: "edb_top_inst/LUT__9952" site: eft }
placed { cell: "edb_top_inst/LUT__9953" site: eft }
placed { cell: "edb_top_inst/LUT__9955" site: efl }
placed { cell: "edb_top_inst/LUT__9956" site: eft }
placed { cell: "edb_top_inst/LUT__9957" site: efl }
placed { cell: "edb_top_inst/LUT__9959" site: eft }
placed { cell: "edb_top_inst/LUT__9960" site: eft }
placed { cell: "edb_top_inst/LUT__9961" site: eft }
placed { cell: "edb_top_inst/LUT__9963" site: eft }
placed { cell: "edb_top_inst/LUT__9964" site: efl }
placed { cell: "edb_top_inst/LUT__9965" site: eft }
placed { cell: "edb_top_inst/LUT__9967" site: efl }
placed { cell: "edb_top_inst/LUT__9968" site: efl }
placed { cell: "edb_top_inst/LUT__9969" site: eft }
placed { cell: "edb_top_inst/LUT__9971" site: efl }
placed { cell: "edb_top_inst/LUT__9972" site: eft }
placed { cell: "edb_top_inst/LUT__9973" site: eft }
placed { cell: "edb_top_inst/LUT__9975" site: eft }
placed { cell: "edb_top_inst/LUT__9976" site: efl }
placed { cell: "edb_top_inst/LUT__9977" site: eft }
placed { cell: "edb_top_inst/LUT__9979" site: eft }
placed { cell: "edb_top_inst/LUT__9980" site: eft }
placed { cell: "edb_top_inst/LUT__9982" site: eft }
placed { cell: "edb_top_inst/LUT__9983" site: eft }
placed { cell: "edb_top_inst/LUT__9987" site: eft }
placed { cell: "edb_top_inst/LUT__9988" site: eft }
placed { cell: "edb_top_inst/LUT__9993" site: efl }
placed { cell: "edb_top_inst/LUT__9994" site: eft }
placed { cell: "edb_top_inst/LUT__10026" site: eft }
placed { cell: "edb_top_inst/LUT__10027" site: eft }
placed { cell: "edb_top_inst/LUT__10028" site: eft }
placed { cell: "edb_top_inst/LUT__10032" site: eft }
placed { cell: "edb_top_inst/LUT__10033" site: eft }
placed { cell: "edb_top_inst/LUT__10034" site: efl }
placed { cell: "edb_top_inst/LUT__10035" site: efl }
placed { cell: "edb_top_inst/LUT__10036" site: efl }
placed { cell: "edb_top_inst/LUT__10037" site: eft }
placed { cell: "edb_top_inst/LUT__10039" site: eft }
placed { cell: "edb_top_inst/LUT__10040" site: eft }
placed { cell: "edb_top_inst/LUT__10041" site: efl }
placed { cell: "edb_top_inst/LUT__10043" site: eft }
placed { cell: "edb_top_inst/LUT__10044" site: eft }
placed { cell: "edb_top_inst/LUT__10045" site: eft }
placed { cell: "edb_top_inst/LUT__10046" site: eft }
placed { cell: "edb_top_inst/LUT__10047" site: eft }
placed { cell: "edb_top_inst/LUT__10048" site: eft }
placed { cell: "edb_top_inst/LUT__10049" site: efl }
placed { cell: "edb_top_inst/LUT__10050" site: efl }
placed { cell: "edb_top_inst/LUT__10066" site: eft }
placed { cell: "edb_top_inst/LUT__10067" site: efl }
placed { cell: "edb_top_inst/LUT__10068" site: eft }
placed { cell: "edb_top_inst/LUT__10070" site: efl }
placed { cell: "edb_top_inst/LUT__10071" site: eft }
placed { cell: "edb_top_inst/LUT__10072" site: eft }
placed { cell: "edb_top_inst/LUT__10073" site: eft }
placed { cell: "edb_top_inst/LUT__10074" site: eft }
placed { cell: "edb_top_inst/LUT__10075" site: efl }
placed { cell: "edb_top_inst/LUT__10076" site: efl }
placed { cell: "edb_top_inst/LUT__10077" site: efl }
placed { cell: "edb_top_inst/LUT__10078" site: efl }
placed { cell: "edb_top_inst/LUT__10079" site: efl }
placed { cell: "edb_top_inst/LUT__10080" site: efl }
placed { cell: "edb_top_inst/LUT__10081" site: eft }
placed { cell: "edb_top_inst/LUT__10082" site: eft }
placed { cell: "edb_top_inst/LUT__10083" site: eft }
placed { cell: "edb_top_inst/LUT__10084" site: efl }
placed { cell: "edb_top_inst/LUT__10085" site: efl }
placed { cell: "edb_top_inst/LUT__10086" site: efl }
placed { cell: "edb_top_inst/LUT__10087" site: eft }
placed { cell: "edb_top_inst/LUT__10088" site: efl }
placed { cell: "edb_top_inst/LUT__10089" site: efl }
placed { cell: "edb_top_inst/LUT__10090" site: eft }
placed { cell: "edb_top_inst/LUT__10091" site: efl }
placed { cell: "edb_top_inst/LUT__10092" site: efl }
placed { cell: "edb_top_inst/LUT__10093" site: efl }
placed { cell: "edb_top_inst/LUT__10094" site: eft }
placed { cell: "edb_top_inst/LUT__10095" site: efl }
placed { cell: "edb_top_inst/LUT__10096" site: eft }
placed { cell: "edb_top_inst/LUT__10097" site: eft }
placed { cell: "edb_top_inst/LUT__10098" site: eft }
placed { cell: "edb_top_inst/LUT__10099" site: eft }
placed { cell: "edb_top_inst/LUT__10100" site: eft }
placed { cell: "edb_top_inst/LUT__10101" site: eft }
placed { cell: "edb_top_inst/LUT__10102" site: efl }
placed { cell: "edb_top_inst/LUT__10103" site: eft }
placed { cell: "edb_top_inst/LUT__10104" site: eft }
placed { cell: "edb_top_inst/LUT__10105" site: eft }
placed { cell: "edb_top_inst/LUT__10106" site: efl }
placed { cell: "edb_top_inst/LUT__10107" site: eft }
placed { cell: "edb_top_inst/LUT__10108" site: eft }
placed { cell: "edb_top_inst/LUT__10109" site: efl }
placed { cell: "edb_top_inst/LUT__10110" site: efl }
placed { cell: "edb_top_inst/LUT__10111" site: eft }
placed { cell: "edb_top_inst/LUT__10112" site: efl }
placed { cell: "edb_top_inst/LUT__10113" site: efl }
placed { cell: "edb_top_inst/LUT__10114" site: efl }
placed { cell: "edb_top_inst/LUT__10115" site: eft }
placed { cell: "edb_top_inst/LUT__10116" site: eft }
placed { cell: "edb_top_inst/LUT__10117" site: eft }
placed { cell: "edb_top_inst/LUT__10118" site: efl }
placed { cell: "edb_top_inst/LUT__10119" site: eft }
placed { cell: "edb_top_inst/LUT__10120" site: efl }
placed { cell: "edb_top_inst/LUT__10121" site: efl }
placed { cell: "edb_top_inst/LUT__10122" site: efl }
placed { cell: "edb_top_inst/LUT__10123" site: efl }
placed { cell: "edb_top_inst/LUT__10124" site: efl }
placed { cell: "edb_top_inst/LUT__10125" site: eft }
placed { cell: "edb_top_inst/LUT__10126" site: efl }
placed { cell: "edb_top_inst/LUT__10127" site: efl }
placed { cell: "edb_top_inst/LUT__10128" site: efl }
placed { cell: "edb_top_inst/LUT__10129" site: efl }
placed { cell: "edb_top_inst/LUT__10130" site: efl }
placed { cell: "edb_top_inst/LUT__10131" site: eft }
placed { cell: "edb_top_inst/LUT__10132" site: eft }
placed { cell: "edb_top_inst/LUT__10133" site: eft }
placed { cell: "edb_top_inst/LUT__10134" site: eft }
placed { cell: "edb_top_inst/LUT__10135" site: eft }
placed { cell: "edb_top_inst/LUT__10136" site: eft }
placed { cell: "edb_top_inst/LUT__10137" site: eft }
placed { cell: "edb_top_inst/LUT__10138" site: eft }
placed { cell: "edb_top_inst/LUT__10139" site: eft }
placed { cell: "edb_top_inst/LUT__10140" site: eft }
placed { cell: "edb_top_inst/LUT__10141" site: eft }
placed { cell: "edb_top_inst/LUT__10142" site: eft }
placed { cell: "edb_top_inst/LUT__10143" site: eft }
placed { cell: "edb_top_inst/LUT__10144" site: efl }
placed { cell: "edb_top_inst/LUT__10145" site: efl }
placed { cell: "edb_top_inst/LUT__10146" site: efl }
placed { cell: "edb_top_inst/LUT__10147" site: eft }
placed { cell: "edb_top_inst/LUT__10148" site: efl }
placed { cell: "edb_top_inst/LUT__10149" site: efl }
placed { cell: "edb_top_inst/LUT__10150" site: eft }
placed { cell: "edb_top_inst/LUT__10151" site: efl }
placed { cell: "edb_top_inst/LUT__10152" site: efl }
placed { cell: "edb_top_inst/LUT__10153" site: efl }
placed { cell: "edb_top_inst/LUT__10154" site: eft }
placed { cell: "edb_top_inst/LUT__10155" site: eft }
placed { cell: "edb_top_inst/LUT__10156" site: efl }
placed { cell: "edb_top_inst/LUT__10157" site: eft }
placed { cell: "edb_top_inst/LUT__10158" site: efl }
placed { cell: "edb_top_inst/LUT__10159" site: efl }
placed { cell: "edb_top_inst/LUT__10160" site: efl }
placed { cell: "edb_top_inst/LUT__10161" site: eft }
placed { cell: "edb_top_inst/LUT__10162" site: eft }
placed { cell: "edb_top_inst/LUT__10163" site: eft }
placed { cell: "edb_top_inst/LUT__10164" site: eft }
placed { cell: "edb_top_inst/LUT__10165" site: eft }
placed { cell: "edb_top_inst/LUT__10166" site: eft }
placed { cell: "edb_top_inst/LUT__10167" site: eft }
placed { cell: "edb_top_inst/LUT__10168" site: efl }
placed { cell: "edb_top_inst/LUT__10169" site: efl }
placed { cell: "edb_top_inst/LUT__10170" site: efl }
placed { cell: "edb_top_inst/LUT__10171" site: eft }
placed { cell: "edb_top_inst/LUT__10172" site: efl }
placed { cell: "edb_top_inst/LUT__10173" site: eft }
placed { cell: "edb_top_inst/LUT__10174" site: efl }
placed { cell: "edb_top_inst/LUT__10175" site: eft }
placed { cell: "edb_top_inst/LUT__10176" site: efl }
placed { cell: "edb_top_inst/LUT__10177" site: efl }
placed { cell: "edb_top_inst/LUT__10178" site: eft }
placed { cell: "edb_top_inst/LUT__10179" site: eft }
placed { cell: "edb_top_inst/LUT__10180" site: efl }
placed { cell: "edb_top_inst/LUT__10181" site: efl }
placed { cell: "edb_top_inst/LUT__10182" site: eft }
placed { cell: "edb_top_inst/LUT__10183" site: eft }
placed { cell: "edb_top_inst/LUT__10184" site: eft }
placed { cell: "edb_top_inst/LUT__10185" site: efl }
placed { cell: "edb_top_inst/LUT__10186" site: efl }
placed { cell: "edb_top_inst/LUT__10187" site: eft }
placed { cell: "edb_top_inst/LUT__10188" site: eft }
placed { cell: "edb_top_inst/LUT__10189" site: eft }
placed { cell: "edb_top_inst/LUT__10190" site: eft }
placed { cell: "edb_top_inst/LUT__10191" site: eft }
placed { cell: "edb_top_inst/LUT__10192" site: eft }
placed { cell: "edb_top_inst/LUT__10193" site: eft }
placed { cell: "edb_top_inst/LUT__10194" site: eft }
placed { cell: "edb_top_inst/LUT__10195" site: efl }
placed { cell: "edb_top_inst/LUT__10196" site: efl }
placed { cell: "edb_top_inst/LUT__10197" site: eft }
placed { cell: "edb_top_inst/LUT__10198" site: eft }
placed { cell: "edb_top_inst/LUT__10199" site: efl }
placed { cell: "edb_top_inst/LUT__10200" site: eft }
placed { cell: "edb_top_inst/LUT__10201" site: efl }
placed { cell: "edb_top_inst/LUT__10202" site: eft }
placed { cell: "edb_top_inst/LUT__10203" site: efl }
placed { cell: "edb_top_inst/LUT__10204" site: eft }
placed { cell: "edb_top_inst/LUT__10205" site: eft }
placed { cell: "edb_top_inst/LUT__10207" site: eft }
placed { cell: "edb_top_inst/LUT__10208" site: eft }
placed { cell: "edb_top_inst/LUT__10210" site: eft }
placed { cell: "edb_top_inst/LUT__10211" site: eft }
placed { cell: "edb_top_inst/LUT__10212" site: eft }
placed { cell: "edb_top_inst/LUT__10214" site: eft }
placed { cell: "edb_top_inst/LUT__10215" site: eft }
placed { cell: "edb_top_inst/LUT__10216" site: efl }
placed { cell: "edb_top_inst/LUT__10217" site: efl }
placed { cell: "edb_top_inst/LUT__10218" site: eft }
placed { cell: "edb_top_inst/LUT__10219" site: eft }
placed { cell: "edb_top_inst/LUT__10220" site: eft }
placed { cell: "edb_top_inst/LUT__10221" site: efl }
placed { cell: "edb_top_inst/LUT__10223" site: eft }
placed { cell: "edb_top_inst/LUT__10224" site: efl }
placed { cell: "edb_top_inst/LUT__10225" site: efl }
placed { cell: "edb_top_inst/LUT__10226" site: eft }
placed { cell: "edb_top_inst/LUT__10227" site: eft }
placed { cell: "edb_top_inst/LUT__10228" site: eft }
placed { cell: "edb_top_inst/LUT__10229" site: eft }
placed { cell: "edb_top_inst/LUT__10230" site: eft }
placed { cell: "edb_top_inst/LUT__10232" site: eft }
placed { cell: "edb_top_inst/LUT__10234" site: efl }
placed { cell: "edb_top_inst/LUT__10235" site: eft }
placed { cell: "edb_top_inst/LUT__10237" site: eft }
placed { cell: "edb_top_inst/LUT__10239" site: efl }
placed { cell: "edb_top_inst/LUT__10240" site: eft }
placed { cell: "edb_top_inst/LUT__10241" site: eft }
placed { cell: "edb_top_inst/LUT__10242" site: eft }
placed { cell: "edb_top_inst/LUT__10243" site: efl }
placed { cell: "edb_top_inst/LUT__10244" site: efl }
placed { cell: "edb_top_inst/LUT__10245" site: eft }
placed { cell: "edb_top_inst/LUT__10246" site: eft }
placed { cell: "edb_top_inst/LUT__10247" site: eft }
placed { cell: "edb_top_inst/LUT__10248" site: eft }
placed { cell: "edb_top_inst/LUT__10249" site: efl }
placed { cell: "edb_top_inst/LUT__10250" site: eft }
placed { cell: "edb_top_inst/LUT__10251" site: efl }
placed { cell: "edb_top_inst/LUT__10252" site: efl }
placed { cell: "edb_top_inst/LUT__10254" site: eft }
placed { cell: "edb_top_inst/LUT__10255" site: eft }
placed { cell: "edb_top_inst/LUT__10256" site: eft }
placed { cell: "edb_top_inst/LUT__10258" site: eft }
placed { cell: "edb_top_inst/LUT__10259" site: efl }
placed { cell: "edb_top_inst/LUT__10260" site: efl }
placed { cell: "edb_top_inst/LUT__10262" site: eft }
placed { cell: "edb_top_inst/LUT__10263" site: eft }
placed { cell: "edb_top_inst/LUT__10264" site: eft }
placed { cell: "edb_top_inst/LUT__10265" site: efl }
placed { cell: "edb_top_inst/LUT__10267" site: eft }
placed { cell: "edb_top_inst/LUT__10268" site: efl }
placed { cell: "edb_top_inst/LUT__10269" site: eft }
placed { cell: "edb_top_inst/LUT__10270" site: efl }
placed { cell: "edb_top_inst/LUT__10271" site: eft }
placed { cell: "edb_top_inst/LUT__10272" site: efl }
placed { cell: "edb_top_inst/LUT__10274" site: efl }
placed { cell: "edb_top_inst/LUT__10275" site: eft }
placed { cell: "edb_top_inst/LUT__10276" site: efl }
placed { cell: "edb_top_inst/LUT__10277" site: eft }
placed { cell: "edb_top_inst/LUT__10278" site: eft }
placed { cell: "edb_top_inst/LUT__10280" site: eft }
placed { cell: "edb_top_inst/LUT__10281" site: efl }
placed { cell: "edb_top_inst/LUT__10282" site: efl }
placed { cell: "edb_top_inst/LUT__10283" site: efl }
placed { cell: "edb_top_inst/LUT__10285" site: eft }
placed { cell: "edb_top_inst/LUT__10286" site: efl }
placed { cell: "edb_top_inst/LUT__10287" site: efl }
placed { cell: "edb_top_inst/LUT__10288" site: eft }
placed { cell: "edb_top_inst/LUT__10290" site: efl }
placed { cell: "edb_top_inst/LUT__10291" site: eft }
placed { cell: "edb_top_inst/LUT__10292" site: efl }
placed { cell: "edb_top_inst/LUT__10293" site: efl }
placed { cell: "edb_top_inst/LUT__10294" site: eft }
placed { cell: "edb_top_inst/LUT__10296" site: eft }
placed { cell: "edb_top_inst/LUT__10297" site: eft }
placed { cell: "edb_top_inst/LUT__10298" site: eft }
placed { cell: "edb_top_inst/LUT__10299" site: eft }
placed { cell: "edb_top_inst/LUT__10301" site: efl }
placed { cell: "edb_top_inst/LUT__10312" site: efl }
placed { cell: "edb_top_inst/LUT__10313" site: efl }
placed { cell: "edb_top_inst/LUT__10314" site: efl }
placed { cell: "edb_top_inst/LUT__10315" site: efl }
placed { cell: "edb_top_inst/LUT__10316" site: efl }
placed { cell: "edb_top_inst/LUT__10317" site: eft }
placed { cell: "edb_top_inst/LUT__8027" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i1" site: efl }
placed { cell: "edb_top_inst/la0/add_1218/i1" site: efl }
placed { cell: "edb_top_inst/la0/add_1216/i2" site: efl }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_97/i1" site: eft }
placed { cell: "edb_top_inst/la1/add_685/i1" site: efl }
placed { cell: "edb_top_inst/la1/add_685/i2" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i1" site: efl }
placed { cell: "edb_top_inst/la1/add_687/i1" site: efl }
placed { cell: "edb_top_inst/la0/add_1216/i1" site: efl }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/add_97/i1" site: eft }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/add_99/i1" site: eft }
placed { cell: "edb_top_inst/la1/add_687/i5" site: efl }
placed { cell: "edb_top_inst/la1/add_687/i4" site: efl }
placed { cell: "edb_top_inst/la1/add_687/i3" site: efl }
placed { cell: "edb_top_inst/la1/add_687/i2" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i25" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i24" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i23" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i22" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i21" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i20" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i19" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i18" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i17" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i16" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i15" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i14" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i13" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i12" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i11" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i10" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i9" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i8" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i7" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i6" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i5" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i4" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i3" site: efl }
placed { cell: "edb_top_inst/la1/add_355/i2" site: efl }
placed { cell: "edb_top_inst/la1/add_685/i9" site: efl }
placed { cell: "edb_top_inst/la1/add_685/i8" site: efl }
placed { cell: "edb_top_inst/la1/add_685/i7" site: efl }
placed { cell: "edb_top_inst/la1/add_685/i6" site: efl }
placed { cell: "edb_top_inst/la1/add_685/i5" site: efl }
placed { cell: "edb_top_inst/la1/add_685/i4" site: efl }
placed { cell: "edb_top_inst/la1/add_685/i3" site: efl }
placed { cell: "edb_top_inst/la0/add_1218/i5" site: efl }
placed { cell: "edb_top_inst/la0/add_1218/i4" site: efl }
placed { cell: "edb_top_inst/la0/add_1218/i3" site: efl }
placed { cell: "edb_top_inst/la0/add_1218/i2" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i25" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i24" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i23" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i22" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i21" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i20" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i19" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i18" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i17" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i16" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i15" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i14" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i13" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i12" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i11" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i10" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i9" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i8" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i7" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i6" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i5" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i4" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i3" site: efl }
placed { cell: "edb_top_inst/la0/add_355/i2" site: efl }
placed { cell: "edb_top_inst/la0/add_1216/i9" site: efl }
placed { cell: "edb_top_inst/la0/add_1216/i8" site: efl }
placed { cell: "edb_top_inst/la0/add_1216/i7" site: efl }
placed { cell: "edb_top_inst/la0/add_1216/i6" site: efl }
placed { cell: "edb_top_inst/la0/add_1216/i5" site: efl }
placed { cell: "edb_top_inst/la0/add_1216/i4" site: efl }
placed { cell: "edb_top_inst/la0/add_1216/i3" site: efl }
placed { cell: "wsinterface/led_reg__D$h0w1" site: memory }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" site: memory }
placed { cell: "wsinterface/led_reg__D$h0u12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0t12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0s12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0r12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0q12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0p12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0o12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0n12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0m12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0l12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0k12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0j12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0i12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0h12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0g12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0f12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0e12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0d12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0c12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0b12" site: memory }
placed { cell: "wsinterface/led_reg__D$h012" site: memory }
placed { cell: "wsinterface/led_reg__D$h0v12" site: memory }
placed { cell: "wsinterface/led_reg__D$h02" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" site: memory }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" site: memory }
placed { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" site: memory }
placed { cell: "LUT__15182" site: eft }
placed { cell: "LUT__15183" site: eft }
placed { cell: "LUT__15184" site: efl }
placed { cell: "LUT__15186" site: efl }
placed { cell: "LUT__15187" site: efl }
placed { cell: "LUT__15188" site: efl }
placed { cell: "LUT__15189" site: efl }
placed { cell: "LUT__15190" site: efl }
placed { cell: "LUT__15191" site: eft }
placed { cell: "LUT__15192" site: eft }
placed { cell: "LUT__15193" site: eft }
placed { cell: "LUT__15194" site: eft }
placed { cell: "LUT__15196" site: efl }
placed { cell: "LUT__15197" site: efl }
placed { cell: "LUT__15199" site: eft }
placed { cell: "LUT__15200" site: eft }
placed { cell: "LUT__15201" site: efl }
placed { cell: "LUT__15202" site: efl }
placed { cell: "LUT__15204" site: efl }
placed { cell: "LUT__15206" site: efl }
placed { cell: "LUT__15207" site: eft }
placed { cell: "LUT__15208" site: eft }
placed { cell: "LUT__15209" site: efl }
placed { cell: "LUT__15210" site: efl }
placed { cell: "LUT__15211" site: efl }
placed { cell: "LUT__15212" site: eft }
placed { cell: "LUT__15213" site: efl }
placed { cell: "LUT__15214" site: eft }
placed { cell: "LUT__15215" site: eft }
placed { cell: "LUT__15216" site: efl }
placed { cell: "LUT__15218" site: efl }
placed { cell: "LUT__15221" site: efl }
placed { cell: "LUT__15225" site: efl }
placed { cell: "LUT__15228" site: efl }
placed { cell: "LUT__15233" site: eft }
placed { cell: "LUT__15234" site: efl }
placed { cell: "LUT__15235" site: efl }
placed { cell: "LUT__15236" site: efl }
placed { cell: "LUT__15237" site: eft }
placed { cell: "LUT__15238" site: efl }
placed { cell: "LUT__15239" site: eft }
placed { cell: "LUT__15240" site: eft }
placed { cell: "LUT__15241" site: eft }
placed { cell: "LUT__15242" site: eft }
placed { cell: "LUT__15244" site: efl }
placed { cell: "LUT__15257" site: efl }
placed { cell: "LUT__15283" site: eft }
placed { cell: "LUT__15284" site: eft }
placed { cell: "LUT__15286" site: eft }
placed { cell: "LUT__15287" site: efl }
placed { cell: "LUT__15288" site: efl }
placed { cell: "LUT__15289" site: eft }
placed { cell: "LUT__15290" site: eft }
placed { cell: "LUT__15291" site: eft }
placed { cell: "LUT__15292" site: eft }
placed { cell: "LUT__15294" site: eft }
placed { cell: "LUT__15296" site: eft }
placed { cell: "LUT__15298" site: eft }
placed { cell: "LUT__15299" site: eft }
placed { cell: "LUT__15300" site: eft }
placed { cell: "LUT__15313" site: eft }
placed { cell: "LUT__15314" site: efl }
placed { cell: "LUT__15315" site: efl }
placed { cell: "LUT__15319" site: eft }
placed { cell: "LUT__15321" site: efl }
placed { cell: "LUT__15323" site: efl }
placed { cell: "LUT__15325" site: eft }
placed { cell: "LUT__15327" site: efl }
placed { cell: "LUT__15329" site: efl }
placed { cell: "LUT__15331" site: efl }
placed { cell: "LUT__15340" site: efl }
placed { cell: "LUT__15341" site: efl }
placed { cell: "LUT__15342" site: eft }
placed { cell: "LUT__15343" site: efl }
placed { cell: "LUT__15344" site: eft }
placed { cell: "LUT__15345" site: eft }
placed { cell: "LUT__15346" site: efl }
placed { cell: "LUT__15347" site: efl }
placed { cell: "LUT__15348" site: eft }
placed { cell: "LUT__15349" site: efl }
placed { cell: "LUT__15350" site: eft }
placed { cell: "LUT__15351" site: eft }
placed { cell: "LUT__15352" site: efl }
placed { cell: "LUT__15353" site: efl }
placed { cell: "LUT__15354" site: eft }
placed { cell: "LUT__15355" site: eft }
placed { cell: "LUT__15357" site: efl }
placed { cell: "LUT__15358" site: efl }
placed { cell: "LUT__15359" site: efl }
placed { cell: "LUT__15360" site: efl }
placed { cell: "LUT__15361" site: efl }
placed { cell: "LUT__15362" site: efl }
placed { cell: "LUT__15363" site: eft }
placed { cell: "LUT__15364" site: efl }
placed { cell: "LUT__15365" site: efl }
placed { cell: "LUT__15366" site: efl }
placed { cell: "LUT__15367" site: efl }
placed { cell: "LUT__15368" site: efl }
placed { cell: "LUT__15369" site: efl }
placed { cell: "LUT__15371" site: eft }
placed { cell: "LUT__15372" site: eft }
placed { cell: "LUT__15374" site: efl }
placed { cell: "LUT__15377" site: eft }
placed { cell: "LUT__15378" site: eft }
placed { cell: "LUT__15381" site: efl }
placed { cell: "LUT__15382" site: eft }
placed { cell: "LUT__15383" site: efl }
placed { cell: "LUT__15384" site: efl }
placed { cell: "LUT__15388" site: efl }
placed { cell: "LUT__15389" site: efl }
placed { cell: "LUT__15393" site: eft }
placed { cell: "LUT__15394" site: eft }
placed { cell: "LUT__15396" site: eft }
placed { cell: "LUT__15399" site: efl }
placed { cell: "LUT__15401" site: efl }
placed { cell: "LUT__15403" site: efl }
placed { cell: "LUT__15405" site: eft }
placed { cell: "LUT__15407" site: efl }
placed { cell: "LUT__15410" site: efl }
placed { cell: "LUT__15414" site: efl }
placed { cell: "LUT__15416" site: efl }
placed { cell: "LUT__15419" site: efl }
placed { cell: "LUT__15422" site: eft }
placed { cell: "LUT__15425" site: efl }
placed { cell: "LUT__15429" site: eft }
placed { cell: "LUT__15430" site: efl }
placed { cell: "LUT__15433" site: eft }
placed { cell: "LUT__15435" site: eft }
placed { cell: "LUT__15437" site: eft }
placed { cell: "LUT__15438" site: eft }
placed { cell: "LUT__15440" site: efl }
placed { cell: "LUT__15441" site: eft }
placed { cell: "LUT__15442" site: eft }
placed { cell: "LUT__15444" site: eft }
placed { cell: "LUT__15445" site: eft }
placed { cell: "LUT__15447" site: efl }
placed { cell: "LUT__15448" site: eft }
placed { cell: "LUT__15449" site: eft }
placed { cell: "LUT__15451" site: eft }
placed { cell: "LUT__15453" site: efl }
placed { cell: "LUT__15454" site: efl }
placed { cell: "LUT__15455" site: eft }
placed { cell: "LUT__15458" site: efl }
placed { cell: "LUT__15459" site: efl }
placed { cell: "LUT__15460" site: efl }
placed { cell: "LUT__15461" site: eft }
placed { cell: "LUT__15462" site: eft }
placed { cell: "LUT__15463" site: eft }
placed { cell: "LUT__15464" site: efl }
placed { cell: "LUT__15465" site: efl }
placed { cell: "LUT__15466" site: eft }
placed { cell: "LUT__15467" site: efl }
placed { cell: "LUT__15468" site: efl }
placed { cell: "LUT__15469" site: efl }
placed { cell: "LUT__15470" site: efl }
placed { cell: "LUT__15471" site: eft }
placed { cell: "LUT__15472" site: efl }
placed { cell: "LUT__15473" site: efl }
placed { cell: "LUT__15474" site: eft }
placed { cell: "LUT__15475" site: efl }
placed { cell: "LUT__15476" site: eft }
placed { cell: "LUT__15477" site: efl }
placed { cell: "LUT__15478" site: efl }
placed { cell: "LUT__15479" site: efl }
placed { cell: "LUT__15480" site: efl }
placed { cell: "LUT__15481" site: efl }
placed { cell: "LUT__15482" site: efl }
placed { cell: "LUT__15483" site: eft }
placed { cell: "LUT__15484" site: eft }
placed { cell: "LUT__15485" site: efl }
placed { cell: "LUT__15486" site: eft }
placed { cell: "LUT__15488" site: eft }
placed { cell: "LUT__15489" site: efl }
placed { cell: "LUT__15491" site: efl }
placed { cell: "LUT__15493" site: eft }
placed { cell: "LUT__15494" site: efl }
placed { cell: "LUT__15496" site: efl }
placed { cell: "LUT__15497" site: efl }
placed { cell: "LUT__15499" site: efl }
placed { cell: "LUT__15501" site: efl }
placed { cell: "LUT__15504" site: eft }
placed { cell: "LUT__15505" site: efl }
placed { cell: "LUT__15507" site: eft }
placed { cell: "LUT__15509" site: efl }
placed { cell: "LUT__15510" site: eft }
placed { cell: "LUT__15511" site: efl }
placed { cell: "LUT__15512" site: eft }
placed { cell: "LUT__15513" site: efl }
placed { cell: "LUT__15515" site: eft }
placed { cell: "LUT__15516" site: eft }
placed { cell: "LUT__15517" site: efl }
placed { cell: "LUT__15518" site: eft }
placed { cell: "LUT__15520" site: efl }
placed { cell: "LUT__15522" site: efl }
placed { cell: "LUT__15523" site: efl }
placed { cell: "LUT__15525" site: efl }
placed { cell: "LUT__15527" site: efl }
placed { cell: "LUT__15528" site: eft }
placed { cell: "LUT__15530" site: eft }
placed { cell: "LUT__15531" site: efl }
placed { cell: "LUT__15533" site: efl }
placed { cell: "LUT__15535" site: eft }
placed { cell: "LUT__15536" site: eft }
placed { cell: "LUT__15540" site: eft }
placed { cell: "LUT__15542" site: eft }
placed { cell: "LUT__15543" site: efl }
placed { cell: "LUT__15544" site: efl }
placed { cell: "LUT__15547" site: efl }
placed { cell: "LUT__15549" site: eft }
placed { cell: "LUT__15551" site: efl }
placed { cell: "LUT__15566" site: eft }
placed { cell: "LUT__15180" site: eft }
placed { cell: "CLKBUF__1" site: gbuf_block }
placed { cell: "CLKBUF__0" site: gbuf_block }
placed { cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" site: eft }
placed { cell: "AUX_ADD_CI__edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" site: eft }
placed { cell: "AUX_ADD_CI__edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" site: eft }
placed { cell: "AUX_ADD_CO__ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" site: eft }
placed { cell: "AUX_ADD_CI__ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" site: eft }
route { driver { cell: "uartrx/r_Rx_Data_R~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Data~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "uartrx/r_Rx_Data~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "uartrx/r_SM_Main[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "uartrx/r_Rx_Data_R~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "uartrx/r_SM_Main[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "uartrx/r_SM_Main[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/rgb_counter[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/high_count[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/low_count[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "data~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_counter[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[22]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[27]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[28]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[29]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[30]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/reset_count[31]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/state[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/state[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/rgb_counter[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/rgb_counter[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/rgb_counter[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/rgb_counter[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/high_count[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/high_count[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/high_count[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/high_count[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/high_count[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/high_count[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/high_count[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/high_count[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/high_count[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/high_count[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/low_count[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/low_count[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/low_count[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/low_count[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/low_count[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/low_count[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/low_count[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/low_count[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/low_count[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/low_count[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_counter[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_counter[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_counter[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_counter[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_counter[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_counter[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[22]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[22]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[22]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[53]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[54]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[55]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[56]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[57]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[58]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[59]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[60]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[61]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[62]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[63]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[64]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[65]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[66]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[67]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[68]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[69]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[70]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[71]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[72]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[73]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[74]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[75]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[76]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[31]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[51]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[52]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[53]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[54]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[55]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[56]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[57]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[58]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[59]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[60]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[61]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[62]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[63]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[64]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[65]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[66]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[67]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[68]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[69]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[70]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[71]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[72]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[73]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[74]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[75]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[76]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[89]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[90]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[31]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[51]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[52]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[53]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[54]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[55]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[56]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[57]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[58]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[59]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[60]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[61]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[62]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[63]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[64]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[65]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[66]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[67]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[68]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[69]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[70]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[71]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[72]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[73]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[74]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[75]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[76]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[89]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[90]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[51]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[52]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[53]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[54]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[55]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[56]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[57]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[58]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[59]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[60]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[61]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[62]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[63]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[64]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[65]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[66]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[67]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[68]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[69]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[70]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[71]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[72]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[73]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[74]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[75]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[76]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[89]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[90]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[91]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_soft_reset_in~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/module_state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_resetn_p1~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_resetn_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_resetn~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/module_state[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/module_state[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/module_state[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/tu_trigger~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/run_trig_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/run_trig_imdt_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/run_trig_imdt_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/str_sync_wbff1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/str_sync_wbff2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/str_sync_wbff2q~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync_tff1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync_tff2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync_tff2q~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/run_trig_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "led" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "CLKBUF__1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "CLKBUF__0" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "AUX_ADD_CI__edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "AUX_ADD_CI__edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "AUX_ADD_CI__ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "AUX_ADD_CI__ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Data~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rx_dv~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Bit_Index[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Data_R~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Bit_Index[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Bit_Index[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_address[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/post_wait_state[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/state[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/length[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_fifo_rd_en~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_address[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_address[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/post_wait_state[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/post_wait_state[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/state[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/state[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/state[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/length[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/length[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/length[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/length[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/length[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/length[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/length[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[21]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[22]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/state[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/rgb_counter[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/data_count[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_counter[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[21]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[22]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[24]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[25]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[26]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[27]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[28]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[29]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[30]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[31]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/state[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/state[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/rgb_counter[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/rgb_counter[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/rgb_counter[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/rgb_counter[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/data_count[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/data_count[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_counter[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_counter[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_counter[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_counter[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_counter[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_counter[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[21]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[22]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[21]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[22]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[21]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[22]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[53]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[54]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[55]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[56]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[57]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[58]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[59]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[60]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[61]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[62]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[63]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[64]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[65]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[66]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[67]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[68]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[69]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[70]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[71]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[72]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[73]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[74]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[75]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[76]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[31]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[51]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[52]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[53]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[54]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[55]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[56]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[57]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[58]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[59]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[60]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[61]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[62]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[63]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[64]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[65]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[66]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[67]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[68]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[69]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[70]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[71]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[72]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[73]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[74]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[75]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[76]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[89]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[90]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[31]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[51]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[52]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[53]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[54]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[55]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[56]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[57]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[58]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[59]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[60]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[61]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[62]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[63]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[64]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[65]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[66]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[67]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[68]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[69]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[70]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[71]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[72]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[73]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[74]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[75]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[76]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[89]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[90]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[51]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[52]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[53]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[54]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[55]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[56]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[57]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[58]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[59]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[60]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[61]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[62]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[63]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[64]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[65]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[66]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[67]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[68]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[69]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[70]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[71]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[72]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[73]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[74]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[75]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[76]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[89]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[90]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[91]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/tu_trigger~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1216/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_685/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_687/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_687/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_687/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_687/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i25" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i24" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i23" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i22" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i21" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i20" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i19" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i18" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i17" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i16" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i15" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i14" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i13" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_685/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_685/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_685/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_685/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_685/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_685/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la1/add_685/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1218/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1218/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1218/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1218/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i25" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i24" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i23" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i22" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i21" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i20" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i19" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i18" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i17" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i16" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i15" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i14" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i13" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1216/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1216/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1216/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1216/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1216/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1216/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_1216/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WDATA[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WDATA[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WDATA[8]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WDATA[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WDATA[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WDATA[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WDATA[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WDATA[8]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WDATA[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WDATA[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WDATA[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WDATA[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WDATA[8]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WDATA[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WDATA[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WDATA[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WDATA[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WDATA[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WDATA[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WDATA[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WDATA[8]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WDATA[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WDATA[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WDATA[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WDATA[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WDATA[8]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WDATA[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WDATA[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WDATA[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WDATA[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WDATA[8]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WDATA[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WDATA[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WDATA[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WDATA[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WDATA[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WDATA[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WDATA[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WDATA[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WDATA[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WDATA[8]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "WDATA[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "WDATA[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "AUX_ADD_CO__ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "AUX_ADD_CO__ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[1]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[2]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[3]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[4]~FF" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[6]~FF" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[7]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "LUT__15196" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "LUT__15202" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "LUT__15204" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Data~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rx_dv~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Bit_Index[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_SM_Main[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Data_R~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_SM_Main[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_SM_Main[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Bit_Index[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Bit_Index[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_address[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/post_wait_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/length[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_fifo_rd_en~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_address[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_address[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/post_wait_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/post_wait_state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/state[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/length[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/length[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/length[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/length[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/length[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/length[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/length[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/rgb_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/data_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "data~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/rgb_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/rgb_counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/rgb_counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/rgb_counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/data_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/data_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_counter[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_counter[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[64]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[65]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[66]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[67]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[68]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[69]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[70]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[71]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[72]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[73]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[74]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[75]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[76]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[64]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[65]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[66]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[67]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[68]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[69]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[70]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[71]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[72]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[73]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[74]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[75]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[76]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[89]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[90]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[64]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[65]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[66]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[67]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[68]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[69]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[70]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[71]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[72]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[73]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[74]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[75]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[76]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[89]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[90]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[64]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[65]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[66]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[67]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[68]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[69]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[70]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[71]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[72]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[73]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[74]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[75]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[76]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[89]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[90]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[91]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_resetn_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_resetn~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/tu_trigger~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/run_trig_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/run_trig_imdt_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/run_trig_imdt_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/str_sync_wbff1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/str_sync_wbff2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/str_sync_wbff2q~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/data_from_biu[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/run_trig_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/data_from_biu[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/data_from_biu[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/data_from_biu[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/data_from_biu[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/data_from_biu[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/data_from_biu[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/data_from_biu[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/data_from_biu[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/data_from_biu[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_sample_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_sample_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_sample_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_sample_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_sample_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_sample_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_sample_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_sample_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_sample_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_sample_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_sample_cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h012" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h012" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h02" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h02" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__15187" port: "O" } sink { cell: "uartrx/r_Rx_Byte[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__15190" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__15218" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "uartrx/r_Clock_Count[0]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "uartrx/r_Clock_Count[1]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "uartrx/r_Clock_Count[2]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "uartrx/r_Clock_Count[3]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "uartrx/r_Clock_Count[4]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "uartrx/r_Clock_Count[5]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "uartrx/r_Clock_Count[6]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "uartrx/r_Clock_Count[7]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15194" port: "O" } sink { cell: "uartrx/r_Clock_Count[8]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15196" port: "O" } sink { cell: "uartrx/r_Clock_Count[0]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__15196" port: "O" } sink { cell: "uartrx/r_Clock_Count[1]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15196" port: "O" } sink { cell: "uartrx/r_Clock_Count[2]~FF" port: "CE" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__15196" port: "O" } sink { cell: "uartrx/r_Clock_Count[3]~FF" port: "CE" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__15196" port: "O" } sink { cell: "uartrx/r_Clock_Count[4]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15196" port: "O" } sink { cell: "uartrx/r_Clock_Count[5]~FF" port: "CE" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__15196" port: "O" } sink { cell: "uartrx/r_Clock_Count[6]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15196" port: "O" } sink { cell: "uartrx/r_Clock_Count[7]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15196" port: "O" } sink { cell: "uartrx/r_Clock_Count[8]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15196" port: "O" } sink { cell: "uartrx/r_Clock_Count[9]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15196" port: "O" } sink { cell: "uartrx/r_Clock_Count[10]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "w_rx_dv~FF" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uartrx/r_SM_Main[0]~FF" port: "RE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uartrx/r_SM_Main[1]~FF" port: "RE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__15196" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__15197" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__15200" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__15209" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__15212" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "w_rx_dv~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[0]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uartrx/r_SM_Main[1]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[1]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[2]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__15192" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__15194" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__15197" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__15199" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__15202" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__15208" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15197" port: "O" } sink { cell: "w_rx_dv~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O" } sink { cell: "LUT__15186" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O" } sink { cell: "LUT__15206" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "I[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "I[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "LUT__15239" port: "I[2]" } delay_max: 1852 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[1]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[2]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__15187" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__15201" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__15207" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__15209" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__15211" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__15213" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__15214" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15200" port: "O" } sink { cell: "uartrx/r_Bit_Index[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15200" port: "O" } sink { cell: "uartrx/r_Bit_Index[1]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15200" port: "O" } sink { cell: "uartrx/r_Bit_Index[2]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15202" port: "O" } sink { cell: "uartrx/r_SM_Main[0]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15199" port: "O" } sink { cell: "uartrx/r_SM_Main[0]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15199" port: "O" } sink { cell: "LUT__15200" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15193" port: "O" } sink { cell: "uartrx/r_SM_Main[0]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15193" port: "O" } sink { cell: "uartrx/r_Clock_Count[9]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15193" port: "O" } sink { cell: "uartrx/r_Clock_Count[10]~FF" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15193" port: "O" } sink { cell: "LUT__15194" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "uartrx/r_SM_Main[0]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "uartrx/r_SM_Main[1]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__15186" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__15192" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__15197" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__15200" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__15204" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__15206" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__15209" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__15213" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__15214" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__15216" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i_rx_serial" port: "inpad" } sink { cell: "uartrx/r_Rx_Data_R~FF" port: "I[1]" } delay_max: 3780 delay_min: 0  }
route { driver { cell: "i_rx_serial" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 3502 delay_min: 0  }
route { driver { cell: "LUT__15184" port: "O" } sink { cell: "uartrx/r_SM_Main[1]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15184" port: "O" } sink { cell: "uartrx/r_SM_Main[2]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15184" port: "O" } sink { cell: "LUT__15186" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15184" port: "O" } sink { cell: "LUT__15194" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15184" port: "O" } sink { cell: "LUT__15197" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15184" port: "O" } sink { cell: "LUT__15199" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15184" port: "O" } sink { cell: "LUT__15202" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__15184" port: "O" } sink { cell: "LUT__15208" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15204" port: "O" } sink { cell: "uartrx/r_SM_Main[1]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15206" port: "O" } sink { cell: "uartrx/r_SM_Main[2]~FF" port: "RE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15207" port: "O" } sink { cell: "uartrx/r_Rx_Byte[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__15210" port: "O" } sink { cell: "uartrx/r_Rx_Byte[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15211" port: "O" } sink { cell: "uartrx/r_Rx_Byte[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15213" port: "O" } sink { cell: "uartrx/r_Rx_Byte[4]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15214" port: "O" } sink { cell: "uartrx/r_Rx_Byte[5]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15215" port: "O" } sink { cell: "uartrx/r_Rx_Byte[6]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15216" port: "O" } sink { cell: "uartrx/r_Rx_Byte[7]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[1]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__15181" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__15188" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__15218" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[3]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__15181" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__15188" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__15221" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15218" port: "O" } sink { cell: "uartrx/r_Clock_Count[2]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15218" port: "O" } sink { cell: "uartrx/r_Clock_Count[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15218" port: "O" } sink { cell: "LUT__15221" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[3]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__15181" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__15190" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__15221" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[5]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__15189" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__15180" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15221" port: "O" } sink { cell: "uartrx/r_Clock_Count[4]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15221" port: "O" } sink { cell: "uartrx/r_Clock_Count[5]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15221" port: "O" } sink { cell: "uartrx/r_Clock_Count[6]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15221" port: "O" } sink { cell: "LUT__15225" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[5]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__15189" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__15180" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15180" port: "O" } sink { cell: "uartrx/r_Clock_Count[6]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15180" port: "O" } sink { cell: "LUT__15182" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15180" port: "O" } sink { cell: "LUT__15225" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[6]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__15182" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__15189" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__15225" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[8]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__15184" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__15190" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__15228" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15225" port: "O" } sink { cell: "uartrx/r_Clock_Count[7]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15225" port: "O" } sink { cell: "uartrx/r_Clock_Count[8]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15225" port: "O" } sink { cell: "LUT__15228" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[8]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "LUT__15184" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "LUT__15190" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "LUT__15228" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[10]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "LUT__15183" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15228" port: "O" } sink { cell: "uartrx/r_Clock_Count[9]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15228" port: "O" } sink { cell: "uartrx/r_Clock_Count[10]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[10]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "LUT__15183" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__15187" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__15201" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__15207" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__15209" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__15211" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__15212" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__15186" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__15201" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__15210" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__15212" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__15215" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "RE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "RE" } delay_max: 844 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "RE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "RE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "RE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "RE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "RE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/add_74/i1" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[11]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "LUT__15237" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15239" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__15239" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__15239" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__15239" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "CE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "LUT__15239" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "CE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "LUT__15239" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__15239" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__15239" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "CE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "LUT__15239" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "CE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "LUT__15239" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__15239" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WE" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "RE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "RE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "RE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "RE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "RE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "RE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "RE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "RE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "RE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "RE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "RE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "RE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "RE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/add_76/i1" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[11]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__15244" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "CE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__15244" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15244" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15244" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15244" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15244" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15244" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15244" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15244" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15244" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15244" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RCLKE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "O_seq" } sink { cell: "LUT__15237" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/add_76/i1" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/add_74/i1" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "LUT__15237" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "LUT__15234" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/add_74/i1" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "LUT__15233" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "LUT__15236" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[4]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "LUT__15234" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[5]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "LUT__15233" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[6]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "LUT__15236" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[7]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "LUT__15235" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" port: "O_seq" } sink { cell: "LUT__15235" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/add_76/i1" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[4]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[5]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[6]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[7]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "O_seq" } sink { cell: "LUT__15237" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "O_seq" } sink { cell: "LUT__15234" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O_seq" } sink { cell: "LUT__15233" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "LUT__15236" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "LUT__15234" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "LUT__15233" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "O_seq" } sink { cell: "LUT__15236" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "O_seq" } sink { cell: "LUT__15235" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "O_seq" } sink { cell: "LUT__15235" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "w_address[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "w_address[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "w_address[2]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 1599 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[8]" } delay_max: 2044 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[8]" } delay_max: 2503 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[8]" } delay_max: 2293 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[8]" } delay_max: 1605 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[8]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[8]" } delay_max: 1785 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[8]" } delay_max: 1816 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[8]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[8]" } delay_max: 1801 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[8]" } delay_max: 1841 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[8]" } delay_max: 1364 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[8]" } delay_max: 2295 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[8]" } delay_max: 2041 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[8]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[8]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[8]" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[8]" } delay_max: 2009 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[8]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[8]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[8]" } delay_max: 1525 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[8]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[8]" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[8]" } delay_max: 1834 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[8]" } delay_max: 2048 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "w_address[0]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "w_address[1]~FF" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "w_address[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "I[1]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[10]" } delay_max: 2265 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[10]" } delay_max: 2638 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[10]" } delay_max: 2427 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[10]" } delay_max: 2043 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[10]" } delay_max: 1555 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[10]" } delay_max: 1980 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[10]" } delay_max: 2253 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[10]" } delay_max: 1348 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[10]" } delay_max: 1589 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[10]" } delay_max: 2049 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[10]" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[10]" } delay_max: 2072 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[10]" } delay_max: 1843 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[10]" } delay_max: 1769 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[10]" } delay_max: 2010 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[10]" } delay_max: 2259 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[10]" } delay_max: 1796 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[10]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[10]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[10]" } delay_max: 1800 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[10]" } delay_max: 1703 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[10]" } delay_max: 1764 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[10]" } delay_max: 2054 delay_min: 0  }
route { driver { cell: "w_address[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[10]" } delay_max: 1838 delay_min: 0  }
route { driver { cell: "LUT__15284" port: "O" } sink { cell: "w_address[0]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15284" port: "O" } sink { cell: "w_address[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15284" port: "O" } sink { cell: "w_address[2]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "wsctrl/post_wait_state[0]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "wsctrl/length[0]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "w_fifo_rd_en~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "wsctrl/post_wait_state[1]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "wsctrl/post_wait_state[2]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "wsctrl/state[3]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "wsctrl/length[1]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "wsctrl/length[2]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "wsctrl/length[3]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "wsctrl/length[5]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "wsctrl/length[7]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15283" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15289" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15291" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15292" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15296" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15298" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15300" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15313" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15314" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15325" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15329" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15340" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15341" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "wsctrl/state[0]~FF" port: "O_seq" } sink { cell: "wsctrl/post_wait_state[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsctrl/state[0]~FF" port: "O_seq" } sink { cell: "wsctrl/post_wait_state[1]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "wsctrl/state[0]~FF" port: "O_seq" } sink { cell: "wsctrl/state[3]~FF" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "wsctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15283" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "wsctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15289" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "wsctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15291" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15292" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "wsctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15296" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "wsctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15298" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15300" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15313" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15314" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15340" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsctrl/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15341" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsctrl/post_wait_state[0]~FF" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsctrl/state[0]~FF" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsctrl/post_wait_state[1]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsctrl/state[1]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsctrl/state[2]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsctrl/state[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 1753 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WE" } delay_max: 2253 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WE" } delay_max: 2720 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WE" } delay_max: 2510 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WE" } delay_max: 1800 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WE" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WE" } delay_max: 1751 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WE" } delay_max: 2010 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WE" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WE" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WE" } delay_max: 1810 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WE" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WE" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WE" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WE" } delay_max: 2027 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WE" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WE" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WE" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WE" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h012" port: "WE" } delay_max: 1556 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WE" } delay_max: 2043 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h02" port: "WE" } delay_max: 1606 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__15284" port: "I[0]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__15290" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__15294" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__15296" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__15298" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__15299" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__15340" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__15341" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/post_wait_state[0]~FF" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/length[0]~FF" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_rgb_data[0]~FF" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/post_wait_state[1]~FF" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/state[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/state[3]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/length[1]~FF" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/length[2]~FF" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/length[3]~FF" port: "I[3]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/length[4]~FF" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/length[5]~FF" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/length[6]~FF" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/length[7]~FF" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_rgb_data[1]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_rgb_data[2]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_rgb_data[3]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_rgb_data[4]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_rgb_data[5]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_rgb_data[6]~FF" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_rgb_data[7]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15283" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15289" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15291" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15292" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15296" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15298" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15299" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15313" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15315" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15340" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__15290" port: "O" } sink { cell: "wsctrl/post_wait_state[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15290" port: "O" } sink { cell: "wsctrl/post_wait_state[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15290" port: "O" } sink { cell: "wsctrl/post_wait_state[2]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "wsctrl/post_wait_state[0]~FF" port: "O_seq" } sink { cell: "LUT__15291" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15292" port: "O" } sink { cell: "wsctrl/state[0]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15291" port: "O" } sink { cell: "wsctrl/state[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15288" port: "O" } sink { cell: "wsctrl/state[0]~FF" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__15288" port: "O" } sink { cell: "LUT__15290" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15294" port: "O" } sink { cell: "wsctrl/state[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15294" port: "O" } sink { cell: "wsctrl/state[1]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15294" port: "O" } sink { cell: "wsctrl/state[2]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15294" port: "O" } sink { cell: "wsctrl/state[3]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[10]" } sink { cell: "wsctrl/length[0]~FF" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[10]" } sink { cell: "w_rgb_data[0]~FF" port: "I[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[10]" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "wsctrl/length[0]~FF" port: "O_seq" } sink { cell: "wsctrl/length[0]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsctrl/length[0]~FF" port: "O_seq" } sink { cell: "LUT__15286" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsctrl/length[0]~FF" port: "O_seq" } sink { cell: "LUT__15319" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "wsctrl/length[0]~FF" port: "O_seq" } sink { cell: "LUT__15321" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsctrl/length[0]~FF" port: "O_seq" } sink { cell: "LUT__15323" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15296" port: "O" } sink { cell: "wsctrl/length[0]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__15296" port: "O" } sink { cell: "wsctrl/length[1]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15296" port: "O" } sink { cell: "wsctrl/length[2]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15296" port: "O" } sink { cell: "wsctrl/length[3]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15296" port: "O" } sink { cell: "wsctrl/length[4]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15296" port: "O" } sink { cell: "wsctrl/length[5]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15296" port: "O" } sink { cell: "wsctrl/length[6]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15296" port: "O" } sink { cell: "wsctrl/length[7]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15298" port: "O" } sink { cell: "w_rgb_data[0]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15298" port: "O" } sink { cell: "w_rgb_data[1]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15298" port: "O" } sink { cell: "w_rgb_data[2]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15298" port: "O" } sink { cell: "w_rgb_data[3]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15298" port: "O" } sink { cell: "w_rgb_data[4]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15298" port: "O" } sink { cell: "w_rgb_data[5]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15298" port: "O" } sink { cell: "w_rgb_data[6]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15298" port: "O" } sink { cell: "w_rgb_data[7]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "w_rgb_data[0]~FF" port: "O" } sink { cell: "w_rgb_data[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "w_rgb_data[0]~FF" port: "O" } sink { cell: "w_rgb_data[16]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "w_rgb_data[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "w_rgb_data[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h02" port: "WDATA[0]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "LUT__15300" port: "O" } sink { cell: "w_fifo_rd_en~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_fifo_rd_en~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "w_fifo_rd_en~FF" port: "O_seq" } sink { cell: "LUT__15244" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "w_address[1]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "w_address[2]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "I[1]" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[9]" } delay_max: 2044 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[9]" } delay_max: 2516 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[9]" } delay_max: 2306 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[9]" } delay_max: 1605 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[9]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[9]" } delay_max: 1785 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[9]" } delay_max: 1816 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[9]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[9]" } delay_max: 1801 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[9]" } delay_max: 1854 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[9]" } delay_max: 1364 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[9]" } delay_max: 2295 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[9]" } delay_max: 2041 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[9]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[9]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[9]" } delay_max: 2064 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[9]" } delay_max: 2009 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[9]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[9]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[9]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[9]" } delay_max: 1582 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[9]" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[9]" } delay_max: 1834 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[9]" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "wsctrl/post_wait_state[1]~FF" port: "O_seq" } sink { cell: "LUT__15315" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15299" port: "O" } sink { cell: "wsctrl/post_wait_state[2]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15299" port: "O" } sink { cell: "LUT__15300" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsctrl/post_wait_state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/state[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15315" port: "O" } sink { cell: "wsctrl/state[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15313" port: "O" } sink { cell: "wsctrl/state[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15314" port: "O" } sink { cell: "wsctrl/state[2]~FF" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15314" port: "O" } sink { cell: "LUT__15315" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[11]" } sink { cell: "wsctrl/length[1]~FF" port: "I[1]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[11]" } sink { cell: "w_rgb_data[1]~FF" port: "I[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[11]" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[1]~FF" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "LUT__15319" port: "O" } sink { cell: "wsctrl/length[1]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsctrl/length[1]~FF" port: "O_seq" } sink { cell: "LUT__15286" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsctrl/length[1]~FF" port: "O_seq" } sink { cell: "LUT__15319" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsctrl/length[1]~FF" port: "O_seq" } sink { cell: "LUT__15321" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "wsctrl/length[1]~FF" port: "O_seq" } sink { cell: "LUT__15323" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[12]" } sink { cell: "wsctrl/length[2]~FF" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[12]" } sink { cell: "w_rgb_data[2]~FF" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[12]" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[2]~FF" port: "I[1]" } delay_max: 1092 delay_min: 0  }
route { driver { cell: "LUT__15321" port: "O" } sink { cell: "wsctrl/length[2]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsctrl/length[2]~FF" port: "O_seq" } sink { cell: "LUT__15286" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsctrl/length[2]~FF" port: "O_seq" } sink { cell: "LUT__15321" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsctrl/length[2]~FF" port: "O_seq" } sink { cell: "LUT__15323" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[13]" } sink { cell: "wsctrl/length[3]~FF" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[13]" } sink { cell: "w_rgb_data[3]~FF" port: "I[0]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[13]" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[3]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__15323" port: "O" } sink { cell: "wsctrl/length[3]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsctrl/length[3]~FF" port: "O_seq" } sink { cell: "LUT__15286" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsctrl/length[3]~FF" port: "O_seq" } sink { cell: "LUT__15323" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15325" port: "O" } sink { cell: "wsctrl/length[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsctrl/length[4]~FF" port: "O_seq" } sink { cell: "wsctrl/length[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsctrl/length[4]~FF" port: "O_seq" } sink { cell: "LUT__15287" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsctrl/length[4]~FF" port: "O_seq" } sink { cell: "LUT__15327" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15286" port: "O" } sink { cell: "wsctrl/length[4]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15286" port: "O" } sink { cell: "LUT__15287" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15286" port: "O" } sink { cell: "LUT__15327" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[16]" } sink { cell: "wsctrl/length[5]~FF" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[16]" } sink { cell: "w_rgb_data[5]~FF" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[16]" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[5]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__15327" port: "O" } sink { cell: "wsctrl/length[5]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsctrl/length[5]~FF" port: "O_seq" } sink { cell: "LUT__15287" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsctrl/length[5]~FF" port: "O_seq" } sink { cell: "LUT__15327" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15329" port: "O" } sink { cell: "wsctrl/length[6]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsctrl/length[6]~FF" port: "O_seq" } sink { cell: "wsctrl/length[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsctrl/length[6]~FF" port: "O_seq" } sink { cell: "LUT__15288" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsctrl/length[6]~FF" port: "O_seq" } sink { cell: "LUT__15331" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15287" port: "O" } sink { cell: "wsctrl/length[6]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15287" port: "O" } sink { cell: "LUT__15288" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15287" port: "O" } sink { cell: "LUT__15331" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[18]" } sink { cell: "wsctrl/length[7]~FF" port: "I[1]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[18]" } sink { cell: "w_rgb_data[7]~FF" port: "I[0]" } delay_max: 1092 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[18]" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[7]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__15331" port: "O" } sink { cell: "wsctrl/length[7]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsctrl/length[7]~FF" port: "O_seq" } sink { cell: "LUT__15288" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "wsctrl/length[7]~FF" port: "O_seq" } sink { cell: "LUT__15331" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "w_rgb_data[1]~FF" port: "O" } sink { cell: "w_rgb_data[9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "w_rgb_data[1]~FF" port: "O" } sink { cell: "w_rgb_data[17]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "w_rgb_data[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[1]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "w_rgb_data[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h012" port: "WDATA[0]" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "w_rgb_data[2]~FF" port: "O" } sink { cell: "w_rgb_data[10]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "w_rgb_data[2]~FF" port: "O" } sink { cell: "w_rgb_data[18]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "w_rgb_data[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[2]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "w_rgb_data[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WDATA[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "w_rgb_data[3]~FF" port: "O" } sink { cell: "w_rgb_data[11]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "w_rgb_data[3]~FF" port: "O" } sink { cell: "w_rgb_data[19]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_rgb_data[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[3]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "w_rgb_data[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WDATA[0]" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[15]" } sink { cell: "w_rgb_data[4]~FF" port: "I[0]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[15]" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[4]~FF" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[15]" } sink { cell: "LUT__15325" port: "I[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "w_rgb_data[4]~FF" port: "O" } sink { cell: "w_rgb_data[12]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "w_rgb_data[4]~FF" port: "O" } sink { cell: "w_rgb_data[20]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "w_rgb_data[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[4]~FF" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "w_rgb_data[4]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WDATA[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "w_rgb_data[5]~FF" port: "O" } sink { cell: "w_rgb_data[13]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "w_rgb_data[5]~FF" port: "O" } sink { cell: "w_rgb_data[21]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "w_rgb_data[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_rgb_data[5]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WDATA[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[17]" } sink { cell: "w_rgb_data[6]~FF" port: "I[0]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[17]" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[6]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[17]" } sink { cell: "LUT__15329" port: "I[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "w_rgb_data[6]~FF" port: "O" } sink { cell: "w_rgb_data[14]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "w_rgb_data[6]~FF" port: "O" } sink { cell: "w_rgb_data[22]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "w_rgb_data[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[6]~FF" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "w_rgb_data[6]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WDATA[0]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "w_rgb_data[7]~FF" port: "O" } sink { cell: "w_rgb_data[15]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_rgb_data[7]~FF" port: "O" } sink { cell: "w_rgb_data[23]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "w_rgb_data[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_rgb_data[7]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WDATA[0]" } delay_max: 1703 delay_min: 0  }
route { driver { cell: "LUT__15340" port: "O" } sink { cell: "w_rgb_data[8]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__15340" port: "O" } sink { cell: "w_rgb_data[9]~FF" port: "CE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__15340" port: "O" } sink { cell: "w_rgb_data[10]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__15340" port: "O" } sink { cell: "w_rgb_data[11]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15340" port: "O" } sink { cell: "w_rgb_data[12]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15340" port: "O" } sink { cell: "w_rgb_data[13]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15340" port: "O" } sink { cell: "w_rgb_data[14]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15340" port: "O" } sink { cell: "w_rgb_data[15]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "w_rgb_data[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[8]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "w_rgb_data[8]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WDATA[0]" } delay_max: 1769 delay_min: 0  }
route { driver { cell: "w_rgb_data[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[9]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "w_rgb_data[9]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WDATA[0]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "w_rgb_data[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[10]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "w_rgb_data[10]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WDATA[0]" } delay_max: 1589 delay_min: 0  }
route { driver { cell: "w_rgb_data[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[11]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "w_rgb_data[11]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WDATA[0]" } delay_max: 2290 delay_min: 0  }
route { driver { cell: "w_rgb_data[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[12]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "w_rgb_data[12]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WDATA[0]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "w_rgb_data[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[13]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "w_rgb_data[13]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WDATA[0]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "w_rgb_data[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[14]~FF" port: "I[1]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "w_rgb_data[14]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WDATA[0]" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "w_rgb_data[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[15]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "w_rgb_data[15]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WDATA[0]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__15341" port: "O" } sink { cell: "w_rgb_data[16]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15341" port: "O" } sink { cell: "w_rgb_data[17]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15341" port: "O" } sink { cell: "w_rgb_data[18]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15341" port: "O" } sink { cell: "w_rgb_data[19]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__15341" port: "O" } sink { cell: "w_rgb_data[20]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15341" port: "O" } sink { cell: "w_rgb_data[21]~FF" port: "CE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__15341" port: "O" } sink { cell: "w_rgb_data[22]~FF" port: "CE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__15341" port: "O" } sink { cell: "w_rgb_data[23]~FF" port: "CE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "w_rgb_data[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[16]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "w_rgb_data[16]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WDATA[0]" } delay_max: 2012 delay_min: 0  }
route { driver { cell: "w_rgb_data[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[17]~FF" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "w_rgb_data[17]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WDATA[0]" } delay_max: 1494 delay_min: 0  }
route { driver { cell: "w_rgb_data[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[18]~FF" port: "I[1]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "w_rgb_data[18]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WDATA[0]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "w_rgb_data[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[19]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_rgb_data[19]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WDATA[0]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "w_rgb_data[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[20]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "w_rgb_data[20]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WDATA[0]" } delay_max: 1605 delay_min: 0  }
route { driver { cell: "w_rgb_data[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[21]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "w_rgb_data[21]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WDATA[0]" } delay_max: 2259 delay_min: 0  }
route { driver { cell: "w_rgb_data[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[22]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "w_rgb_data[22]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WDATA[0]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "w_rgb_data[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[23]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "w_rgb_data[23]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WDATA[0]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[0]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[1]~FF" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[2]~FF" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[3]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[4]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[5]~FF" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[9]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[10]~FF" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[11]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[12]~FF" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[16]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[17]~FF" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[19]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[20]~FF" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[24]~FF" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[25]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[26]~FF" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[27]~FF" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[28]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[29]~FF" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[30]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15354" port: "O" } sink { cell: "wsinterface/reset_count[31]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[0]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "wsinterface/state[0]~FF" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "data~FF" port: "I[0]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "wsinterface/state[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "wsinterface/rgb_counter[4]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "wsinterface/low_count[1]~FF" port: "I[3]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15257" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15354" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15360" port: "I[0]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15361" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15362" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15371" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15374" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15377" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15378" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15389" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15394" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15437" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15438" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15442" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15445" port: "I[0]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15449" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15453" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15484" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15509" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15511" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__15542" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15355" port: "O" } sink { cell: "wsinterface/reset_count[0]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15355" port: "O" } sink { cell: "LUT__15362" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15355" port: "O" } sink { cell: "LUT__15381" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__15355" port: "O" } sink { cell: "LUT__15389" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__15355" port: "O" } sink { cell: "LUT__15542" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15355" port: "O" } sink { cell: "LUT__15543" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[0]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[1]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[0]~FF" port: "O_seq" } sink { cell: "LUT__15345" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[0]~FF" port: "O_seq" } sink { cell: "LUT__15388" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15361" port: "O" } sink { cell: "wsinterface/state[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "wsinterface/state[0]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "data~FF" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "wsinterface/state[1]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "wsinterface/high_count[9]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15257" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15354" port: "I[2]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15355" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15371" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15374" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15377" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15378" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15394" port: "I[0]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15442" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15445" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15449" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15453" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15485" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15507" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15509" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__15511" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15369" port: "O" } sink { cell: "wsinterface/state[0]~FF" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15369" port: "O" } sink { cell: "wsinterface/data_count[0]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__15369" port: "O" } sink { cell: "wsinterface/data_count[1]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__15369" port: "O" } sink { cell: "wsinterface/data_count[2]~FF" port: "CE" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "LUT__15371" port: "O" } sink { cell: "wsinterface/rgb_counter[0]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "wsinterface/rgb_counter[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__15367" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__15371" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__15444" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__15447" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__15460" port: "I[2]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__15461" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__15464" port: "I[3]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__15465" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__15467" port: "I[2]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__15468" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__15470" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__15471" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__15475" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__15477" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__15478" port: "I[2]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__15480" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15372" port: "O" } sink { cell: "wsinterface/rgb_counter[0]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15372" port: "O" } sink { cell: "wsinterface/rgb_counter[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15372" port: "O" } sink { cell: "LUT__15438" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__15372" port: "O" } sink { cell: "LUT__15444" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15372" port: "O" } sink { cell: "LUT__15448" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15362" port: "O" } sink { cell: "wsinterface/rgb_counter[0]~FF" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15362" port: "O" } sink { cell: "wsinterface/led_counter[0]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15362" port: "O" } sink { cell: "wsinterface/low_count[7]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__15362" port: "O" } sink { cell: "wsinterface/low_count[8]~FF" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__15362" port: "O" } sink { cell: "wsinterface/low_count[10]~FF" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__15362" port: "O" } sink { cell: "wsinterface/led_counter[1]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15362" port: "O" } sink { cell: "LUT__15369" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15362" port: "O" } sink { cell: "LUT__15441" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15362" port: "O" } sink { cell: "LUT__15444" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15362" port: "O" } sink { cell: "LUT__15448" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__15362" port: "O" } sink { cell: "LUT__15451" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__15362" port: "O" } sink { cell: "LUT__15455" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__15362" port: "O" } sink { cell: "LUT__15494" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__15362" port: "O" } sink { cell: "LUT__15513" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15362" port: "O" } sink { cell: "LUT__15518" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__15362" port: "O" } sink { cell: "LUT__15520" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15362" port: "O" } sink { cell: "LUT__15523" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__15362" port: "O" } sink { cell: "LUT__15525" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15362" port: "O" } sink { cell: "LUT__15533" port: "I[3]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "wsinterface/high_count[0]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "wsinterface/high_count[1]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "wsinterface/high_count[6]~FF" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "wsinterface/high_count[7]~FF" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "wsinterface/high_count[8]~FF" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "LUT__15459" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "LUT__15489" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "LUT__15491" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "LUT__15493" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "LUT__15504" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "LUT__15510" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "LUT__15517" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15374" port: "O" } sink { cell: "wsinterface/high_count[0]~FF" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__15374" port: "O" } sink { cell: "wsinterface/high_count[1]~FF" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__15374" port: "O" } sink { cell: "wsinterface/high_count[2]~FF" port: "I[0]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LUT__15374" port: "O" } sink { cell: "wsinterface/high_count[3]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15374" port: "O" } sink { cell: "LUT__15491" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15374" port: "O" } sink { cell: "LUT__15494" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15374" port: "O" } sink { cell: "LUT__15496" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__15374" port: "O" } sink { cell: "LUT__15505" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/high_count[0]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/high_count[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[0]~FF" port: "O_seq" } sink { cell: "LUT__15357" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[0]~FF" port: "O_seq" } sink { cell: "LUT__15458" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[6]~FF" port: "O_seq" } sink { cell: "wsinterface/low_count[0]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[6]~FF" port: "O_seq" } sink { cell: "wsinterface/high_count[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[6]~FF" port: "O_seq" } sink { cell: "wsinterface/low_count[3]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[6]~FF" port: "O_seq" } sink { cell: "LUT__15358" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[6]~FF" port: "O_seq" } sink { cell: "LUT__15496" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[6]~FF" port: "O_seq" } sink { cell: "LUT__15499" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15377" port: "O" } sink { cell: "wsinterface/low_count[0]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15377" port: "O" } sink { cell: "wsinterface/reset_count[31]~FF" port: "I[0]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "LUT__15377" port: "O" } sink { cell: "wsinterface/low_count[3]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__15377" port: "O" } sink { cell: "LUT__15381" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__15377" port: "O" } sink { cell: "LUT__15496" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15377" port: "O" } sink { cell: "LUT__15505" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15378" port: "O" } sink { cell: "wsinterface/low_count[0]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[0]~FF" port: "O_seq" } sink { cell: "LUT__15363" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[0]~FF" port: "O_seq" } sink { cell: "LUT__15378" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[0]~FF" port: "O_seq" } sink { cell: "LUT__15507" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[0]~FF" port: "O_seq" } sink { cell: "LUT__15509" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[0]~FF" port: "O_seq" } sink { cell: "LUT__15512" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/data_count[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/data_count[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/data_count[2]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[8]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[8]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[8]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[8]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[8]" } delay_max: 1912 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[8]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[8]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[8]" } delay_max: 1705 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[8]" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[8]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[8]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[8]" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[8]" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[8]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[8]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[8]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[8]" } delay_max: 1671 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[8]" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[8]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[8]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[8]" } delay_max: 1572 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[8]" } delay_max: 1429 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[8]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[8]" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/data_count[0]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/data_count[1]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/data_count[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[10]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[10]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[10]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[10]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[10]" } delay_max: 2148 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[10]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[10]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[10]" } delay_max: 1941 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[10]" } delay_max: 1949 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[10]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[10]" } delay_max: 1733 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[10]" } delay_max: 2188 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[10]" } delay_max: 1946 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[10]" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[10]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[10]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[10]" } delay_max: 2156 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[10]" } delay_max: 1983 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[10]" } delay_max: 1906 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[10]" } delay_max: 1741 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[10]" } delay_max: 1698 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[10]" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[10]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[10]" } delay_max: 1946 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "data~FF" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "wsinterface/state[2]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "wsinterface/low_count[1]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15257" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15354" port: "I[1]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15355" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15361" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15371" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15374" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15377" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15378" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15394" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15437" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15438" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15440" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15445" port: "I[3]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15449" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15453" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15484" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15507" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15509" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__15511" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "data~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 2119 delay_min: 0  }
route { driver { cell: "data~FF" port: "O_seq" } sink { cell: "data" port: "outpad" } delay_max: 9489 delay_min: 0  }
route { driver { cell: "LUT__15381" port: "O" } sink { cell: "wsinterface/led_counter[0]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15381" port: "O" } sink { cell: "wsinterface/led_counter[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15384" port: "O" } sink { cell: "wsinterface/led_counter[0]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15384" port: "O" } sink { cell: "wsinterface/led_counter[6]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15384" port: "O" } sink { cell: "LUT__15540" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15384" port: "O" } sink { cell: "LUT__15544" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_counter[0]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__15382" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__15540" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__15543" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[1]~FF" port: "O_seq" } sink { cell: "LUT__15345" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[1]~FF" port: "O_seq" } sink { cell: "LUT__15388" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[2]~FF" port: "O_seq" } sink { cell: "LUT__15345" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[2]~FF" port: "O_seq" } sink { cell: "LUT__15388" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15388" port: "O" } sink { cell: "wsinterface/reset_count[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15389" port: "O" } sink { cell: "wsinterface/reset_count[3]~FF" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__15389" port: "O" } sink { cell: "wsinterface/reset_count[4]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15389" port: "O" } sink { cell: "wsinterface/reset_count[7]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__15389" port: "O" } sink { cell: "wsinterface/reset_count[9]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15389" port: "O" } sink { cell: "wsinterface/reset_count[11]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15389" port: "O" } sink { cell: "wsinterface/reset_count[12]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__15389" port: "O" } sink { cell: "wsinterface/reset_count[13]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[3]~FF" port: "O_seq" } sink { cell: "LUT__15345" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[3]~FF" port: "O_seq" } sink { cell: "LUT__15388" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[4]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[4]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[4]~FF" port: "O_seq" } sink { cell: "LUT__15346" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[4]~FF" port: "O_seq" } sink { cell: "LUT__15393" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15345" port: "O" } sink { cell: "wsinterface/reset_count[4]~FF" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__15345" port: "O" } sink { cell: "wsinterface/reset_count[5]~FF" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__15345" port: "O" } sink { cell: "wsinterface/reset_count[8]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15345" port: "O" } sink { cell: "LUT__15349" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__15345" port: "O" } sink { cell: "LUT__15393" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__15345" port: "O" } sink { cell: "LUT__15399" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15345" port: "O" } sink { cell: "LUT__15401" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[5]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[5]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[5]~FF" port: "O_seq" } sink { cell: "LUT__15346" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[5]~FF" port: "O_seq" } sink { cell: "LUT__15393" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[6]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[6]~FF" port: "O_seq" } sink { cell: "LUT__15346" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[6]~FF" port: "O_seq" } sink { cell: "LUT__15396" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15393" port: "O" } sink { cell: "wsinterface/reset_count[6]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15393" port: "O" } sink { cell: "LUT__15396" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15394" port: "O" } sink { cell: "wsinterface/reset_count[6]~FF" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__15394" port: "O" } sink { cell: "wsinterface/reset_count[7]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__15394" port: "O" } sink { cell: "wsinterface/reset_count[8]~FF" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15394" port: "O" } sink { cell: "wsinterface/reset_count[13]~FF" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__15394" port: "O" } sink { cell: "wsinterface/reset_count[14]~FF" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__15394" port: "O" } sink { cell: "wsinterface/reset_count[15]~FF" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15394" port: "O" } sink { cell: "wsinterface/reset_count[18]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15394" port: "O" } sink { cell: "wsinterface/reset_count[21]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15394" port: "O" } sink { cell: "wsinterface/reset_count[22]~FF" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__15394" port: "O" } sink { cell: "wsinterface/reset_count[23]~FF" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__15396" port: "O" } sink { cell: "wsinterface/reset_count[7]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[7]~FF" port: "O_seq" } sink { cell: "LUT__15346" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[7]~FF" port: "O_seq" } sink { cell: "LUT__15396" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15346" port: "O" } sink { cell: "wsinterface/reset_count[8]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15346" port: "O" } sink { cell: "LUT__15349" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15346" port: "O" } sink { cell: "LUT__15399" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__15346" port: "O" } sink { cell: "LUT__15401" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[8]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[8]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[8]~FF" port: "O_seq" } sink { cell: "LUT__15348" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[8]~FF" port: "O_seq" } sink { cell: "LUT__15399" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[8]~FF" port: "O_seq" } sink { cell: "LUT__15401" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15399" port: "O" } sink { cell: "wsinterface/reset_count[9]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[9]~FF" port: "O_seq" } sink { cell: "LUT__15348" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[9]~FF" port: "O_seq" } sink { cell: "LUT__15389" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[9]~FF" port: "O_seq" } sink { cell: "LUT__15399" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[9]~FF" port: "O_seq" } sink { cell: "LUT__15401" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[10]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[10]~FF" port: "O_seq" } sink { cell: "LUT__15347" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[10]~FF" port: "O_seq" } sink { cell: "LUT__15403" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[10]~FF" port: "O_seq" } sink { cell: "LUT__15407" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15401" port: "O" } sink { cell: "wsinterface/reset_count[10]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15401" port: "O" } sink { cell: "LUT__15403" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15401" port: "O" } sink { cell: "LUT__15407" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[11]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[11]~FF" port: "O_seq" } sink { cell: "LUT__15347" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[11]~FF" port: "O_seq" } sink { cell: "LUT__15405" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[11]~FF" port: "O_seq" } sink { cell: "LUT__15407" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15403" port: "O" } sink { cell: "wsinterface/reset_count[11]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15403" port: "O" } sink { cell: "LUT__15405" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[12]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[12]~FF" port: "O_seq" } sink { cell: "LUT__15348" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[12]~FF" port: "O_seq" } sink { cell: "LUT__15407" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15405" port: "O" } sink { cell: "wsinterface/reset_count[12]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[13]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[13]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[14]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[13]~FF" port: "O_seq" } sink { cell: "LUT__15348" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[13]~FF" port: "O_seq" } sink { cell: "LUT__15410" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15407" port: "O" } sink { cell: "wsinterface/reset_count[13]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15407" port: "O" } sink { cell: "wsinterface/reset_count[14]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__15407" port: "O" } sink { cell: "wsinterface/reset_count[15]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[14]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[14]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[14]~FF" port: "O_seq" } sink { cell: "LUT__15347" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[14]~FF" port: "O_seq" } sink { cell: "LUT__15410" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15410" port: "O" } sink { cell: "wsinterface/reset_count[15]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[15]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[15]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[15]~FF" port: "O_seq" } sink { cell: "LUT__15347" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[16]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[16]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[16]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[17]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[16]~FF" port: "O_seq" } sink { cell: "LUT__15344" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[16]~FF" port: "O_seq" } sink { cell: "LUT__15414" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15349" port: "O" } sink { cell: "wsinterface/reset_count[16]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15349" port: "O" } sink { cell: "wsinterface/reset_count[17]~FF" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__15349" port: "O" } sink { cell: "wsinterface/reset_count[18]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15349" port: "O" } sink { cell: "LUT__15353" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15349" port: "O" } sink { cell: "LUT__15416" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15349" port: "O" } sink { cell: "LUT__15419" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15349" port: "O" } sink { cell: "LUT__15430" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[17]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[17]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[17]~FF" port: "O_seq" } sink { cell: "LUT__15344" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[17]~FF" port: "O_seq" } sink { cell: "LUT__15414" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15414" port: "O" } sink { cell: "wsinterface/reset_count[18]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[18]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[18]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[18]~FF" port: "O_seq" } sink { cell: "LUT__15344" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[19]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[19]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[19]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[20]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[19]~FF" port: "O_seq" } sink { cell: "LUT__15343" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[19]~FF" port: "O_seq" } sink { cell: "LUT__15419" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15416" port: "O" } sink { cell: "wsinterface/reset_count[19]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15416" port: "O" } sink { cell: "wsinterface/reset_count[20]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15416" port: "O" } sink { cell: "LUT__15425" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[20]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[20]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[20]~FF" port: "O_seq" } sink { cell: "LUT__15343" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[20]~FF" port: "O_seq" } sink { cell: "LUT__15419" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[21]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[21]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[21]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[22]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[21]~FF" port: "O_seq" } sink { cell: "LUT__15342" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[21]~FF" port: "O_seq" } sink { cell: "LUT__15422" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15419" port: "O" } sink { cell: "wsinterface/reset_count[21]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15419" port: "O" } sink { cell: "wsinterface/reset_count[22]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__15419" port: "O" } sink { cell: "LUT__15422" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[22]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[22]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[22]~FF" port: "O_seq" } sink { cell: "LUT__15342" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[22]~FF" port: "O_seq" } sink { cell: "LUT__15422" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[23]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[23]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[23]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[24]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[23]~FF" port: "O_seq" } sink { cell: "LUT__15342" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15422" port: "O" } sink { cell: "wsinterface/reset_count[23]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15422" port: "O" } sink { cell: "wsinterface/reset_count[24]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[24]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[24]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[24]~FF" port: "O_seq" } sink { cell: "LUT__15342" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[25]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[25]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[25]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[26]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[25]~FF" port: "O_seq" } sink { cell: "LUT__15350" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15425" port: "O" } sink { cell: "wsinterface/reset_count[25]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15425" port: "O" } sink { cell: "wsinterface/reset_count[26]~FF" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__15425" port: "O" } sink { cell: "wsinterface/reset_count[27]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[26]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[26]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[26]~FF" port: "O_seq" } sink { cell: "LUT__15350" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15350" port: "O" } sink { cell: "wsinterface/reset_count[27]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15350" port: "O" } sink { cell: "LUT__15352" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15350" port: "O" } sink { cell: "LUT__15429" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[27]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[27]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[27]~FF" port: "O_seq" } sink { cell: "LUT__15352" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[27]~FF" port: "O_seq" } sink { cell: "LUT__15429" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[28]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[28]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[28]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[29]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[28]~FF" port: "O_seq" } sink { cell: "LUT__15351" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[28]~FF" port: "O_seq" } sink { cell: "LUT__15433" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[28]~FF" port: "O_seq" } sink { cell: "LUT__15435" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15430" port: "O" } sink { cell: "wsinterface/reset_count[28]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15430" port: "O" } sink { cell: "wsinterface/reset_count[29]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15430" port: "O" } sink { cell: "LUT__15433" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__15430" port: "O" } sink { cell: "LUT__15435" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[29]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[29]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[29]~FF" port: "O_seq" } sink { cell: "LUT__15351" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[29]~FF" port: "O_seq" } sink { cell: "LUT__15433" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[29]~FF" port: "O_seq" } sink { cell: "LUT__15435" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[30]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[30]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[30]~FF" port: "O_seq" } sink { cell: "LUT__15351" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[30]~FF" port: "O_seq" } sink { cell: "LUT__15435" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15433" port: "O" } sink { cell: "wsinterface/reset_count[30]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15435" port: "O" } sink { cell: "wsinterface/reset_count[31]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[31]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[31]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[31]~FF" port: "O_seq" } sink { cell: "LUT__15351" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15438" port: "O" } sink { cell: "wsinterface/state[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15437" port: "O" } sink { cell: "wsinterface/state[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15353" port: "O" } sink { cell: "wsinterface/state[2]~FF" port: "I[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__15353" port: "O" } sink { cell: "LUT__15354" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15353" port: "O" } sink { cell: "LUT__15361" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15353" port: "O" } sink { cell: "LUT__15437" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "LUT__15353" port: "O" } sink { cell: "LUT__15438" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15442" port: "O" } sink { cell: "wsinterface/state[2]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15444" port: "O" } sink { cell: "wsinterface/rgb_counter[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15445" port: "O" } sink { cell: "wsinterface/rgb_counter[1]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__15367" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__15444" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__15445" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__15447" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__15463" port: "I[2]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__15464" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__15465" port: "I[3]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__15467" port: "I[3]" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__15468" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__15473" port: "I[2]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__15476" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__15477" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__15478" port: "I[3]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__15481" port: "I[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "LUT__15448" port: "O" } sink { cell: "wsinterface/rgb_counter[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15449" port: "O" } sink { cell: "wsinterface/rgb_counter[2]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__15367" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__15448" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__15449" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__15453" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__15462" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__15466" port: "I[3]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__15469" port: "I[0]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__15472" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__15476" port: "I[2]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__15477" port: "I[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__15481" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/rgb_counter[3]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RCLKE" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RCLKE" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RCLKE" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RCLKE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RCLKE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RCLKE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RCLKE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RCLKE" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RCLKE" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RCLKE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RCLKE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RCLKE" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RCLKE" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RCLKE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RCLKE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RCLKE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RCLKE" } delay_max: 1487 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RCLKE" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RCLKE" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RCLKE" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RCLKE" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "RCLKE" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RCLKE" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "LUT__15257" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "RCLKE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "LUT__15451" port: "O" } sink { cell: "wsinterface/rgb_counter[3]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[3]~FF" port: "O_seq" } sink { cell: "wsinterface/rgb_counter[3]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__15368" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__15454" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__15462" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__15466" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__15469" port: "I[3]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__15472" port: "I[1]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__15481" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__15482" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[4]~FF" port: "O_seq" } sink { cell: "wsinterface/rgb_counter[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__15368" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__15455" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__15482" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__15486" port: "I[0]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__15488" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__15455" port: "O" } sink { cell: "wsinterface/rgb_counter[4]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15453" port: "O" } sink { cell: "wsinterface/rgb_counter[4]~FF" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/high_count[1]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[1]~FF" port: "O_seq" } sink { cell: "LUT__15357" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[1]~FF" port: "O_seq" } sink { cell: "LUT__15458" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/high_count[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[2]~FF" port: "O_seq" } sink { cell: "LUT__15357" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[2]~FF" port: "O_seq" } sink { cell: "LUT__15459" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[2]~FF" port: "O_seq" } sink { cell: "LUT__15489" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15459" port: "O" } sink { cell: "wsinterface/high_count[2]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15486" port: "O" } sink { cell: "wsinterface/high_count[2]~FF" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15486" port: "O" } sink { cell: "wsinterface/high_count[4]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15486" port: "O" } sink { cell: "wsinterface/low_count[3]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15486" port: "O" } sink { cell: "wsinterface/low_count[5]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[3]~FF" port: "O_seq" } sink { cell: "wsinterface/high_count[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[3]~FF" port: "O_seq" } sink { cell: "LUT__15357" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[3]~FF" port: "O_seq" } sink { cell: "LUT__15489" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15488" port: "O" } sink { cell: "wsinterface/high_count[3]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15488" port: "O" } sink { cell: "wsinterface/high_count[5]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15488" port: "O" } sink { cell: "wsinterface/low_count[2]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15488" port: "O" } sink { cell: "wsinterface/low_count[4]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15489" port: "O" } sink { cell: "wsinterface/high_count[3]~FF" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15491" port: "O" } sink { cell: "wsinterface/high_count[4]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[4]~FF" port: "O_seq" } sink { cell: "LUT__15359" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[4]~FF" port: "O_seq" } sink { cell: "LUT__15491" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[4]~FF" port: "O_seq" } sink { cell: "LUT__15493" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[4]~FF" port: "O_seq" } sink { cell: "LUT__15494" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[4]~FF" port: "O_seq" } sink { cell: "LUT__15497" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__15493" port: "O" } sink { cell: "wsinterface/high_count[5]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15494" port: "O" } sink { cell: "wsinterface/high_count[5]~FF" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[5]~FF" port: "O_seq" } sink { cell: "LUT__15358" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[5]~FF" port: "O_seq" } sink { cell: "LUT__15493" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[5]~FF" port: "O_seq" } sink { cell: "LUT__15494" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[5]~FF" port: "O_seq" } sink { cell: "LUT__15497" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__15496" port: "O" } sink { cell: "wsinterface/high_count[6]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15496" port: "O" } sink { cell: "wsinterface/high_count[7]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15496" port: "O" } sink { cell: "wsinterface/high_count[8]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15497" port: "O" } sink { cell: "wsinterface/high_count[6]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15497" port: "O" } sink { cell: "LUT__15499" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[7]~FF" port: "O_seq" } sink { cell: "wsinterface/high_count[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[7]~FF" port: "O_seq" } sink { cell: "LUT__15358" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[7]~FF" port: "O_seq" } sink { cell: "LUT__15501" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15499" port: "O" } sink { cell: "wsinterface/high_count[7]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15499" port: "O" } sink { cell: "LUT__15501" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[8]~FF" port: "O_seq" } sink { cell: "wsinterface/high_count[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[8]~FF" port: "O_seq" } sink { cell: "LUT__15358" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15501" port: "O" } sink { cell: "wsinterface/high_count[8]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15484" port: "O" } sink { cell: "wsinterface/high_count[9]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15484" port: "O" } sink { cell: "LUT__15485" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15359" port: "O" } sink { cell: "wsinterface/high_count[9]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15359" port: "O" } sink { cell: "LUT__15360" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15359" port: "O" } sink { cell: "LUT__15440" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15359" port: "O" } sink { cell: "LUT__15504" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[9]~FF" port: "O_seq" } sink { cell: "wsinterface/high_count[9]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[9]~FF" port: "O_seq" } sink { cell: "LUT__15360" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[9]~FF" port: "O_seq" } sink { cell: "LUT__15440" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[9]~FF" port: "O_seq" } sink { cell: "LUT__15496" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[9]~FF" port: "O_seq" } sink { cell: "LUT__15504" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[9]~FF" port: "O_seq" } sink { cell: "LUT__15505" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15504" port: "O" } sink { cell: "wsinterface/high_count[10]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15505" port: "O" } sink { cell: "wsinterface/high_count[10]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[10]~FF" port: "O_seq" } sink { cell: "LUT__15360" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[10]~FF" port: "O_seq" } sink { cell: "LUT__15440" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[10]~FF" port: "O_seq" } sink { cell: "LUT__15504" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[10]~FF" port: "O_seq" } sink { cell: "LUT__15505" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/low_count[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[1]~FF" port: "O_seq" } sink { cell: "LUT__15363" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[1]~FF" port: "O_seq" } sink { cell: "LUT__15507" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[1]~FF" port: "O_seq" } sink { cell: "LUT__15512" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__15507" port: "O" } sink { cell: "wsinterface/low_count[1]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15510" port: "O" } sink { cell: "wsinterface/low_count[2]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__15510" port: "O" } sink { cell: "wsinterface/low_count[4]~FF" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15513" port: "O" } sink { cell: "wsinterface/low_count[2]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[2]~FF" port: "O_seq" } sink { cell: "LUT__15363" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[2]~FF" port: "O_seq" } sink { cell: "LUT__15510" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[2]~FF" port: "O_seq" } sink { cell: "LUT__15513" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[2]~FF" port: "O_seq" } sink { cell: "LUT__15515" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__15518" port: "O" } sink { cell: "wsinterface/low_count[3]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[3]~FF" port: "O_seq" } sink { cell: "LUT__15363" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[3]~FF" port: "O_seq" } sink { cell: "LUT__15515" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[3]~FF" port: "O_seq" } sink { cell: "LUT__15516" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[3]~FF" port: "O_seq" } sink { cell: "LUT__15517" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15520" port: "O" } sink { cell: "wsinterface/low_count[4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[4]~FF" port: "O_seq" } sink { cell: "LUT__15364" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[4]~FF" port: "O_seq" } sink { cell: "LUT__15520" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[4]~FF" port: "O_seq" } sink { cell: "LUT__15522" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15523" port: "O" } sink { cell: "wsinterface/low_count[5]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15517" port: "O" } sink { cell: "wsinterface/low_count[5]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15517" port: "O" } sink { cell: "LUT__15518" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[5]~FF" port: "O_seq" } sink { cell: "LUT__15364" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[5]~FF" port: "O_seq" } sink { cell: "LUT__15523" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[5]~FF" port: "O_seq" } sink { cell: "LUT__15525" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[5]~FF" port: "O_seq" } sink { cell: "LUT__15527" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__15511" port: "O" } sink { cell: "wsinterface/low_count[6]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__15511" port: "O" } sink { cell: "wsinterface/low_count[9]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__15511" port: "O" } sink { cell: "LUT__15513" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15511" port: "O" } sink { cell: "LUT__15516" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15511" port: "O" } sink { cell: "LUT__15520" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__15511" port: "O" } sink { cell: "LUT__15523" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__15511" port: "O" } sink { cell: "LUT__15528" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15511" port: "O" } sink { cell: "LUT__15530" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15511" port: "O" } sink { cell: "LUT__15536" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[6]~FF" port: "O_seq" } sink { cell: "wsinterface/low_count[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[6]~FF" port: "O_seq" } sink { cell: "LUT__15364" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[6]~FF" port: "O_seq" } sink { cell: "LUT__15525" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[6]~FF" port: "O_seq" } sink { cell: "LUT__15527" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15509" port: "O" } sink { cell: "wsinterface/low_count[6]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__15509" port: "O" } sink { cell: "wsinterface/low_count[9]~FF" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__15509" port: "O" } sink { cell: "LUT__15510" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__15509" port: "O" } sink { cell: "LUT__15517" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15509" port: "O" } sink { cell: "LUT__15528" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15509" port: "O" } sink { cell: "LUT__15530" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__15509" port: "O" } sink { cell: "LUT__15536" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15525" port: "O" } sink { cell: "wsinterface/low_count[6]~FF" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15527" port: "O" } sink { cell: "wsinterface/low_count[7]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15528" port: "O" } sink { cell: "wsinterface/low_count[7]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[7]~FF" port: "O_seq" } sink { cell: "LUT__15364" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[7]~FF" port: "O_seq" } sink { cell: "LUT__15527" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[7]~FF" port: "O_seq" } sink { cell: "LUT__15528" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15530" port: "O" } sink { cell: "wsinterface/low_count[8]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[8]~FF" port: "O_seq" } sink { cell: "wsinterface/low_count[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[8]~FF" port: "O_seq" } sink { cell: "LUT__15365" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[8]~FF" port: "O_seq" } sink { cell: "LUT__15530" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[8]~FF" port: "O_seq" } sink { cell: "LUT__15533" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[8]~FF" port: "O_seq" } sink { cell: "LUT__15535" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15531" port: "O" } sink { cell: "wsinterface/low_count[8]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15531" port: "O" } sink { cell: "LUT__15533" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15531" port: "O" } sink { cell: "LUT__15535" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[9]~FF" port: "O_seq" } sink { cell: "wsinterface/low_count[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[9]~FF" port: "O_seq" } sink { cell: "LUT__15365" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[9]~FF" port: "O_seq" } sink { cell: "LUT__15533" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[9]~FF" port: "O_seq" } sink { cell: "LUT__15535" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15533" port: "O" } sink { cell: "wsinterface/low_count[9]~FF" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15535" port: "O" } sink { cell: "wsinterface/low_count[10]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15536" port: "O" } sink { cell: "wsinterface/low_count[10]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[10]~FF" port: "O_seq" } sink { cell: "LUT__15365" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[10]~FF" port: "O_seq" } sink { cell: "LUT__15535" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[10]~FF" port: "O_seq" } sink { cell: "LUT__15536" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/data_count[1]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/data_count[2]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[9]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[9]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[9]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[9]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[9]" } delay_max: 1716 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[9]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[9]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[9]" } delay_max: 1509 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[9]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[9]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[9]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[9]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[9]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[9]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[9]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[9]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[9]" } delay_max: 1475 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[9]" } delay_max: 1543 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[9]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[9]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[9]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[9]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[9]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[9]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "LUT__15540" port: "O" } sink { cell: "wsinterface/led_counter[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_counter[1]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__15382" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__15543" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15542" port: "O" } sink { cell: "wsinterface/led_counter[2]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15542" port: "O" } sink { cell: "wsinterface/led_counter[3]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15542" port: "O" } sink { cell: "wsinterface/led_counter[4]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15542" port: "O" } sink { cell: "wsinterface/led_counter[5]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15542" port: "O" } sink { cell: "wsinterface/led_counter[6]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_counter[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_counter[3]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__15382" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__15547" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15544" port: "O" } sink { cell: "wsinterface/led_counter[2]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15544" port: "O" } sink { cell: "wsinterface/led_counter[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15544" port: "O" } sink { cell: "wsinterface/led_counter[4]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15544" port: "O" } sink { cell: "wsinterface/led_counter[5]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_counter[3]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__15382" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__15547" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15547" port: "O" } sink { cell: "wsinterface/led_counter[4]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15547" port: "O" } sink { cell: "LUT__15549" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[4]~FF" port: "O_seq" } sink { cell: "wsinterface/led_counter[4]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__15383" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__15549" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15549" port: "O" } sink { cell: "wsinterface/led_counter[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15549" port: "O" } sink { cell: "LUT__15551" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[5]~FF" port: "O_seq" } sink { cell: "wsinterface/led_counter[5]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[5]~FF" port: "O_seq" } sink { cell: "LUT__15383" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[5]~FF" port: "O_seq" } sink { cell: "LUT__15551" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15551" port: "O" } sink { cell: "wsinterface/led_counter[6]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[6]~FF" port: "O_seq" } sink { cell: "wsinterface/led_counter[6]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[6]~FF" port: "O_seq" } sink { cell: "LUT__15383" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "RE" } delay_max: 2259 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "RE" } delay_max: 2259 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8137" port: "I[2]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "I[1]" } delay_max: 2888 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "I[1]" } delay_max: 3766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[104]~FF" port: "I[1]" } delay_max: 2854 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[168]~FF" port: "I[1]" } delay_max: 3326 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[232]~FF" port: "I[1]" } delay_max: 3292 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "I[0]" } delay_max: 3570 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_run_trig~FF" port: "I[1]" } delay_max: 3843 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[40]~FF" port: "I[1]" } delay_max: 3533 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[104]~FF" port: "I[1]" } delay_max: 4013 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[168]~FF" port: "I[1]" } delay_max: 4013 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[232]~FF" port: "I[1]" } delay_max: 3510 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[11]~FF" port: "I[0]" } delay_max: 3600 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "I[1]" } delay_max: 2461 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8137" port: "O" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8137" port: "O" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8137" port: "O" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "RE" } delay_max: 2226 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "RE" } delay_max: 2009 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "RE" } delay_max: 2693 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "RE" } delay_max: 2894 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "RE" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "RE" } delay_max: 2226 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "RE" } delay_max: 2683 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "RE" } delay_max: 2473 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "RE" } delay_max: 1339 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "RE" } delay_max: 2448 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "RE" } delay_max: 2402 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "RE" } delay_max: 1805 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "RE" } delay_max: 2198 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "RE" } delay_max: 1985 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "RE" } delay_max: 1917 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "RE" } delay_max: 1916 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "RE" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "RE" } delay_max: 1705 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1809 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1594 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2472 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2472 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2472 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2293 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1854 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1594 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1602 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1557 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1339 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2228 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2241 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1835 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2513 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2261 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1841 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2290 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2302 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1602 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2027 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "RE" } delay_max: 2479 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "RE" } delay_max: 2473 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "RE" } delay_max: 1580 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "RE" } delay_max: 2261 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "RE" } delay_max: 2017 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "RE" } delay_max: 2017 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "RE" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "RE" } delay_max: 2017 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "RE" } delay_max: 1978 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "RE" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "RE" } delay_max: 1835 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "RE" } delay_max: 1557 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "RE" } delay_max: 2220 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "RE" } delay_max: 1768 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "RE" } delay_max: 1767 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "RE" } delay_max: 2272 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "RE" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "RE" } delay_max: 2012 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "RE" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "RE" } delay_max: 2461 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "RE" } delay_max: 2189 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "RE" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "RE" } delay_max: 1811 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "RE" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "RE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "RE" } delay_max: 1767 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "RE" } delay_max: 2227 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "RE" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "RE" } delay_max: 2263 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "RE" } delay_max: 1798 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "RE" } delay_max: 2253 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "RE" } delay_max: 2268 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "RE" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "RE" } delay_max: 2021 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "RE" } delay_max: 2263 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "RE" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "RE" } delay_max: 1811 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "RE" } delay_max: 2268 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "RE" } delay_max: 1496 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "RE" } delay_max: 2504 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "RE" } delay_max: 2189 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "RE" } delay_max: 2012 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "RE" } delay_max: 2219 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "RE" } delay_max: 2012 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "RE" } delay_max: 1978 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "RE" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "RE" } delay_max: 1811 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "RE" } delay_max: 1811 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "RE" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "RE" } delay_max: 2012 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "RE" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "RE" } delay_max: 2030 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "RE" } delay_max: 2012 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "RE" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "RE" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "RE" } delay_max: 2021 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "RE" } delay_max: 1841 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "RE" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "RE" } delay_max: 2030 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "RE" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "RE" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[64]~FF" port: "RE" } delay_max: 2482 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[65]~FF" port: "RE" } delay_max: 2425 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[66]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[67]~FF" port: "RE" } delay_max: 2503 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[68]~FF" port: "RE" } delay_max: 2504 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[69]~FF" port: "RE" } delay_max: 2030 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[70]~FF" port: "RE" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[71]~FF" port: "RE" } delay_max: 2711 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[72]~FF" port: "RE" } delay_max: 3196 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[73]~FF" port: "RE" } delay_max: 1978 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[74]~FF" port: "RE" } delay_max: 2494 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[75]~FF" port: "RE" } delay_max: 2253 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[76]~FF" port: "RE" } delay_max: 2500 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[77]~FF" port: "RE" } delay_max: 1549 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[78]~FF" port: "RE" } delay_max: 2464 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[79]~FF" port: "RE" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[80]~FF" port: "RE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[81]~FF" port: "RE" } delay_max: 1805 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[82]~FF" port: "RE" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[83]~FF" port: "RE" } delay_max: 2472 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[84]~FF" port: "RE" } delay_max: 2272 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[85]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[86]~FF" port: "RE" } delay_max: 2197 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[87]~FF" port: "RE" } delay_max: 2711 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[88]~FF" port: "RE" } delay_max: 2261 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[89]~FF" port: "RE" } delay_max: 2228 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[90]~FF" port: "RE" } delay_max: 2012 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[91]~FF" port: "RE" } delay_max: 2261 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[92]~FF" port: "RE" } delay_max: 2262 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[93]~FF" port: "RE" } delay_max: 1943 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[94]~FF" port: "RE" } delay_max: 2441 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[95]~FF" port: "RE" } delay_max: 2720 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[96]~FF" port: "RE" } delay_max: 2226 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[97]~FF" port: "RE" } delay_max: 2253 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[98]~FF" port: "RE" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[99]~FF" port: "RE" } delay_max: 1549 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[100]~FF" port: "RE" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[101]~FF" port: "RE" } delay_max: 2441 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[102]~FF" port: "RE" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[103]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[104]~FF" port: "RE" } delay_max: 2189 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[105]~FF" port: "RE" } delay_max: 2854 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[106]~FF" port: "RE" } delay_max: 2683 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[107]~FF" port: "RE" } delay_max: 2012 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[108]~FF" port: "RE" } delay_max: 2021 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[109]~FF" port: "RE" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[110]~FF" port: "RE" } delay_max: 2232 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[111]~FF" port: "RE" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[112]~FF" port: "RE" } delay_max: 2023 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[113]~FF" port: "RE" } delay_max: 1805 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[114]~FF" port: "RE" } delay_max: 2275 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[115]~FF" port: "RE" } delay_max: 2015 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[116]~FF" port: "RE" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[117]~FF" port: "RE" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[118]~FF" port: "RE" } delay_max: 2030 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[119]~FF" port: "RE" } delay_max: 2400 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[120]~FF" port: "RE" } delay_max: 1760 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[121]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[122]~FF" port: "RE" } delay_max: 2018 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[123]~FF" port: "RE" } delay_max: 2018 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[124]~FF" port: "RE" } delay_max: 1810 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[125]~FF" port: "RE" } delay_max: 2259 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[126]~FF" port: "RE" } delay_max: 2482 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[127]~FF" port: "RE" } delay_max: 2472 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[128]~FF" port: "RE" } delay_max: 2272 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[129]~FF" port: "RE" } delay_max: 2713 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[130]~FF" port: "RE" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[131]~FF" port: "RE" } delay_max: 2265 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[132]~FF" port: "RE" } delay_max: 2261 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[133]~FF" port: "RE" } delay_max: 2265 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[134]~FF" port: "RE" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[135]~FF" port: "RE" } delay_max: 2500 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[136]~FF" port: "RE" } delay_max: 2472 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[137]~FF" port: "RE" } delay_max: 2184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[138]~FF" port: "RE" } delay_max: 2253 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[139]~FF" port: "RE" } delay_max: 2259 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[140]~FF" port: "RE" } delay_max: 2054 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[141]~FF" port: "RE" } delay_max: 2012 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[142]~FF" port: "RE" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[143]~FF" port: "RE" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[144]~FF" port: "RE" } delay_max: 2015 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[145]~FF" port: "RE" } delay_max: 2051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[146]~FF" port: "RE" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[147]~FF" port: "RE" } delay_max: 2711 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[148]~FF" port: "RE" } delay_max: 1943 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[149]~FF" port: "RE" } delay_max: 2155 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[150]~FF" port: "RE" } delay_max: 2256 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[151]~FF" port: "RE" } delay_max: 2464 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[152]~FF" port: "RE" } delay_max: 2500 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[153]~FF" port: "RE" } delay_max: 2228 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[154]~FF" port: "RE" } delay_max: 2259 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[155]~FF" port: "RE" } delay_max: 1791 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[156]~FF" port: "RE" } delay_max: 1549 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[157]~FF" port: "RE" } delay_max: 1791 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[158]~FF" port: "RE" } delay_max: 2261 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[159]~FF" port: "RE" } delay_max: 2711 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[160]~FF" port: "RE" } delay_max: 2015 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[161]~FF" port: "RE" } delay_max: 2711 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[162]~FF" port: "RE" } delay_max: 2713 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[163]~FF" port: "RE" } delay_max: 2439 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[164]~FF" port: "RE" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[165]~FF" port: "RE" } delay_max: 2226 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[166]~FF" port: "RE" } delay_max: 1823 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[167]~FF" port: "RE" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[168]~FF" port: "RE" } delay_max: 2472 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[169]~FF" port: "RE" } delay_max: 2683 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[170]~FF" port: "RE" } delay_max: 2433 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[171]~FF" port: "RE" } delay_max: 2494 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[172]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[173]~FF" port: "RE" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[174]~FF" port: "RE" } delay_max: 2441 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[175]~FF" port: "RE" } delay_max: 1811 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[176]~FF" port: "RE" } delay_max: 2018 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[177]~FF" port: "RE" } delay_max: 1805 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[178]~FF" port: "RE" } delay_max: 2985 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[179]~FF" port: "RE" } delay_max: 2015 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[180]~FF" port: "RE" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[181]~FF" port: "RE" } delay_max: 2021 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[182]~FF" port: "RE" } delay_max: 2238 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[183]~FF" port: "RE" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[184]~FF" port: "RE" } delay_max: 2470 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[185]~FF" port: "RE" } delay_max: 1801 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[186]~FF" port: "RE" } delay_max: 2018 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[187]~FF" port: "RE" } delay_max: 2018 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[188]~FF" port: "RE" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[189]~FF" port: "RE" } delay_max: 2259 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[190]~FF" port: "RE" } delay_max: 2259 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[191]~FF" port: "RE" } delay_max: 2272 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[192]~FF" port: "RE" } delay_max: 2166 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[193]~FF" port: "RE" } delay_max: 2293 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[194]~FF" port: "RE" } delay_max: 1981 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[195]~FF" port: "RE" } delay_max: 2293 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[196]~FF" port: "RE" } delay_max: 2218 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[197]~FF" port: "RE" } delay_max: 2504 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[198]~FF" port: "RE" } delay_max: 1977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[199]~FF" port: "RE" } delay_max: 2015 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[200]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[201]~FF" port: "RE" } delay_max: 2184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[202]~FF" port: "RE" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[203]~FF" port: "RE" } delay_max: 2293 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[204]~FF" port: "RE" } delay_max: 2054 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[205]~FF" port: "RE" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[206]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[207]~FF" port: "RE" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[208]~FF" port: "RE" } delay_max: 2163 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[209]~FF" port: "RE" } delay_max: 1767 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[210]~FF" port: "RE" } delay_max: 2238 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[211]~FF" port: "RE" } delay_max: 1549 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[212]~FF" port: "RE" } delay_max: 2023 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[213]~FF" port: "RE" } delay_max: 2272 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[214]~FF" port: "RE" } delay_max: 2293 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[215]~FF" port: "RE" } delay_max: 2154 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[216]~FF" port: "RE" } delay_max: 1977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[217]~FF" port: "RE" } delay_max: 2154 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[218]~FF" port: "RE" } delay_max: 2263 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[219]~FF" port: "RE" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[220]~FF" port: "RE" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[221]~FF" port: "RE" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[222]~FF" port: "RE" } delay_max: 3017 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[223]~FF" port: "RE" } delay_max: 2711 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[224]~FF" port: "RE" } delay_max: 2433 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[225]~FF" port: "RE" } delay_max: 2503 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[226]~FF" port: "RE" } delay_max: 2441 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[227]~FF" port: "RE" } delay_max: 2192 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[228]~FF" port: "RE" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[229]~FF" port: "RE" } delay_max: 2473 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[230]~FF" port: "RE" } delay_max: 2228 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[231]~FF" port: "RE" } delay_max: 1946 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[232]~FF" port: "RE" } delay_max: 2054 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[233]~FF" port: "RE" } delay_max: 2693 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[234]~FF" port: "RE" } delay_max: 2503 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[235]~FF" port: "RE" } delay_max: 2433 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[236]~FF" port: "RE" } delay_max: 2680 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[237]~FF" port: "RE" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[238]~FF" port: "RE" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[239]~FF" port: "RE" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[240]~FF" port: "RE" } delay_max: 2023 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[241]~FF" port: "RE" } delay_max: 1774 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[242]~FF" port: "RE" } delay_max: 1978 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[243]~FF" port: "RE" } delay_max: 2275 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[244]~FF" port: "RE" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[245]~FF" port: "RE" } delay_max: 2228 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[246]~FF" port: "RE" } delay_max: 2238 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[247]~FF" port: "RE" } delay_max: 2263 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[248]~FF" port: "RE" } delay_max: 2001 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[249]~FF" port: "RE" } delay_max: 1946 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[250]~FF" port: "RE" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[251]~FF" port: "RE" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[252]~FF" port: "RE" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[253]~FF" port: "RE" } delay_max: 2470 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[254]~FF" port: "RE" } delay_max: 2262 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[255]~FF" port: "RE" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "RE" } delay_max: 2232 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "RE" } delay_max: 2442 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "RE" } delay_max: 2439 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "RE" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "RE" } delay_max: 2166 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "RE" } delay_max: 2158 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "RE" } delay_max: 2192 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "RE" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "RE" } delay_max: 2398 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "RE" } delay_max: 2335 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "RE" } delay_max: 2442 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "RE" } delay_max: 2433 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "RE" } delay_max: 2232 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "RE" } delay_max: 2448 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "RE" } delay_max: 2192 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "RE" } delay_max: 1985 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "RE" } delay_max: 2402 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "RE" } delay_max: 2398 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "RE" } delay_max: 2195 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "RE" } delay_max: 2442 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "RE" } delay_max: 2198 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "RE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "RE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "RE" } delay_max: 1991 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "RE" } delay_max: 2123 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "RE" } delay_max: 2201 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "RE" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "RE" } delay_max: 2198 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "RE" } delay_max: 2201 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "RE" } delay_max: 1947 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "RE" } delay_max: 2201 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "RE" } delay_max: 2214 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "RE" } delay_max: 2201 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "RE" } delay_max: 2210 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "RE" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "RE" } delay_max: 2210 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "RE" } delay_max: 2207 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "RE" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "RE" } delay_max: 2408 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "RE" } delay_max: 2412 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "RE" } delay_max: 2214 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "RE" } delay_max: 2161 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "RE" } delay_max: 2421 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "RE" } delay_max: 2210 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "RE" } delay_max: 1985 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "RE" } delay_max: 1985 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "RE" } delay_max: 2192 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "RE" } delay_max: 1519 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "RE" } delay_max: 1991 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "RE" } delay_max: 1916 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "RE" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "RE" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "RE" } delay_max: 1916 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "RE" } delay_max: 2441 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "RE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "RE" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "RE" } delay_max: 2123 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "RE" } delay_max: 2198 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "RE" } delay_max: 1925 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "RE" } delay_max: 2207 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "RE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "RE" } delay_max: 2003 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "RE" } delay_max: 2003 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "RE" } delay_max: 2139 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "RE" } delay_max: 2207 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "RE" } delay_max: 1891 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "RE" } delay_max: 2133 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "RE" } delay_max: 2482 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "RE" } delay_max: 2693 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "RE" } delay_max: 2504 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "RE" } delay_max: 2670 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "RE" } delay_max: 2683 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "RE" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "RE" } delay_max: 2486 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "RE" } delay_max: 2473 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "RE" } delay_max: 2188 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "RE" } delay_max: 2265 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "RE" } delay_max: 2848 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "RE" } delay_max: 2727 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "RE" } delay_max: 2714 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "RE" } delay_max: 2472 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "RE" } delay_max: 2482 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "RE" } delay_max: 2482 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "RE" } delay_max: 2272 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "RE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "RE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "RE" } delay_max: 2275 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "RE" } delay_max: 2482 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "RE" } delay_max: 2428 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "RE" } delay_max: 2226 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "RE" } delay_max: 2158 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "RE" } delay_max: 2433 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "RE" } delay_max: 2473 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "RE" } delay_max: 2680 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "RE" } delay_max: 2157 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "RE" } delay_max: 2400 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "RE" } delay_max: 2408 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "RE" } delay_max: 2693 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "RE" } delay_max: 2234 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "RE" } delay_max: 2674 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "RE" } delay_max: 2441 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "RE" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "RE" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "RE" } delay_max: 2407 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "RE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "RE" } delay_max: 2479 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "RE" } delay_max: 2369 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "RE" } delay_max: 2366 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "RE" } delay_max: 2433 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "RE" } delay_max: 2433 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "RE" } delay_max: 2241 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "RE" } delay_max: 1981 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "RE" } delay_max: 2244 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "RE" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "RE" } delay_max: 2228 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "RE" } delay_max: 1947 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "RE" } delay_max: 1947 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "RE" } delay_max: 1774 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "RE" } delay_max: 1981 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "RE" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "RE" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "RE" } delay_max: 2380 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "RE" } delay_max: 2189 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "RE" } delay_max: 2157 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "RE" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "RE" } delay_max: 2015 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "RE" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "RE" } delay_max: 2232 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "RE" } delay_max: 2473 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "RE" } delay_max: 2464 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "RE" } delay_max: 1706 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "RE" } delay_max: 2027 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "RE" } delay_max: 2027 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "RE" } delay_max: 1706 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "RE" } delay_max: 2207 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "RE" } delay_max: 1996 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "RE" } delay_max: 1891 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "RE" } delay_max: 2207 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "RE" } delay_max: 1951 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "RE" } delay_max: 1996 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "RE" } delay_max: 1922 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "RE" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "RE" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "RE" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "RE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "RE" } delay_max: 2207 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "RE" } delay_max: 1519 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "RE" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "RE" } delay_max: 1951 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "RE" } delay_max: 1981 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "RE" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "RE" } delay_max: 2238 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "RE" } delay_max: 1996 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "RE" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "RE" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "RE" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "RE" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "RE" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "RE" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "RE" } delay_max: 1706 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "RE" } delay_max: 1951 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "RE" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "RE" } delay_max: 1996 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "RE" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "RE" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 1732 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 1841 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1525 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1602 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1843 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1835 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 1835 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 2046 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "RE" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "RE" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "RE" } delay_max: 1851 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "RE" } delay_max: 1835 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "RE" } delay_max: 2054 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "RE" } delay_max: 2054 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "RE" } delay_max: 1851 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "RE" } delay_max: 1851 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" port: "RE" } delay_max: 1843 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" port: "RE" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" port: "RE" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" port: "RE" } delay_max: 2046 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2083 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2083 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 2083 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 1841 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 1767 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 2009 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "RE" } delay_max: 2083 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "RE" } delay_max: 2290 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "RE" } delay_max: 2290 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "RE" } delay_max: 2293 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "RE" } delay_max: 1557 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "RE" } delay_max: 2293 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "RE" } delay_max: 1768 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "RE" } delay_max: 2083 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[16]~FF" port: "RE" } delay_max: 1978 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[17]~FF" port: "RE" } delay_max: 2293 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[18]~FF" port: "RE" } delay_max: 2082 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[19]~FF" port: "RE" } delay_max: 2220 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1602 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1602 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 1841 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 1841 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 1809 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 1525 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 1841 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "RE" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "RE" } delay_max: 1801 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "RE" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "RE" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "RE" } delay_max: 1525 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "RE" } delay_max: 1594 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "RE" } delay_max: 1594 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "RE" } delay_max: 1841 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" port: "RE" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" port: "RE" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" port: "RE" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" port: "RE" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1847 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2048 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 1797 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "RE" } delay_max: 1801 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "RE" } delay_max: 1809 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "RE" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "RE" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "RE" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "RE" } delay_max: 2051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "RE" } delay_max: 1801 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "RE" } delay_max: 2043 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[16]~FF" port: "RE" } delay_max: 1732 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[17]~FF" port: "RE" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[18]~FF" port: "RE" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[19]~FF" port: "RE" } delay_max: 1809 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1580 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2043 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2083 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2302 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 1805 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 2228 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 2544 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 2513 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "RE" } delay_max: 2785 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "RE" } delay_max: 2287 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "RE" } delay_max: 1602 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "RE" } delay_max: 2092 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "RE" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "RE" } delay_max: 1843 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "RE" } delay_max: 2046 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "RE" } delay_max: 2046 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" port: "RE" } delay_max: 2054 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" port: "RE" } delay_max: 2092 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" port: "RE" } delay_max: 2302 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" port: "RE" } delay_max: 2017 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[20]~FF" port: "RE" } delay_max: 2302 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[21]~FF" port: "RE" } delay_max: 2302 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[22]~FF" port: "RE" } delay_max: 2547 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[23]~FF" port: "RE" } delay_max: 2469 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2500 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2188 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 2259 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 2051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 2253 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 2503 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "RE" } delay_max: 2494 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "RE" } delay_max: 2253 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "RE" } delay_max: 2503 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "RE" } delay_max: 2503 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "RE" } delay_max: 2299 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "RE" } delay_max: 2500 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "RE" } delay_max: 2472 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "RE" } delay_max: 2261 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[16]~FF" port: "RE" } delay_max: 2261 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[17]~FF" port: "RE" } delay_max: 2427 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[18]~FF" port: "RE" } delay_max: 2259 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[19]~FF" port: "RE" } delay_max: 2396 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[20]~FF" port: "RE" } delay_max: 2464 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[21]~FF" port: "RE" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[22]~FF" port: "RE" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[23]~FF" port: "RE" } delay_max: 2459 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1841 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2049 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 2049 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 2043 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 2049 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 2051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 2049 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "RE" } delay_max: 1975 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "RE" } delay_max: 2051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "RE" } delay_max: 2292 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "RE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2253 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1801 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 1809 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 2043 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 2048 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 1594 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "RE" } delay_max: 2051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "RE" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "RE" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "RE" } delay_max: 1809 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2018 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2030 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "RE" } delay_max: 1985 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "RE" } delay_max: 1925 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "RE" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "RE" } delay_max: 1922 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "RE" } delay_max: 1706 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "RE" } delay_max: 1706 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "RE" } delay_max: 1993 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "RE" } delay_max: 1743 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "RE" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "RE" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "RE" } delay_max: 1925 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "RE" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "RE" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "RE" } delay_max: 2241 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "RE" } delay_max: 1774 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "RE" } delay_max: 2187 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "RE" } delay_max: 2690 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "RE" } delay_max: 2479 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "RE" } delay_max: 2272 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "RE" } delay_max: 2479 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "RE" } delay_max: 2263 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "RE" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "RE" } delay_max: 2015 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "RE" } delay_max: 2015 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "RE" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "RE" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "RE" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "RE" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "RE" } delay_max: 2212 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "RE" } delay_max: 2934 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "RE" } delay_max: 2212 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "RE" } delay_max: 2652 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "RE" } delay_max: 2683 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "RE" } delay_max: 1971 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "RE" } delay_max: 2693 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "RE" } delay_max: 2690 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "RE" } delay_max: 2696 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "RE" } delay_max: 2680 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "RE" } delay_max: 2684 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "RE" } delay_max: 2684 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "RE" } delay_max: 2683 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "RE" } delay_max: 2680 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "RE" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "RE" } delay_max: 2428 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_run_trig~FF" port: "RE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_capture_pattern[1]~FF" port: "RE" } delay_max: 1792 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_pattern[1]~FF" port: "RE" } delay_max: 2842 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_pattern[0]~FF" port: "RE" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_run_trig_imdt~FF" port: "RE" } delay_max: 1751 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_stop_trig~FF" port: "RE" } delay_max: 1751 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_capture_pattern[0]~FF" port: "RE" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[0]~FF" port: "RE" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_num_trigger[0]~FF" port: "RE" } delay_max: 1709 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "RE" } delay_max: 1684 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_soft_reset_in~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[0]~FF" port: "RE" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/opcode[0]~FF" port: "RE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/bit_count[0]~FF" port: "RE" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/word_count[0]~FF" port: "RE" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[0]~FF" port: "RE" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/module_state[0]~FF" port: "RE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1791 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2032 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2032 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1805 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2188 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_pos[0]~FF" port: "RE" } delay_max: 2198 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[1]~FF" port: "RE" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[2]~FF" port: "RE" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[3]~FF" port: "RE" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[4]~FF" port: "RE" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[5]~FF" port: "RE" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[6]~FF" port: "RE" } delay_max: 1582 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[7]~FF" port: "RE" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[8]~FF" port: "RE" } delay_max: 1495 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[9]~FF" port: "RE" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[10]~FF" port: "RE" } delay_max: 1533 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[11]~FF" port: "RE" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[12]~FF" port: "RE" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[13]~FF" port: "RE" } delay_max: 1792 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[14]~FF" port: "RE" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[15]~FF" port: "RE" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[16]~FF" port: "RE" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[17]~FF" port: "RE" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[18]~FF" port: "RE" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[19]~FF" port: "RE" } delay_max: 1495 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[20]~FF" port: "RE" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[21]~FF" port: "RE" } delay_max: 1777 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[22]~FF" port: "RE" } delay_max: 1777 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[23]~FF" port: "RE" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[24]~FF" port: "RE" } delay_max: 1549 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[25]~FF" port: "RE" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[26]~FF" port: "RE" } delay_max: 1706 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[27]~FF" port: "RE" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[28]~FF" port: "RE" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[29]~FF" port: "RE" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[30]~FF" port: "RE" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[31]~FF" port: "RE" } delay_max: 1735 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[32]~FF" port: "RE" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[33]~FF" port: "RE" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[34]~FF" port: "RE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[35]~FF" port: "RE" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[36]~FF" port: "RE" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[37]~FF" port: "RE" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[38]~FF" port: "RE" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[39]~FF" port: "RE" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[40]~FF" port: "RE" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[41]~FF" port: "RE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[42]~FF" port: "RE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[43]~FF" port: "RE" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[44]~FF" port: "RE" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[45]~FF" port: "RE" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[46]~FF" port: "RE" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[47]~FF" port: "RE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[48]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[49]~FF" port: "RE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[50]~FF" port: "RE" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[51]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[52]~FF" port: "RE" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[53]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[54]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[55]~FF" port: "RE" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[56]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[57]~FF" port: "RE" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[58]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[59]~FF" port: "RE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[60]~FF" port: "RE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[61]~FF" port: "RE" } delay_max: 1525 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[62]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[63]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[64]~FF" port: "RE" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[65]~FF" port: "RE" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[66]~FF" port: "RE" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[67]~FF" port: "RE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[68]~FF" port: "RE" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[69]~FF" port: "RE" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[70]~FF" port: "RE" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[71]~FF" port: "RE" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[72]~FF" port: "RE" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[73]~FF" port: "RE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[74]~FF" port: "RE" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[75]~FF" port: "RE" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[76]~FF" port: "RE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[77]~FF" port: "RE" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[78]~FF" port: "RE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[79]~FF" port: "RE" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[80]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[81]~FF" port: "RE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[82]~FF" port: "RE" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[83]~FF" port: "RE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[84]~FF" port: "RE" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[85]~FF" port: "RE" } delay_max: 1810 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[86]~FF" port: "RE" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[87]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[88]~FF" port: "RE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[89]~FF" port: "RE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[90]~FF" port: "RE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[91]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[92]~FF" port: "RE" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[93]~FF" port: "RE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[94]~FF" port: "RE" } delay_max: 1284 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[95]~FF" port: "RE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[96]~FF" port: "RE" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[97]~FF" port: "RE" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[98]~FF" port: "RE" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[99]~FF" port: "RE" } delay_max: 1582 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[100]~FF" port: "RE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[101]~FF" port: "RE" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[102]~FF" port: "RE" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[103]~FF" port: "RE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[104]~FF" port: "RE" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[105]~FF" port: "RE" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[106]~FF" port: "RE" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[107]~FF" port: "RE" } delay_max: 1494 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[108]~FF" port: "RE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[109]~FF" port: "RE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[110]~FF" port: "RE" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[111]~FF" port: "RE" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[112]~FF" port: "RE" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[113]~FF" port: "RE" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[114]~FF" port: "RE" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[115]~FF" port: "RE" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[116]~FF" port: "RE" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[117]~FF" port: "RE" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[118]~FF" port: "RE" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[119]~FF" port: "RE" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[120]~FF" port: "RE" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[121]~FF" port: "RE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[122]~FF" port: "RE" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[123]~FF" port: "RE" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[124]~FF" port: "RE" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[125]~FF" port: "RE" } delay_max: 1810 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[126]~FF" port: "RE" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[127]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[128]~FF" port: "RE" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[129]~FF" port: "RE" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[130]~FF" port: "RE" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[131]~FF" port: "RE" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[132]~FF" port: "RE" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[133]~FF" port: "RE" } delay_max: 1496 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[134]~FF" port: "RE" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[135]~FF" port: "RE" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[136]~FF" port: "RE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[137]~FF" port: "RE" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[138]~FF" port: "RE" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[139]~FF" port: "RE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[140]~FF" port: "RE" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[141]~FF" port: "RE" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[142]~FF" port: "RE" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[143]~FF" port: "RE" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[144]~FF" port: "RE" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[145]~FF" port: "RE" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[146]~FF" port: "RE" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[147]~FF" port: "RE" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[148]~FF" port: "RE" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[149]~FF" port: "RE" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[150]~FF" port: "RE" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[151]~FF" port: "RE" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[152]~FF" port: "RE" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[153]~FF" port: "RE" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[154]~FF" port: "RE" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[155]~FF" port: "RE" } delay_max: 1495 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[156]~FF" port: "RE" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[157]~FF" port: "RE" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[158]~FF" port: "RE" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[159]~FF" port: "RE" } delay_max: 1464 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[160]~FF" port: "RE" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[161]~FF" port: "RE" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[162]~FF" port: "RE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[163]~FF" port: "RE" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[164]~FF" port: "RE" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[165]~FF" port: "RE" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[166]~FF" port: "RE" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[167]~FF" port: "RE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[168]~FF" port: "RE" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[169]~FF" port: "RE" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[170]~FF" port: "RE" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[171]~FF" port: "RE" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[172]~FF" port: "RE" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[173]~FF" port: "RE" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[174]~FF" port: "RE" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[175]~FF" port: "RE" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[176]~FF" port: "RE" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[177]~FF" port: "RE" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[178]~FF" port: "RE" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[179]~FF" port: "RE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[180]~FF" port: "RE" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[181]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[182]~FF" port: "RE" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[183]~FF" port: "RE" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[184]~FF" port: "RE" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[185]~FF" port: "RE" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[186]~FF" port: "RE" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[187]~FF" port: "RE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[188]~FF" port: "RE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[189]~FF" port: "RE" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[190]~FF" port: "RE" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[191]~FF" port: "RE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[192]~FF" port: "RE" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[193]~FF" port: "RE" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[194]~FF" port: "RE" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[195]~FF" port: "RE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[196]~FF" port: "RE" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[197]~FF" port: "RE" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[198]~FF" port: "RE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[199]~FF" port: "RE" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[200]~FF" port: "RE" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[201]~FF" port: "RE" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[202]~FF" port: "RE" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[203]~FF" port: "RE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[204]~FF" port: "RE" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[205]~FF" port: "RE" } delay_max: 1494 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[206]~FF" port: "RE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[207]~FF" port: "RE" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[208]~FF" port: "RE" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[209]~FF" port: "RE" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[210]~FF" port: "RE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[211]~FF" port: "RE" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[212]~FF" port: "RE" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[213]~FF" port: "RE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[214]~FF" port: "RE" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[215]~FF" port: "RE" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[216]~FF" port: "RE" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[217]~FF" port: "RE" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[218]~FF" port: "RE" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[219]~FF" port: "RE" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[220]~FF" port: "RE" } delay_max: 1777 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[221]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[222]~FF" port: "RE" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[223]~FF" port: "RE" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[224]~FF" port: "RE" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[225]~FF" port: "RE" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[226]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[227]~FF" port: "RE" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[228]~FF" port: "RE" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[229]~FF" port: "RE" } delay_max: 1582 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[230]~FF" port: "RE" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[231]~FF" port: "RE" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[232]~FF" port: "RE" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[233]~FF" port: "RE" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[234]~FF" port: "RE" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[235]~FF" port: "RE" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[236]~FF" port: "RE" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[237]~FF" port: "RE" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[238]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[239]~FF" port: "RE" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[240]~FF" port: "RE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[241]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[242]~FF" port: "RE" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[243]~FF" port: "RE" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[244]~FF" port: "RE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[245]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[246]~FF" port: "RE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[247]~FF" port: "RE" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[248]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[249]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[250]~FF" port: "RE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[251]~FF" port: "RE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[252]~FF" port: "RE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[253]~FF" port: "RE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[254]~FF" port: "RE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_mask[255]~FF" port: "RE" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_num_trigger[1]~FF" port: "RE" } delay_max: 1709 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_num_trigger[2]~FF" port: "RE" } delay_max: 1759 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_num_trigger[3]~FF" port: "RE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_num_trigger[4]~FF" port: "RE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_num_trigger[5]~FF" port: "RE" } delay_max: 1920 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_num_trigger[6]~FF" port: "RE" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_num_trigger[7]~FF" port: "RE" } delay_max: 2210 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_num_trigger[8]~FF" port: "RE" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_num_trigger[9]~FF" port: "RE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_num_trigger[10]~FF" port: "RE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_num_trigger[11]~FF" port: "RE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_num_trigger[12]~FF" port: "RE" } delay_max: 1931 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_num_trigger[13]~FF" port: "RE" } delay_max: 2210 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_num_trigger[14]~FF" port: "RE" } delay_max: 1894 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_num_trigger[15]~FF" port: "RE" } delay_max: 1951 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_num_trigger[16]~FF" port: "RE" } delay_max: 2169 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "RE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "RE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "RE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "RE" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[1]~FF" port: "RE" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[2]~FF" port: "RE" } delay_max: 1674 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[3]~FF" port: "RE" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[4]~FF" port: "RE" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[5]~FF" port: "RE" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[6]~FF" port: "RE" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[7]~FF" port: "RE" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[8]~FF" port: "RE" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[9]~FF" port: "RE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[10]~FF" port: "RE" } delay_max: 1644 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[11]~FF" port: "RE" } delay_max: 1674 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[12]~FF" port: "RE" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[13]~FF" port: "RE" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[14]~FF" port: "RE" } delay_max: 1885 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[15]~FF" port: "RE" } delay_max: 1706 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[16]~FF" port: "RE" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[17]~FF" port: "RE" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[18]~FF" port: "RE" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[19]~FF" port: "RE" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[20]~FF" port: "RE" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[21]~FF" port: "RE" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[22]~FF" port: "RE" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[23]~FF" port: "RE" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/address_counter[24]~FF" port: "RE" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/opcode[1]~FF" port: "RE" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/opcode[2]~FF" port: "RE" } delay_max: 1494 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/opcode[3]~FF" port: "RE" } delay_max: 1262 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/bit_count[1]~FF" port: "RE" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/bit_count[2]~FF" port: "RE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/bit_count[3]~FF" port: "RE" } delay_max: 1672 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/bit_count[4]~FF" port: "RE" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/bit_count[5]~FF" port: "RE" } delay_max: 1551 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/word_count[1]~FF" port: "RE" } delay_max: 1671 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/word_count[2]~FF" port: "RE" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/word_count[3]~FF" port: "RE" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/word_count[4]~FF" port: "RE" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/word_count[5]~FF" port: "RE" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/word_count[6]~FF" port: "RE" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/word_count[7]~FF" port: "RE" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/word_count[8]~FF" port: "RE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/word_count[9]~FF" port: "RE" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/word_count[10]~FF" port: "RE" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/word_count[11]~FF" port: "RE" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/word_count[12]~FF" port: "RE" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/word_count[13]~FF" port: "RE" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/word_count[14]~FF" port: "RE" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/word_count[15]~FF" port: "RE" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[1]~FF" port: "RE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[2]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[3]~FF" port: "RE" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[4]~FF" port: "RE" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[5]~FF" port: "RE" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[6]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[7]~FF" port: "RE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[8]~FF" port: "RE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[9]~FF" port: "RE" } delay_max: 1266 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[10]~FF" port: "RE" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[11]~FF" port: "RE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[12]~FF" port: "RE" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[13]~FF" port: "RE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[14]~FF" port: "RE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[15]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[16]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[17]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[18]~FF" port: "RE" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[19]~FF" port: "RE" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[20]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[21]~FF" port: "RE" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[22]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[23]~FF" port: "RE" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[24]~FF" port: "RE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[25]~FF" port: "RE" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[26]~FF" port: "RE" } delay_max: 1266 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[27]~FF" port: "RE" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[28]~FF" port: "RE" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[29]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[30]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[31]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[32]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[33]~FF" port: "RE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[34]~FF" port: "RE" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[35]~FF" port: "RE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[36]~FF" port: "RE" } delay_max: 1262 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[37]~FF" port: "RE" } delay_max: 825 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[38]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[39]~FF" port: "RE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[40]~FF" port: "RE" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[41]~FF" port: "RE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[42]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[43]~FF" port: "RE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[44]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[45]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[46]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[47]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[48]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[49]~FF" port: "RE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[50]~FF" port: "RE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[51]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[52]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[53]~FF" port: "RE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[54]~FF" port: "RE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[55]~FF" port: "RE" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[56]~FF" port: "RE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[57]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[58]~FF" port: "RE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[59]~FF" port: "RE" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[60]~FF" port: "RE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[61]~FF" port: "RE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[62]~FF" port: "RE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[63]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/module_state[1]~FF" port: "RE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/module_state[2]~FF" port: "RE" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/module_state[3]~FF" port: "RE" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[0]~FF" port: "RE" } delay_max: 1431 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[1]~FF" port: "RE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[2]~FF" port: "RE" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[3]~FF" port: "RE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[4]~FF" port: "RE" } delay_max: 1430 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[5]~FF" port: "RE" } delay_max: 1650 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[6]~FF" port: "RE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[7]~FF" port: "RE" } delay_max: 1235 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[8]~FF" port: "RE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[9]~FF" port: "RE" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[10]~FF" port: "RE" } delay_max: 1430 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[11]~FF" port: "RE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[12]~FF" port: "RE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[13]~FF" port: "RE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[14]~FF" port: "RE" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[15]~FF" port: "RE" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[16]~FF" port: "RE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[17]~FF" port: "RE" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[18]~FF" port: "RE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[19]~FF" port: "RE" } delay_max: 1676 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[20]~FF" port: "RE" } delay_max: 1434 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[21]~FF" port: "RE" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[22]~FF" port: "RE" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[23]~FF" port: "RE" } delay_max: 1235 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[24]~FF" port: "RE" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[25]~FF" port: "RE" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[26]~FF" port: "RE" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[27]~FF" port: "RE" } delay_max: 1446 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[28]~FF" port: "RE" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[29]~FF" port: "RE" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[30]~FF" port: "RE" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/crc_data_out[31]~FF" port: "RE" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2470 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2503 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 2482 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 2263 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 2479 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 2503 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 2188 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2293 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 2293 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 2293 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 1805 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_biu_inst/str_sync~FF" port: "RE" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync_tff1~FF" port: "RE" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync_tff2~FF" port: "RE" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync_tff2q~FF" port: "RE" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/biu_ready~FF" port: "RE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[15]~FF" port: "RE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[16]~FF" port: "RE" } delay_max: 1684 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[17]~FF" port: "RE" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[18]~FF" port: "RE" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[19]~FF" port: "RE" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[20]~FF" port: "RE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[21]~FF" port: "RE" } delay_max: 1684 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[22]~FF" port: "RE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[23]~FF" port: "RE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[24]~FF" port: "RE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/internal_register_select[1]~FF" port: "RE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/internal_register_select[2]~FF" port: "RE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/internal_register_select[3]~FF" port: "RE" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/internal_register_select[4]~FF" port: "RE" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/internal_register_select[5]~FF" port: "RE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/internal_register_select[6]~FF" port: "RE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/internal_register_select[7]~FF" port: "RE" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/internal_register_select[8]~FF" port: "RE" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/internal_register_select[9]~FF" port: "RE" } delay_max: 1462 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/internal_register_select[10]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/internal_register_select[11]~FF" port: "RE" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/internal_register_select[12]~FF" port: "RE" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_pos[1]~FF" port: "RE" } delay_max: 2201 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_pos[2]~FF" port: "RE" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_pos[3]~FF" port: "RE" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_pos[4]~FF" port: "RE" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_pos[5]~FF" port: "RE" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_pos[6]~FF" port: "RE" } delay_max: 2201 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_pos[7]~FF" port: "RE" } delay_max: 2408 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_pos[8]~FF" port: "RE" } delay_max: 2210 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_pos[9]~FF" port: "RE" } delay_max: 1885 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_pos[10]~FF" port: "RE" } delay_max: 2582 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_pos[11]~FF" port: "RE" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_pos[12]~FF" port: "RE" } delay_max: 1991 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_pos[13]~FF" port: "RE" } delay_max: 2201 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_pos[14]~FF" port: "RE" } delay_max: 1946 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_pos[15]~FF" port: "RE" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la1/la_trig_pos[16]~FF" port: "RE" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "RE" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "RE" } delay_max: 3048 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "RE" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "RE" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "RE" } delay_max: 1684 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "RE" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "RE" } delay_max: 3048 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "RE" } delay_max: 2280 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "RE" } delay_max: 3258 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "RE" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "RE" } delay_max: 3230 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "RE" } delay_max: 2521 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "RE" } delay_max: 3019 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "RE" } delay_max: 2040 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "RE" } delay_max: 3460 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "RE" } delay_max: 2764 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "RE" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "RE" } delay_max: 3227 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "RE" } delay_max: 3003 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "RE" } delay_max: 2326 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "RE" } delay_max: 3047 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "RE" } delay_max: 2762 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "RE" } delay_max: 3005 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "RE" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "RE" } delay_max: 3196 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "RE" } delay_max: 2219 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "RE" } delay_max: 3016 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "RE" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "RE" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "RE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "RE" } delay_max: 1702 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "RE" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "RE" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "RE" } delay_max: 3460 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "RE" } delay_max: 1810 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "RE" } delay_max: 3881 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "RE" } delay_max: 3797 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "RE" } delay_max: 5428 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "RE" } delay_max: 3245 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "RE" } delay_max: 3492 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "RE" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "RE" } delay_max: 3043 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "RE" } delay_max: 1549 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "RE" } delay_max: 3495 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "RE" } delay_max: 4485 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "RE" } delay_max: 3316 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "RE" } delay_max: 3582 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "RE" } delay_max: 3551 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "RE" } delay_max: 4574 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "RE" } delay_max: 3644 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "RE" } delay_max: 3716 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "RE" } delay_max: 1993 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "RE" } delay_max: 3496 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "RE" } delay_max: 2873 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "RE" } delay_max: 4054 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "RE" } delay_max: 2018 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "RE" } delay_max: 3663 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "RE" } delay_max: 1993 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "RE" } delay_max: 3490 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "RE" } delay_max: 3154 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "RE" } delay_max: 4132 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "RE" } delay_max: 3456 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "RE" } delay_max: 1962 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "RE" } delay_max: 3264 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "RE" } delay_max: 2210 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "RE" } delay_max: 3422 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "RE" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "RE" } delay_max: 3248 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "RE" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "RE" } delay_max: 2021 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "RE" } delay_max: 2034 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "RE" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "RE" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "RE" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "RE" } delay_max: 1496 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "RE" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "RE" } delay_max: 2018 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "RE" } delay_max: 1703 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "RE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "RE" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "RE" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "RE" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "RE" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "RE" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "RE" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "I[1]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8457" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[64]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[65]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[66]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[67]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[68]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[69]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[70]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[71]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[72]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[73]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[74]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[75]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[76]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[77]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[78]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[79]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[80]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[81]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[82]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[83]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[84]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[85]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[86]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[87]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[88]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[89]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[90]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[91]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[92]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[93]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[94]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[95]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[96]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[97]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[98]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[99]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[100]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[101]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[102]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[103]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[104]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[105]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[106]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[107]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[108]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[109]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[110]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[111]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[112]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[113]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[114]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[115]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[116]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[117]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[118]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[119]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[120]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[121]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[122]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[123]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[124]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[125]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[126]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[127]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[128]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[129]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[130]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[131]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[132]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[133]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[134]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[135]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[136]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[137]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[138]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[139]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[140]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[141]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[142]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[143]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[144]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[145]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[146]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[147]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[148]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[149]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[150]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[151]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[152]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[153]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[154]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[155]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[156]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[157]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[158]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[159]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[160]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[161]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[162]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[163]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[164]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[165]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[166]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[167]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[168]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[169]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[170]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[171]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[172]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[173]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[174]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[175]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[176]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[177]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[178]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[179]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[180]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[181]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[182]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[183]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[184]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[185]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[186]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[187]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[188]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[189]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[190]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[191]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[192]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[193]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[194]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[195]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[196]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[197]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[198]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[199]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[200]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[201]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[202]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[203]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[204]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[205]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[206]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[207]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[208]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[209]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[210]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[211]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[212]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[213]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[214]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[215]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[216]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[217]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[218]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[219]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[220]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[221]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[222]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[223]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[224]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[225]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[226]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[227]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[228]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[229]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[230]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[231]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[232]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[233]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[234]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[235]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[236]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[237]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[238]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[239]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[240]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[241]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[242]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[243]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[244]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[245]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[246]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[247]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[248]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[249]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[250]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[251]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[252]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[253]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[254]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[255]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_run_trig~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_capture_pattern[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_pattern[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_pattern[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_run_trig_imdt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_stop_trig~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_capture_pattern[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_num_trigger[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_soft_reset_in~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/opcode[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/bit_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/word_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/module_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_pos[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[64]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[65]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[66]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[67]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[68]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[69]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[70]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[71]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[72]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[73]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[74]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[75]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[76]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[77]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[78]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[79]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[80]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[81]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[82]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[83]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[84]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[85]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[86]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[87]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[88]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[89]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[90]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[91]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[92]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[93]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[94]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[95]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[96]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[97]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[98]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[99]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[100]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[101]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[102]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[103]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[104]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[105]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[106]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[107]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[108]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[109]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[110]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[111]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[112]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[113]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[114]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[115]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[116]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[117]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[118]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[119]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[120]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[121]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[122]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[123]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[124]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[125]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[126]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[127]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[128]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[129]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[130]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[131]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[132]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[133]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[134]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[135]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[136]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[137]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[138]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[139]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[140]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[141]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[142]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[143]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[144]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[145]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[146]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[147]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[148]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[149]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[150]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[151]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[152]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[153]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[154]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[155]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[156]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[157]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[158]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[159]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[160]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[161]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[162]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[163]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[164]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[165]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[166]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[167]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[168]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[169]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[170]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[171]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[172]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[173]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[174]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[175]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[176]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[177]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[178]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[179]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[180]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[181]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[182]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[183]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[184]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[185]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[186]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[187]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[188]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[189]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[190]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[191]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[192]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[193]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[194]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[195]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[196]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[197]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[198]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[199]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[200]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[201]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[202]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[203]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[204]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[205]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[206]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[207]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[208]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[209]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[210]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[211]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[212]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[213]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[214]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[215]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[216]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[217]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[218]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[219]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[220]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[221]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[222]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[223]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[224]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[225]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[226]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[227]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[228]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[229]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[230]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[231]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[232]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[233]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[234]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[235]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[236]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[237]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[238]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[239]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[240]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[241]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[242]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[243]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[244]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[245]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[246]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[247]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[248]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[249]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[250]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[251]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[252]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[253]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[254]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_mask[255]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_num_trigger[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_num_trigger[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_num_trigger[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_num_trigger[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_num_trigger[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_num_trigger[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_num_trigger[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_num_trigger[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_num_trigger[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_num_trigger[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_num_trigger[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_num_trigger[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_num_trigger[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_num_trigger[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_num_trigger[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_num_trigger[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/address_counter[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/opcode[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/opcode[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/opcode[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/bit_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/bit_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/bit_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/bit_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/bit_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/word_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/word_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/word_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/word_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/word_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/word_count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/word_count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/word_count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/word_count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/word_count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/word_count[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/word_count[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/word_count[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/word_count[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/word_count[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/module_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/module_state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/module_state[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/crc_data_out[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/str_sync~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync_tff1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync_tff2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync_tff2q~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/biu_ready~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/internal_register_select[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/internal_register_select[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/internal_register_select[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/internal_register_select[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/internal_register_select[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/internal_register_select[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/internal_register_select[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/internal_register_select[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/internal_register_select[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/internal_register_select[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/internal_register_select[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/internal_register_select[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_pos[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_pos[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_pos[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_pos[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_pos[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_pos[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_pos[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_pos[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_pos[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_pos[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_pos[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_pos[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_pos[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_pos[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_pos[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la1/la_trig_pos[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "I[1]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1320 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[65]~FF" port: "I[1]" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[129]~FF" port: "I[1]" } delay_max: 2023 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[193]~FF" port: "I[1]" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[1]~FF" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[65]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[129]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[193]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "I[1]" } delay_max: 2785 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "CE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8142" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8343" port: "I[2]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9188" port: "I[0]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9192" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9197" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "I[1]" } delay_max: 2495 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "I[0]" } delay_max: 2063 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "I[1]" } delay_max: 2985 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[127]~FF" port: "I[1]" } delay_max: 2768 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[191]~FF" port: "I[1]" } delay_max: 2819 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[255]~FF" port: "I[1]" } delay_max: 2273 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "I[1]" } delay_max: 2150 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "I[1]" } delay_max: 2119 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_capture_pattern[1]~FF" port: "I[1]" } delay_max: 2293 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_soft_reset_in~FF" port: "I[0]" } delay_max: 1821 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[63]~FF" port: "I[1]" } delay_max: 2974 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[127]~FF" port: "I[1]" } delay_max: 2663 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[191]~FF" port: "I[1]" } delay_max: 2982 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[255]~FF" port: "I[1]" } delay_max: 2979 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "I[1]" } delay_max: 2571 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[18]~FF" port: "I[1]" } delay_max: 2567 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "I[1]" } delay_max: 2490 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8077" port: "I[3]" } delay_max: 2361 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8027" port: "I[3]" } delay_max: 3149 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8143" port: "O" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8143" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8143" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8143" port: "O" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8143" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8143" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8143" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8143" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8143" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8143" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8143" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8143" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8143" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8143" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8143" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8143" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8143" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8143" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8143" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8143" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8143" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8591" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "I[1]" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "I[1]" } delay_max: 2772 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[125]~FF" port: "I[1]" } delay_max: 2992 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[189]~FF" port: "I[1]" } delay_max: 2782 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[253]~FF" port: "I[1]" } delay_max: 2776 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "I[1]" } delay_max: 1889 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "I[1]" } delay_max: 2122 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_pattern[1]~FF" port: "I[1]" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[61]~FF" port: "I[1]" } delay_max: 2270 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[125]~FF" port: "I[1]" } delay_max: 2707 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[189]~FF" port: "I[1]" } delay_max: 2952 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[253]~FF" port: "I[1]" } delay_max: 2270 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "I[1]" } delay_max: 2612 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[16]~FF" port: "I[1]" } delay_max: 2534 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "I[1]" } delay_max: 2122 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8029" port: "I[3]" } delay_max: 3008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8079" port: "I[3]" } delay_max: 2296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8580" port: "I[2]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9205" port: "I[3]" } delay_max: 1662 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "I[1]" } delay_max: 1915 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "I[1]" } delay_max: 1902 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[105]~FF" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[169]~FF" port: "I[1]" } delay_max: 1946 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[233]~FF" port: "I[1]" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[1]" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_run_trig_imdt~FF" port: "I[1]" } delay_max: 1904 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[41]~FF" port: "I[1]" } delay_max: 2360 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[105]~FF" port: "I[1]" } delay_max: 2534 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[169]~FF" port: "I[1]" } delay_max: 2601 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[233]~FF" port: "I[1]" } delay_max: 2568 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[12]~FF" port: "I[0]" } delay_max: 2187 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "I[1]" } delay_max: 2063 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "I[1]" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8463" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "I[1]" } delay_max: 2432 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "I[1]" } delay_max: 2465 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "I[1]" } delay_max: 2179 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[106]~FF" port: "I[1]" } delay_max: 1949 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[170]~FF" port: "I[1]" } delay_max: 1927 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[234]~FF" port: "I[1]" } delay_max: 1949 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[0]" } delay_max: 2703 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_stop_trig~FF" port: "I[1]" } delay_max: 2942 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_num_trigger[0]~FF" port: "I[1]" } delay_max: 2440 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[42]~FF" port: "I[1]" } delay_max: 3329 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[106]~FF" port: "I[1]" } delay_max: 3332 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[170]~FF" port: "I[1]" } delay_max: 2824 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[234]~FF" port: "I[1]" } delay_max: 3065 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[13]~FF" port: "I[0]" } delay_max: 2440 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "I[1]" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8467" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9305" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "I[1]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[124]~FF" port: "I[1]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[188]~FF" port: "I[1]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[252]~FF" port: "I[1]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_pattern[0]~FF" port: "I[1]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[60]~FF" port: "I[1]" } delay_max: 1444 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[124]~FF" port: "I[1]" } delay_max: 1947 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[188]~FF" port: "I[1]" } delay_max: 1662 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[252]~FF" port: "I[1]" } delay_max: 1509 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[15]~FF" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "I[1]" } delay_max: 1427 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8029" port: "I[1]" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8079" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8573" port: "I[2]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9204" port: "I[3]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "I[1]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[126]~FF" port: "I[1]" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[190]~FF" port: "I[1]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[254]~FF" port: "I[1]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "I[1]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "I[1]" } delay_max: 1262 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_capture_pattern[0]~FF" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[62]~FF" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[126]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[190]~FF" port: "I[1]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[254]~FF" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "I[1]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[17]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "I[1]" } delay_max: 2058 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8077" port: "I[1]" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8027" port: "I[1]" } delay_max: 1606 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8585" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "I[1]" } delay_max: 2047 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 2785 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 2048 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 2047 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 2565 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 2261 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1806 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 2051 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 2290 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 2040 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 2292 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 2284 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 2533 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 2775 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1757 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 2051 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1852 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 2092 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 2051 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 2772 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[64]~FF" port: "I[1]" } delay_max: 2534 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[128]~FF" port: "I[1]" } delay_max: 2751 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[192]~FF" port: "I[1]" } delay_max: 2534 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[0]~FF" port: "I[1]" } delay_max: 2480 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 2248 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 2531 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 2054 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1821 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[64]~FF" port: "I[1]" } delay_max: 2574 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[128]~FF" port: "I[1]" } delay_max: 2533 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[192]~FF" port: "I[1]" } delay_max: 2063 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8209" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9188" port: "I[1]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9195" port: "I[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9198" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "CE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8147" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9273" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9281" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9287" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "I[1]" } delay_max: 2163 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "I[1]" } delay_max: 2985 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[123]~FF" port: "I[1]" } delay_max: 2063 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[187]~FF" port: "I[1]" } delay_max: 2270 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[251]~FF" port: "I[1]" } delay_max: 3224 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "I[0]" } delay_max: 1836 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "I[1]" } delay_max: 2574 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "I[1]" } delay_max: 2122 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[59]~FF" port: "I[1]" } delay_max: 2270 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[123]~FF" port: "I[1]" } delay_max: 2980 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[187]~FF" port: "I[1]" } delay_max: 2477 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[251]~FF" port: "I[1]" } delay_max: 2905 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[14]~FF" port: "I[0]" } delay_max: 2361 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_pos[16]~FF" port: "I[1]" } delay_max: 2578 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "I[1]" } delay_max: 2046 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8030" port: "I[3]" } delay_max: 2558 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8080" port: "I[3]" } delay_max: 2043 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9208" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9214" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9217" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9220" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9224" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9235" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9243" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9245" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9247" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9298" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9300" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9447" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9451" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9452" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9455" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9463" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9468" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9472" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9477" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9481" port: "I[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9485" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9486" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8132" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8132" port: "O" } sink { cell: "edb_top_inst/LUT__8135" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8132" port: "O" } sink { cell: "edb_top_inst/LUT__8140" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8132" port: "O" } sink { cell: "edb_top_inst/LUT__8147" port: "I[0]" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8132" port: "O" } sink { cell: "edb_top_inst/LUT__8224" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8132" port: "O" } sink { cell: "edb_top_inst/LUT__8256" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8132" port: "O" } sink { cell: "edb_top_inst/LUT__8257" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8132" port: "O" } sink { cell: "edb_top_inst/LUT__8258" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8133" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8133" port: "O" } sink { cell: "edb_top_inst/la1/la_soft_reset_in~FF" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8133" port: "O" } sink { cell: "edb_top_inst/LUT__8134" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8133" port: "O" } sink { cell: "edb_top_inst/LUT__8224" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8133" port: "O" } sink { cell: "edb_top_inst/LUT__9584" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8148" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8148" port: "O" } sink { cell: "edb_top_inst/la1/la_soft_reset_in~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8148" port: "O" } sink { cell: "edb_top_inst/LUT__8257" port: "I[2]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8148" port: "O" } sink { cell: "edb_top_inst/LUT__8258" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8148" port: "O" } sink { cell: "edb_top_inst/LUT__9586" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8148" port: "O" } sink { cell: "edb_top_inst/LUT__9587" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8154" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8154" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8154" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8154" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8154" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8154" port: "O" } sink { cell: "edb_top_inst/LUT__8273" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8154" port: "O" } sink { cell: "edb_top_inst/LUT__8275" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8154" port: "O" } sink { cell: "edb_top_inst/LUT__8277" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8154" port: "O" } sink { cell: "edb_top_inst/LUT__8279" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8154" port: "O" } sink { cell: "edb_top_inst/LUT__8281" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8154" port: "O" } sink { cell: "edb_top_inst/LUT__8283" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8154" port: "O" } sink { cell: "edb_top_inst/LUT__8285" port: "I[2]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8154" port: "O" } sink { cell: "edb_top_inst/LUT__8287" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8154" port: "O" } sink { cell: "edb_top_inst/LUT__8289" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8154" port: "O" } sink { cell: "edb_top_inst/LUT__8291" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i1" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[2]" } delay_max: 2537 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "I[1]" } delay_max: 2954 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[109]~FF" port: "I[1]" } delay_max: 2992 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[173]~FF" port: "I[1]" } delay_max: 2942 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[237]~FF" port: "I[1]" } delay_max: 2665 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "I[1]" } delay_max: 2329 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "I[1]" } delay_max: 3026 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[0]~FF" port: "I[2]" } delay_max: 3057 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[45]~FF" port: "I[1]" } delay_max: 3189 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[109]~FF" port: "I[1]" } delay_max: 3652 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[173]~FF" port: "I[1]" } delay_max: 3013 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[237]~FF" port: "I[1]" } delay_max: 3156 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_num_trigger[3]~FF" port: "I[1]" } delay_max: 3011 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_pos[2]~FF" port: "I[1]" } delay_max: 2822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "I[1]" } delay_max: 4263 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[3]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "I[2]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "I[3]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "I[2]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "I[2]" } delay_max: 1265 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "I[2]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "I[2]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "I[2]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "I[2]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "I[2]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "I[2]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "I[2]" } delay_max: 1235 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "I[2]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "I[2]" } delay_max: 1235 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "I[2]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "I[2]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "I[2]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "I[2]" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "I[2]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "I[2]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "I[2]" } delay_max: 1446 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "I[2]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[3]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[3]" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "I[3]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[3]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[3]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[3]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[3]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[3]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "I[3]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[2]" } delay_max: 1002 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "I[2]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/LUT__8121" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/LUT__8131" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8120" port: "O" } sink { cell: "edb_top_inst/LUT__8215" port: "I[0]" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8175" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8150" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i1" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "I[1]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/opcode[0]~FF" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8038" port: "I[1]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8066" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8089" port: "I[1]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8130" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "I[1]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "I[1]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "I[1]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/LUT__8122" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/LUT__8175" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8121" port: "O" } sink { cell: "edb_top_inst/LUT__8701" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8165" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8166" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8168" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8170" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10317" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8100" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8169" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1218/i1" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8186" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8186" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8186" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8186" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8186" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8186" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8191" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8191" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8191" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8191" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8191" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8191" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "I[0]" } delay_max: 3183 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "I[1]" } delay_max: 2326 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[93]~FF" port: "I[1]" } delay_max: 2318 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[157]~FF" port: "I[1]" } delay_max: 2326 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[221]~FF" port: "I[1]" } delay_max: 2525 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[0]~FF" port: "I[0]" } delay_max: 3019 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[29]~FF" port: "I[1]" } delay_max: 2530 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[93]~FF" port: "I[1]" } delay_max: 2542 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[157]~FF" port: "I[1]" } delay_max: 2511 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[221]~FF" port: "I[1]" } delay_max: 3008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "I[1]" } delay_max: 2565 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8113" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8194" port: "O" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8194" port: "O" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8194" port: "O" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8194" port: "O" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8194" port: "O" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8194" port: "O" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8194" port: "O" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8194" port: "O" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8194" port: "O" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8194" port: "O" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8194" port: "O" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8194" port: "O" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8194" port: "O" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8194" port: "O" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8194" port: "O" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8194" port: "O" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8216" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "I[1]" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "I[2]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[2]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "I[2]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/LUT__8348" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/LUT__8373" port: "I[3]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/LUT__8401" port: "I[3]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/LUT__8407" port: "I[3]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/LUT__8419" port: "I[3]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/LUT__8448" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/LUT__8476" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/LUT__8478" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/LUT__8500" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/LUT__8517" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/LUT__8534" port: "I[3]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/LUT__8540" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/LUT__8546" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/LUT__8577" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/LUT__8587" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/LUT__8593" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/LUT__8614" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/LUT__8623" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8217" port: "O" } sink { cell: "edb_top_inst/LUT__8680" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "CE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "CE" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "CE" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "CE" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "CE" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "CE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "CE" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "CE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "CE" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "CE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "CE" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "CE" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "CE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "CE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "CE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "CE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "CE" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "CE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "CE" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "CE" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "CE" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "CE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "CE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8220" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "CE" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8106" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8706" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8181" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8178" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8182" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8182" port: "O" } sink { cell: "edb_top_inst/LUT__8184" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8182" port: "O" } sink { cell: "edb_top_inst/LUT__8189" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8182" port: "O" } sink { cell: "edb_top_inst/LUT__8194" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8182" port: "O" } sink { cell: "edb_top_inst/LUT__8217" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8182" port: "O" } sink { cell: "edb_top_inst/LUT__8342" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8182" port: "O" } sink { cell: "edb_top_inst/LUT__8346" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8182" port: "O" } sink { cell: "edb_top_inst/LUT__8695" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8182" port: "O" } sink { cell: "edb_top_inst/LUT__8707" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8122" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8122" port: "O" } sink { cell: "edb_top_inst/LUT__8124" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__8186" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__8188" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__8189" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__8193" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__8708" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8098" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8103" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8109" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8111" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8124" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8157" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8161" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8164" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8177" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8184" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8193" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8690" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8691" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8694" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10312" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[2]" } delay_max: 1978 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8739" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8746" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[1]" } delay_max: 2299 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8738" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8747" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[0]" } delay_max: 2043 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[0]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8738" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8747" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "RE" } delay_max: 1841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "RE" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "RE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "RE" } delay_max: 2051 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "RE" } delay_max: 2472 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "RE" } delay_max: 2472 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "RE" } delay_max: 1995 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "RE" } delay_max: 2015 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "RE" } delay_max: 2472 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "RE" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "RE" } delay_max: 1809 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "RE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "RE" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "RE" } delay_max: 1775 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "RE" } delay_max: 1775 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "RE" } delay_max: 1512 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "RE" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "RE" } delay_max: 2268 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "RE" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "RE" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "RE" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "RE" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "RE" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "RE" } delay_max: 2256 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "RE" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "RE" } delay_max: 2045 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "RE" } delay_max: 1798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "RE" } delay_max: 2045 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "RE" } delay_max: 2738 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "RE" } delay_max: 1577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "RE" } delay_max: 2531 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "RE" } delay_max: 2537 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "RE" } delay_max: 1806 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "RE" } delay_max: 1577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "RE" } delay_max: 1577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "RE" } delay_max: 2299 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "RE" } delay_max: 2079 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "RE" } delay_max: 2082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "RE" } delay_max: 2051 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "RE" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "RE" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "RE" } delay_max: 2030 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "RE" } delay_max: 2038 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "RE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "RE" } delay_max: 1843 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "RE" } delay_max: 1843 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "RE" } delay_max: 2051 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "RE" } delay_max: 2226 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "RE" } delay_max: 3132 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "RE" } delay_max: 2452 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "RE" } delay_max: 1305 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "RE" } delay_max: 2829 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "RE" } delay_max: 2095 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[43]~FF" port: "RE" } delay_max: 2038 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[44]~FF" port: "RE" } delay_max: 2083 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[45]~FF" port: "RE" } delay_max: 1798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[46]~FF" port: "RE" } delay_max: 1798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[47]~FF" port: "RE" } delay_max: 2047 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[48]~FF" port: "RE" } delay_max: 2258 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[49]~FF" port: "RE" } delay_max: 2250 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[50]~FF" port: "RE" } delay_max: 2039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[51]~FF" port: "RE" } delay_max: 2250 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[52]~FF" port: "RE" } delay_max: 2006 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[53]~FF" port: "RE" } delay_max: 2014 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[54]~FF" port: "RE" } delay_max: 2497 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[55]~FF" port: "RE" } delay_max: 2302 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[56]~FF" port: "RE" } delay_max: 2299 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[57]~FF" port: "RE" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[58]~FF" port: "RE" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[59]~FF" port: "RE" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[60]~FF" port: "RE" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[61]~FF" port: "RE" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[62]~FF" port: "RE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[63]~FF" port: "RE" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "RE" } delay_max: 2265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9338" port: "I[1]" } delay_max: 2265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9346" port: "I[1]" } delay_max: 1816 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9431" port: "I[2]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8222" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8222" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8222" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8749" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8756" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8749" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8756" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8223" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8223" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8223" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8223" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8223" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8223" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8223" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8223" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8738" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8747" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8225" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8225" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8225" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8225" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8225" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8225" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8225" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8225" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8227" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8227" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8227" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8776" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8777" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8778" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8776" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8778" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8229" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8229" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8229" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8784" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8785" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8786" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8784" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8786" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 2261 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 2029 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "I[1]" } delay_max: 2051 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[66]~FF" port: "I[1]" } delay_max: 2253 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[130]~FF" port: "I[1]" } delay_max: 2258 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[194]~FF" port: "I[1]" } delay_max: 2503 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 2531 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 2284 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 2284 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 2284 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 2324 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1835 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1369 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 2058 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1843 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1798 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1580 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 2531 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 2547 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1339 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 2253 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 2054 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1843 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 2038 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1843 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 2547 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 2500 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 2503 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[2]~FF" port: "I[1]" } delay_max: 2992 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[66]~FF" port: "I[1]" } delay_max: 2574 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[130]~FF" port: "I[1]" } delay_max: 1852 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[194]~FF" port: "I[1]" } delay_max: 2533 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1760 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 2268 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "I[1]" } delay_max: 2262 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8231" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8231" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8231" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8792" port: "I[2]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8793" port: "I[2]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8794" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8792" port: "I[3]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8794" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 1509 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[11]~FF" port: "I[1]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8803" port: "I[3]" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8831" port: "I[0]" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8233" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8233" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8233" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8836" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8851" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8234" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8234" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8234" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8234" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8234" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8234" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8234" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8234" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8234" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8234" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8234" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8234" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8234" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8234" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8234" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8234" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8234" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8234" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8234" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8234" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8803" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8831" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "CE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[16]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[17]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[18]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[19]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8237" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8237" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8237" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8930" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8945" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8930" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8945" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8238" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8238" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8238" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8238" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8238" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8238" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8238" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8238" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8238" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8238" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8238" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8238" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8238" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8238" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8238" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8238" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8238" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8238" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8238" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8238" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8894" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8926" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8239" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8239" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8239" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8239" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8239" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8239" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8239" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8239" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8239" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8239" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8239" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8239" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8239" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8239" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8239" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8239" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8239" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[16]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8239" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[17]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8239" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[18]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8239" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[19]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "clk" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 6089 delay_min: 0  }
route { driver { cell: "clk" port: "inpad" } sink { cell: "CLKBUF__0" port: "IO_in" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[1]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[0]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[0]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8240" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8240" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8240" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8989" port: "I[2]" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8990" port: "I[2]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8991" port: "I[3]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8989" port: "I[3]" } delay_max: 2054 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8991" port: "I[2]" } delay_max: 1577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8242" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8242" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8242" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8997" port: "I[2]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8998" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8999" port: "I[3]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8997" port: "I[3]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8999" port: "I[2]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[53]~FF" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9006" port: "I[3]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9041" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8244" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8244" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8244" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9046" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9064" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[20]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[21]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[22]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[23]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9006" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9041" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[16]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[17]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[18]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[19]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[20]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[21]~FF" port: "CE" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[22]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8246" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[23]~FF" port: "CE" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8248" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8248" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8248" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9136" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9146" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8249" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8249" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8249" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8249" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8249" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8249" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8249" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8249" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8249" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8249" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8249" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8249" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9130" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8250" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8250" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8250" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8250" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8250" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8250" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8250" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8250" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8250" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8250" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8250" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8250" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[1]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[0]" } delay_max: 1491 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8251" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8251" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8251" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9174" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9175" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9176" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9174" port: "I[3]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9176" port: "I[2]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8252" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8252" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8252" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9182" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9183" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9184" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "I[1]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "I[1]" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "I[1]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[19]~FF" port: "I[1]" } delay_max: 1339 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "I[1]" } delay_max: 2799 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8028" port: "I[3]" } delay_max: 1557 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8078" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8133" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8138" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8254" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8257" port: "I[0]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9586" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8131" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "CE" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8131" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "CE" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8131" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "CE" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8131" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "CE" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8131" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "CE" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8131" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "CE" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8131" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "CE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8131" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "CE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8131" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "CE" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8131" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8131" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8131" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8131" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8131" port: "O" } sink { cell: "edb_top_inst/LUT__8132" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8195" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8203" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8204" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8206" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8212" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8341" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8350" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8354" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8358" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8363" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8364" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8370" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8381" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8386" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8398" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8404" port: "I[0]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8409" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8416" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8421" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8445" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8456" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8462" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8468" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8473" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8485" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8491" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8497" port: "I[0]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8503" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8509" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8514" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8520" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8531" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8537" port: "I[0]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8543" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8560" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8567" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8572" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8584" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8590" port: "I[0]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8600" port: "I[2]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8610" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8612" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8620" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8629" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8634" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8639" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8662" port: "I[2]" } delay_max: 1572 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8667" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8672" port: "I[2]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8677" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "I[1]" } delay_max: 1979 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "I[1]" } delay_max: 2853 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[107]~FF" port: "I[1]" } delay_max: 2843 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[171]~FF" port: "I[1]" } delay_max: 2370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[235]~FF" port: "I[1]" } delay_max: 2429 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "I[1]" } delay_max: 2221 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[1]" } delay_max: 2664 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_pos[0]~FF" port: "I[1]" } delay_max: 2673 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[43]~FF" port: "I[1]" } delay_max: 2846 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[107]~FF" port: "I[1]" } delay_max: 2801 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[171]~FF" port: "I[1]" } delay_max: 2874 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[235]~FF" port: "I[1]" } delay_max: 3084 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_num_trigger[1]~FF" port: "I[1]" } delay_max: 2409 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[14]~FF" port: "I[0]" } delay_max: 2921 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8474" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9252" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9267" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9300" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9318" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9320" port: "I[0]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8355" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9188" port: "I[2]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9191" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9200" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[67]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[131]~FF" port: "I[1]" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[195]~FF" port: "I[1]" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1274 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1823 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1613 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[3]~FF" port: "I[1]" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[67]~FF" port: "I[1]" } delay_max: 1602 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[131]~FF" port: "I[1]" } delay_max: 1809 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[195]~FF" port: "I[1]" } delay_max: 1602 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 2027 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "I[1]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8362" port: "I[1]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9188" port: "I[3]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9190" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9199" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "I[1]" } delay_max: 1599 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[68]~FF" port: "I[1]" } delay_max: 1546 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[132]~FF" port: "I[1]" } delay_max: 1809 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[196]~FF" port: "I[1]" } delay_max: 1369 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 2487 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 2255 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 2092 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 2045 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 2287 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 1784 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 1851 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 2009 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 2261 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 2014 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[4]~FF" port: "I[1]" } delay_max: 2525 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[68]~FF" port: "I[1]" } delay_max: 2769 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[132]~FF" port: "I[1]" } delay_max: 2741 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[196]~FF" port: "I[1]" } delay_max: 2059 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 2290 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 1847 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "I[1]" } delay_max: 1543 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8369" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9187" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9189" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9202" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "I[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[69]~FF" port: "I[1]" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[133]~FF" port: "I[1]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[197]~FF" port: "I[1]" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 1266 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[5]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[69]~FF" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[133]~FF" port: "I[1]" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[197]~FF" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "I[1]" } delay_max: 2273 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8375" port: "I[1]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9187" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9195" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9202" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "I[1]" } delay_max: 2006 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[70]~FF" port: "I[1]" } delay_max: 1577 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[134]~FF" port: "I[1]" } delay_max: 1840 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[198]~FF" port: "I[1]" } delay_max: 2299 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 2281 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 2039 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 1577 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 2527 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 2748 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 2738 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 1543 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 2047 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[6]~FF" port: "I[1]" } delay_max: 2533 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[70]~FF" port: "I[1]" } delay_max: 2696 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[134]~FF" port: "I[1]" } delay_max: 2992 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[198]~FF" port: "I[1]" } delay_max: 2989 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 1594 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 2006 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "I[1]" } delay_max: 2955 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8383" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9187" port: "I[2]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9192" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9201" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[71]~FF" port: "I[1]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[135]~FF" port: "I[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[199]~FF" port: "I[1]" } delay_max: 1519 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 1841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 1809 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 1305 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 1841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 1613 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[7]~FF" port: "I[1]" } delay_max: 2290 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[71]~FF" port: "I[1]" } delay_max: 1809 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[135]~FF" port: "I[1]" } delay_max: 2188 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[199]~FF" port: "I[1]" } delay_max: 2046 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 2229 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 2023 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "I[1]" } delay_max: 1925 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8388" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9187" port: "I[3]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9194" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9201" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "I[1]" } delay_max: 2079 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[72]~FF" port: "I[1]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[136]~FF" port: "I[1]" } delay_max: 2293 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[200]~FF" port: "I[1]" } delay_max: 2544 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "I[1]" } delay_max: 2092 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "I[1]" } delay_max: 2039 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "I[1]" } delay_max: 1818 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "I[1]" } delay_max: 2544 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "I[1]" } delay_max: 1315 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "I[1]" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "I[1]" } delay_max: 2051 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "I[1]" } delay_max: 2299 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[8]~FF" port: "I[1]" } delay_max: 3014 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[72]~FF" port: "I[1]" } delay_max: 2803 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[136]~FF" port: "I[1]" } delay_max: 2803 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[200]~FF" port: "I[1]" } delay_max: 2762 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "I[1]" } delay_max: 1557 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8391" port: "I[1]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9186" port: "I[0]" } delay_max: 2018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9189" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9200" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[73]~FF" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[137]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[201]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "I[1]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "I[1]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "I[1]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "I[1]" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[9]~FF" port: "I[1]" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[73]~FF" port: "I[1]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[137]~FF" port: "I[1]" } delay_max: 2058 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[201]~FF" port: "I[1]" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "I[1]" } delay_max: 2259 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8397" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9186" port: "I[1]" } delay_max: 2018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9191" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9199" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "I[1]" } delay_max: 1787 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[74]~FF" port: "I[1]" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[138]~FF" port: "I[1]" } delay_max: 1787 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[202]~FF" port: "I[1]" } delay_max: 2085 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "I[1]" } delay_max: 2292 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "I[1]" } delay_max: 1577 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "I[1]" } delay_max: 2081 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "I[1]" } delay_max: 2004 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "I[1]" } delay_max: 2531 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "I[1]" } delay_max: 1369 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "I[1]" } delay_max: 2088 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "I[1]" } delay_max: 2081 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[10]~FF" port: "I[1]" } delay_max: 3017 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[74]~FF" port: "I[1]" } delay_max: 2578 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[138]~FF" port: "I[1]" } delay_max: 2545 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[202]~FF" port: "I[1]" } delay_max: 2819 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "I[1]" } delay_max: 2258 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8403" port: "I[1]" } delay_max: 1706 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9186" port: "I[2]" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9196" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9197" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "I[1]" } delay_max: 2038 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[75]~FF" port: "I[1]" } delay_max: 1549 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[139]~FF" port: "I[1]" } delay_max: 2054 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[203]~FF" port: "I[1]" } delay_max: 1549 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "I[1]" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "I[1]" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "I[1]" } delay_max: 2292 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "I[1]" } delay_max: 1843 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "I[1]" } delay_max: 1801 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "I[1]" } delay_max: 2064 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "I[1]" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "I[1]" } delay_max: 2083 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[11]~FF" port: "I[1]" } delay_max: 2528 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[75]~FF" port: "I[1]" } delay_max: 2788 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[139]~FF" port: "I[1]" } delay_max: 2778 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[203]~FF" port: "I[1]" } delay_max: 3224 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "I[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8411" port: "I[0]" } delay_max: 1544 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9186" port: "I[3]" } delay_max: 2229 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9190" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9198" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[76]~FF" port: "I[1]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[140]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[204]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "I[1]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[12]~FF" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[76]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[140]~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[204]~FF" port: "I[1]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "I[1]" } delay_max: 2038 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8415" port: "I[1]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "I[1]" } delay_max: 2497 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[77]~FF" port: "I[1]" } delay_max: 2299 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[141]~FF" port: "I[1]" } delay_max: 2088 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[205]~FF" port: "I[1]" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "I[1]" } delay_max: 1546 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "I[1]" } delay_max: 1801 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "I[1]" } delay_max: 2258 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "I[1]" } delay_max: 1335 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "I[1]" } delay_max: 1546 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "I[1]" } delay_max: 1764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[13]~FF" port: "I[1]" } delay_max: 2326 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[77]~FF" port: "I[1]" } delay_max: 2289 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[141]~FF" port: "I[1]" } delay_max: 2533 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[205]~FF" port: "I[1]" } delay_max: 2534 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "I[1]" } delay_max: 1577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8423" port: "I[0]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "I[1]" } delay_max: 2017 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[78]~FF" port: "I[1]" } delay_max: 2023 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[142]~FF" port: "I[1]" } delay_max: 2265 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[206]~FF" port: "I[1]" } delay_max: 2506 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "I[1]" } delay_max: 1787 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "I[1]" } delay_max: 2038 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "I[1]" } delay_max: 2295 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "I[1]" } delay_max: 2009 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "I[1]" } delay_max: 2265 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "I[1]" } delay_max: 2023 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[14]~FF" port: "I[1]" } delay_max: 2772 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[78]~FF" port: "I[1]" } delay_max: 2085 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[142]~FF" port: "I[1]" } delay_max: 2326 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[206]~FF" port: "I[1]" } delay_max: 2318 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "I[1]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8427" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "I[1]" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[79]~FF" port: "I[1]" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[143]~FF" port: "I[1]" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[207]~FF" port: "I[1]" } delay_max: 1515 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "I[1]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "I[1]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "I[1]" } delay_max: 2030 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "I[1]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[15]~FF" port: "I[1]" } delay_max: 2009 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[79]~FF" port: "I[1]" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[143]~FF" port: "I[1]" } delay_max: 2280 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[207]~FF" port: "I[1]" } delay_max: 2531 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8432" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "I[1]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[80]~FF" port: "I[1]" } delay_max: 2713 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[144]~FF" port: "I[1]" } delay_max: 2472 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[208]~FF" port: "I[1]" } delay_max: 2758 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" port: "I[1]" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[16]~FF" port: "I[1]" } delay_max: 2299 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" port: "I[1]" } delay_max: 2292 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[16]~FF" port: "I[1]" } delay_max: 2320 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" port: "I[1]" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[16]~FF" port: "I[1]" } delay_max: 1767 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[16]~FF" port: "I[1]" } delay_max: 2571 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[80]~FF" port: "I[1]" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[144]~FF" port: "I[1]" } delay_max: 1852 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[208]~FF" port: "I[1]" } delay_max: 2289 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8436" port: "I[1]" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "I[1]" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[81]~FF" port: "I[1]" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[145]~FF" port: "I[1]" } delay_max: 1602 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[209]~FF" port: "I[1]" } delay_max: 2265 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" port: "I[1]" } delay_max: 2513 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[17]~FF" port: "I[1]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" port: "I[1]" } delay_max: 2043 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[17]~FF" port: "I[1]" } delay_max: 2083 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" port: "I[1]" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[17]~FF" port: "I[1]" } delay_max: 1823 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[17]~FF" port: "I[1]" } delay_max: 2490 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[81]~FF" port: "I[1]" } delay_max: 1843 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[145]~FF" port: "I[1]" } delay_max: 2292 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[209]~FF" port: "I[1]" } delay_max: 2085 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8440" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "I[1]" } delay_max: 2503 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[82]~FF" port: "I[1]" } delay_max: 2713 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[146]~FF" port: "I[1]" } delay_max: 2958 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[210]~FF" port: "I[1]" } delay_max: 2242 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" port: "I[1]" } delay_max: 2754 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[18]~FF" port: "I[1]" } delay_max: 1821 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" port: "I[1]" } delay_max: 2772 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[18]~FF" port: "I[1]" } delay_max: 2565 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" port: "I[1]" } delay_max: 1757 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[18]~FF" port: "I[1]" } delay_max: 1791 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[18]~FF" port: "I[1]" } delay_max: 2806 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[82]~FF" port: "I[1]" } delay_max: 2525 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[146]~FF" port: "I[1]" } delay_max: 2537 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[210]~FF" port: "I[1]" } delay_max: 2492 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8447" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "I[1]" } delay_max: 1841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[83]~FF" port: "I[1]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[147]~FF" port: "I[1]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[211]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" port: "I[1]" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[19]~FF" port: "I[1]" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[19]~FF" port: "I[1]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" port: "I[1]" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[19]~FF" port: "I[1]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[19]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[83]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[147]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[211]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "I[1]" } delay_max: 2684 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8450" port: "I[1]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "I[1]" } delay_max: 1818 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[84]~FF" port: "I[1]" } delay_max: 2324 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[148]~FF" port: "I[1]" } delay_max: 1821 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[212]~FF" port: "I[1]" } delay_max: 1821 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[20]~FF" port: "I[1]" } delay_max: 2302 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[20]~FF" port: "I[1]" } delay_max: 1835 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[20]~FF" port: "I[1]" } delay_max: 2775 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[84]~FF" port: "I[1]" } delay_max: 2289 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[148]~FF" port: "I[1]" } delay_max: 2323 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[212]~FF" port: "I[1]" } delay_max: 2531 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "I[1]" } delay_max: 2819 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8458" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[85]~FF" port: "I[1]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[149]~FF" port: "I[1]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[213]~FF" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[21]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[21]~FF" port: "I[1]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[21]~FF" port: "I[1]" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[85]~FF" port: "I[1]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[149]~FF" port: "I[1]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[213]~FF" port: "I[1]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "I[1]" } delay_max: 2299 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8464" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "I[1]" } delay_max: 2472 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[86]~FF" port: "I[1]" } delay_max: 2464 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[150]~FF" port: "I[1]" } delay_max: 2472 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[214]~FF" port: "I[1]" } delay_max: 1760 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[22]~FF" port: "I[1]" } delay_max: 2259 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[22]~FF" port: "I[1]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[22]~FF" port: "I[1]" } delay_max: 2788 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[86]~FF" port: "I[1]" } delay_max: 2670 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[150]~FF" port: "I[1]" } delay_max: 2710 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[214]~FF" port: "I[1]" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "I[1]" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8470" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[87]~FF" port: "I[1]" } delay_max: 1525 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[151]~FF" port: "I[1]" } delay_max: 1491 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[215]~FF" port: "I[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[23]~FF" port: "I[1]" } delay_max: 1546 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[23]~FF" port: "I[1]" } delay_max: 1851 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[23]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[87]~FF" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[151]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[215]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "I[1]" } delay_max: 2520 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8472" port: "I[1]" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[88]~FF" port: "I[1]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[152]~FF" port: "I[1]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[216]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[24]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[88]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[152]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[216]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8480" port: "I[1]" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[89]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[153]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[217]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[25]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[89]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[153]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[217]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8487" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[90]~FF" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[154]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[218]~FF" port: "I[1]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[26]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[90]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[154]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[218]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8493" port: "I[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "I[1]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[91]~FF" port: "I[1]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[155]~FF" port: "I[1]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[219]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[27]~FF" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[91]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[155]~FF" port: "I[1]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[219]~FF" port: "I[1]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8496" port: "I[1]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[92]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[156]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[220]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[28]~FF" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[92]~FF" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[156]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[220]~FF" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8505" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8511" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "I[1]" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[94]~FF" port: "I[1]" } delay_max: 1266 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[158]~FF" port: "I[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[222]~FF" port: "I[1]" } delay_max: 2295 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[0]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[30]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[94]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[158]~FF" port: "I[1]" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[222]~FF" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[1]~FF" port: "I[0]" } delay_max: 1582 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "I[1]" } delay_max: 2534 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8513" port: "I[1]" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "I[1]" } delay_max: 2735 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[95]~FF" port: "I[1]" } delay_max: 2289 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[159]~FF" port: "I[1]" } delay_max: 2289 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[223]~FF" port: "I[1]" } delay_max: 1818 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[0]" } delay_max: 2561 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[31]~FF" port: "I[1]" } delay_max: 2771 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[95]~FF" port: "I[1]" } delay_max: 3010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[159]~FF" port: "I[1]" } delay_max: 3215 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[223]~FF" port: "I[1]" } delay_max: 3177 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[2]~FF" port: "I[0]" } delay_max: 2783 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "I[1]" } delay_max: 2948 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8522" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "I[1]" } delay_max: 2179 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[96]~FF" port: "I[1]" } delay_max: 2442 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[160]~FF" port: "I[1]" } delay_max: 2649 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[224]~FF" port: "I[1]" } delay_max: 2438 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "I[0]" } delay_max: 2221 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[32]~FF" port: "I[1]" } delay_max: 3088 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[96]~FF" port: "I[1]" } delay_max: 2647 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[160]~FF" port: "I[1]" } delay_max: 2843 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[224]~FF" port: "I[1]" } delay_max: 2868 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[3]~FF" port: "I[1]" } delay_max: 2917 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "I[1]" } delay_max: 2227 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8524" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "I[1]" } delay_max: 3962 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[97]~FF" port: "I[1]" } delay_max: 4233 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[161]~FF" port: "I[1]" } delay_max: 3777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[225]~FF" port: "I[1]" } delay_max: 3566 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[0]" } delay_max: 4533 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[33]~FF" port: "I[1]" } delay_max: 5188 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[97]~FF" port: "I[1]" } delay_max: 4411 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[161]~FF" port: "I[1]" } delay_max: 4663 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[225]~FF" port: "I[1]" } delay_max: 4957 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[4]~FF" port: "I[0]" } delay_max: 4532 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "I[1]" } delay_max: 2955 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8530" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "I[1]" } delay_max: 2527 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[98]~FF" port: "I[1]" } delay_max: 2109 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[162]~FF" port: "I[1]" } delay_max: 2592 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[226]~FF" port: "I[1]" } delay_max: 1902 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[0]" } delay_max: 1847 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[34]~FF" port: "I[1]" } delay_max: 2559 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[98]~FF" port: "I[1]" } delay_max: 2578 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[162]~FF" port: "I[1]" } delay_max: 2778 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[226]~FF" port: "I[1]" } delay_max: 2733 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[5]~FF" port: "I[0]" } delay_max: 2612 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "I[1]" } delay_max: 2973 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8536" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "I[1]" } delay_max: 1825 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[99]~FF" port: "I[1]" } delay_max: 1614 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[163]~FF" port: "I[1]" } delay_max: 1407 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[227]~FF" port: "I[1]" } delay_max: 1836 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[0]" } delay_max: 2160 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[35]~FF" port: "I[1]" } delay_max: 2360 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[99]~FF" port: "I[1]" } delay_max: 2537 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[163]~FF" port: "I[1]" } delay_max: 2490 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[227]~FF" port: "I[1]" } delay_max: 2537 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[6]~FF" port: "I[0]" } delay_max: 2360 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8542" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "I[1]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[100]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[164]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[228]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[36]~FF" port: "I[1]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[100]~FF" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[164]~FF" port: "I[1]" } delay_max: 1522 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[228]~FF" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[7]~FF" port: "I[0]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "I[1]" } delay_max: 1856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8548" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "I[1]" } delay_max: 2599 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[101]~FF" port: "I[1]" } delay_max: 2612 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[165]~FF" port: "I[1]" } delay_max: 2391 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[229]~FF" port: "I[1]" } delay_max: 1682 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[0]" } delay_max: 1617 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[37]~FF" port: "I[1]" } delay_max: 2358 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[101]~FF" port: "I[1]" } delay_max: 2321 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[165]~FF" port: "I[1]" } delay_max: 2357 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[229]~FF" port: "I[1]" } delay_max: 2565 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[8]~FF" port: "I[0]" } delay_max: 2574 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "I[1]" } delay_max: 2361 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8554" port: "I[1]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[102]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[166]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[230]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[38]~FF" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[102]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[166]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[230]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[9]~FF" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "I[1]" } delay_max: 2381 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8562" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "I[1]" } delay_max: 2527 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[103]~FF" port: "I[1]" } delay_max: 2788 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[167]~FF" port: "I[1]" } delay_max: 2788 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[231]~FF" port: "I[1]" } delay_max: 2122 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[1]" } delay_max: 2357 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[39]~FF" port: "I[1]" } delay_max: 2559 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[103]~FF" port: "I[1]" } delay_max: 2528 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[167]~FF" port: "I[1]" } delay_max: 2528 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[231]~FF" port: "I[1]" } delay_max: 2806 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[10]~FF" port: "I[0]" } delay_max: 2562 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "I[1]" } delay_max: 2775 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8569" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8574" port: "I[1]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8579" port: "I[1]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8583" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8589" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "I[1]" } delay_max: 3190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[108]~FF" port: "I[1]" } delay_max: 3223 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[172]~FF" port: "I[1]" } delay_max: 3023 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[236]~FF" port: "I[1]" } delay_max: 2542 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "I[1]" } delay_max: 3013 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "I[1]" } delay_max: 3038 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "I[1]" } delay_max: 2728 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[44]~FF" port: "I[1]" } delay_max: 3668 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[108]~FF" port: "I[1]" } delay_max: 3908 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[172]~FF" port: "I[1]" } delay_max: 3405 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[236]~FF" port: "I[1]" } delay_max: 3616 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_num_trigger[2]~FF" port: "I[1]" } delay_max: 3743 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[15]~FF" port: "I[0]" } delay_max: 3661 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_pos[1]~FF" port: "I[1]" } delay_max: 3254 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "I[1]" } delay_max: 2453 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8595" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8602" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "I[1]" } delay_max: 3030 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[110]~FF" port: "I[1]" } delay_max: 2333 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[174]~FF" port: "I[1]" } delay_max: 2819 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[238]~FF" port: "I[1]" } delay_max: 2565 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "I[1]" } delay_max: 2055 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[2]" } delay_max: 2330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "I[1]" } delay_max: 2354 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[46]~FF" port: "I[1]" } delay_max: 3190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[110]~FF" port: "I[1]" } delay_max: 2951 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[174]~FF" port: "I[1]" } delay_max: 2985 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[238]~FF" port: "I[1]" } delay_max: 2977 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_num_trigger[4]~FF" port: "I[1]" } delay_max: 2599 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[1]~FF" port: "I[2]" } delay_max: 1889 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_pos[3]~FF" port: "I[1]" } delay_max: 1859 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8605" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "I[1]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[111]~FF" port: "I[1]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[175]~FF" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[239]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[47]~FF" port: "I[1]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[111]~FF" port: "I[1]" } delay_max: 992 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[175]~FF" port: "I[1]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[239]~FF" port: "I[1]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_num_trigger[5]~FF" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[2]~FF" port: "I[2]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_pos[4]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "I[1]" } delay_max: 2066 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8613" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "I[1]" } delay_max: 2250 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[112]~FF" port: "I[1]" } delay_max: 2367 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[176]~FF" port: "I[1]" } delay_max: 2540 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[240]~FF" port: "I[1]" } delay_max: 2568 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "I[1]" } delay_max: 2114 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[2]" } delay_max: 2153 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "I[1]" } delay_max: 1918 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[48]~FF" port: "I[1]" } delay_max: 2511 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[112]~FF" port: "I[1]" } delay_max: 3224 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[176]~FF" port: "I[1]" } delay_max: 3048 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[240]~FF" port: "I[1]" } delay_max: 3255 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_num_trigger[6]~FF" port: "I[1]" } delay_max: 2100 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[3]~FF" port: "I[2]" } delay_max: 2815 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_pos[5]~FF" port: "I[1]" } delay_max: 2391 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "I[1]" } delay_max: 2122 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8616" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "I[1]" } delay_max: 2166 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[113]~FF" port: "I[1]" } delay_max: 1946 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[177]~FF" port: "I[1]" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[241]~FF" port: "I[1]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "I[1]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "I[2]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[49]~FF" port: "I[1]" } delay_max: 1893 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[113]~FF" port: "I[1]" } delay_max: 1945 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[177]~FF" port: "I[1]" } delay_max: 1682 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[241]~FF" port: "I[1]" } delay_max: 1923 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_num_trigger[7]~FF" port: "I[1]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[4]~FF" port: "I[0]" } delay_max: 1475 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_pos[6]~FF" port: "I[1]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8622" port: "I[0]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "I[1]" } delay_max: 3155 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[114]~FF" port: "I[1]" } delay_max: 3398 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[178]~FF" port: "I[1]" } delay_max: 4321 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[242]~FF" port: "I[1]" } delay_max: 3162 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "I[1]" } delay_max: 2772 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "I[0]" } delay_max: 2707 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "I[1]" } delay_max: 2772 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[50]~FF" port: "I[1]" } delay_max: 3604 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[114]~FF" port: "I[1]" } delay_max: 4054 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[178]~FF" port: "I[1]" } delay_max: 3601 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[242]~FF" port: "I[1]" } delay_max: 3604 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_num_trigger[8]~FF" port: "I[1]" } delay_max: 2545 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[5]~FF" port: "I[0]" } delay_max: 3437 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_pos[7]~FF" port: "I[1]" } delay_max: 2775 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "I[1]" } delay_max: 2293 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8033" port: "I[1]" } delay_max: 3641 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8083" port: "I[1]" } delay_max: 2770 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8625" port: "I[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[115]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[179]~FF" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[243]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "I[1]" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "I[0]" } delay_max: 1551 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "I[1]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[51]~FF" port: "I[1]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[115]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[179]~FF" port: "I[1]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[243]~FF" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_num_trigger[9]~FF" port: "I[1]" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[6]~FF" port: "I[0]" } delay_max: 1810 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_pos[8]~FF" port: "I[1]" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "I[1]" } delay_max: 3434 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8033" port: "I[3]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8083" port: "I[3]" } delay_max: 1247 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8631" port: "I[2]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "I[1]" } delay_max: 2029 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[116]~FF" port: "I[1]" } delay_max: 2469 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[180]~FF" port: "I[1]" } delay_max: 2469 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[244]~FF" port: "I[1]" } delay_max: 2785 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "I[1]" } delay_max: 2367 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "I[0]" } delay_max: 2360 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "I[1]" } delay_max: 1834 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[52]~FF" port: "I[1]" } delay_max: 3184 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[116]~FF" port: "I[1]" } delay_max: 3234 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[180]~FF" port: "I[1]" } delay_max: 3026 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[244]~FF" port: "I[1]" } delay_max: 3472 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_num_trigger[10]~FF" port: "I[1]" } delay_max: 2840 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[7]~FF" port: "I[0]" } delay_max: 2568 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_pos[9]~FF" port: "I[1]" } delay_max: 2646 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "I[1]" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8034" port: "I[1]" } delay_max: 3460 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8084" port: "I[1]" } delay_max: 2404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8635" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "I[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[117]~FF" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[181]~FF" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[245]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[53]~FF" port: "I[1]" } delay_max: 1705 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[117]~FF" port: "I[1]" } delay_max: 1289 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[181]~FF" port: "I[1]" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[245]~FF" port: "I[1]" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_num_trigger[11]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[8]~FF" port: "I[0]" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_pos[10]~FF" port: "I[1]" } delay_max: 1946 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "I[1]" } delay_max: 2132 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8034" port: "I[3]" } delay_max: 1555 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8084" port: "I[3]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8641" port: "I[2]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "I[1]" } delay_max: 2528 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[118]~FF" port: "I[1]" } delay_max: 2293 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[182]~FF" port: "I[1]" } delay_max: 2528 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[246]~FF" port: "I[1]" } delay_max: 2329 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "I[1]" } delay_max: 1617 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "I[0]" } delay_max: 1945 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "I[1]" } delay_max: 1847 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[54]~FF" port: "I[1]" } delay_max: 3182 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[118]~FF" port: "I[1]" } delay_max: 3230 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[182]~FF" port: "I[1]" } delay_max: 3180 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[246]~FF" port: "I[1]" } delay_max: 3506 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_num_trigger[12]~FF" port: "I[1]" } delay_max: 2425 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[9]~FF" port: "I[0]" } delay_max: 3298 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_pos[11]~FF" port: "I[1]" } delay_max: 2360 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "I[1]" } delay_max: 2370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8035" port: "I[1]" } delay_max: 3289 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8085" port: "I[1]" } delay_max: 2367 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8644" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "I[1]" } delay_max: 1832 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[119]~FF" port: "I[1]" } delay_max: 2265 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[183]~FF" port: "I[1]" } delay_max: 1798 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[247]~FF" port: "I[1]" } delay_max: 2290 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "I[1]" } delay_max: 2741 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "I[0]" } delay_max: 2775 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "I[1]" } delay_max: 2711 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[55]~FF" port: "I[1]" } delay_max: 2778 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[119]~FF" port: "I[1]" } delay_max: 2530 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[183]~FF" port: "I[1]" } delay_max: 2522 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[247]~FF" port: "I[1]" } delay_max: 2522 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_num_trigger[13]~FF" port: "I[1]" } delay_max: 2788 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[10]~FF" port: "I[0]" } delay_max: 3154 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_pos[12]~FF" port: "I[1]" } delay_max: 2304 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "I[1]" } delay_max: 3318 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8035" port: "I[3]" } delay_max: 2741 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8085" port: "I[3]" } delay_max: 2775 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8648" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "I[1]" } delay_max: 3184 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[120]~FF" port: "I[1]" } delay_max: 2289 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[184]~FF" port: "I[1]" } delay_max: 2233 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[248]~FF" port: "I[1]" } delay_max: 2025 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "I[1]" } delay_max: 3013 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "I[0]" } delay_max: 2803 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "I[1]" } delay_max: 2782 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[56]~FF" port: "I[1]" } delay_max: 3164 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[120]~FF" port: "I[1]" } delay_max: 4094 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[184]~FF" port: "I[1]" } delay_max: 3626 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[248]~FF" port: "I[1]" } delay_max: 3812 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_num_trigger[14]~FF" port: "I[1]" } delay_max: 3211 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[11]~FF" port: "I[0]" } delay_max: 3472 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_pos[13]~FF" port: "I[1]" } delay_max: 3048 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "I[1]" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8032" port: "I[1]" } delay_max: 3700 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8082" port: "I[1]" } delay_max: 3900 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8653" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "I[1]" } delay_max: 2996 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[121]~FF" port: "I[1]" } delay_max: 2109 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[185]~FF" port: "I[1]" } delay_max: 2270 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[249]~FF" port: "I[1]" } delay_max: 2320 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "I[1]" } delay_max: 1407 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "I[0]" } delay_max: 1878 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "I[1]" } delay_max: 2150 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[57]~FF" port: "I[1]" } delay_max: 2707 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[121]~FF" port: "I[1]" } delay_max: 2979 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[185]~FF" port: "I[1]" } delay_max: 2952 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[249]~FF" port: "I[1]" } delay_max: 2718 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_num_trigger[15]~FF" port: "I[1]" } delay_max: 2608 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[12]~FF" port: "I[0]" } delay_max: 2812 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_pos[14]~FF" port: "I[1]" } delay_max: 2360 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "I[1]" } delay_max: 3528 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8028" port: "I[1]" } delay_max: 3047 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8078" port: "I[1]" } delay_max: 2329 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8657" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "I[1]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[122]~FF" port: "I[1]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[186]~FF" port: "I[1]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[250]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[58]~FF" port: "I[1]" } delay_max: 1952 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[122]~FF" port: "I[1]" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[186]~FF" port: "I[1]" } delay_max: 1475 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_mask[250]~FF" port: "I[1]" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_num_trigger[16]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[13]~FF" port: "I[0]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_trig_pos[15]~FF" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "I[1]" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8030" port: "I[1]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8080" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8664" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8668" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8673" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8679" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8682" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8686" port: "I[1]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[64]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[65]~FF" port: "CE" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[66]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[67]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[68]~FF" port: "CE" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[69]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[70]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[71]~FF" port: "CE" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[72]~FF" port: "CE" } delay_max: 1339 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[73]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[74]~FF" port: "CE" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[75]~FF" port: "CE" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[76]~FF" port: "CE" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[77]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[78]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[79]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[80]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[81]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[82]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[83]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[84]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[85]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[86]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[87]~FF" port: "CE" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[88]~FF" port: "CE" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[89]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[90]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[91]~FF" port: "CE" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[92]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[93]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[94]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[95]~FF" port: "CE" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[96]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[97]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[98]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[99]~FF" port: "CE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[100]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[101]~FF" port: "CE" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[102]~FF" port: "CE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[103]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[104]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[105]~FF" port: "CE" } delay_max: 1247 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[106]~FF" port: "CE" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[107]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[108]~FF" port: "CE" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[109]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[110]~FF" port: "CE" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[111]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[112]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[113]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[114]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[115]~FF" port: "CE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[116]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[117]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[118]~FF" port: "CE" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[119]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[120]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[121]~FF" port: "CE" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[122]~FF" port: "CE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[123]~FF" port: "CE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[124]~FF" port: "CE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[125]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[126]~FF" port: "CE" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8256" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[127]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8206" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8339" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8355" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8365" port: "I[2]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8369" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8376" port: "I[2]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8381" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8386" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8393" port: "I[2]" } delay_max: 1841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8397" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8403" port: "I[0]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8409" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8415" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8421" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8429" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8433" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8437" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8442" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[82]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8445" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[83]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8452" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[84]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8456" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[85]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8462" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[86]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8468" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[87]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8472" port: "I[0]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[88]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8481" port: "I[2]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[89]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8485" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[90]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8491" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[91]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8496" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[92]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8503" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[93]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8509" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[94]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8513" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[95]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8520" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[96]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8526" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[97]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8530" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[98]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8536" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[99]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8542" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[100]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8550" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[101]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8556" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[102]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8560" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[103]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8567" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[104]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8572" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[105]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8580" port: "I[0]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[106]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8583" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[107]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8589" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[108]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8597" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[109]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8600" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[110]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8607" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[111]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8612" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[112]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8617" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[113]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8620" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[114]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8626" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[115]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8629" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[116]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8634" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[117]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8639" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[118]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8645" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[119]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8650" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[120]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8654" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[121]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8659" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[122]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8662" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[123]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8667" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[124]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8672" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[125]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8677" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[126]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8683" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[127]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8688" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[128]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[129]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[130]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[131]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[132]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[133]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[134]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[135]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[136]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[137]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[138]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[139]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[140]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[141]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[142]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[143]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[144]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[145]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[146]~FF" port: "CE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[147]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[148]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[149]~FF" port: "CE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[150]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[151]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[152]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[153]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[154]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[155]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[156]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[157]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[158]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[159]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[160]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[161]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[162]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[163]~FF" port: "CE" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[164]~FF" port: "CE" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[165]~FF" port: "CE" } delay_max: 1262 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[166]~FF" port: "CE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[167]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[168]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[169]~FF" port: "CE" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[170]~FF" port: "CE" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[171]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[172]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[173]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[174]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[175]~FF" port: "CE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[176]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[177]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[178]~FF" port: "CE" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[179]~FF" port: "CE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[180]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[181]~FF" port: "CE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[182]~FF" port: "CE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[183]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[184]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[185]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[186]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[187]~FF" port: "CE" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[188]~FF" port: "CE" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[189]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[190]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8257" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[191]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[128]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8206" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[129]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8340" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[130]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8358" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[131]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8362" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[132]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8370" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[133]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8375" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[134]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8381" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[135]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8386" port: "I[0]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[136]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8391" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[137]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8398" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[138]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8404" port: "I[1]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[139]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8409" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[140]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8416" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[141]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8421" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[142]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8427" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[143]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8432" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[144]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8436" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[145]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8440" port: "I[0]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[146]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8445" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[147]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8450" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[148]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8456" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[149]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8462" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[150]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8468" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[151]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8473" port: "I[1]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[152]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8480" port: "I[0]" } delay_max: 1303 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[153]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8485" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[154]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8491" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[155]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8497" port: "I[1]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[156]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8503" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[157]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8509" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[158]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8514" port: "I[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[159]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8520" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[160]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8524" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[161]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8531" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[162]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8537" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[163]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8543" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[164]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8548" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[165]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8554" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[166]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8560" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[167]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8567" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[168]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8572" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[169]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8579" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[170]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8584" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[171]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8590" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[172]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8595" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[173]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8600" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[174]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8605" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[175]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8612" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[176]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8616" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[177]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8620" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[178]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8625" port: "I[0]" } delay_max: 2044 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[179]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8629" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[180]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8634" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[181]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8639" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[182]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8644" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[183]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8648" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[184]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8653" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[185]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8657" port: "I[0]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[186]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8662" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[187]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8667" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[188]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8672" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[189]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8677" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[190]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8682" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[191]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8686" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[192]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[193]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[194]~FF" port: "CE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[195]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[196]~FF" port: "CE" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[197]~FF" port: "CE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[198]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[199]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[200]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[201]~FF" port: "CE" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[202]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[203]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[204]~FF" port: "CE" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[205]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[206]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[207]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[208]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[209]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[210]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[211]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[212]~FF" port: "CE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[213]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[214]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[215]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[216]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[217]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[218]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[219]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[220]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[221]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[222]~FF" port: "CE" } delay_max: 1369 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[223]~FF" port: "CE" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[224]~FF" port: "CE" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[225]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[226]~FF" port: "CE" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[227]~FF" port: "CE" } delay_max: 1092 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[228]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[229]~FF" port: "CE" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[230]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[231]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[232]~FF" port: "CE" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[233]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[234]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[235]~FF" port: "CE" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[236]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[237]~FF" port: "CE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[238]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[239]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[240]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[241]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[242]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[243]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[244]~FF" port: "CE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[245]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[246]~FF" port: "CE" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[247]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[248]~FF" port: "CE" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[249]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[250]~FF" port: "CE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[251]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[252]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[253]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[254]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8258" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[255]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[192]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8200" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[193]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8339" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[194]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8358" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[195]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8366" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[196]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8372" port: "I[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[197]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8377" port: "I[0]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[198]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8382" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[199]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8385" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[200]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8392" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[201]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8400" port: "I[1]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[202]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8406" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[203]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8410" port: "I[0]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[204]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8418" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[205]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8422" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[206]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8428" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[207]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8433" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[208]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8437" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[209]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8441" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[210]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8446" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[211]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8451" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[212]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8455" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[213]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8461" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[214]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8469" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[215]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8475" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[216]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8479" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[217]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8484" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[218]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8490" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[219]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8499" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[220]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8502" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[221]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8510" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[222]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8516" port: "I[1]" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[223]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8521" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[224]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8525" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[225]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8533" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[226]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8539" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[227]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8545" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[228]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8549" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[229]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8555" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[230]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8561" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[231]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8568" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[232]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8571" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[233]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8578" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[234]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8586" port: "I[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[235]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8592" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[236]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8596" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[237]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8601" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[238]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8606" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[239]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8611" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[240]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8617" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[241]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8621" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[242]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8626" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[243]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8630" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[244]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8636" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[245]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8640" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[246]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8645" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[247]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8649" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[248]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8654" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[249]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8658" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[250]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8663" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[251]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8669" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[252]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8674" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[253]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8678" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[254]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8683" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[255]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8687" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9273" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9281" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9287" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9273" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9283" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9273" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9282" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9274" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9279" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9274" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9278" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9275" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9284" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9285" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9275" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9284" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9285" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9277" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9280" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9276" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9280" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9280" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9289" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9289" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9289" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9289" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9288" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9288" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9207" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9208" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9212" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9214" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9217" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9220" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9224" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9235" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9237" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9238" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9242" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9245" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9247" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9452" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9456" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9461" port: "I[2]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9462" port: "I[2]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9466" port: "I[0]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9467" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9471" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9476" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9480" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9486" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9207" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9209" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9210" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9212" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9214" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9216" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9218" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9221" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9226" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9228" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9230" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9234" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9235" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9237" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9238" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9242" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9249" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9255" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9262" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9297" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9298" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9301" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9450" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9454" port: "I[1]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9459" port: "I[0]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9464" port: "I[2]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9469" port: "I[2]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9473" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9478" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9482" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9488" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9209" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9213" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9214" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9216" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9218" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9221" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9226" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9227" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9230" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9235" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9237" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9238" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9255" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9446" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9450" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9487" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9209" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9213" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9215" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9216" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9218" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9221" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9226" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9227" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9230" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9236" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9237" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9238" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9251" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9255" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9302" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9450" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9489" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i2" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8150" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i2" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i3" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8150" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i3" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i4" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "I[1]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8150" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i4" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i5" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8151" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i5" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i6" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8151" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i6" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i7" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8151" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i7" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i8" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8151" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i8" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i9" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8152" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i9" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i10" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8152" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i10" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i11" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8152" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i11" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i12" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8152" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i12" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i13" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8153" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i13" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i14" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8153" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i14" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i15" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8153" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i15" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8273" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8273" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1216/i1" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i16" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8275" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1216/i1" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i17" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8277" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "I[1]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1216/i2" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i18" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8279" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i19" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1216/i3" port: "I[0]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8281" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i20" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1216/i4" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8283" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "I[1]" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "I[1]" } delay_max: 1320 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[20]~FF" port: "I[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/internal_register_select[1]~FF" port: "I[1]" } delay_max: 1572 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8032" port: "I[3]" } delay_max: 1491 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8082" port: "I[3]" } delay_max: 2120 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8134" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8139" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8146" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8148" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8224" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8255" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9584" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "I[1]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i21" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1216/i5" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8285" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "I[1]" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[21]~FF" port: "I[1]" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/internal_register_select[2]~FF" port: "I[1]" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8042" port: "I[1]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8092" port: "I[1]" } delay_max: 2381 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8134" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8139" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8146" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8148" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8224" port: "I[0]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8255" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9584" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "I[1]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i22" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1216/i6" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8287" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "I[1]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "I[1]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[22]~FF" port: "I[1]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/internal_register_select[3]~FF" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8045" port: "I[1]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8094" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8133" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8138" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8253" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "I[1]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i23" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1216/i7" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8289" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "I[1]" } delay_max: 1706 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[23]~FF" port: "I[1]" } delay_max: 1339 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/internal_register_select[4]~FF" port: "I[1]" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8045" port: "I[3]" } delay_max: 1841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8094" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8133" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8138" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8253" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "I[1]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i24" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1216/i8" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8291" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "I[1]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "I[1]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/address_counter[24]~FF" port: "I[1]" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/internal_register_select[5]~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8044" port: "I[1]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8095" port: "I[1]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8133" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8138" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8253" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i25" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1216/i9" port: "I[0]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/opcode[1]~FF" port: "I[1]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8038" port: "I[3]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8066" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8089" port: "I[3]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8130" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8165" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8166" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8168" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8170" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10317" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "I[1]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/opcode[2]~FF" port: "I[1]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8037" port: "I[1]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8066" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8088" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8132" port: "I[0]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9504" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8165" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8166" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8168" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8170" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10317" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "I[1]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/opcode[3]~FF" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8037" port: "I[3]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8066" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8088" port: "I[3]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8131" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9503" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8165" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8166" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8168" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8170" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10317" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1218/i1" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8100" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8169" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1218/i1" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1218/i2" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8100" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8169" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1218/i2" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1218/i3" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8099" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8172" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1218/i3" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1218/i4" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8099" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8167" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1218/i4" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1218/i5" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8099" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8167" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1218/i5" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8113" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8156" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8112" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8314" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8113" port: "O" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[2]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8113" port: "O" } sink { cell: "edb_top_inst/LUT__8114" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8113" port: "O" } sink { cell: "edb_top_inst/LUT__8314" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8112" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8316" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8314" port: "O" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8314" port: "O" } sink { cell: "edb_top_inst/LUT__8316" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8112" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8318" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8316" port: "O" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8316" port: "O" } sink { cell: "edb_top_inst/LUT__8318" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8112" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8318" port: "O" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8116" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8321" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8114" port: "O" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8114" port: "O" } sink { cell: "edb_top_inst/LUT__8119" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8114" port: "O" } sink { cell: "edb_top_inst/LUT__8162" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8114" port: "O" } sink { cell: "edb_top_inst/LUT__8321" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8114" port: "O" } sink { cell: "edb_top_inst/LUT__8325" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8116" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8323" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8321" port: "O" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8321" port: "O" } sink { cell: "edb_top_inst/LUT__8323" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8116" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8323" port: "O" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8117" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8327" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8329" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8325" port: "O" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8325" port: "O" } sink { cell: "edb_top_inst/LUT__8327" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8325" port: "O" } sink { cell: "edb_top_inst/LUT__8329" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8327" port: "O" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8117" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8327" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8329" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8117" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8331" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8333" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8329" port: "O" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8329" port: "O" } sink { cell: "edb_top_inst/LUT__8331" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8329" port: "O" } sink { cell: "edb_top_inst/LUT__8333" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8331" port: "O" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8117" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8331" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8333" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8115" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8335" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8337" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8333" port: "O" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8333" port: "O" } sink { cell: "edb_top_inst/LUT__8335" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8333" port: "O" } sink { cell: "edb_top_inst/LUT__8337" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8335" port: "O" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8115" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8335" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8337" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8337" port: "O" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8115" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8337" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8347" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "I[2]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "I[2]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[3]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8348" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8216" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8360" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8367" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "I[1]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8360" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8372" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8369" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8373" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8367" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8378" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "I[1]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8373" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8383" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8380" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8378" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8389" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8395" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8400" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8397" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8401" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8395" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8406" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8403" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8407" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8401" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8413" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8407" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8418" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8415" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8419" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8425" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8419" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8430" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8434" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8430" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8438" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "I[1]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8434" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8443" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8438" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8448" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8443" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8453" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8459" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8453" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8465" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8470" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8467" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8475" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8472" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8476" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8478" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8482" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8476" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8488" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8494" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8499" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8496" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8500" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8506" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8500" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8511" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8508" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8516" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8513" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8517" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8522" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8519" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8517" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8528" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8533" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8530" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8534" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8528" port: "I[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8539" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8536" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8540" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8534" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8545" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8542" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8546" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8540" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8552" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8546" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8558" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[1]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8552" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8564" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8558" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8569" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8566" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8575" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8577" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8581" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8586" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8583" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8587" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8592" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8589" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8593" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8587" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8598" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8593" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8603" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8598" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8608" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8603" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8614" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8608" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8618" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8623" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8618" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8627" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8632" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8627" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8637" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8632" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8642" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8637" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8646" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[1]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8642" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8651" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8646" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8655" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8651" port: "I[1]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8660" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[1]" } delay_max: 1852 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8655" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8665" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[1]" } delay_max: 2335 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8660" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8670" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[1]" } delay_max: 1339 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8665" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8675" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[1]" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8670" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8680" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8675" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8684" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8688" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "I[1]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8216" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8348" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8360" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8367" port: "I[3]" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8371" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8373" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8378" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8395" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8399" port: "I[2]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8401" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8405" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8407" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8417" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8419" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8430" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8434" port: "I[3]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8438" port: "I[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8443" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8453" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8474" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8476" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8482" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8498" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8500" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8515" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8517" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8528" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8532" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8534" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8538" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8540" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8544" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8546" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8552" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8558" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8581" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8585" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8587" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8591" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8593" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8598" port: "I[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8603" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8608" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8618" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8627" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8632" port: "I[2]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8637" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8642" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8646" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8651" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8655" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8660" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8665" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8670" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8675" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8215" port: "O" } sink { cell: "edb_top_inst/LUT__8684" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8684" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8161" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8161" port: "O" } sink { cell: "edb_top_inst/LUT__8163" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8161" port: "O" } sink { cell: "edb_top_inst/LUT__8180" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8161" port: "O" } sink { cell: "edb_top_inst/LUT__8189" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8161" port: "O" } sink { cell: "edb_top_inst/LUT__8695" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8161" port: "O" } sink { cell: "edb_top_inst/LUT__8701" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8161" port: "O" } sink { cell: "edb_top_inst/LUT__8707" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8101" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8101" port: "O" } sink { cell: "edb_top_inst/LUT__8102" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8101" port: "O" } sink { cell: "edb_top_inst/LUT__8696" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8101" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8103" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8110" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8120" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8123" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8158" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8173" port: "I[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8182" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8220" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10312" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8692" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8098" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8103" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8110" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8111" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8124" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8157" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8158" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8161" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8164" port: "I[3]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8177" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8184" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8193" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8692" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8706" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10312" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8694" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8695" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8696" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[2]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8101" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8103" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8110" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8120" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8123" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8158" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8173" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8174" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8182" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8219" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8690" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8691" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10312" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "I[0]" } delay_max: 1811 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/la1/module_state[3]~FF" port: "I[3]" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__8054" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__8064" port: "I[0]" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__8068" port: "I[1]" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__8071" port: "I[0]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__8101" port: "I[0]" } delay_max: 1772 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__8109" port: "I[1]" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__8157" port: "I[0]" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__8176" port: "I[0]" } delay_max: 1912 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__8177" port: "I[0]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__8179" port: "I[0]" } delay_max: 1912 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__8691" port: "I[2]" } delay_max: 1718 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__8695" port: "I[1]" } delay_max: 1912 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__9526" port: "I[0]" } delay_max: 1303 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__9527" port: "I[0]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__9979" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__9982" port: "I[0]" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__10313" port: "I[1]" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8698" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8083" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8701" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8083" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8105" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8706" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8084" port: "I[0]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8084" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8085" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8085" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8082" port: "I[0]" } delay_max: 2346 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8708" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8708" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8708" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8708" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8708" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8708" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8708" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8708" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8708" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8708" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8708" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8708" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8708" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8708" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8078" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8080" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8080" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8079" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8079" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8077" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8077" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8078" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8082" port: "I[2]" } delay_max: 1922 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8092" port: "I[0]" } delay_max: 2581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8094" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8094" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8095" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8095" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8093" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8093" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8092" port: "I[2]" } delay_max: 2340 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8090" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8087" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8087" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8089" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8089" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8088" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8088" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8090" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[3]" } delay_max: 1978 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8740" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8746" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[4]" } delay_max: 1977 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8742" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8745" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[5]" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8741" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8743" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[6]" } delay_max: 2064 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8741" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8743" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[7]" } delay_max: 2046 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8745" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8738" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8747" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8739" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8746" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8740" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8746" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8742" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8745" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8741" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8743" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8741" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8743" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8745" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8752" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8752" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8742" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8743" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8749" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8750" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8741" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8741" port: "O" } sink { cell: "edb_top_inst/LUT__8742" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8745" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8746" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8747" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8749" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8750" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8756" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8749" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9195" port: "I[2]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9198" port: "I[3]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8752" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8751" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8751" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8754" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8754" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8753" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8753" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8752" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8751" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8751" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8754" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8754" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8753" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8753" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[1]" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[1]" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[1]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[1]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8894" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8895" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8897" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8926" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9114" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9115" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9116" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9117" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9120" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9123" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9129" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9130" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9132" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9134" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8778" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[31]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8778" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8777" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8777" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8776" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8776" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8778" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8777" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9192" port: "I[2]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9197" port: "I[3]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8786" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8786" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8785" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8785" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8784" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8784" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8786" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8785" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9191" port: "I[2]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9200" port: "I[3]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[12]~FF" port: "I[1]" } delay_max: 1543 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8803" port: "I[0]" } delay_max: 1237 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8831" port: "I[2]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[13]~FF" port: "I[1]" } delay_max: 1509 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8804" port: "I[0]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8805" port: "I[0]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8828" port: "I[0]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8794" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[10]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8794" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8793" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8793" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8792" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8792" port: "I[0]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8794" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8793" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9190" port: "I[2]" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9199" port: "I[3]" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8836" port: "I[2]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8851" port: "I[2]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8803" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8831" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8804" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8805" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8828" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8804" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8805" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8834" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[0]" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8808" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8830" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[0]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8807" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8807" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8810" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8826" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8812" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8811" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "I[0]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8815" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8832" port: "I[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8817" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8832" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8819" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8830" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8818" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8820" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8820" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[16]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8822" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8826" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[17]~FF" port: "I[0]" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8823" port: "I[1]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[18]~FF" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8823" port: "I[0]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[19]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8824" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8827" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "I[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[16]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[16]~FF" port: "I[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[17]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[17]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[18]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[18]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[19]~FF" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[19]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8846" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8846" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8819" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8822" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8824" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8836" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8837" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8812" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8812" port: "O" } sink { cell: "edb_top_inst/LUT__8815" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8812" port: "O" } sink { cell: "edb_top_inst/LUT__8816" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8829" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8834" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8836" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8837" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8851" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8836" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9189" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9202" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8844" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8838" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8849" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8848" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8845" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8841" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8840" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8839" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8843" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8848" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8838" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8839" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8846" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8849" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8844" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8845" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8840" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8841" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8843" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8844" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8838" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8849" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8848" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8845" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8841" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8840" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8839" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8843" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8848" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8838" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8839" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8846" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8849" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8844" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8845" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8840" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8841" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8843" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8896" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8925" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8895" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8897" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8895" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8897" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8898" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8927" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8899" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8899" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8902" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8924" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8901" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8901" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8902" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8922" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8909" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8924" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8912" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8912" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8914" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8926" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8913" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8927" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[16]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8913" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8925" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[17]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8917" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8920" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[18]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8893" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8920" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[19]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8922" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[16]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[16]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[17]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[17]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[18]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[18]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[19]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[19]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8940" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8940" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8917" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8930" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8931" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8920" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8912" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8912" port: "O" } sink { cell: "edb_top_inst/LUT__8914" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8923" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8928" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8930" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8931" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8945" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8930" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9195" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9202" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8938" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8932" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8943" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8942" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8939" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8935" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8934" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8933" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8937" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8942" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8932" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8933" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8940" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8943" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8938" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8939" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8934" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8935" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8937" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8938" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8932" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8943" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8942" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8939" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8935" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8934" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8933" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8937" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8942" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8932" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8933" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8940" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8943" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8938" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8939" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8934" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8935" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8937" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 1335 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8991" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[51]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8991" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8990" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8990" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8989" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8989" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8991" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8990" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9192" port: "I[0]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9201" port: "I[3]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[54]~FF" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9006" port: "I[0]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9040" port: "I[0]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[55]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9008" port: "I[0]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9041" port: "I[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[0]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[56]~FF" port: "I[1]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9005" port: "I[2]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9007" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[57]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9005" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9009" port: "I[3]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[0]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[58]~FF" port: "I[1]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9004" port: "I[2]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9009" port: "I[1]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[59]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9003" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9004" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[0]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[60]~FF" port: "I[1]" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9003" port: "I[1]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9012" port: "I[2]" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "I[0]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[61]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9012" port: "I[0]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9016" port: "I[3]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "I[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[62]~FF" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9013" port: "I[2]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9016" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[63]~FF" port: "I[1]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9013" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9017" port: "I[3]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "I[0]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[64]~FF" port: "I[1]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9011" port: "I[2]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9017" port: "I[1]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "I[0]" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[65]~FF" port: "I[1]" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9011" port: "I[0]" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9022" port: "I[3]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "I[0]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[66]~FF" port: "I[1]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9022" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9025" port: "I[2]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[67]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9021" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9025" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[68]~FF" port: "I[1]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9021" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9026" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[16]~FF" port: "I[0]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[69]~FF" port: "I[1]" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9020" port: "I[3]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9026" port: "I[0]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[17]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[70]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9020" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9028" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[18]~FF" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[71]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9019" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9028" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[19]~FF" port: "I[0]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[72]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9019" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9029" port: "I[2]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[20]~FF" port: "I[0]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[73]~FF" port: "I[1]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9029" port: "I[0]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9032" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[21]~FF" port: "I[0]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[74]~FF" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9030" port: "I[1]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9032" port: "I[1]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9033" port: "I[1]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[22]~FF" port: "I[0]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[75]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9035" port: "I[0]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9037" port: "I[0]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[23]~FF" port: "I[0]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[76]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9037" port: "I[2]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8999" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[52]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8999" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8998" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8998" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8997" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8997" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8999" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8998" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9194" port: "I[0]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9201" port: "I[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9046" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9064" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9006" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9040" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9008" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9041" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9005" port: "I[3]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9007" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9005" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9009" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[0]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9004" port: "I[3]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9009" port: "I[0]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9003" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9004" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[0]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9003" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9012" port: "I[3]" } delay_max: 1315 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9012" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9016" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9013" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9016" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9013" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9017" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9011" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9017" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "I[0]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9011" port: "I[1]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9022" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9022" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9025" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9021" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9025" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9021" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9026" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[16]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9020" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9026" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[17]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9020" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9028" port: "I[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[18]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9019" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9028" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[19]~FF" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9019" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9029" port: "I[3]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[20]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9029" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9032" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[21]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9030" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9032" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9033" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[22]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9035" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9037" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[23]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9037" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[1]" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[1]" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[1]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[16]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[16]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[17]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[17]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[18]~FF" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[18]~FF" port: "I[1]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[19]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[19]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[20]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[20]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[21]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[21]~FF" port: "I[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[22]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[22]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[23]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[23]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9058" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9058" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9035" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9046" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9047" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9010" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9010" port: "O" } sink { cell: "edb_top_inst/LUT__9015" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9043" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9044" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9046" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9047" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9064" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9046" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9189" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9200" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9058" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9048" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9048" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9050" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9061" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9060" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9060" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9049" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9049" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9061" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9050" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9056" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9054" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9054" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9055" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9055" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9056" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9051" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9053" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9053" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9059" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9059" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9051" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9058" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9048" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9048" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9050" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9061" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9060" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9060" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9049" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9049" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9061" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9050" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9056" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9054" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9054" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9055" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9055" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9056" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9051" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9053" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9053" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9059" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9059" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9051" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9136" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9146" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9115" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9129" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9116" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9134" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9118" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9131" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9114" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9117" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9132" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9119" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9132" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9120" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9123" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9130" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9121" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9131" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9122" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9122" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "I[0]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9127" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9129" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9134" port: "I[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "I[1]" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "I[0]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9139" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9139" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9127" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9136" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9137" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9129" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9133" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9134" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9136" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9137" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9146" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9136" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9191" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9199" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9141" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9141" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9138" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9138" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9139" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9140" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9143" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9143" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9144" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9144" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9140" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9141" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9141" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9138" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9138" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9139" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9140" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9143" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9143" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9144" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9144" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9140" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9176" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[89]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9176" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9175" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9175" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9174" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9174" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9176" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9175" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9196" port: "I[0]" } delay_max: 1297 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9197" port: "I[1]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9182" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9184" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[11]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[12]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[13]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[53]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[54]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[55]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[56]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[57]~FF" port: "I[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[58]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[59]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[60]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[61]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[62]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[63]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[64]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[65]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[66]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[67]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[68]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[69]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[70]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[71]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[72]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[73]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[74]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[75]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[76]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9184" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[90]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9184" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9183" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9182" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9183" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9182" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9184" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9183" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9190" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9198" port: "I[1]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9187" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9188" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[1]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9186" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9205" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[3]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9295" port: "I[0]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[10]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[11]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[12]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[13]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[31]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[51]~FF" port: "I[1]" } delay_max: 1602 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[52]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[53]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[54]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[55]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[56]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[57]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[58]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[59]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[60]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[61]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[62]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[63]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[64]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[65]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[66]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[67]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[68]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[69]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[70]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[71]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[72]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[73]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[74]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[75]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[76]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[89]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[89]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[90]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[90]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "I[1]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "I[1]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[51]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[52]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[53]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[54]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[55]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[56]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[57]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[58]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[59]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[60]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[61]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[62]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[63]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[64]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[65]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[66]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[67]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[68]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[69]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[70]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[71]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[72]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[73]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[74]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[75]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[76]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[89]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[89]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[90]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[90]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9294" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9307" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9327" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9332" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8211" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8344" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8356" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9294" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9305" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9324" port: "I[2]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9326" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9332" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9339" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9341" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9344" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9347" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9349" port: "I[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9351" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9354" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9358" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9360" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9324" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9295" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9324" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9334" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9334" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9334" port: "O" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9334" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9334" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9334" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9334" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9334" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9334" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9334" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9334" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9334" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9334" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9334" port: "O" } sink { cell: "edb_top_inst/LUT__9362" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "I[1]" } delay_max: 1002 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "CE" } delay_max: 1674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "CE" } delay_max: 2636 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "CE" } delay_max: 1983 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "CE" } delay_max: 1949 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "CE" } delay_max: 2190 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "CE" } delay_max: 2401 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "CE" } delay_max: 2395 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "CE" } delay_max: 2185 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "CE" } delay_max: 2197 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "CE" } delay_max: 2463 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "CE" } delay_max: 2211 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "CE" } delay_max: 2670 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "CE" } delay_max: 2178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "CE" } delay_max: 1938 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "CE" } delay_max: 2395 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "CE" } delay_max: 2146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "CE" } delay_max: 2185 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "CE" } delay_max: 1936 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "CE" } delay_max: 2185 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "CE" } delay_max: 1915 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "CE" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "CE" } delay_max: 1707 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "CE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "CE" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "CE" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "CE" } delay_max: 1698 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "CE" } delay_max: 1943 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "CE" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "CE" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "CE" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "CE" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "CE" } delay_max: 1271 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "CE" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "CE" } delay_max: 1705 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "CE" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "CE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "CE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "CE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "CE" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "CE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "CE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "CE" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "CE" } delay_max: 1962 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "CE" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[43]~FF" port: "CE" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[44]~FF" port: "CE" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[45]~FF" port: "CE" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[46]~FF" port: "CE" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[47]~FF" port: "CE" } delay_max: 1918 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[48]~FF" port: "CE" } delay_max: 1904 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[49]~FF" port: "CE" } delay_max: 1905 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[50]~FF" port: "CE" } delay_max: 1905 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[51]~FF" port: "CE" } delay_max: 1694 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[52]~FF" port: "CE" } delay_max: 1661 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[53]~FF" port: "CE" } delay_max: 1674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[54]~FF" port: "CE" } delay_max: 1627 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[55]~FF" port: "CE" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[56]~FF" port: "CE" } delay_max: 1643 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[57]~FF" port: "CE" } delay_max: 3158 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[58]~FF" port: "CE" } delay_max: 3164 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[59]~FF" port: "CE" } delay_max: 2616 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[60]~FF" port: "CE" } delay_max: 3159 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[61]~FF" port: "CE" } delay_max: 2616 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[62]~FF" port: "CE" } delay_max: 2193 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9335" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[63]~FF" port: "CE" } delay_max: 2156 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "I[2]" } delay_max: 1512 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "I[2]" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "I[2]" } delay_max: 1613 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "I[2]" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "I[2]" } delay_max: 1764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "I[2]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "I[2]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "I[2]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "I[2]" } delay_max: 1592 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "I[2]" } delay_max: 1806 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "I[2]" } delay_max: 1592 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "I[2]" } delay_max: 2048 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "I[2]" } delay_max: 2058 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "I[2]" } delay_max: 1271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "I[2]" } delay_max: 1700 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "I[2]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "I[2]" } delay_max: 1572 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "I[2]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "I[0]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "I[0]" } delay_max: 1496 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "I[0]" } delay_max: 2030 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "I[0]" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "I[0]" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "I[0]" } delay_max: 2201 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "I[0]" } delay_max: 1875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "I[0]" } delay_max: 2367 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "I[0]" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "I[0]" } delay_max: 2839 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "I[0]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[43]~FF" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[44]~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[45]~FF" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[46]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[47]~FF" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[48]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[49]~FF" port: "I[0]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[50]~FF" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[51]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[52]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[53]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[54]~FF" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[55]~FF" port: "I[0]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[56]~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[57]~FF" port: "I[0]" } delay_max: 2565 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[58]~FF" port: "I[0]" } delay_max: 3289 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[59]~FF" port: "I[0]" } delay_max: 2540 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[60]~FF" port: "I[0]" } delay_max: 2029 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[61]~FF" port: "I[0]" } delay_max: 2321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[62]~FF" port: "I[0]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[63]~FF" port: "I[0]" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9362" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9362" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "I[0]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9335" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9338" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9335" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9338" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9338" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9338" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9341" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9339" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9342" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9342" port: "O" } sink { cell: "edb_top_inst/LUT__9349" port: "I[2]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9342" port: "O" } sink { cell: "edb_top_inst/LUT__9353" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9342" port: "O" } sink { cell: "edb_top_inst/LUT__9355" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9342" port: "O" } sink { cell: "edb_top_inst/LUT__9427" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9344" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9346" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8211" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8344" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8356" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9327" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9328" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9331" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9346" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9348" port: "I[3]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9349" port: "I[0]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9359" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9347" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9348" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9349" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9351" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8211" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8344" port: "I[3]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8357" port: "I[1]" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9327" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9328" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9330" port: "I[0]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9342" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9344" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9358" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9356" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9354" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9359" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9360" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8211" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8344" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8357" port: "I[0]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9307" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9326" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9329" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9330" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9342" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9343" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9350" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9351" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9362" port: "O" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8106" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8109" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8157" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8691" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9334" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9435" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9436" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9437" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9438" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9439" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9440" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9441" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9442" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9443" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9444" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "I[0]" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8345" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "I[0]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "I[1]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "I[0]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8373" port: "I[2]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8380" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "I[0]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8388" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "I[0]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8401" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8407" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8412" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "I[0]" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8419" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8424" port: "I[1]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "I[0]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8448" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8458" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8464" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8467" port: "I[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8476" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8478" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8487" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8493" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8500" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8505" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8508" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "I[1]" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8517" port: "I[2]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "I[1]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8519" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "I[1]" } delay_max: 1229 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8534" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8540" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8546" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "I[1]" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8563" port: "I[1]" } delay_max: 1441 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8566" port: "I[1]" } delay_max: 1441 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "I[1]" } delay_max: 1423 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8574" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "I[1]" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8577" port: "I[1]" } delay_max: 1648 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8587" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[43]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8593" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[44]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[45]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[46]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[47]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8614" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[48]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[49]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8623" port: "I[2]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[50]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[51]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[52]~FF" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[53]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[54]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[55]~FF" port: "I[1]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[56]~FF" port: "I[1]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[57]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[58]~FF" port: "I[1]" } delay_max: 1613 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RDATA[12]" } sink { cell: "edb_top_inst/la0/data_from_biu[59]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RDATA[13]" } sink { cell: "edb_top_inst/la0/data_from_biu[60]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RDATA[14]" } sink { cell: "edb_top_inst/la0/data_from_biu[61]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8680" port: "I[2]" } delay_max: 1369 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[62]~FF" port: "I[1]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[63]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9287" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9447" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9452" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9460" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[91]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[91]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[91]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[91]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[91]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[91]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[91]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[91]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[91]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[91]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[91]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__9432" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "RE" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "RE" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "RE" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "RE" } delay_max: 1525 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "RE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "RE" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "RE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "RE" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "RE" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "RE" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/LUT__9432" port: "I[1]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9431" port: "O" } sink { cell: "edb_top_inst/LUT__9433" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9427" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "CE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9427" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9427" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9427" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9427" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "CE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9427" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "CE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9427" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9427" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9427" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "CE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9427" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "CE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9427" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9427" port: "O" } sink { cell: "edb_top_inst/LUT__9429" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "RE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "RE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "RE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "RE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "RE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "RE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "RE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "RE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9432" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "CE" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "CE" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "CE" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "CE" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "CE" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "CE" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/LUT__9429" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8365" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "CE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9433" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[0]" } delay_max: 1556 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WE" } delay_max: 1912 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WE" } delay_max: 1952 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WE" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WE" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WE" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WE" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WE" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WE" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WE" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WE" } delay_max: 1671 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WE" } delay_max: 2454 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WE" } delay_max: 1705 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WE" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WE" } delay_max: 1523 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WE" } delay_max: 1429 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "WE" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9434" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9233" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9260" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9320" port: "I[3]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_97/i1" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9287" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9447" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9451" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9461" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9283" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9451" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9455" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9462" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9282" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9455" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9461" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9467" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9279" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9462" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9471" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9278" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9467" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9476" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9284" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9285" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9471" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9480" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9486" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9284" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9285" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9476" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9486" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9277" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9480" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9485" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9276" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9485" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[0]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[2]" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[2]" } delay_max: 1262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[0]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8371" port: "I[1]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8376" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8380" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8387" port: "I[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8393" port: "I[1]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8399" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8405" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8412" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8417" port: "I[1]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8424" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WDATA[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WDATA[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WDATA[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WDATA[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WDATA[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WDATA[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WDATA[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WDATA[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WDATA[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WDATA[0]" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WDATA[8]" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WDATA[1]" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WDATA[1]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WDATA[2]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WDATA[8]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WDATA[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WDATA[8]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WDATA[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WDATA[1]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WDATA[2]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WDATA[3]" } delay_max: 1369 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WDATA[8]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WDATA[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WDATA[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WDATA[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WDATA[3]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WDATA[8]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WDATA[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WDATA[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WDATA[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WDATA[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WDATA[8]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WDATA[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WDATA[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WDATA[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WDATA[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WDATA[8]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WDATA[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WDATA[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WDATA[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WDATA[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WDATA[8]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[89]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "WDATA[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[90]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "WDATA[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9241" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[91]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9241" port: "O" } sink { cell: "edb_top_inst/LUT__9254" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9241" port: "O" } sink { cell: "edb_top_inst/LUT__9329" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9241" port: "O" } sink { cell: "edb_top_inst/LUT__9343" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9241" port: "O" } sink { cell: "edb_top_inst/LUT__9350" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9429" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[91]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9429" port: "O" } sink { cell: "edb_top_inst/LUT__9433" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[91]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "WDATA[8]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9251" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9251" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9251" port: "O" } sink { cell: "edb_top_inst/LUT__9252" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9251" port: "O" } sink { cell: "edb_top_inst/LUT__9263" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9232" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9232" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9232" port: "O" } sink { cell: "edb_top_inst/LUT__9233" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9232" port: "O" } sink { cell: "edb_top_inst/LUT__9252" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9232" port: "O" } sink { cell: "edb_top_inst/LUT__9260" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[10]" } delay_max: 2184 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[10]" } delay_max: 1671 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[10]" } delay_max: 2011 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[10]" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[10]" } delay_max: 1661 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[10]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[10]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[10]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[10]" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[10]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[10]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[10]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[10]" } delay_max: 2735 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[10]" } delay_max: 1977 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[10]" } delay_max: 1977 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[10]" } delay_max: 1804 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[10]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[10]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "WADDR[10]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9446" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9446" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9446" port: "O" } sink { cell: "edb_top_inst/LUT__9485" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9236" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9236" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9236" port: "O" } sink { cell: "edb_top_inst/LUT__9240" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9448" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9448" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[11]" } delay_max: 2182 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[11]" } delay_max: 2188 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[11]" } delay_max: 2017 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[11]" } delay_max: 1981 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[11]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[11]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[11]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[11]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[11]" } delay_max: 1706 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[11]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[11]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[11]" } delay_max: 1424 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[11]" } delay_max: 2741 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[11]" } delay_max: 1975 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[11]" } delay_max: 1983 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[11]" } delay_max: 1809 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[11]" } delay_max: 1733 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[11]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "WADDR[11]" } delay_max: 1229 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9452" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9452" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9452" port: "O" } sink { cell: "edb_top_inst/LUT__9473" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9230" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[1]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9230" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9230" port: "O" } sink { cell: "edb_top_inst/LUT__9231" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9230" port: "O" } sink { cell: "edb_top_inst/LUT__9232" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9230" port: "O" } sink { cell: "edb_top_inst/LUT__9246" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9230" port: "O" } sink { cell: "edb_top_inst/LUT__9247" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9230" port: "O" } sink { cell: "edb_top_inst/LUT__9250" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9230" port: "O" } sink { cell: "edb_top_inst/LUT__9457" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9450" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9450" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9450" port: "O" } sink { cell: "edb_top_inst/LUT__9454" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[0]" } delay_max: 2605 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[0]" } delay_max: 2361 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[0]" } delay_max: 2190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[0]" } delay_max: 2154 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[0]" } delay_max: 2154 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[0]" } delay_max: 1630 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[0]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[0]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[0]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[0]" } delay_max: 1838 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[0]" } delay_max: 1918 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[0]" } delay_max: 2914 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[0]" } delay_max: 2397 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[0]" } delay_max: 2156 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[0]" } delay_max: 1983 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[0]" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[0]" } delay_max: 1946 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "WADDR[0]" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9454" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9454" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9454" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9454" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9454" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9454" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9457" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9457" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[1]" } delay_max: 2844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[1]" } delay_max: 2355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[1]" } delay_max: 2356 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[1]" } delay_max: 2148 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[1]" } delay_max: 1905 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[1]" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[1]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[1]" } delay_max: 1424 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[1]" } delay_max: 1839 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[1]" } delay_max: 1839 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[1]" } delay_max: 3080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[1]" } delay_max: 2636 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[1]" } delay_max: 2395 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[1]" } delay_max: 2148 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[1]" } delay_max: 2154 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[1]" } delay_max: 1698 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "WADDR[1]" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9459" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9459" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9464" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9464" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[2]" } delay_max: 2386 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[2]" } delay_max: 2077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[2]" } delay_max: 2145 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[2]" } delay_max: 1870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[2]" } delay_max: 1943 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[2]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[2]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[2]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[2]" } delay_max: 1628 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[2]" } delay_max: 1694 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[2]" } delay_max: 2869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[2]" } delay_max: 2179 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[2]" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[2]" } delay_max: 1938 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[2]" } delay_max: 1704 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[2]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "WADDR[2]" } delay_max: 1487 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9207" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9207" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9207" port: "O" } sink { cell: "edb_top_inst/LUT__9211" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9469" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9469" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[3]" } delay_max: 2596 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[3]" } delay_max: 2299 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[3]" } delay_max: 2431 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[3]" } delay_max: 2092 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[3]" } delay_max: 2166 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[3]" } delay_max: 1707 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[3]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[3]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[3]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[3]" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[3]" } delay_max: 1915 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[3]" } delay_max: 1905 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[3]" } delay_max: 3155 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[3]" } delay_max: 2389 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[3]" } delay_max: 2148 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[3]" } delay_max: 2224 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[3]" } delay_max: 1915 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[3]" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "WADDR[3]" } delay_max: 1698 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9226" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9226" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9226" port: "O" } sink { cell: "edb_top_inst/LUT__9229" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9473" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9473" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[4]" } delay_max: 2119 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[4]" } delay_max: 1952 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[4]" } delay_max: 1772 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[4]" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[4]" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[4]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[4]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[4]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[4]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[4]" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[4]" } delay_max: 1429 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[4]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[4]" } delay_max: 2496 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[4]" } delay_max: 1912 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[4]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[4]" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[4]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[4]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "WADDR[4]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9475" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9475" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9475" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9475" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9478" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9478" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[5]" } delay_max: 2642 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[5]" } delay_max: 2111 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[5]" } delay_max: 2153 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[5]" } delay_max: 1904 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[5]" } delay_max: 1661 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[5]" } delay_max: 1429 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[5]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[5]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[5]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[5]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[5]" } delay_max: 1637 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[5]" } delay_max: 1637 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[5]" } delay_max: 2877 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[5]" } delay_max: 2435 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[5]" } delay_max: 2194 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[5]" } delay_max: 1946 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[5]" } delay_max: 1952 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[5]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "WADDR[5]" } delay_max: 1429 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9208" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[0]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9208" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9208" port: "O" } sink { cell: "edb_top_inst/LUT__9210" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9208" port: "O" } sink { cell: "edb_top_inst/LUT__9218" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9208" port: "O" } sink { cell: "edb_top_inst/LUT__9232" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9208" port: "O" } sink { cell: "edb_top_inst/LUT__9234" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9208" port: "O" } sink { cell: "edb_top_inst/LUT__9249" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9208" port: "O" } sink { cell: "edb_top_inst/LUT__9255" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9208" port: "O" } sink { cell: "edb_top_inst/LUT__9261" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9208" port: "O" } sink { cell: "edb_top_inst/LUT__9459" port: "I[1]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9208" port: "O" } sink { cell: "edb_top_inst/LUT__9460" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9483" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9483" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[6]" } delay_max: 2327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[6]" } delay_max: 2160 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[6]" } delay_max: 1946 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[6]" } delay_max: 1952 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[6]" } delay_max: 1952 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[6]" } delay_max: 1429 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[6]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[6]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[6]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[6]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[6]" } delay_max: 1637 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[6]" } delay_max: 1674 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[6]" } delay_max: 2670 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[6]" } delay_max: 2119 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[6]" } delay_max: 1912 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[6]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[6]" } delay_max: 1662 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[6]" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "WADDR[6]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9245" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9245" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9245" port: "O" } sink { cell: "edb_top_inst/LUT__9246" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9216" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9216" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9216" port: "O" } sink { cell: "edb_top_inst/LUT__9217" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9216" port: "O" } sink { cell: "edb_top_inst/LUT__9224" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9216" port: "O" } sink { cell: "edb_top_inst/LUT__9475" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9216" port: "O" } sink { cell: "edb_top_inst/LUT__9483" port: "I[1]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9489" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9489" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[7]" } delay_max: 2395 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[7]" } delay_max: 1915 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[7]" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[7]" } delay_max: 1707 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[7]" } delay_max: 1941 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[7]" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[7]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[7]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[7]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[7]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[7]" } delay_max: 1698 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[7]" } delay_max: 1946 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[7]" } delay_max: 2945 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[7]" } delay_max: 2188 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[7]" } delay_max: 2188 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[7]" } delay_max: 2014 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[7]" } delay_max: 1946 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[7]" } delay_max: 1733 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "WADDR[7]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9435" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9436" port: "I[0]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9437" port: "I[0]" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9438" port: "I[0]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9439" port: "I[0]" } delay_max: 1423 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9440" port: "I[0]" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9441" port: "I[0]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9442" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9443" port: "I[0]" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9444" port: "I[0]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9239" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9259" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9320" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_97/i1" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9231" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9258" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9319" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_97/i1" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9228" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9261" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9262" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9317" port: "I[0]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9234" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9260" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9316" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9239" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9257" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9315" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9229" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9257" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9311" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9312" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9228" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9261" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9311" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9312" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9225" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9256" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9309" port: "I[2]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9321" port: "I[1]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9224" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9310" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9321" port: "I[2]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9240" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9263" port: "I[2]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8195" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8201" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8204" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8212" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8339" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8340" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8350" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8364" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8610" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8201" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8203" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8204" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8207" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8339" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8340" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8350" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8364" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8381" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8409" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8421" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8509" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8560" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8567" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8610" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8198" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8207" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8198" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8207" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8198" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8207" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "I[1]" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/internal_register_select[6]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8044" port: "I[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8095" port: "I[3]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8136" port: "I[0]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8141" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8221" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8226" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8228" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8232" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8243" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8197" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/internal_register_select[7]~FF" port: "I[1]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8043" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8093" port: "I[1]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8136" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8141" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8221" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8226" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8228" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8232" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8243" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8197" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "I[1]" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/internal_register_select[8]~FF" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8043" port: "I[3]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8093" port: "I[3]" } delay_max: 1092 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8136" port: "I[2]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8141" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8221" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8226" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8228" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8232" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8243" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8197" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/internal_register_select[9]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8042" port: "I[3]" } delay_max: 1496 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8092" port: "I[3]" } delay_max: 2808 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8129" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8230" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8241" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8252" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8196" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/internal_register_select[10]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8040" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8090" port: "I[1]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8129" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8230" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8241" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8252" port: "I[1]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8196" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/internal_register_select[11]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8039" port: "I[1]" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8087" port: "I[1]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8128" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8196" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/internal_register_select[12]~FF" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8039" port: "I[3]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8087" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8128" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8196" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8481" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9248" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9267" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9300" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9318" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9320" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8486" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9248" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9267" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9304" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9319" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8492" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9250" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9267" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9301" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9317" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8498" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9250" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9268" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9298" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9299" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9316" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8504" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9244" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9268" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9299" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9315" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8508" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9244" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9265" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9296" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9297" port: "I[3]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9308" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9311" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9312" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8515" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9213" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9265" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9301" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9308" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9311" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9312" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8519" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9219" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9265" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9309" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9321" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8526" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9217" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9266" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9310" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9321" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8532" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9252" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9272" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9302" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9310" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9313" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8538" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9222" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9270" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8544" port: "I[1]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9211" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9270" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8550" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9211" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9270" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8556" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9222" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9270" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8563" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9215" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9271" port: "I[0]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8566" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9215" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9271" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_run_trig~FF" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_run_trig_imdt~FF" port: "I[0]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_stop_trig~FF" port: "I[0]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_resetn_p1~FF" port: "RE" } delay_max: 2390 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_resetn~FF" port: "RE" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9506" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9506" port: "O" } sink { cell: "edb_top_inst/la1/la_run_trig~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9506" port: "O" } sink { cell: "edb_top_inst/la1/la_run_trig_imdt~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9506" port: "O" } sink { cell: "edb_top_inst/la1/la_stop_trig~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_run_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/run_trig_p1~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_run_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9784" port: "I[2]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/la1/la_capture_pattern[1]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_pattern[1]~FF" port: "CE" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_pattern[0]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/la1/la_capture_pattern[0]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_pos[0]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_pos[1]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_pos[2]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_pos[3]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_pos[4]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_pos[5]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_pos[6]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_pos[7]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_pos[8]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_pos[9]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_pos[10]~FF" port: "CE" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_pos[11]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_pos[12]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_pos[13]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_pos[14]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_pos[15]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_pos[16]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9505" port: "O" } sink { cell: "edb_top_inst/LUT__9506" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_capture_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9896" port: "I[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9888" port: "I[1]" } delay_max: 2363 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10068" port: "I[3]" } delay_max: 2154 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9882" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10068" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_run_trig_imdt~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/run_trig_imdt_p1~FF" port: "I[1]" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_run_trig_imdt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9789" port: "I[2]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_stop_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9793" port: "I[2]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_stop_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10106" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_capture_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9891" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[1]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[3]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[4]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[5]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[6]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[7]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[8]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[9]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[10]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[11]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[12]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[13]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[14]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[15]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[16]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[17]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[18]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[19]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[20]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[21]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[22]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[23]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[24]~FF" port: "CE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[25]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[26]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[27]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[28]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[29]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[30]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[31]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[32]~FF" port: "CE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[33]~FF" port: "CE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[34]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[35]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[36]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[37]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[38]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[39]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[40]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[41]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[42]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[43]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[44]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[45]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[46]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[47]~FF" port: "CE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[48]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[49]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[50]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[51]~FF" port: "CE" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[52]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[53]~FF" port: "CE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[54]~FF" port: "CE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[55]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[56]~FF" port: "CE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[57]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[58]~FF" port: "CE" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[59]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[60]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[61]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[62]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9509" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[63]~FF" port: "CE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/tu_trigger~FF" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9568" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10066" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10067" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_num_trigger[0]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_num_trigger[1]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_num_trigger[2]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_num_trigger[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_num_trigger[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_num_trigger[5]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_num_trigger[6]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_num_trigger[7]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_num_trigger[8]~FF" port: "CE" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_num_trigger[9]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_num_trigger[10]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_num_trigger[11]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_num_trigger[12]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_num_trigger[13]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_num_trigger[14]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_num_trigger[15]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_num_trigger[16]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9510" port: "O" } sink { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10161" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10171" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10172" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10071" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10074" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10081" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10086" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10101" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10108" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10110" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10115" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10120" port: "I[3]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10122" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10131" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10144" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10255" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10260" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10263" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10271" port: "I[2]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10277" port: "I[2]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10282" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10287" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10292" port: "I[2]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10297" port: "I[2]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9504" port: "O" } sink { cell: "edb_top_inst/la1/la_soft_reset_in~FF" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9504" port: "O" } sink { cell: "edb_top_inst/LUT__9505" port: "I[2]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9504" port: "O" } sink { cell: "edb_top_inst/LUT__9509" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9504" port: "O" } sink { cell: "edb_top_inst/LUT__9510" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9504" port: "O" } sink { cell: "edb_top_inst/LUT__9580" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9504" port: "O" } sink { cell: "edb_top_inst/LUT__9581" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9504" port: "O" } sink { cell: "edb_top_inst/LUT__9585" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9504" port: "O" } sink { cell: "edb_top_inst/LUT__9586" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9504" port: "O" } sink { cell: "edb_top_inst/LUT__9587" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9516" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[0]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9516" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[1]~FF" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9516" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[2]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9516" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[3]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9516" port: "O" } sink { cell: "edb_top_inst/LUT__9602" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9516" port: "O" } sink { cell: "edb_top_inst/LUT__9604" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9516" port: "O" } sink { cell: "edb_top_inst/LUT__9606" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9516" port: "O" } sink { cell: "edb_top_inst/LUT__9608" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9516" port: "O" } sink { cell: "edb_top_inst/LUT__9610" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9516" port: "O" } sink { cell: "edb_top_inst/LUT__9612" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9516" port: "O" } sink { cell: "edb_top_inst/LUT__9614" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9516" port: "O" } sink { cell: "edb_top_inst/LUT__9616" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9516" port: "O" } sink { cell: "edb_top_inst/LUT__9618" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9516" port: "O" } sink { cell: "edb_top_inst/LUT__9620" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i1" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[0]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[0]~FF" port: "I[3]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/word_count[0]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[1]~FF" port: "I[3]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[2]~FF" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[3]~FF" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[4]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[5]~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[6]~FF" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[7]~FF" port: "I[2]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[8]~FF" port: "I[2]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[9]~FF" port: "I[2]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[10]~FF" port: "I[2]" } delay_max: 1320 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[11]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[12]~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[13]~FF" port: "I[2]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[14]~FF" port: "I[2]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[15]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[16]~FF" port: "I[2]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[17]~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[18]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[19]~FF" port: "I[2]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[20]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[21]~FF" port: "I[2]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[22]~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[23]~FF" port: "I[2]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[24]~FF" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/word_count[1]~FF" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/word_count[2]~FF" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/word_count[3]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/word_count[4]~FF" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/word_count[5]~FF" port: "I[3]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/word_count[6]~FF" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/word_count[7]~FF" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/word_count[8]~FF" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/word_count[9]~FF" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/word_count[10]~FF" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/word_count[11]~FF" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/word_count[12]~FF" port: "I[3]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/word_count[13]~FF" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/word_count[14]~FF" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/la1/word_count[15]~FF" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/LUT__9503" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/LUT__9533" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9502" port: "O" } sink { cell: "edb_top_inst/LUT__9987" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[1]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[2]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[3]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[4]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[5]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[6]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[7]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[8]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[9]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[10]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[11]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[12]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[13]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[14]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[15]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[16]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[17]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[18]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[19]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[20]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[21]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[22]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[23]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9543" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[24]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9512" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i1" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/opcode[0]~FF" port: "CE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/opcode[1]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/opcode[2]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/opcode[3]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[0]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[1]~FF" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[2]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[3]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[5]~FF" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[6]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[7]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[8]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[9]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[10]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[11]~FF" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[12]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[13]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[14]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[15]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[16]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[17]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[18]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[19]~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[20]~FF" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[21]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[22]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[23]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[24]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[25]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[26]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[27]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[28]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[29]~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[30]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[31]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9533" port: "O" } sink { cell: "edb_top_inst/LUT__9543" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9518" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9519" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9521" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9523" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10301" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/bit_count[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8061" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9522" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_687/i1" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9547" port: "O" } sink { cell: "edb_top_inst/la1/bit_count[0]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9547" port: "O" } sink { cell: "edb_top_inst/la1/bit_count[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9547" port: "O" } sink { cell: "edb_top_inst/la1/bit_count[2]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9547" port: "O" } sink { cell: "edb_top_inst/la1/bit_count[3]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9547" port: "O" } sink { cell: "edb_top_inst/la1/bit_count[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9547" port: "O" } sink { cell: "edb_top_inst/la1/bit_count[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9547" port: "O" } sink { cell: "edb_top_inst/LUT__9550" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9550" port: "O" } sink { cell: "edb_top_inst/la1/bit_count[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9550" port: "O" } sink { cell: "edb_top_inst/la1/bit_count[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9550" port: "O" } sink { cell: "edb_top_inst/la1/bit_count[2]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9550" port: "O" } sink { cell: "edb_top_inst/la1/bit_count[3]~FF" port: "CE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9550" port: "O" } sink { cell: "edb_top_inst/la1/bit_count[4]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9550" port: "O" } sink { cell: "edb_top_inst/la1/bit_count[5]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[1]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8055" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9642" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9553" port: "O" } sink { cell: "edb_top_inst/la1/word_count[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9553" port: "O" } sink { cell: "edb_top_inst/la1/word_count[1]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9553" port: "O" } sink { cell: "edb_top_inst/la1/word_count[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9553" port: "O" } sink { cell: "edb_top_inst/la1/word_count[3]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9553" port: "O" } sink { cell: "edb_top_inst/la1/word_count[4]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9553" port: "O" } sink { cell: "edb_top_inst/la1/word_count[5]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9553" port: "O" } sink { cell: "edb_top_inst/la1/word_count[6]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9553" port: "O" } sink { cell: "edb_top_inst/la1/word_count[7]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9553" port: "O" } sink { cell: "edb_top_inst/la1/word_count[8]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9553" port: "O" } sink { cell: "edb_top_inst/la1/word_count[9]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9553" port: "O" } sink { cell: "edb_top_inst/la1/word_count[10]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9553" port: "O" } sink { cell: "edb_top_inst/la1/word_count[11]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9553" port: "O" } sink { cell: "edb_top_inst/la1/word_count[12]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9553" port: "O" } sink { cell: "edb_top_inst/la1/word_count[13]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9553" port: "O" } sink { cell: "edb_top_inst/la1/word_count[14]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9553" port: "O" } sink { cell: "edb_top_inst/la1/word_count[15]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9574" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[0]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[0]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[1]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[2]~FF" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[3]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[4]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[5]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[6]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[7]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[8]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[9]~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[10]~FF" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[11]~FF" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[12]~FF" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[13]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[14]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[15]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[16]~FF" port: "I[3]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[17]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[18]~FF" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[19]~FF" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[20]~FF" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[21]~FF" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[22]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[23]~FF" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[24]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[25]~FF" port: "I[3]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[26]~FF" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[27]~FF" port: "I[3]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[28]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[29]~FF" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[30]~FF" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[31]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[32]~FF" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[33]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[34]~FF" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[35]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[36]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[37]~FF" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[38]~FF" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[39]~FF" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[40]~FF" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[41]~FF" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[42]~FF" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[43]~FF" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[44]~FF" port: "I[3]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[45]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[46]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[47]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[48]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[49]~FF" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[50]~FF" port: "I[2]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[51]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[52]~FF" port: "I[3]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[53]~FF" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[54]~FF" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[55]~FF" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[56]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[57]~FF" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[58]~FF" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[59]~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[60]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[61]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[62]~FF" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[63]~FF" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9576" port: "O" } sink { cell: "edb_top_inst/LUT__9579" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[0]~FF" port: "CE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[1]~FF" port: "CE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[2]~FF" port: "CE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[3]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[4]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[5]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[6]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[7]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[8]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[9]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[10]~FF" port: "CE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[11]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[12]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[13]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[14]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[15]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[16]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[17]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[18]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[19]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[20]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[21]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[22]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[23]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[24]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[25]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[26]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[27]~FF" port: "CE" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[28]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[29]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[30]~FF" port: "CE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[31]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[32]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[33]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[34]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[35]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[36]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[37]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[38]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[39]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[40]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[41]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[42]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[43]~FF" port: "CE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[44]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[45]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[46]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[47]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[48]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[49]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[50]~FF" port: "CE" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[51]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[52]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[53]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[54]~FF" port: "CE" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[55]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[56]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[57]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[58]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[59]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[60]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[61]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[62]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9579" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[63]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8050" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9993" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9531" port: "O" } sink { cell: "edb_top_inst/la1/module_state[0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9529" port: "O" } sink { cell: "edb_top_inst/la1/module_state[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8052" port: "O" } sink { cell: "edb_top_inst/la1/module_state[0]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8052" port: "O" } sink { cell: "edb_top_inst/LUT__8060" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8052" port: "O" } sink { cell: "edb_top_inst/LUT__9544" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8052" port: "O" } sink { cell: "edb_top_inst/LUT__9552" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8052" port: "O" } sink { cell: "edb_top_inst/LUT__9982" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8074" port: "O" } sink { cell: "edb_top_inst/la1/module_state[0]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8074" port: "O" } sink { cell: "edb_top_inst/LUT__8075" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8074" port: "O" } sink { cell: "edb_top_inst/LUT__9987" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__9533" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__9547" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__9550" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__9552" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__9987" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8049" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8051" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8053" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8063" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8071" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8073" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8075" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9526" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9527" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9530" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9536" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9545" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9549" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9553" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9983" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9994" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10314" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_resetn~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9580" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9580" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9580" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "RE" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/run_trig_p2~FF" port: "RE" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/run_trig_imdt_p1~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/run_trig_imdt_p2~FF" port: "RE" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/str_sync_wbff1~FF" port: "RE" } delay_max: 1977 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/str_sync_wbff2~FF" port: "RE" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/str_sync_wbff2q~FF" port: "RE" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync~FF" port: "RE" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_from_biu[0]~FF" port: "RE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[0]~FF" port: "RE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[2]~FF" port: "RE" } delay_max: 1752 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[1]~FF" port: "RE" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/run_trig_p1~FF" port: "RE" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_from_biu[1]~FF" port: "RE" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_from_biu[2]~FF" port: "RE" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_from_biu[3]~FF" port: "RE" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_from_biu[4]~FF" port: "RE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_from_biu[5]~FF" port: "RE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_from_biu[6]~FF" port: "RE" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_from_biu[7]~FF" port: "RE" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_from_biu[8]~FF" port: "RE" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_from_biu[9]~FF" port: "RE" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[1]~FF" port: "RE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10210" port: "I[1]" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10214" port: "I[1]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10239" port: "I[3]" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].this_probe_p1[0]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15240" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15241" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].this_probe_p1[0]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15242" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].this_probe_p1[0]~FF" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O" } sink { cell: "LUT__15244" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O" } sink { cell: "LUT__15292" port: "I[0]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O" } sink { cell: "LUT__15300" port: "I[0]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O" } sink { cell: "LUT__15313" port: "I[2]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10026" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10027" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10028" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10026" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10028" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[1]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10032" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10041" port: "I[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9582" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9582" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9582" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10043" port: "I[3]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10049" port: "I[2]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10043" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10049" port: "I[1]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10050" port: "I[3]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10043" port: "I[2]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10049" port: "I[0]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10050" port: "I[2]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9583" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9583" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9583" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9583" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9583" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9583" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9583" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9583" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10032" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10041" port: "I[1]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9584" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9584" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9584" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9584" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9584" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9584" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9584" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9584" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[0]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10028" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/cap_fifo_din_cu[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[0]~FF" port: "I[1]" } delay_max: 1002 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/cap_fifo_din_tu[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9503" port: "O" } sink { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "CE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9503" port: "O" } sink { cell: "edb_top_inst/la1/internal_register_select[1]~FF" port: "CE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9503" port: "O" } sink { cell: "edb_top_inst/la1/internal_register_select[2]~FF" port: "CE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9503" port: "O" } sink { cell: "edb_top_inst/la1/internal_register_select[3]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9503" port: "O" } sink { cell: "edb_top_inst/la1/internal_register_select[4]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9503" port: "O" } sink { cell: "edb_top_inst/la1/internal_register_select[5]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9503" port: "O" } sink { cell: "edb_top_inst/la1/internal_register_select[6]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9503" port: "O" } sink { cell: "edb_top_inst/la1/internal_register_select[7]~FF" port: "CE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9503" port: "O" } sink { cell: "edb_top_inst/la1/internal_register_select[8]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9503" port: "O" } sink { cell: "edb_top_inst/la1/internal_register_select[9]~FF" port: "CE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9503" port: "O" } sink { cell: "edb_top_inst/la1/internal_register_select[10]~FF" port: "CE" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9503" port: "O" } sink { cell: "edb_top_inst/la1/internal_register_select[11]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9503" port: "O" } sink { cell: "edb_top_inst/la1/internal_register_select[12]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9503" port: "O" } sink { cell: "edb_top_inst/LUT__9504" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9556" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9560" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9561" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9567" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9570" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9672" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9673" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9690" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9715" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9735" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9753" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9754" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9759" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9765" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9767" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9774" port: "I[2]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9775" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9931" port: "I[2]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9932" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9935" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9936" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9939" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9940" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9943" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9944" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9951" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9952" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9955" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9956" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9976" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9798" port: "I[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10076" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10145" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10156" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10190" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10192" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/tu_trigger~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9671" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10066" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10067" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9684" port: "I[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9695" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9698" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9703" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9708" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9717" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9723" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9731" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9736" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9740" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9744" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9749" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9756" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9760" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9768" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9770" port: "I[1]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9776" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9780" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9784" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9787" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9793" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9797" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9802" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9808" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9812" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9816" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9822" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9827" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9832" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9836" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9840" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9846" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9850" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9856" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9861" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9865" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9872" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9877" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9882" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9885" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9890" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9896" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9899" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9903" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9907" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9913" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9917" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9919" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9925" port: "I[1]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9927" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9933" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9937" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9941" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9945" port: "I[1]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9949" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9953" port: "I[1]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9957" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9961" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9965" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9969" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9971" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9975" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[64]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[65]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[66]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[67]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[68]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[69]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[70]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[71]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[72]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[73]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[74]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[75]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[76]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[77]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[78]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[79]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[80]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[81]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[82]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[83]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[84]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[85]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[86]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[87]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[88]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[89]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[90]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[91]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[92]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[93]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[94]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[95]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[96]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[97]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[98]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[99]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[100]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[101]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[102]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[103]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[104]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[105]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[106]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[107]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[108]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[109]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[110]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[111]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[112]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[113]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[114]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[115]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[116]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[117]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[118]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[119]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[120]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[121]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[122]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[123]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[124]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[125]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[126]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9585" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[127]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9563" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9678" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9685" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9693" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9699" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9704" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9709" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9717" port: "I[0]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9724" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9729" port: "I[2]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9734" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9740" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9744" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9748" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9757" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9760" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9765" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9770" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[82]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9774" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[83]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9778" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[84]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9782" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[85]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9790" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[86]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9792" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[87]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9797" port: "I[0]" } delay_max: 1491 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[88]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9801" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[89]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9806" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[90]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9811" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[91]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9816" port: "I[0]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[92]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9820" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[93]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9825" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[94]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9830" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[95]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9835" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[96]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9843" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[97]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9845" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[98]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9853" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[99]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9855" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[100]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9860" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[101]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9868" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[102]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9870" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[103]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9875" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[104]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9880" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[105]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9887" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[106]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9890" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[107]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9894" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[108]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9901" port: "I[1]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[109]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9905" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[110]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9907" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[111]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9911" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[112]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9915" port: "I[1]" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[113]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9919" port: "I[0]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[114]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9923" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[115]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9927" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[116]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9931" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[117]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9935" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[118]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9939" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[119]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9943" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[120]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9947" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[121]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9951" port: "I[1]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[122]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9955" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[123]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9959" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[124]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9963" port: "I[1]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[125]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9967" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[126]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9971" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[127]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9976" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[128]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[129]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[130]~FF" port: "CE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[131]~FF" port: "CE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[132]~FF" port: "CE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[133]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[134]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[135]~FF" port: "CE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[136]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[137]~FF" port: "CE" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[138]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[139]~FF" port: "CE" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[140]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[141]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[142]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[143]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[144]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[145]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[146]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[147]~FF" port: "CE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[148]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[149]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[150]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[151]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[152]~FF" port: "CE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[153]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[154]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[155]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[156]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[157]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[158]~FF" port: "CE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[159]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[160]~FF" port: "CE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[161]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[162]~FF" port: "CE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[163]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[164]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[165]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[166]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[167]~FF" port: "CE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[168]~FF" port: "CE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[169]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[170]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[171]~FF" port: "CE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[172]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[173]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[174]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[175]~FF" port: "CE" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[176]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[177]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[178]~FF" port: "CE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[179]~FF" port: "CE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[180]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[181]~FF" port: "CE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[182]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[183]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[184]~FF" port: "CE" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[185]~FF" port: "CE" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[186]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[187]~FF" port: "CE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[188]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[189]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[190]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9586" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[191]~FF" port: "CE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[128]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9563" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[129]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9678" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[130]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9685" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[131]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9691" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[132]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9699" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[133]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9704" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[134]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9709" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[135]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9719" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[136]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9724" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[137]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9728" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[138]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9737" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[139]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9741" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[140]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9745" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[141]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9750" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[142]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9756" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[143]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9761" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[144]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9765" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[145]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9771" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[146]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9774" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[147]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9778" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[148]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9782" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[149]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9787" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[150]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9794" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[151]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9798" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[152]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9803" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[153]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9806" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[154]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9813" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[155]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9817" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[156]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9820" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[157]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9825" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[158]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9830" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[159]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9837" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[160]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9840" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[161]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9847" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[162]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9850" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[163]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9857" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[164]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9862" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[165]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9865" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[166]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9870" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[167]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9875" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[168]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9880" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[169]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9885" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[170]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9891" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[171]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9894" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[172]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9899" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[173]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9903" port: "I[0]" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[174]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9908" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[175]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9911" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[176]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9915" port: "I[0]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[177]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9920" port: "I[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[178]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9923" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[179]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9928" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[180]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9931" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[181]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9935" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[182]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9939" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[183]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9943" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[184]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9947" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[185]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9951" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[186]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9955" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[187]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9959" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[188]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9963" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[189]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9967" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[190]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9972" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[191]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9975" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[192]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[193]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[194]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[195]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[196]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[197]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[198]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[199]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[200]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[201]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[202]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[203]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[204]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[205]~FF" port: "CE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[206]~FF" port: "CE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[207]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[208]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[209]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[210]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[211]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[212]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[213]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[214]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[215]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[216]~FF" port: "CE" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[217]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[218]~FF" port: "CE" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[219]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[220]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[221]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[222]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[223]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[224]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[225]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[226]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[227]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[228]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[229]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[230]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[231]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[232]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[233]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[234]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[235]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[236]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[237]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[238]~FF" port: "CE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[239]~FF" port: "CE" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[240]~FF" port: "CE" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[241]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[242]~FF" port: "CE" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[243]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[244]~FF" port: "CE" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[245]~FF" port: "CE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[246]~FF" port: "CE" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[247]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[248]~FF" port: "CE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[249]~FF" port: "CE" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[250]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[251]~FF" port: "CE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[252]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[253]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[254]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9587" port: "O" } sink { cell: "edb_top_inst/la1/la_trig_mask[255]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[192]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9564" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[193]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9680" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[194]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9686" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[195]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9693" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[196]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9700" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[197]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9705" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[198]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9710" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[199]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9720" port: "I[1]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[200]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9725" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[201]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9729" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[202]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9734" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[203]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9742" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[204]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9746" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[205]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9748" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[206]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9755" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[207]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9761" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[208]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9767" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[209]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9772" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[210]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9775" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[211]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9779" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[212]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9783" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[213]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9788" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[214]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9792" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[215]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9799" port: "I[1]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[216]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9801" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[217]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9807" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[218]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9811" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[219]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9818" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[220]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9821" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[221]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9826" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[222]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9831" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[223]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9835" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[224]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9841" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[225]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9845" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[226]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9851" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[227]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9855" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[228]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9860" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[229]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9866" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[230]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9871" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[231]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9876" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[232]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9881" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[233]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9886" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[234]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9892" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[235]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9895" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[236]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9900" port: "I[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[237]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9904" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[238]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9908" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[239]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9912" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[240]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9916" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[241]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9921" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[242]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9924" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[243]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9929" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[244]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9932" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[245]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9936" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[246]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9940" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[247]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9944" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[248]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9948" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[249]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9952" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[250]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9956" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[251]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9960" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[252]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9964" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[253]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9968" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[254]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9973" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_mask[255]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9976" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10161" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10171" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10172" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10161" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10174" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10161" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10173" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10163" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10165" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10168" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10175" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10162" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10165" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10170" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10162" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10165" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10169" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10162" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10167" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10162" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10166" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10164" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10164" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10176" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10177" port: "I[0]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10176" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10176" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10176" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_num_trigger[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10177" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10071" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10074" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10077" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10081" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10086" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10094" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10096" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10098" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10099" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10101" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10108" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10115" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10119" port: "I[2]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10122" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10141" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10145" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10147" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10259" port: "I[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10260" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10264" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10269" port: "I[2]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10270" port: "I[2]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10274" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10275" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10276" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10281" port: "I[2]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10286" port: "I[2]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10291" port: "I[2]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10296" port: "I[2]" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10071" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10075" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10077" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10079" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10081" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10087" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10090" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10094" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10096" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10098" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10099" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10108" port: "I[2]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10114" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10116" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10119" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10122" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10136" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10137" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10139" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10142" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10144" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10148" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10150" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10262" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10267" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10272" port: "I[2]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10274" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10278" port: "I[2]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10280" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10283" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10288" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10290" port: "I[1]" } delay_max: 1092 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10293" port: "I[2]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10298" port: "I[2]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10072" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10077" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10079" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10082" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10087" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10088" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10090" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10092" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10094" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10096" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10098" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10099" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10111" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10116" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10120" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10121" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10126" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10133" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10134" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10254" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10258" port: "I[1]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10280" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10285" port: "I[1]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10290" port: "I[0]" } delay_max: 1092 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10293" port: "I[3]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10298" port: "I[3]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10072" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10078" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10080" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10082" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10083" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10088" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10090" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10092" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10095" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10096" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10098" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10099" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10102" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10116" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10119" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10126" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10133" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10134" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10254" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10258" port: "I[0]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10280" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10285" port: "I[0]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10294" port: "I[3]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10299" port: "I[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i2" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[1]~FF" port: "I[1]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9512" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i2" port: "I[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i3" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[2]~FF" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9512" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i3" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i4" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[3]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9512" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i4" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i5" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[4]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9513" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i5" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i6" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[5]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9513" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i6" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i7" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[6]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9513" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i7" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i8" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[7]~FF" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9513" port: "I[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i8" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i9" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[8]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9514" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i9" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i10" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[9]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9514" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i10" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i11" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[10]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9514" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i11" port: "I[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i12" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[11]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9514" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i12" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i13" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[12]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9515" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i13" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i14" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[13]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9515" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i14" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i15" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[14]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9515" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i15" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9602" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[15]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[15]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9602" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_685/i1" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i16" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9604" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[16]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[16]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_685/i1" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i17" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9606" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[17]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[17]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_685/i2" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i18" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9608" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[18]~FF" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[18]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i19" port: "I[0]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_685/i3" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9610" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[19]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[19]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i20" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_685/i4" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9612" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[20]~FF" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[20]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i21" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_685/i5" port: "I[0]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9614" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[21]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[21]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i22" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_685/i6" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9616" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[22]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[22]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i23" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_685/i7" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9618" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[23]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[23]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i24" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_685/i8" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9620" port: "O" } sink { cell: "edb_top_inst/la1/address_counter[24]~FF" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[24]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_355/i25" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/address_counter[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_685/i9" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9518" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9519" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9521" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9523" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10301" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9518" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9519" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9521" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9523" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10301" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9518" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9519" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9521" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9523" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10301" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_687/i1" port: "O" } sink { cell: "edb_top_inst/la1/bit_count[1]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/bit_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8061" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/bit_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9522" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/bit_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_687/i1" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_687/i2" port: "O" } sink { cell: "edb_top_inst/la1/bit_count[2]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/bit_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8061" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/bit_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9522" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/bit_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_687/i2" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_687/i3" port: "O" } sink { cell: "edb_top_inst/la1/bit_count[3]~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/bit_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8062" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/bit_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9525" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/bit_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_687/i3" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_687/i4" port: "O" } sink { cell: "edb_top_inst/la1/bit_count[4]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/bit_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8062" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/bit_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9520" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/bit_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_687/i4" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_687/i5" port: "O" } sink { cell: "edb_top_inst/la1/bit_count[5]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/bit_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8062" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/bit_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9520" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/bit_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/add_687/i5" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8055" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9534" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9642" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8055" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9534" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9644" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9642" port: "O" } sink { cell: "edb_top_inst/la1/word_count[2]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9642" port: "O" } sink { cell: "edb_top_inst/LUT__9644" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9644" port: "O" } sink { cell: "edb_top_inst/la1/word_count[3]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8055" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9534" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9644" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8056" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9647" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8055" port: "O" } sink { cell: "edb_top_inst/la1/word_count[4]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8055" port: "O" } sink { cell: "edb_top_inst/LUT__8059" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8055" port: "O" } sink { cell: "edb_top_inst/LUT__9647" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8055" port: "O" } sink { cell: "edb_top_inst/LUT__9653" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8056" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9649" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9647" port: "O" } sink { cell: "edb_top_inst/la1/word_count[5]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9647" port: "O" } sink { cell: "edb_top_inst/LUT__9649" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8056" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9651" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9649" port: "O" } sink { cell: "edb_top_inst/la1/word_count[6]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9649" port: "O" } sink { cell: "edb_top_inst/LUT__9651" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8056" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9651" port: "O" } sink { cell: "edb_top_inst/la1/word_count[7]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8057" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9655" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9653" port: "O" } sink { cell: "edb_top_inst/la1/word_count[8]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9653" port: "O" } sink { cell: "edb_top_inst/LUT__9655" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9653" port: "O" } sink { cell: "edb_top_inst/LUT__9661" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8057" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9657" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9655" port: "O" } sink { cell: "edb_top_inst/la1/word_count[9]~FF" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9655" port: "O" } sink { cell: "edb_top_inst/LUT__9657" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8057" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9659" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9657" port: "O" } sink { cell: "edb_top_inst/la1/word_count[10]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9657" port: "O" } sink { cell: "edb_top_inst/LUT__9659" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8057" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9659" port: "O" } sink { cell: "edb_top_inst/la1/word_count[11]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8058" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9663" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9661" port: "O" } sink { cell: "edb_top_inst/la1/word_count[12]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9661" port: "O" } sink { cell: "edb_top_inst/LUT__9663" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8058" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9665" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9663" port: "O" } sink { cell: "edb_top_inst/la1/word_count[13]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9663" port: "O" } sink { cell: "edb_top_inst/LUT__9665" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8058" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9667" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9665" port: "O" } sink { cell: "edb_top_inst/la1/word_count[14]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9665" port: "O" } sink { cell: "edb_top_inst/LUT__9667" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/word_count[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/word_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8058" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9667" port: "O" } sink { cell: "edb_top_inst/la1/word_count[15]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9682" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9688" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[2]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9696" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[3]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9701" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[4]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[4]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9706" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[5]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9711" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[6]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[6]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9721" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[7]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[7]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9726" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[8]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[8]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9732" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[9]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[9]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9738" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[10]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[10]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9742" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[11]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[11]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[12]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[14]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[16]~FF" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[18]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[20]~FF" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[21]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[23]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[25]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[27]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[28]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[29]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[30]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[32]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[34]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[37]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[38]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[39]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[40]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[41]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[42]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[43]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[44]~FF" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[45]~FF" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[52]~FF" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[53]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[54]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[55]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[57]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[58]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[63]~FF" port: "I[2]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/LUT__9574" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/LUT__9576" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/LUT__9721" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/LUT__9738" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/LUT__9751" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/LUT__9795" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/LUT__9804" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/LUT__9814" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/LUT__9838" port: "I[3]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/LUT__9848" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/LUT__9858" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9573" port: "O" } sink { cell: "edb_top_inst/LUT__9863" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[11]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9746" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[12]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[12]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9751" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[13]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[13]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9757" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[14]~FF" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[14]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9762" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[15]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[15]~FF" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9768" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[16]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[16]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9772" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[17]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[17]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[49]~FF" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[51]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[62]~FF" port: "I[1]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/LUT__9671" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/LUT__9684" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/LUT__9694" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/LUT__9695" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/LUT__9698" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/LUT__9703" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/LUT__9708" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/LUT__9723" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/LUT__9730" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/LUT__9731" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/LUT__9762" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/LUT__9780" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/LUT__9909" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/LUT__9913" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/LUT__9917" port: "I[3]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/LUT__9925" port: "I[3]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/LUT__9949" port: "I[3]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/LUT__9961" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/LUT__9965" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9670" port: "O" } sink { cell: "edb_top_inst/LUT__9969" port: "I[3]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[17]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9776" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[18]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[18]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9780" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[19]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[19]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9785" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[20]~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[20]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9790" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[21]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[21]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9795" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[22]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[22]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9799" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[23]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[23]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9804" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[24]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[24]~FF" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9809" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[25]~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[25]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9814" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[26]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[26]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9818" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[27]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[27]~FF" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9823" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[28]~FF" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[28]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9828" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[29]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[29]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9833" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[30]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[30]~FF" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9838" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[31]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[31]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9843" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[32]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[32]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9848" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[33]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[33]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9853" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[34]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[34]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9858" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[35]~FF" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[35]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9863" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[36]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[36]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9868" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[37]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[37]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9873" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[38]~FF" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[38]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9878" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[39]~FF" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[39]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9883" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[40]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[40]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9888" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[41]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[41]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9892" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[42]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[42]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9897" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[43]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[43]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9901" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[44]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[44]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9905" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[45]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[45]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9909" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[46]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[46]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9913" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[47]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[47]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9917" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[48]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[48]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9921" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[49]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[49]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9925" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[50]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[50]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9929" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[51]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[51]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9933" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[52]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[52]~FF" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9937" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[53]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[53]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9941" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[54]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[54]~FF" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9945" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[55]~FF" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[55]~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9949" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[56]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[56]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9953" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[57]~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[57]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9957" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[58]~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[58]~FF" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9961" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[59]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[59]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9965" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[60]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[60]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9969" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[61]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[61]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9973" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[62]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_out_shift_reg[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[62]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9977" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[63]~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9975" port: "O" } sink { cell: "edb_top_inst/la1/data_out_shift_reg[63]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8051" port: "O" } sink { cell: "edb_top_inst/la1/module_state[1]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8051" port: "O" } sink { cell: "edb_top_inst/LUT__8060" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8051" port: "O" } sink { cell: "edb_top_inst/LUT__9538" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8051" port: "O" } sink { cell: "edb_top_inst/LUT__9544" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8051" port: "O" } sink { cell: "edb_top_inst/LUT__9988" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8064" port: "O" } sink { cell: "edb_top_inst/la1/module_state[1]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8064" port: "O" } sink { cell: "edb_top_inst/LUT__8065" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9980" port: "O" } sink { cell: "edb_top_inst/la1/module_state[1]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/module_state[1]~FF" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8049" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8052" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8054" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8072" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8074" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8076" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9541" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9542" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9549" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9575" port: "I[2]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9579" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10314" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8048" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8049" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8051" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8053" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8062" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8065" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8071" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9528" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9530" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9536" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9537" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9545" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9549" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9552" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9979" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9983" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9993" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10314" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8060" port: "O" } sink { cell: "edb_top_inst/la1/module_state[2]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8060" port: "O" } sink { cell: "edb_top_inst/la1/module_state[3]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8060" port: "O" } sink { cell: "edb_top_inst/LUT__8075" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9537" port: "O" } sink { cell: "edb_top_inst/la1/module_state[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9537" port: "O" } sink { cell: "edb_top_inst/LUT__9539" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9537" port: "O" } sink { cell: "edb_top_inst/LUT__9546" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9537" port: "O" } sink { cell: "edb_top_inst/LUT__9573" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9537" port: "O" } sink { cell: "edb_top_inst/LUT__9669" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9537" port: "O" } sink { cell: "edb_top_inst/LUT__9670" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9983" port: "O" } sink { cell: "edb_top_inst/la1/module_state[2]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8049" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8052" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8054" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8064" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8072" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8075" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9540" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9541" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9549" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9572" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9575" port: "I[1]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9578" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9980" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10314" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9545" port: "O" } sink { cell: "edb_top_inst/la1/module_state[3]~FF" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9545" port: "O" } sink { cell: "edb_top_inst/LUT__9546" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9541" port: "O" } sink { cell: "edb_top_inst/la1/module_state[3]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9541" port: "O" } sink { cell: "edb_top_inst/LUT__9542" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9541" port: "O" } sink { cell: "edb_top_inst/LUT__9547" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9541" port: "O" } sink { cell: "edb_top_inst/LUT__9552" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9541" port: "O" } sink { cell: "edb_top_inst/LUT__9988" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[0]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8033" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[1]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[2]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[3]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[4]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[5]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[6]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[7]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[8]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[9]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[10]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[11]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[12]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[13]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[14]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[15]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[16]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[17]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[18]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[19]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[20]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[21]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[22]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[23]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[24]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[25]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[26]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[27]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[28]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[29]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[30]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9988" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[31]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8033" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8048" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9993" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8034" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[2]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8034" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[3]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8035" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[4]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8035" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[5]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8032" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9994" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[5]~FF" port: "I[2]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9994" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[8]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9994" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[9]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9994" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[15]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9994" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[19]~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9994" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[20]~FF" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9994" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[21]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9994" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[23]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9994" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[24]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9994" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[26]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9994" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[27]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9994" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[29]~FF" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9994" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[30]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9994" port: "O" } sink { cell: "edb_top_inst/la1/crc_data_out[31]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[6]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8028" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[7]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8030" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[8]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8030" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[9]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8029" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[10]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8029" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[11]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8027" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[12]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8027" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[13]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8028" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[14]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8032" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[15]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8042" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[16]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8045" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[17]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8045" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[18]~FF" port: "I[0]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8044" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[19]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8044" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[20]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8043" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[21]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8043" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[22]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8042" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[23]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8040" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[24]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8039" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[25]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8039" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[26]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8038" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[27]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8038" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[28]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8037" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[29]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8037" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/crc_data_out[30]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/crc_data_out[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8040" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[2]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10032" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10041" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[3]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10033" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10040" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[4]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10034" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10039" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[5]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10036" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10039" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[6]~FF" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10035" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10037" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[7]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10035" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10037" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10040" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10028" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10027" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10027" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[0]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10026" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10026" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10028" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10027" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10066" port: "I[3]" } delay_max: 1369 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10067" port: "I[2]" } delay_max: 1369 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10032" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10041" port: "I[3]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10033" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10040" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10034" port: "I[1]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10039" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10036" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10039" port: "I[3]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10035" port: "I[1]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10037" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10035" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10037" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[0]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10040" port: "I[3]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[1]" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[1]" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[1]" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[1]" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[1]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[2]~FF" port: "I[1]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[3]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[4]~FF" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[5]~FF" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[6]~FF" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[7]~FF" port: "I[1]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/genblk4.cap_fifo_din_p1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/cap_fifo_din_cu[8]~FF" port: "I[1]" } delay_max: 1213 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10045" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10045" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10036" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10037" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10050" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10035" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10035" port: "O" } sink { cell: "edb_top_inst/LUT__10036" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10039" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10040" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10041" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10043" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10050" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10043" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10049" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10050" port: "O" } sink { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10066" port: "I[1]" } delay_max: 1369 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10067" port: "I[0]" } delay_max: 1369 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10045" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10044" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10044" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10047" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10047" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10046" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10046" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10045" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10044" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10044" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10047" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10047" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10046" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10046" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10068" port: "O" } sink { cell: "edb_top_inst/la1/tu_trigger~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10070" port: "I[0]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/cap_fifo_din_cu[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[1]~FF" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/cap_fifo_din_cu[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[2]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/cap_fifo_din_cu[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[3]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/cap_fifo_din_cu[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[4]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/cap_fifo_din_cu[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[5]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/cap_fifo_din_cu[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[6]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/cap_fifo_din_cu[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[7]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/cap_fifo_din_cu[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/cap_fifo_din_tu[8]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/cap_fifo_din_tu[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/cap_fifo_din_tu[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/cap_fifo_din_tu[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "I[1]" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/cap_fifo_din_tu[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/cap_fifo_din_tu[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "I[1]" } delay_max: 1838 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/cap_fifo_din_tu[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "I[1]" } delay_max: 2049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/cap_fifo_din_tu[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "I[1]" } delay_max: 1838 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/cap_fifo_din_tu[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" port: "I[1]" } delay_max: 1546 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[3]~FF" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9569" port: "I[1]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9681" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9687" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10199" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10201" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10205" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10212" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10220" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10221" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10227" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10107" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10181" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10181" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[3]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10205" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9569" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9681" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9687" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10106" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10181" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10183" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10200" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10202" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10204" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10212" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10216" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10218" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10221" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10225" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10226" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10229" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10234" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10239" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/run_trig_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/run_trig_p2~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/run_trig_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10202" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/run_trig_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10228" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/run_trig_imdt_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/run_trig_imdt_p2~FF" port: "I[1]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/run_trig_imdt_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10070" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/run_trig_imdt_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10202" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/run_trig_imdt_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10228" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/str_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/str_sync~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/str_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/str_sync_wbff1~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10207" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/str_sync~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10207" port: "O" } sink { cell: "edb_top_inst/la1/biu_ready~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10207" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[15]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10207" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[16]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10207" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[17]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10207" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[18]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10207" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[19]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10207" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[20]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10207" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[21]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10207" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[22]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10207" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[23]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10207" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[24]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/str_sync_wbff1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/str_sync_wbff2~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/str_sync_wbff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/str_sync_wbff2q~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/str_sync_wbff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[0]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/str_sync_wbff2q~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[0]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync_tff1~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10208" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10208" port: "O" } sink { cell: "edb_top_inst/la1/data_from_biu[0]~FF" port: "CE" } delay_max: 1777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10208" port: "O" } sink { cell: "edb_top_inst/la1/data_from_biu[1]~FF" port: "CE" } delay_max: 1092 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10208" port: "O" } sink { cell: "edb_top_inst/la1/data_from_biu[2]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10208" port: "O" } sink { cell: "edb_top_inst/la1/data_from_biu[3]~FF" port: "CE" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10208" port: "O" } sink { cell: "edb_top_inst/la1/data_from_biu[4]~FF" port: "CE" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10208" port: "O" } sink { cell: "edb_top_inst/la1/data_from_biu[5]~FF" port: "CE" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10208" port: "O" } sink { cell: "edb_top_inst/la1/data_from_biu[6]~FF" port: "CE" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10208" port: "O" } sink { cell: "edb_top_inst/la1/data_from_biu[7]~FF" port: "CE" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10208" port: "O" } sink { cell: "edb_top_inst/la1/data_from_biu[8]~FF" port: "CE" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10208" port: "O" } sink { cell: "edb_top_inst/la1/data_from_biu[9]~FF" port: "CE" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync_tff1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync_tff2~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync_tff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync_tff2q~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync_tff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10232" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/rdy_sync_tff2q~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10232" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[10]" } sink { cell: "edb_top_inst/la1/data_from_biu[0]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_from_biu[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9574" port: "I[1]" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10208" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10210" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[0]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10208" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10210" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10210" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[0]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10210" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/axi_fsm_state[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10105" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10105" port: "O" } sink { cell: "edb_top_inst/LUT__10107" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10212" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10214" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[3]~FF" port: "RE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[3]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9569" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9681" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9687" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10200" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10201" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10214" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10220" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10221" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10226" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10230" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10234" port: "I[1]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10239" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10217" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[2]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10217" port: "O" } sink { cell: "edb_top_inst/LUT__10225" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10216" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[2]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10220" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[2]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10221" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[2]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10223" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10225" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10230" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/curr_state[1]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[2]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9569" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9681" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9687" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10181" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10183" port: "I[2]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10199" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10203" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10211" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10217" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10219" port: "I[3]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10221" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10227" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10232" port: "O" } sink { cell: "edb_top_inst/la1/biu_ready~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8050" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8071" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9537" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10207" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10232" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10243" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10244" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10245" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10246" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10247" port: "I[1]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10248" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10249" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10250" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10251" port: "I[1]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/addr_reg[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10252" port: "I[1]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[11]" } sink { cell: "edb_top_inst/la1/data_from_biu[1]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_from_biu[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9671" port: "I[1]" } delay_max: 1662 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[12]" } sink { cell: "edb_top_inst/la1/data_from_biu[2]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_from_biu[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9684" port: "I[1]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[13]" } sink { cell: "edb_top_inst/la1/data_from_biu[3]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_from_biu[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9695" port: "I[0]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[14]" } sink { cell: "edb_top_inst/la1/data_from_biu[4]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_from_biu[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9698" port: "I[1]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RDATA[10]" } sink { cell: "edb_top_inst/la1/data_from_biu[5]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_from_biu[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9703" port: "I[1]" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RDATA[11]" } sink { cell: "edb_top_inst/la1/data_from_biu[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_from_biu[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9708" port: "I[1]" } delay_max: 1640 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RDATA[12]" } sink { cell: "edb_top_inst/la1/data_from_biu[7]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_from_biu[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9721" port: "I[2]" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RDATA[13]" } sink { cell: "edb_top_inst/la1/data_from_biu[8]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_from_biu[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9723" port: "I[1]" } delay_max: 1630 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RDATA[14]" } sink { cell: "edb_top_inst/la1/data_from_biu[9]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/data_from_biu[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9731" port: "I[0]" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[1]~FF" port: "I[1]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10171" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10255" port: "I[1]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10259" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10268" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[0]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[1]~FF" port: "CE" } delay_max: 1002 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[2]~FF" port: "CE" } delay_max: 795 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[3]~FF" port: "CE" } delay_max: 795 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[4]~FF" port: "CE" } delay_max: 1002 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[5]~FF" port: "CE" } delay_max: 1002 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[6]~FF" port: "CE" } delay_max: 795 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[7]~FF" port: "CE" } delay_max: 795 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[8]~FF" port: "CE" } delay_max: 1002 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[9]~FF" port: "CE" } delay_max: 1002 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__10240" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[0]~FF" port: "RE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[0]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[1]~FF" port: "RE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[2]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[3]~FF" port: "RE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[4]~FF" port: "RE" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[5]~FF" port: "RE" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[6]~FF" port: "RE" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[7]~FF" port: "RE" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[8]~FF" port: "RE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[9]~FF" port: "RE" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[1]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[2]~FF" port: "RE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[3]~FF" port: "RE" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[4]~FF" port: "RE" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[5]~FF" port: "RE" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[6]~FF" port: "RE" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[7]~FF" port: "RE" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[8]~FF" port: "RE" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[9]~FF" port: "RE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[10]~FF" port: "RE" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/LUT__10240" port: "I[1]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10239" port: "O" } sink { cell: "edb_top_inst/LUT__10241" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10235" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "CE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10235" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10235" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "CE" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10235" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "CE" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10235" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "CE" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10235" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "CE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10235" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "CE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10235" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10235" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "CE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10235" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "CE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10235" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "CE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10235" port: "O" } sink { cell: "edb_top_inst/LUT__10237" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "RE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[0]~FF" port: "RE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[1]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[2]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[3]~FF" port: "RE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[4]~FF" port: "RE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[5]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[6]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[7]~FF" port: "RE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[8]~FF" port: "RE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[9]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10240" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "CE" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "CE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "CE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "CE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "CE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/LUT__10237" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_sample_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9694" port: "I[2]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/add_99/i1" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "AUX_ADD_CI__edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[0]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[1]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[2]~FF" port: "CE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[3]~FF" port: "CE" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[4]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[5]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[6]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[7]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[8]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[9]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_sample_cnt[10]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[1]~FF" port: "CE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[2]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[3]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[4]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[5]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[6]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[7]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[8]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[9]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10241" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "CE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[0]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10242" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10125" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10131" port: "I[2]" } delay_max: 1092 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10190" port: "I[3]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/add_97/i1" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "AUX_ADD_CI__edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10171" port: "I[2]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10255" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10260" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10269" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10174" port: "I[2]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10259" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10263" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10270" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10173" port: "I[1]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10263" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10269" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10276" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10175" port: "I[1]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10270" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10281" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10170" port: "I[2]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10276" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10286" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10169" port: "I[1]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10281" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10291" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10167" port: "I[2]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10286" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10296" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10166" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10291" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10164" port: "I[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10296" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[2]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[2]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[0]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[0]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[2]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[0]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[0]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[2]" } delay_max: 1434 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[1]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_sample_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9701" port: "I[1]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/add_99/i1" port: "I[0]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "cout" } sink { cell: "edb_top_inst/la1/la_sample_cnt[1]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_sample_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9706" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/add_99/i1" port: "cout" } sink { cell: "edb_top_inst/la1/la_sample_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_sample_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_sample_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9711" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_sample_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_sample_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9719" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_sample_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_sample_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9726" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_sample_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_sample_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9730" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_sample_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_sample_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9736" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_sample_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_sample_cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9741" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_sample_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_sample_cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9745" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_sample_cnt[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_sample_cnt[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_sample_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9749" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[1]" } delay_max: 1369 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[8]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WDATA[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WDATA[1]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WDATA[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WDATA[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10182" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10182" port: "O" } sink { cell: "edb_top_inst/LUT__10183" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10182" port: "O" } sink { cell: "edb_top_inst/LUT__10211" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10182" port: "O" } sink { cell: "edb_top_inst/LUT__10219" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10182" port: "O" } sink { cell: "edb_top_inst/LUT__10227" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10237" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "I[1]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10237" port: "O" } sink { cell: "edb_top_inst/LUT__10241" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WDATA[8]" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10126" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10126" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10126" port: "O" } sink { cell: "edb_top_inst/LUT__10127" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10073" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10073" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10073" port: "O" } sink { cell: "edb_top_inst/LUT__10076" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WADDR[10]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[10]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10094" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10094" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[0]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10094" port: "O" } sink { cell: "edb_top_inst/LUT__10095" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10254" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10254" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10256" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10256" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WADDR[11]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[11]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10260" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10260" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10260" port: "O" } sink { cell: "edb_top_inst/LUT__10283" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10090" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10090" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10090" port: "O" } sink { cell: "edb_top_inst/LUT__10091" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10090" port: "O" } sink { cell: "edb_top_inst/LUT__10112" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10090" port: "O" } sink { cell: "edb_top_inst/LUT__10147" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10090" port: "O" } sink { cell: "edb_top_inst/LUT__10265" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10258" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10258" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10258" port: "O" } sink { cell: "edb_top_inst/LUT__10262" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WADDR[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10262" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10262" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10262" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10262" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10262" port: "O" } sink { cell: "edb_top_inst/LUT__10267" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10265" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10265" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WADDR[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10267" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10267" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10272" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10272" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WADDR[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10274" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10274" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10278" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10278" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WADDR[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10280" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10280" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10283" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10283" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WADDR[4]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[4]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10285" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10285" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10285" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10285" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10285" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[1]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10285" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10288" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10288" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WADDR[5]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[5]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10074" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[0]" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10074" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[0]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10074" port: "O" } sink { cell: "edb_top_inst/LUT__10075" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10074" port: "O" } sink { cell: "edb_top_inst/LUT__10080" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10074" port: "O" } sink { cell: "edb_top_inst/LUT__10114" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10074" port: "O" } sink { cell: "edb_top_inst/LUT__10136" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10074" port: "O" } sink { cell: "edb_top_inst/LUT__10267" port: "I[0]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10074" port: "O" } sink { cell: "edb_top_inst/LUT__10268" port: "I[1]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10294" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10294" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WADDR[6]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[6]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10299" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10299" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "WADDR[7]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[7]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10243" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10244" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10245" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10246" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10247" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10248" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10249" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10250" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10251" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10252" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10110" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10113" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10131" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10190" port: "I[1]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/add_97/i1" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[1]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10115" port: "I[3]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10118" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10132" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10194" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/add_97/i1" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10112" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10137" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10193" port: "I[0]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10114" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10115" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10116" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10136" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10196" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10108" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10109" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10110" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10132" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10195" port: "I[0]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10123" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10124" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10139" port: "I[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10189" port: "I[1]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10125" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10137" port: "I[1]" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10188" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10119" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10120" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10121" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10123" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10134" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10186" port: "I[1]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10112" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10138" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10185" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_counter[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10127" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10133" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9556" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9560" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9561" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9565" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9672" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9690" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9735" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9976" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9977" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9556" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9560" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9561" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9567" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9570" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9672" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9673" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9690" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9715" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9753" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9754" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9755" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9759" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9886" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9900" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9904" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9977" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9557" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9567" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9570" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9673" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9715" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9754" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9759" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9554" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9554" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9554" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9554" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9557" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9565" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9555" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9555" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9555" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/internal_register_select[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9555" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9802" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10100" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10147" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10156" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10190" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10192" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9808" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10085" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10142" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10144" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10148" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10156" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10194" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9812" port: "I[1]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10089" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10091" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10147" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10156" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10193" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9817" port: "I[1]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10075" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10157" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10187" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10196" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9822" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10100" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10141" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10144" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10145" port: "I[3]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10149" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10157" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10187" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10195" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9827" port: "I[1]" } delay_max: 1752 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10086" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10088" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10091" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10151" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10157" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10189" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9832" port: "I[1]" } delay_max: 1424 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10087" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10088" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10091" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10143" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10157" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10188" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9836" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10092" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10158" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10186" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9842" port: "I[2]" } delay_max: 1420 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10097" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10158" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10185" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9846" port: "I[1]" } delay_max: 1907 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10082" port: "I[3]" } delay_max: 1289 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10160" port: "I[0]" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10191" port: "I[1]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9852" port: "I[2]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10095" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10155" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9856" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10080" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10154" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9861" port: "I[1]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10078" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10154" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9867" port: "I[2]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10102" port: "I[3]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10155" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9872" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10078" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10154" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9877" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10083" port: "I[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10154" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10315" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10315" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10315" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10315" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8067" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8107" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "CE" } delay_max: 2785 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "CE" } delay_max: 2571 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "CE" } delay_max: 1847 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "CE" } delay_max: 2992 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "CE" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "CE" } delay_max: 2736 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "CE" } delay_max: 2088 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "CE" } delay_max: 2304 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "CE" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "CE" } delay_max: 2567 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "CE" } delay_max: 2323 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "CE" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "CE" } delay_max: 2491 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "CE" } delay_max: 2571 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "CE" } delay_max: 2004 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "CE" } delay_max: 2562 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "CE" } delay_max: 2330 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "CE" } delay_max: 2497 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "CE" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "CE" } delay_max: 3013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "CE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "CE" } delay_max: 2571 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "CE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "CE" } delay_max: 1266 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "CE" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "CE" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "CE" } delay_max: 2567 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "CE" } delay_max: 3199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "CE" } delay_max: 3062 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "CE" } delay_max: 4934 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "CE" } delay_max: 2563 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "CE" } delay_max: 2815 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "CE" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "CE" } delay_max: 2703 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "CE" } delay_max: 2541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "CE" } delay_max: 4008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "CE" } delay_max: 2839 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "CE" } delay_max: 3070 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "CE" } delay_max: 3073 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "CE" } delay_max: 3682 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "CE" } delay_max: 3425 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "CE" } delay_max: 3022 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "CE" } delay_max: 1709 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "CE" } delay_max: 3019 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "CE" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "CE" } delay_max: 3846 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "CE" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "CE" } delay_max: 3015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "CE" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "CE" } delay_max: 3222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "CE" } delay_max: 2983 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "CE" } delay_max: 3655 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "CE" } delay_max: 2563 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "CE" } delay_max: 1247 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "CE" } delay_max: 2728 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "CE" } delay_max: 1675 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "CE" } delay_max: 2774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "CE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "CE" } delay_max: 2981 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "CE" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "CE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "CE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "CE" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "CE" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "CE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "CE" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "CE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "CE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "CE" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "CE" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "CE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10316" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "CE" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8067" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8107" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8067" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8107" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8067" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8107" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8040" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8068" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8090" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__8179" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__9528" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__10313" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "jtag_inst1_TDI" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "I[1]" } delay_max: 1533 delay_min: 0  }
route { driver { cell: "jtag_inst1_TDI" port: "inpad" } sink { cell: "edb_top_inst/LUT__8706" port: "I[0]" } delay_max: 1533 delay_min: 0  }
route { driver { cell: "jtag_inst1_TDI" port: "inpad" } sink { cell: "edb_top_inst/LUT__9993" port: "I[0]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "jtag_inst1_CAPTURE" port: "inpad" } sink { cell: "edb_top_inst/LUT__8070" port: "I[0]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "jtag_inst1_CAPTURE" port: "inpad" } sink { cell: "edb_top_inst/LUT__8108" port: "I[0]" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "jtag_inst1_CAPTURE" port: "inpad" } sink { cell: "edb_top_inst/LUT__8219" port: "I[1]" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "jtag_inst1_SEL" port: "inpad" } sink { cell: "edb_top_inst/LUT__10313" port: "I[3]" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "jtag_inst1_SEL" port: "inpad" } sink { cell: "edb_top_inst/LUT__10316" port: "I[0]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "jtag_inst1_SHIFT" port: "inpad" } sink { cell: "edb_top_inst/LUT__8219" port: "I[0]" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "jtag_inst1_SHIFT" port: "inpad" } sink { cell: "edb_top_inst/LUT__9578" port: "I[1]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "jtag_inst1_SHIFT" port: "inpad" } sink { cell: "edb_top_inst/LUT__10316" port: "I[1]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "jtag_inst1_TCK" port: "inpad" } sink { cell: "CLKBUF__1" port: "IO_in" } delay_max: 3533 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8126" port: "O" } sink { cell: "jtag_inst1_TDO" port: "outpad" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "LUT__15181" port: "O" } sink { cell: "LUT__15182" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "O" } sink { cell: "LUT__15240" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "O" } sink { cell: "LUT__15240" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "cout" } sink { cell: "AUX_ADD_CO__ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "O" } sink { cell: "LUT__15241" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "O" } sink { cell: "LUT__15240" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "O" } sink { cell: "LUT__15241" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "O" } sink { cell: "LUT__15241" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "O" } sink { cell: "LUT__15242" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "O" } sink { cell: "LUT__15242" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "O" } sink { cell: "LUT__15241" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8028" port: "O" } sink { cell: "edb_top_inst/LUT__8031" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8029" port: "O" } sink { cell: "edb_top_inst/LUT__8031" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8030" port: "O" } sink { cell: "edb_top_inst/LUT__8031" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8027" port: "O" } sink { cell: "edb_top_inst/LUT__8031" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8031" port: "O" } sink { cell: "edb_top_inst/LUT__8047" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8032" port: "O" } sink { cell: "edb_top_inst/LUT__8036" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8033" port: "O" } sink { cell: "edb_top_inst/LUT__8036" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8034" port: "O" } sink { cell: "edb_top_inst/LUT__8036" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8035" port: "O" } sink { cell: "edb_top_inst/LUT__8036" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8036" port: "O" } sink { cell: "edb_top_inst/LUT__8047" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8037" port: "O" } sink { cell: "edb_top_inst/LUT__8041" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8038" port: "O" } sink { cell: "edb_top_inst/LUT__8041" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8039" port: "O" } sink { cell: "edb_top_inst/LUT__8041" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8040" port: "O" } sink { cell: "edb_top_inst/LUT__8041" port: "I[3]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8041" port: "O" } sink { cell: "edb_top_inst/LUT__8047" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8042" port: "O" } sink { cell: "edb_top_inst/LUT__8046" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8043" port: "O" } sink { cell: "edb_top_inst/LUT__8046" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8044" port: "O" } sink { cell: "edb_top_inst/LUT__8046" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8045" port: "O" } sink { cell: "edb_top_inst/LUT__8046" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8046" port: "O" } sink { cell: "edb_top_inst/LUT__8047" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8047" port: "O" } sink { cell: "edb_top_inst/LUT__8048" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8048" port: "O" } sink { cell: "edb_top_inst/LUT__8076" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8049" port: "O" } sink { cell: "edb_top_inst/LUT__8050" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8050" port: "O" } sink { cell: "edb_top_inst/LUT__8076" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8053" port: "O" } sink { cell: "edb_top_inst/LUT__8054" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8053" port: "O" } sink { cell: "edb_top_inst/LUT__8069" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8053" port: "O" } sink { cell: "edb_top_inst/LUT__9502" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8053" port: "O" } sink { cell: "edb_top_inst/LUT__9542" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8053" port: "O" } sink { cell: "edb_top_inst/LUT__9547" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8053" port: "O" } sink { cell: "edb_top_inst/LUT__9572" port: "I[1]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8053" port: "O" } sink { cell: "edb_top_inst/LUT__9576" port: "I[1]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8053" port: "O" } sink { cell: "edb_top_inst/LUT__9579" port: "I[2]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8054" port: "O" } sink { cell: "edb_top_inst/LUT__8060" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8056" port: "O" } sink { cell: "edb_top_inst/LUT__8059" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8056" port: "O" } sink { cell: "edb_top_inst/LUT__9535" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8056" port: "O" } sink { cell: "edb_top_inst/LUT__9653" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8057" port: "O" } sink { cell: "edb_top_inst/LUT__8059" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8057" port: "O" } sink { cell: "edb_top_inst/LUT__9535" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8057" port: "O" } sink { cell: "edb_top_inst/LUT__9661" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8058" port: "O" } sink { cell: "edb_top_inst/LUT__8059" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8058" port: "O" } sink { cell: "edb_top_inst/LUT__9535" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8059" port: "O" } sink { cell: "edb_top_inst/LUT__8060" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8059" port: "O" } sink { cell: "edb_top_inst/LUT__8065" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8059" port: "O" } sink { cell: "edb_top_inst/LUT__9529" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8059" port: "O" } sink { cell: "edb_top_inst/LUT__9530" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8059" port: "O" } sink { cell: "edb_top_inst/LUT__9531" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8059" port: "O" } sink { cell: "edb_top_inst/LUT__9538" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8061" port: "O" } sink { cell: "edb_top_inst/LUT__8063" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8062" port: "O" } sink { cell: "edb_top_inst/LUT__8063" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8063" port: "O" } sink { cell: "edb_top_inst/LUT__8065" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8065" port: "O" } sink { cell: "edb_top_inst/LUT__8074" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8066" port: "O" } sink { cell: "edb_top_inst/LUT__8069" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8066" port: "O" } sink { cell: "edb_top_inst/LUT__8121" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8067" port: "O" } sink { cell: "edb_top_inst/LUT__8069" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8067" port: "O" } sink { cell: "edb_top_inst/LUT__8070" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8067" port: "O" } sink { cell: "edb_top_inst/LUT__8126" port: "I[0]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8067" port: "O" } sink { cell: "edb_top_inst/LUT__9503" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8067" port: "O" } sink { cell: "edb_top_inst/LUT__9528" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8067" port: "O" } sink { cell: "edb_top_inst/LUT__9578" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8068" port: "O" } sink { cell: "edb_top_inst/LUT__8069" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8068" port: "O" } sink { cell: "edb_top_inst/LUT__8121" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8068" port: "O" } sink { cell: "edb_top_inst/LUT__8130" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8069" port: "O" } sink { cell: "edb_top_inst/LUT__8074" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8070" port: "O" } sink { cell: "edb_top_inst/LUT__8073" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8070" port: "O" } sink { cell: "edb_top_inst/LUT__9530" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8070" port: "O" } sink { cell: "edb_top_inst/LUT__9576" port: "I[0]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8070" port: "O" } sink { cell: "edb_top_inst/LUT__9979" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8071" port: "O" } sink { cell: "edb_top_inst/LUT__8073" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8071" port: "O" } sink { cell: "edb_top_inst/LUT__9980" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8072" port: "O" } sink { cell: "edb_top_inst/LUT__8073" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8072" port: "O" } sink { cell: "edb_top_inst/LUT__9502" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8072" port: "O" } sink { cell: "edb_top_inst/LUT__9537" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8073" port: "O" } sink { cell: "edb_top_inst/LUT__8074" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8075" port: "O" } sink { cell: "edb_top_inst/LUT__8076" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8076" port: "O" } sink { cell: "edb_top_inst/LUT__8126" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8077" port: "O" } sink { cell: "edb_top_inst/LUT__8081" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8078" port: "O" } sink { cell: "edb_top_inst/LUT__8081" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8079" port: "O" } sink { cell: "edb_top_inst/LUT__8081" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8080" port: "O" } sink { cell: "edb_top_inst/LUT__8081" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8081" port: "O" } sink { cell: "edb_top_inst/LUT__8097" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8082" port: "O" } sink { cell: "edb_top_inst/LUT__8086" port: "I[0]" } delay_max: 1199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8083" port: "O" } sink { cell: "edb_top_inst/LUT__8086" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8084" port: "O" } sink { cell: "edb_top_inst/LUT__8086" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8085" port: "O" } sink { cell: "edb_top_inst/LUT__8086" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8086" port: "O" } sink { cell: "edb_top_inst/LUT__8097" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8087" port: "O" } sink { cell: "edb_top_inst/LUT__8091" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8088" port: "O" } sink { cell: "edb_top_inst/LUT__8091" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8089" port: "O" } sink { cell: "edb_top_inst/LUT__8091" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8090" port: "O" } sink { cell: "edb_top_inst/LUT__8091" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8091" port: "O" } sink { cell: "edb_top_inst/LUT__8097" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8092" port: "O" } sink { cell: "edb_top_inst/LUT__8096" port: "I[0]" } delay_max: 1825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8093" port: "O" } sink { cell: "edb_top_inst/LUT__8096" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8094" port: "O" } sink { cell: "edb_top_inst/LUT__8096" port: "I[2]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8095" port: "O" } sink { cell: "edb_top_inst/LUT__8096" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8096" port: "O" } sink { cell: "edb_top_inst/LUT__8097" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8097" port: "O" } sink { cell: "edb_top_inst/LUT__8105" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8098" port: "O" } sink { cell: "edb_top_inst/LUT__8102" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8098" port: "O" } sink { cell: "edb_top_inst/LUT__8104" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8098" port: "O" } sink { cell: "edb_top_inst/LUT__8179" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8098" port: "O" } sink { cell: "edb_top_inst/LUT__8189" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8098" port: "O" } sink { cell: "edb_top_inst/LUT__8190" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8098" port: "O" } sink { cell: "edb_top_inst/LUT__8708" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8099" port: "O" } sink { cell: "edb_top_inst/LUT__8102" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8100" port: "O" } sink { cell: "edb_top_inst/LUT__8102" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8102" port: "O" } sink { cell: "edb_top_inst/LUT__8104" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8102" port: "O" } sink { cell: "edb_top_inst/LUT__8119" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8103" port: "O" } sink { cell: "edb_top_inst/LUT__8104" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8104" port: "O" } sink { cell: "edb_top_inst/LUT__8105" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8104" port: "O" } sink { cell: "edb_top_inst/LUT__8106" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8105" port: "O" } sink { cell: "edb_top_inst/LUT__8125" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8106" port: "O" } sink { cell: "edb_top_inst/LUT__8125" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8107" port: "O" } sink { cell: "edb_top_inst/LUT__8108" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8107" port: "O" } sink { cell: "edb_top_inst/LUT__8121" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8107" port: "O" } sink { cell: "edb_top_inst/LUT__8125" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8107" port: "O" } sink { cell: "edb_top_inst/LUT__8131" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8107" port: "O" } sink { cell: "edb_top_inst/LUT__8181" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8107" port: "O" } sink { cell: "edb_top_inst/LUT__8219" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8108" port: "O" } sink { cell: "edb_top_inst/LUT__8109" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8108" port: "O" } sink { cell: "edb_top_inst/LUT__8180" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8108" port: "O" } sink { cell: "edb_top_inst/LUT__8215" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8108" port: "O" } sink { cell: "edb_top_inst/LUT__8690" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8109" port: "O" } sink { cell: "edb_top_inst/LUT__8122" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8110" port: "O" } sink { cell: "edb_top_inst/LUT__8122" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8111" port: "O" } sink { cell: "edb_top_inst/LUT__8119" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8111" port: "O" } sink { cell: "edb_top_inst/LUT__8120" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8111" port: "O" } sink { cell: "edb_top_inst/LUT__8174" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8111" port: "O" } sink { cell: "edb_top_inst/LUT__8176" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8111" port: "O" } sink { cell: "edb_top_inst/LUT__8186" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8111" port: "O" } sink { cell: "edb_top_inst/LUT__8188" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8111" port: "O" } sink { cell: "edb_top_inst/LUT__8217" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8111" port: "O" } sink { cell: "edb_top_inst/LUT__8220" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8111" port: "O" } sink { cell: "edb_top_inst/LUT__8696" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8111" port: "O" } sink { cell: "edb_top_inst/LUT__8698" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8112" port: "O" } sink { cell: "edb_top_inst/LUT__8114" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8112" port: "O" } sink { cell: "edb_top_inst/LUT__8156" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8115" port: "O" } sink { cell: "edb_top_inst/LUT__8118" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8116" port: "O" } sink { cell: "edb_top_inst/LUT__8118" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8116" port: "O" } sink { cell: "edb_top_inst/LUT__8325" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8117" port: "O" } sink { cell: "edb_top_inst/LUT__8118" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8118" port: "O" } sink { cell: "edb_top_inst/LUT__8119" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8118" port: "O" } sink { cell: "edb_top_inst/LUT__8160" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8118" port: "O" } sink { cell: "edb_top_inst/LUT__8162" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8118" port: "O" } sink { cell: "edb_top_inst/LUT__8164" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8119" port: "O" } sink { cell: "edb_top_inst/LUT__8122" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8123" port: "O" } sink { cell: "edb_top_inst/LUT__8124" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8123" port: "O" } sink { cell: "edb_top_inst/LUT__8186" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8123" port: "O" } sink { cell: "edb_top_inst/LUT__8188" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8123" port: "O" } sink { cell: "edb_top_inst/LUT__8190" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8123" port: "O" } sink { cell: "edb_top_inst/LUT__8698" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8123" port: "O" } sink { cell: "edb_top_inst/LUT__8701" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8123" port: "O" } sink { cell: "edb_top_inst/LUT__10313" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8124" port: "O" } sink { cell: "edb_top_inst/LUT__8125" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8125" port: "O" } sink { cell: "edb_top_inst/LUT__8126" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8128" port: "O" } sink { cell: "edb_top_inst/LUT__8129" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8128" port: "O" } sink { cell: "edb_top_inst/LUT__8230" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8128" port: "O" } sink { cell: "edb_top_inst/LUT__8241" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8128" port: "O" } sink { cell: "edb_top_inst/LUT__8252" port: "I[2]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8129" port: "O" } sink { cell: "edb_top_inst/LUT__8137" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8129" port: "O" } sink { cell: "edb_top_inst/LUT__8141" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8129" port: "O" } sink { cell: "edb_top_inst/LUT__8143" port: "I[0]" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8129" port: "O" } sink { cell: "edb_top_inst/LUT__8221" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8129" port: "O" } sink { cell: "edb_top_inst/LUT__8227" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8129" port: "O" } sink { cell: "edb_top_inst/LUT__8229" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8129" port: "O" } sink { cell: "edb_top_inst/LUT__9581" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8130" port: "O" } sink { cell: "edb_top_inst/LUT__8131" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8130" port: "O" } sink { cell: "edb_top_inst/LUT__9503" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8134" port: "O" } sink { cell: "edb_top_inst/LUT__8135" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8134" port: "O" } sink { cell: "edb_top_inst/LUT__9505" port: "I[0]" } delay_max: 1751 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8134" port: "O" } sink { cell: "edb_top_inst/LUT__9580" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8134" port: "O" } sink { cell: "edb_top_inst/LUT__9582" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8135" port: "O" } sink { cell: "edb_top_inst/LUT__8136" port: "I[3]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8135" port: "O" } sink { cell: "edb_top_inst/LUT__8222" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8135" port: "O" } sink { cell: "edb_top_inst/LUT__8227" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8135" port: "O" } sink { cell: "edb_top_inst/LUT__8228" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8135" port: "O" } sink { cell: "edb_top_inst/LUT__8233" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8135" port: "O" } sink { cell: "edb_top_inst/LUT__8237" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8135" port: "O" } sink { cell: "edb_top_inst/LUT__8244" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8135" port: "O" } sink { cell: "edb_top_inst/LUT__8248" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8136" port: "O" } sink { cell: "edb_top_inst/LUT__8137" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8136" port: "O" } sink { cell: "edb_top_inst/LUT__8143" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8136" port: "O" } sink { cell: "edb_top_inst/LUT__8231" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8136" port: "O" } sink { cell: "edb_top_inst/LUT__8242" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8136" port: "O" } sink { cell: "edb_top_inst/LUT__8252" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8138" port: "O" } sink { cell: "edb_top_inst/LUT__8139" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8138" port: "O" } sink { cell: "edb_top_inst/LUT__8146" port: "I[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8139" port: "O" } sink { cell: "edb_top_inst/LUT__8140" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8139" port: "O" } sink { cell: "edb_top_inst/LUT__9509" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8139" port: "O" } sink { cell: "edb_top_inst/LUT__9583" port: "I[0]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8140" port: "O" } sink { cell: "edb_top_inst/LUT__8142" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8140" port: "O" } sink { cell: "edb_top_inst/LUT__8223" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8140" port: "O" } sink { cell: "edb_top_inst/LUT__8234" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8140" port: "O" } sink { cell: "edb_top_inst/LUT__8238" port: "I[0]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8140" port: "O" } sink { cell: "edb_top_inst/LUT__8245" port: "I[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8140" port: "O" } sink { cell: "edb_top_inst/LUT__8249" port: "I[0]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8141" port: "O" } sink { cell: "edb_top_inst/LUT__8142" port: "I[1]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8141" port: "O" } sink { cell: "edb_top_inst/LUT__8146" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8141" port: "O" } sink { cell: "edb_top_inst/LUT__8148" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8141" port: "O" } sink { cell: "edb_top_inst/LUT__8255" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8141" port: "O" } sink { cell: "edb_top_inst/LUT__9505" port: "I[1]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8141" port: "O" } sink { cell: "edb_top_inst/LUT__9509" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8146" port: "O" } sink { cell: "edb_top_inst/LUT__8147" port: "I[1]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8146" port: "O" } sink { cell: "edb_top_inst/LUT__9510" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8150" port: "O" } sink { cell: "edb_top_inst/LUT__8154" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8151" port: "O" } sink { cell: "edb_top_inst/LUT__8154" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8152" port: "O" } sink { cell: "edb_top_inst/LUT__8154" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8153" port: "O" } sink { cell: "edb_top_inst/LUT__8154" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8156" port: "O" } sink { cell: "edb_top_inst/LUT__8160" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8156" port: "O" } sink { cell: "edb_top_inst/LUT__8164" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8157" port: "O" } sink { cell: "edb_top_inst/LUT__8159" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8158" port: "O" } sink { cell: "edb_top_inst/LUT__8159" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8158" port: "O" } sink { cell: "edb_top_inst/LUT__8694" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8159" port: "O" } sink { cell: "edb_top_inst/LUT__8160" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8159" port: "O" } sink { cell: "edb_top_inst/LUT__8185" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8159" port: "O" } sink { cell: "edb_top_inst/LUT__8190" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8159" port: "O" } sink { cell: "edb_top_inst/LUT__8194" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8159" port: "O" } sink { cell: "edb_top_inst/LUT__8217" port: "I[3]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8159" port: "O" } sink { cell: "edb_top_inst/LUT__8220" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8159" port: "O" } sink { cell: "edb_top_inst/LUT__8342" port: "I[1]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8159" port: "O" } sink { cell: "edb_top_inst/LUT__8346" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8159" port: "O" } sink { cell: "edb_top_inst/LUT__8696" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8160" port: "O" } sink { cell: "edb_top_inst/LUT__8163" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8162" port: "O" } sink { cell: "edb_top_inst/LUT__8163" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8162" port: "O" } sink { cell: "edb_top_inst/LUT__8178" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8162" port: "O" } sink { cell: "edb_top_inst/LUT__8181" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8162" port: "O" } sink { cell: "edb_top_inst/LUT__8692" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8162" port: "O" } sink { cell: "edb_top_inst/LUT__8694" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8162" port: "O" } sink { cell: "edb_top_inst/LUT__8696" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8162" port: "O" } sink { cell: "edb_top_inst/LUT__8698" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8163" port: "O" } sink { cell: "edb_top_inst/LUT__8174" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8164" port: "O" } sink { cell: "edb_top_inst/LUT__8173" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8165" port: "O" } sink { cell: "edb_top_inst/LUT__8167" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8165" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i3" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8166" port: "O" } sink { cell: "edb_top_inst/LUT__8167" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8166" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i4" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8167" port: "O" } sink { cell: "edb_top_inst/LUT__8172" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8168" port: "O" } sink { cell: "edb_top_inst/LUT__8169" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8168" port: "O" } sink { cell: "edb_top_inst/LUT__8171" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8169" port: "O" } sink { cell: "edb_top_inst/LUT__8172" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8170" port: "O" } sink { cell: "edb_top_inst/LUT__8171" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8170" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i1" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8171" port: "O" } sink { cell: "edb_top_inst/LUT__8172" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8172" port: "O" } sink { cell: "edb_top_inst/LUT__8173" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8172" port: "O" } sink { cell: "edb_top_inst/LUT__8178" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8172" port: "O" } sink { cell: "edb_top_inst/LUT__8184" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8172" port: "O" } sink { cell: "edb_top_inst/LUT__8193" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8172" port: "O" } sink { cell: "edb_top_inst/LUT__8217" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8172" port: "O" } sink { cell: "edb_top_inst/LUT__8694" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8173" port: "O" } sink { cell: "edb_top_inst/LUT__8174" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8174" port: "O" } sink { cell: "edb_top_inst/LUT__8175" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8174" port: "O" } sink { cell: "edb_top_inst/LUT__9334" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8176" port: "O" } sink { cell: "edb_top_inst/LUT__8178" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8177" port: "O" } sink { cell: "edb_top_inst/LUT__8178" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8177" port: "O" } sink { cell: "edb_top_inst/LUT__8180" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8179" port: "O" } sink { cell: "edb_top_inst/LUT__8181" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8180" port: "O" } sink { cell: "edb_top_inst/LUT__8181" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8184" port: "O" } sink { cell: "edb_top_inst/LUT__8185" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8184" port: "O" } sink { cell: "edb_top_inst/LUT__8698" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8185" port: "O" } sink { cell: "edb_top_inst/LUT__8186" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8188" port: "O" } sink { cell: "edb_top_inst/LUT__8191" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8188" port: "O" } sink { cell: "edb_top_inst/LUT__8194" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8189" port: "O" } sink { cell: "edb_top_inst/LUT__8191" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8189" port: "O" } sink { cell: "edb_top_inst/LUT__8701" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8190" port: "O" } sink { cell: "edb_top_inst/LUT__8191" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8193" port: "O" } sink { cell: "edb_top_inst/LUT__8194" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8195" port: "O" } sink { cell: "edb_top_inst/LUT__8199" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8195" port: "O" } sink { cell: "edb_top_inst/LUT__8208" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8196" port: "O" } sink { cell: "edb_top_inst/LUT__8199" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8196" port: "O" } sink { cell: "edb_top_inst/LUT__8202" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8196" port: "O" } sink { cell: "edb_top_inst/LUT__8205" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8196" port: "O" } sink { cell: "edb_top_inst/LUT__8208" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8196" port: "O" } sink { cell: "edb_top_inst/LUT__8213" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8196" port: "O" } sink { cell: "edb_top_inst/LUT__8351" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8196" port: "O" } sink { cell: "edb_top_inst/LUT__8353" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8197" port: "O" } sink { cell: "edb_top_inst/LUT__8199" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8197" port: "O" } sink { cell: "edb_top_inst/LUT__8202" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8197" port: "O" } sink { cell: "edb_top_inst/LUT__8205" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8197" port: "O" } sink { cell: "edb_top_inst/LUT__8208" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8197" port: "O" } sink { cell: "edb_top_inst/LUT__8213" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8197" port: "O" } sink { cell: "edb_top_inst/LUT__8351" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8197" port: "O" } sink { cell: "edb_top_inst/LUT__8353" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8198" port: "O" } sink { cell: "edb_top_inst/LUT__8199" port: "I[3]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8198" port: "O" } sink { cell: "edb_top_inst/LUT__8202" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8198" port: "O" } sink { cell: "edb_top_inst/LUT__8205" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8198" port: "O" } sink { cell: "edb_top_inst/LUT__8351" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8198" port: "O" } sink { cell: "edb_top_inst/LUT__8353" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8199" port: "O" } sink { cell: "edb_top_inst/LUT__8200" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8199" port: "O" } sink { cell: "edb_top_inst/LUT__8385" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8199" port: "O" } sink { cell: "edb_top_inst/LUT__8446" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8199" port: "O" } sink { cell: "edb_top_inst/LUT__8455" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8199" port: "O" } sink { cell: "edb_top_inst/LUT__8461" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8199" port: "O" } sink { cell: "edb_top_inst/LUT__8469" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8199" port: "O" } sink { cell: "edb_top_inst/LUT__8484" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8199" port: "O" } sink { cell: "edb_top_inst/LUT__8490" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8199" port: "O" } sink { cell: "edb_top_inst/LUT__8502" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8199" port: "O" } sink { cell: "edb_top_inst/LUT__8521" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8199" port: "O" } sink { cell: "edb_top_inst/LUT__8571" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8199" port: "O" } sink { cell: "edb_top_inst/LUT__8621" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8199" port: "O" } sink { cell: "edb_top_inst/LUT__8678" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8200" port: "O" } sink { cell: "edb_top_inst/LUT__8210" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8201" port: "O" } sink { cell: "edb_top_inst/LUT__8203" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8201" port: "O" } sink { cell: "edb_top_inst/LUT__8353" port: "I[3]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8202" port: "O" } sink { cell: "edb_top_inst/LUT__8203" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8202" port: "O" } sink { cell: "edb_top_inst/LUT__8343" port: "I[0]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8202" port: "O" } sink { cell: "edb_top_inst/LUT__8364" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8202" port: "O" } sink { cell: "edb_top_inst/LUT__8610" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8203" port: "O" } sink { cell: "edb_top_inst/LUT__8210" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8203" port: "O" } sink { cell: "edb_top_inst/LUT__8385" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8203" port: "O" } sink { cell: "edb_top_inst/LUT__8446" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8203" port: "O" } sink { cell: "edb_top_inst/LUT__8455" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8203" port: "O" } sink { cell: "edb_top_inst/LUT__8461" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8203" port: "O" } sink { cell: "edb_top_inst/LUT__8469" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8203" port: "O" } sink { cell: "edb_top_inst/LUT__8484" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8203" port: "O" } sink { cell: "edb_top_inst/LUT__8490" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8203" port: "O" } sink { cell: "edb_top_inst/LUT__8502" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8203" port: "O" } sink { cell: "edb_top_inst/LUT__8521" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8203" port: "O" } sink { cell: "edb_top_inst/LUT__8571" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8203" port: "O" } sink { cell: "edb_top_inst/LUT__8601" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8203" port: "O" } sink { cell: "edb_top_inst/LUT__8621" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8203" port: "O" } sink { cell: "edb_top_inst/LUT__8630" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8203" port: "O" } sink { cell: "edb_top_inst/LUT__8640" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8203" port: "O" } sink { cell: "edb_top_inst/LUT__8663" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8203" port: "O" } sink { cell: "edb_top_inst/LUT__8678" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8204" port: "O" } sink { cell: "edb_top_inst/LUT__8205" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8206" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8382" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8386" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8410" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8422" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8445" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8456" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8462" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8468" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8485" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8491" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8503" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8510" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8520" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8561" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8568" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8572" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8600" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8613" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8620" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8629" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8635" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8639" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8662" port: "I[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8668" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8673" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8205" port: "O" } sink { cell: "edb_top_inst/LUT__8677" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8206" port: "O" } sink { cell: "edb_top_inst/LUT__8210" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8207" port: "O" } sink { cell: "edb_top_inst/LUT__8208" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8207" port: "O" } sink { cell: "edb_top_inst/LUT__8213" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8208" port: "O" } sink { cell: "edb_top_inst/LUT__8209" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8208" port: "O" } sink { cell: "edb_top_inst/LUT__8342" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8208" port: "O" } sink { cell: "edb_top_inst/LUT__8352" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8208" port: "O" } sink { cell: "edb_top_inst/LUT__8354" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8208" port: "O" } sink { cell: "edb_top_inst/LUT__8383" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8208" port: "O" } sink { cell: "edb_top_inst/LUT__8411" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8208" port: "O" } sink { cell: "edb_top_inst/LUT__8423" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8208" port: "O" } sink { cell: "edb_top_inst/LUT__8447" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8208" port: "O" } sink { cell: "edb_top_inst/LUT__8511" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8208" port: "O" } sink { cell: "edb_top_inst/LUT__8562" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8208" port: "O" } sink { cell: "edb_top_inst/LUT__8569" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8208" port: "O" } sink { cell: "edb_top_inst/LUT__8602" port: "I[3]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8208" port: "O" } sink { cell: "edb_top_inst/LUT__8613" port: "I[3]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8208" port: "O" } sink { cell: "edb_top_inst/LUT__8622" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8208" port: "O" } sink { cell: "edb_top_inst/LUT__8631" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8208" port: "O" } sink { cell: "edb_top_inst/LUT__8635" port: "I[3]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8208" port: "O" } sink { cell: "edb_top_inst/LUT__8641" port: "I[3]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8208" port: "O" } sink { cell: "edb_top_inst/LUT__8664" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8208" port: "O" } sink { cell: "edb_top_inst/LUT__8668" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8208" port: "O" } sink { cell: "edb_top_inst/LUT__8673" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8208" port: "O" } sink { cell: "edb_top_inst/LUT__8679" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8209" port: "O" } sink { cell: "edb_top_inst/LUT__8210" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8210" port: "O" } sink { cell: "edb_top_inst/LUT__8214" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8211" port: "O" } sink { cell: "edb_top_inst/LUT__8214" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8212" port: "O" } sink { cell: "edb_top_inst/LUT__8213" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8214" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8346" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8359" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8365" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8371" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8376" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8393" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8399" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8405" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8417" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8474" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8481" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8498" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8515" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8526" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8532" port: "I[0]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8538" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8544" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8550" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8556" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8580" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8585" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8213" port: "O" } sink { cell: "edb_top_inst/LUT__8591" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8214" port: "O" } sink { cell: "edb_top_inst/LUT__8216" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8219" port: "O" } sink { cell: "edb_top_inst/LUT__8220" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8221" port: "O" } sink { cell: "edb_top_inst/LUT__8222" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8221" port: "O" } sink { cell: "edb_top_inst/LUT__8223" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8221" port: "O" } sink { cell: "edb_top_inst/LUT__8225" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8221" port: "O" } sink { cell: "edb_top_inst/LUT__9580" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8224" port: "O" } sink { cell: "edb_top_inst/LUT__8225" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8224" port: "O" } sink { cell: "edb_top_inst/LUT__8235" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8224" port: "O" } sink { cell: "edb_top_inst/LUT__8239" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8224" port: "O" } sink { cell: "edb_top_inst/LUT__8246" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8224" port: "O" } sink { cell: "edb_top_inst/LUT__8250" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8226" port: "O" } sink { cell: "edb_top_inst/LUT__8227" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8226" port: "O" } sink { cell: "edb_top_inst/LUT__8236" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8226" port: "O" } sink { cell: "edb_top_inst/LUT__8247" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8226" port: "O" } sink { cell: "edb_top_inst/LUT__9581" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8228" port: "O" } sink { cell: "edb_top_inst/LUT__8229" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8228" port: "O" } sink { cell: "edb_top_inst/LUT__8240" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8228" port: "O" } sink { cell: "edb_top_inst/LUT__8251" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8230" port: "O" } sink { cell: "edb_top_inst/LUT__8231" port: "I[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8230" port: "O" } sink { cell: "edb_top_inst/LUT__8232" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8230" port: "O" } sink { cell: "edb_top_inst/LUT__8236" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8230" port: "O" } sink { cell: "edb_top_inst/LUT__8240" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8232" port: "O" } sink { cell: "edb_top_inst/LUT__8233" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8232" port: "O" } sink { cell: "edb_top_inst/LUT__8234" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8232" port: "O" } sink { cell: "edb_top_inst/LUT__8235" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8236" port: "O" } sink { cell: "edb_top_inst/LUT__8237" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8236" port: "O" } sink { cell: "edb_top_inst/LUT__8238" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8236" port: "O" } sink { cell: "edb_top_inst/LUT__8239" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8241" port: "O" } sink { cell: "edb_top_inst/LUT__8242" port: "I[1]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8241" port: "O" } sink { cell: "edb_top_inst/LUT__8243" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8241" port: "O" } sink { cell: "edb_top_inst/LUT__8247" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8241" port: "O" } sink { cell: "edb_top_inst/LUT__8251" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8243" port: "O" } sink { cell: "edb_top_inst/LUT__8244" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8243" port: "O" } sink { cell: "edb_top_inst/LUT__8245" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8243" port: "O" } sink { cell: "edb_top_inst/LUT__8246" port: "I[1]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8247" port: "O" } sink { cell: "edb_top_inst/LUT__8248" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8247" port: "O" } sink { cell: "edb_top_inst/LUT__8249" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8247" port: "O" } sink { cell: "edb_top_inst/LUT__8250" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8253" port: "O" } sink { cell: "edb_top_inst/LUT__8254" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8253" port: "O" } sink { cell: "edb_top_inst/LUT__8257" port: "I[3]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8253" port: "O" } sink { cell: "edb_top_inst/LUT__9586" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8254" port: "O" } sink { cell: "edb_top_inst/LUT__8255" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8254" port: "O" } sink { cell: "edb_top_inst/LUT__8258" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8254" port: "O" } sink { cell: "edb_top_inst/LUT__9587" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8255" port: "O" } sink { cell: "edb_top_inst/LUT__8256" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8255" port: "O" } sink { cell: "edb_top_inst/LUT__9585" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i16" port: "O" } sink { cell: "edb_top_inst/LUT__8273" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i17" port: "O" } sink { cell: "edb_top_inst/LUT__8275" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1216/i1" port: "O" } sink { cell: "edb_top_inst/LUT__8275" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i18" port: "O" } sink { cell: "edb_top_inst/LUT__8277" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1216/i2" port: "O" } sink { cell: "edb_top_inst/LUT__8277" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1216/i3" port: "O" } sink { cell: "edb_top_inst/LUT__8279" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i19" port: "O" } sink { cell: "edb_top_inst/LUT__8279" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1216/i4" port: "O" } sink { cell: "edb_top_inst/LUT__8281" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i20" port: "O" } sink { cell: "edb_top_inst/LUT__8281" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1216/i5" port: "O" } sink { cell: "edb_top_inst/LUT__8283" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i21" port: "O" } sink { cell: "edb_top_inst/LUT__8283" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1216/i6" port: "O" } sink { cell: "edb_top_inst/LUT__8285" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i22" port: "O" } sink { cell: "edb_top_inst/LUT__8285" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1216/i7" port: "O" } sink { cell: "edb_top_inst/LUT__8287" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i23" port: "O" } sink { cell: "edb_top_inst/LUT__8287" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1216/i8" port: "O" } sink { cell: "edb_top_inst/LUT__8289" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i24" port: "O" } sink { cell: "edb_top_inst/LUT__8289" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1216/i9" port: "O" } sink { cell: "edb_top_inst/LUT__8291" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i25" port: "O" } sink { cell: "edb_top_inst/LUT__8291" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8339" port: "O" } sink { cell: "edb_top_inst/LUT__8341" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8340" port: "O" } sink { cell: "edb_top_inst/LUT__8341" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8341" port: "O" } sink { cell: "edb_top_inst/LUT__8343" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8342" port: "O" } sink { cell: "edb_top_inst/LUT__8343" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8342" port: "O" } sink { cell: "edb_top_inst/LUT__8345" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8342" port: "O" } sink { cell: "edb_top_inst/LUT__8380" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8342" port: "O" } sink { cell: "edb_top_inst/LUT__8389" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8342" port: "O" } sink { cell: "edb_top_inst/LUT__8412" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8342" port: "O" } sink { cell: "edb_top_inst/LUT__8424" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8342" port: "O" } sink { cell: "edb_top_inst/LUT__8459" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8342" port: "O" } sink { cell: "edb_top_inst/LUT__8465" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8342" port: "O" } sink { cell: "edb_top_inst/LUT__8467" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8342" port: "O" } sink { cell: "edb_top_inst/LUT__8470" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8342" port: "O" } sink { cell: "edb_top_inst/LUT__8488" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8342" port: "O" } sink { cell: "edb_top_inst/LUT__8494" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8342" port: "O" } sink { cell: "edb_top_inst/LUT__8506" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8342" port: "O" } sink { cell: "edb_top_inst/LUT__8508" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8342" port: "O" } sink { cell: "edb_top_inst/LUT__8519" port: "I[3]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8342" port: "O" } sink { cell: "edb_top_inst/LUT__8522" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8342" port: "O" } sink { cell: "edb_top_inst/LUT__8563" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8342" port: "O" } sink { cell: "edb_top_inst/LUT__8566" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8342" port: "O" } sink { cell: "edb_top_inst/LUT__8575" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8343" port: "O" } sink { cell: "edb_top_inst/LUT__8347" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8344" port: "O" } sink { cell: "edb_top_inst/LUT__8345" port: "I[0]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8345" port: "O" } sink { cell: "edb_top_inst/LUT__8347" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8347" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8380" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8383" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8387" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8388" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8413" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8425" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8457" port: "I[3]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8458" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8463" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8464" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8467" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8470" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8486" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8487" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8492" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8493" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8504" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8505" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8508" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8511" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8519" port: "I[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8522" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8564" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8566" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8569" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8573" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8346" port: "O" } sink { cell: "edb_top_inst/LUT__8574" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8350" port: "O" } sink { cell: "edb_top_inst/LUT__8351" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8352" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8365" port: "I[3]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8376" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8393" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8429" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8433" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8437" port: "I[3]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8442" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8452" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8481" port: "I[3]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8526" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8550" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8556" port: "I[3]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8580" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8597" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8607" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8617" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8626" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8645" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8650" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8654" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8659" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8683" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8351" port: "O" } sink { cell: "edb_top_inst/LUT__8688" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8355" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8362" port: "I[3]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8369" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8375" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8391" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8397" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8403" port: "I[2]" } delay_max: 1316 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8415" port: "I[2]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8427" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8432" port: "I[3]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8436" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8440" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8450" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8472" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8480" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8496" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8513" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8524" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8530" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8536" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8542" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8548" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8554" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8579" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8583" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8589" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8595" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8605" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8616" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8625" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8644" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8648" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8653" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8657" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8682" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8352" port: "O" } sink { cell: "edb_top_inst/LUT__8686" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8354" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8358" port: "I[3]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8363" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8370" port: "I[2]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8398" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8404" port: "I[2]" } delay_max: 1589 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8416" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8473" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8497" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8514" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8531" port: "I[2]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8537" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8543" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8584" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8590" port: "I[2]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8601" port: "I[0]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8611" port: "I[0]" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8630" port: "I[0]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8636" port: "I[1]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8640" port: "I[0]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8663" port: "I[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8669" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8353" port: "O" } sink { cell: "edb_top_inst/LUT__8674" port: "I[1]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8355" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8362" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8369" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8375" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8391" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8397" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8403" port: "I[3]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8415" port: "I[3]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8427" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8432" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8436" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8440" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8450" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8472" port: "I[3]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8480" port: "I[2]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8496" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8513" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8524" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8530" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8536" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8542" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8548" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8554" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8579" port: "I[2]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8583" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8589" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8595" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8605" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8616" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8625" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8644" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8648" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8653" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8657" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8682" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8354" port: "O" } sink { cell: "edb_top_inst/LUT__8686" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8355" port: "O" } sink { cell: "edb_top_inst/LUT__8360" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8356" port: "O" } sink { cell: "edb_top_inst/LUT__8357" port: "I[2]" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8356" port: "O" } sink { cell: "edb_top_inst/LUT__9427" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8356" port: "O" } sink { cell: "edb_top_inst/LUT__9431" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8357" port: "O" } sink { cell: "edb_top_inst/LUT__8359" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8357" port: "O" } sink { cell: "edb_top_inst/LUT__9434" port: "I[1]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8357" port: "O" } sink { cell: "edb_top_inst/LUT__9435" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8357" port: "O" } sink { cell: "edb_top_inst/LUT__9436" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8357" port: "O" } sink { cell: "edb_top_inst/LUT__9437" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8357" port: "O" } sink { cell: "edb_top_inst/LUT__9438" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8357" port: "O" } sink { cell: "edb_top_inst/LUT__9439" port: "I[2]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8357" port: "O" } sink { cell: "edb_top_inst/LUT__9440" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8357" port: "O" } sink { cell: "edb_top_inst/LUT__9441" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8357" port: "O" } sink { cell: "edb_top_inst/LUT__9442" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8357" port: "O" } sink { cell: "edb_top_inst/LUT__9443" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8357" port: "O" } sink { cell: "edb_top_inst/LUT__9444" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8358" port: "O" } sink { cell: "edb_top_inst/LUT__8359" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8359" port: "O" } sink { cell: "edb_top_inst/LUT__8360" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8362" port: "O" } sink { cell: "edb_top_inst/LUT__8367" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8366" port: "I[1]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8372" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8377" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8382" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8392" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8400" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8406" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8410" port: "I[1]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8418" port: "I[0]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8422" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8428" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8433" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8437" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8441" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8451" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8475" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8479" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8499" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8510" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8516" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8525" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8533" port: "I[0]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8539" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8545" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8549" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8555" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8561" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8568" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8578" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8586" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8592" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8596" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8606" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8617" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8626" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8645" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8649" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8654" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8658" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8683" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8363" port: "O" } sink { cell: "edb_top_inst/LUT__8687" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8364" port: "O" } sink { cell: "edb_top_inst/LUT__8366" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8364" port: "O" } sink { cell: "edb_top_inst/LUT__8377" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8364" port: "O" } sink { cell: "edb_top_inst/LUT__8392" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8364" port: "O" } sink { cell: "edb_top_inst/LUT__8428" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8364" port: "O" } sink { cell: "edb_top_inst/LUT__8441" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8364" port: "O" } sink { cell: "edb_top_inst/LUT__8451" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8364" port: "O" } sink { cell: "edb_top_inst/LUT__8479" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8364" port: "O" } sink { cell: "edb_top_inst/LUT__8525" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8364" port: "O" } sink { cell: "edb_top_inst/LUT__8549" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8364" port: "O" } sink { cell: "edb_top_inst/LUT__8555" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8364" port: "O" } sink { cell: "edb_top_inst/LUT__8578" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8364" port: "O" } sink { cell: "edb_top_inst/LUT__8596" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8364" port: "O" } sink { cell: "edb_top_inst/LUT__8606" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8364" port: "O" } sink { cell: "edb_top_inst/LUT__8649" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8364" port: "O" } sink { cell: "edb_top_inst/LUT__8658" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8364" port: "O" } sink { cell: "edb_top_inst/LUT__8687" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8365" port: "O" } sink { cell: "edb_top_inst/LUT__8366" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8366" port: "O" } sink { cell: "edb_top_inst/LUT__8367" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8370" port: "O" } sink { cell: "edb_top_inst/LUT__8372" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8371" port: "O" } sink { cell: "edb_top_inst/LUT__8372" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8375" port: "O" } sink { cell: "edb_top_inst/LUT__8378" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8376" port: "O" } sink { cell: "edb_top_inst/LUT__8377" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8377" port: "O" } sink { cell: "edb_top_inst/LUT__8378" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8381" port: "O" } sink { cell: "edb_top_inst/LUT__8382" port: "I[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8382" port: "O" } sink { cell: "edb_top_inst/LUT__8383" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8385" port: "O" } sink { cell: "edb_top_inst/LUT__8387" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8386" port: "O" } sink { cell: "edb_top_inst/LUT__8387" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8387" port: "O" } sink { cell: "edb_top_inst/LUT__8389" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8388" port: "O" } sink { cell: "edb_top_inst/LUT__8389" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8391" port: "O" } sink { cell: "edb_top_inst/LUT__8394" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8392" port: "O" } sink { cell: "edb_top_inst/LUT__8394" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8393" port: "O" } sink { cell: "edb_top_inst/LUT__8394" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8394" port: "O" } sink { cell: "edb_top_inst/LUT__8395" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8398" port: "O" } sink { cell: "edb_top_inst/LUT__8400" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8399" port: "O" } sink { cell: "edb_top_inst/LUT__8400" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8404" port: "O" } sink { cell: "edb_top_inst/LUT__8406" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8405" port: "O" } sink { cell: "edb_top_inst/LUT__8406" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8409" port: "O" } sink { cell: "edb_top_inst/LUT__8410" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8410" port: "O" } sink { cell: "edb_top_inst/LUT__8413" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8411" port: "O" } sink { cell: "edb_top_inst/LUT__8413" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8412" port: "O" } sink { cell: "edb_top_inst/LUT__8413" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8416" port: "O" } sink { cell: "edb_top_inst/LUT__8418" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8417" port: "O" } sink { cell: "edb_top_inst/LUT__8418" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8421" port: "O" } sink { cell: "edb_top_inst/LUT__8422" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8422" port: "O" } sink { cell: "edb_top_inst/LUT__8425" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8423" port: "O" } sink { cell: "edb_top_inst/LUT__8425" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8424" port: "O" } sink { cell: "edb_top_inst/LUT__8425" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8427" port: "O" } sink { cell: "edb_top_inst/LUT__8429" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8428" port: "O" } sink { cell: "edb_top_inst/LUT__8429" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8429" port: "O" } sink { cell: "edb_top_inst/LUT__8430" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8432" port: "O" } sink { cell: "edb_top_inst/LUT__8434" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8433" port: "O" } sink { cell: "edb_top_inst/LUT__8434" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8436" port: "O" } sink { cell: "edb_top_inst/LUT__8438" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8437" port: "O" } sink { cell: "edb_top_inst/LUT__8438" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8440" port: "O" } sink { cell: "edb_top_inst/LUT__8442" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8441" port: "O" } sink { cell: "edb_top_inst/LUT__8442" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8442" port: "O" } sink { cell: "edb_top_inst/LUT__8443" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8445" port: "O" } sink { cell: "edb_top_inst/LUT__8446" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8446" port: "O" } sink { cell: "edb_top_inst/LUT__8448" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8447" port: "O" } sink { cell: "edb_top_inst/LUT__8448" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8450" port: "O" } sink { cell: "edb_top_inst/LUT__8452" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8451" port: "O" } sink { cell: "edb_top_inst/LUT__8452" port: "I[3]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8452" port: "O" } sink { cell: "edb_top_inst/LUT__8453" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8455" port: "O" } sink { cell: "edb_top_inst/LUT__8457" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8456" port: "O" } sink { cell: "edb_top_inst/LUT__8457" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8457" port: "O" } sink { cell: "edb_top_inst/LUT__8459" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8458" port: "O" } sink { cell: "edb_top_inst/LUT__8459" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8461" port: "O" } sink { cell: "edb_top_inst/LUT__8463" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8462" port: "O" } sink { cell: "edb_top_inst/LUT__8463" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8463" port: "O" } sink { cell: "edb_top_inst/LUT__8465" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8464" port: "O" } sink { cell: "edb_top_inst/LUT__8465" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8468" port: "O" } sink { cell: "edb_top_inst/LUT__8469" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8469" port: "O" } sink { cell: "edb_top_inst/LUT__8470" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8473" port: "O" } sink { cell: "edb_top_inst/LUT__8475" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8474" port: "O" } sink { cell: "edb_top_inst/LUT__8475" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8479" port: "O" } sink { cell: "edb_top_inst/LUT__8482" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8480" port: "O" } sink { cell: "edb_top_inst/LUT__8482" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8481" port: "O" } sink { cell: "edb_top_inst/LUT__8482" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8484" port: "O" } sink { cell: "edb_top_inst/LUT__8486" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8485" port: "O" } sink { cell: "edb_top_inst/LUT__8486" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8486" port: "O" } sink { cell: "edb_top_inst/LUT__8488" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8487" port: "O" } sink { cell: "edb_top_inst/LUT__8488" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8490" port: "O" } sink { cell: "edb_top_inst/LUT__8492" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8491" port: "O" } sink { cell: "edb_top_inst/LUT__8492" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8492" port: "O" } sink { cell: "edb_top_inst/LUT__8494" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8493" port: "O" } sink { cell: "edb_top_inst/LUT__8494" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8497" port: "O" } sink { cell: "edb_top_inst/LUT__8499" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8498" port: "O" } sink { cell: "edb_top_inst/LUT__8499" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8502" port: "O" } sink { cell: "edb_top_inst/LUT__8504" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8503" port: "O" } sink { cell: "edb_top_inst/LUT__8504" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8504" port: "O" } sink { cell: "edb_top_inst/LUT__8506" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8505" port: "O" } sink { cell: "edb_top_inst/LUT__8506" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8509" port: "O" } sink { cell: "edb_top_inst/LUT__8510" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8510" port: "O" } sink { cell: "edb_top_inst/LUT__8511" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8514" port: "O" } sink { cell: "edb_top_inst/LUT__8516" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8515" port: "O" } sink { cell: "edb_top_inst/LUT__8516" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8520" port: "O" } sink { cell: "edb_top_inst/LUT__8521" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8521" port: "O" } sink { cell: "edb_top_inst/LUT__8522" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8524" port: "O" } sink { cell: "edb_top_inst/LUT__8527" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8525" port: "O" } sink { cell: "edb_top_inst/LUT__8527" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8526" port: "O" } sink { cell: "edb_top_inst/LUT__8527" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8527" port: "O" } sink { cell: "edb_top_inst/LUT__8528" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8531" port: "O" } sink { cell: "edb_top_inst/LUT__8533" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8532" port: "O" } sink { cell: "edb_top_inst/LUT__8533" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8537" port: "O" } sink { cell: "edb_top_inst/LUT__8539" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8538" port: "O" } sink { cell: "edb_top_inst/LUT__8539" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8543" port: "O" } sink { cell: "edb_top_inst/LUT__8545" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8544" port: "O" } sink { cell: "edb_top_inst/LUT__8545" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8548" port: "O" } sink { cell: "edb_top_inst/LUT__8551" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8549" port: "O" } sink { cell: "edb_top_inst/LUT__8551" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8550" port: "O" } sink { cell: "edb_top_inst/LUT__8551" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8551" port: "O" } sink { cell: "edb_top_inst/LUT__8552" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8554" port: "O" } sink { cell: "edb_top_inst/LUT__8557" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8555" port: "O" } sink { cell: "edb_top_inst/LUT__8557" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8556" port: "O" } sink { cell: "edb_top_inst/LUT__8557" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8557" port: "O" } sink { cell: "edb_top_inst/LUT__8558" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8560" port: "O" } sink { cell: "edb_top_inst/LUT__8561" port: "I[3]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8561" port: "O" } sink { cell: "edb_top_inst/LUT__8564" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8562" port: "O" } sink { cell: "edb_top_inst/LUT__8564" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8563" port: "O" } sink { cell: "edb_top_inst/LUT__8564" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8567" port: "O" } sink { cell: "edb_top_inst/LUT__8568" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8568" port: "O" } sink { cell: "edb_top_inst/LUT__8569" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8571" port: "O" } sink { cell: "edb_top_inst/LUT__8573" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8572" port: "O" } sink { cell: "edb_top_inst/LUT__8573" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8573" port: "O" } sink { cell: "edb_top_inst/LUT__8575" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8574" port: "O" } sink { cell: "edb_top_inst/LUT__8575" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8578" port: "O" } sink { cell: "edb_top_inst/LUT__8581" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8579" port: "O" } sink { cell: "edb_top_inst/LUT__8581" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8580" port: "O" } sink { cell: "edb_top_inst/LUT__8581" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8584" port: "O" } sink { cell: "edb_top_inst/LUT__8586" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8585" port: "O" } sink { cell: "edb_top_inst/LUT__8586" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8590" port: "O" } sink { cell: "edb_top_inst/LUT__8592" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8591" port: "O" } sink { cell: "edb_top_inst/LUT__8592" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8595" port: "O" } sink { cell: "edb_top_inst/LUT__8597" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8596" port: "O" } sink { cell: "edb_top_inst/LUT__8597" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8597" port: "O" } sink { cell: "edb_top_inst/LUT__8598" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8600" port: "O" } sink { cell: "edb_top_inst/LUT__8602" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8601" port: "O" } sink { cell: "edb_top_inst/LUT__8602" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8602" port: "O" } sink { cell: "edb_top_inst/LUT__8603" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8605" port: "O" } sink { cell: "edb_top_inst/LUT__8607" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8606" port: "O" } sink { cell: "edb_top_inst/LUT__8607" port: "I[3]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8607" port: "O" } sink { cell: "edb_top_inst/LUT__8608" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8610" port: "O" } sink { cell: "edb_top_inst/LUT__8611" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8610" port: "O" } sink { cell: "edb_top_inst/LUT__8636" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8610" port: "O" } sink { cell: "edb_top_inst/LUT__8669" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8610" port: "O" } sink { cell: "edb_top_inst/LUT__8674" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8611" port: "O" } sink { cell: "edb_top_inst/LUT__8614" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8612" port: "O" } sink { cell: "edb_top_inst/LUT__8613" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8613" port: "O" } sink { cell: "edb_top_inst/LUT__8614" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8616" port: "O" } sink { cell: "edb_top_inst/LUT__8618" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8617" port: "O" } sink { cell: "edb_top_inst/LUT__8618" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8620" port: "O" } sink { cell: "edb_top_inst/LUT__8621" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8621" port: "O" } sink { cell: "edb_top_inst/LUT__8623" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8622" port: "O" } sink { cell: "edb_top_inst/LUT__8623" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8625" port: "O" } sink { cell: "edb_top_inst/LUT__8627" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8626" port: "O" } sink { cell: "edb_top_inst/LUT__8627" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8629" port: "O" } sink { cell: "edb_top_inst/LUT__8631" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8630" port: "O" } sink { cell: "edb_top_inst/LUT__8631" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8631" port: "O" } sink { cell: "edb_top_inst/LUT__8632" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8634" port: "O" } sink { cell: "edb_top_inst/LUT__8635" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8635" port: "O" } sink { cell: "edb_top_inst/LUT__8636" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8636" port: "O" } sink { cell: "edb_top_inst/LUT__8637" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8639" port: "O" } sink { cell: "edb_top_inst/LUT__8641" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8640" port: "O" } sink { cell: "edb_top_inst/LUT__8641" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8641" port: "O" } sink { cell: "edb_top_inst/LUT__8642" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8644" port: "O" } sink { cell: "edb_top_inst/LUT__8646" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8645" port: "O" } sink { cell: "edb_top_inst/LUT__8646" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8648" port: "O" } sink { cell: "edb_top_inst/LUT__8650" port: "I[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8649" port: "O" } sink { cell: "edb_top_inst/LUT__8650" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8650" port: "O" } sink { cell: "edb_top_inst/LUT__8651" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8653" port: "O" } sink { cell: "edb_top_inst/LUT__8655" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8654" port: "O" } sink { cell: "edb_top_inst/LUT__8655" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8657" port: "O" } sink { cell: "edb_top_inst/LUT__8659" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8658" port: "O" } sink { cell: "edb_top_inst/LUT__8659" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8659" port: "O" } sink { cell: "edb_top_inst/LUT__8660" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8662" port: "O" } sink { cell: "edb_top_inst/LUT__8664" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8663" port: "O" } sink { cell: "edb_top_inst/LUT__8664" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8664" port: "O" } sink { cell: "edb_top_inst/LUT__8665" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8667" port: "O" } sink { cell: "edb_top_inst/LUT__8668" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8668" port: "O" } sink { cell: "edb_top_inst/LUT__8669" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8669" port: "O" } sink { cell: "edb_top_inst/LUT__8670" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8672" port: "O" } sink { cell: "edb_top_inst/LUT__8673" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8673" port: "O" } sink { cell: "edb_top_inst/LUT__8674" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8674" port: "O" } sink { cell: "edb_top_inst/LUT__8675" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8677" port: "O" } sink { cell: "edb_top_inst/LUT__8678" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8678" port: "O" } sink { cell: "edb_top_inst/LUT__8680" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8679" port: "O" } sink { cell: "edb_top_inst/LUT__8680" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8682" port: "O" } sink { cell: "edb_top_inst/LUT__8684" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8683" port: "O" } sink { cell: "edb_top_inst/LUT__8684" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8686" port: "O" } sink { cell: "edb_top_inst/LUT__8688" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8687" port: "O" } sink { cell: "edb_top_inst/LUT__8688" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8690" port: "O" } sink { cell: "edb_top_inst/LUT__8692" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8691" port: "O" } sink { cell: "edb_top_inst/LUT__8692" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8706" port: "O" } sink { cell: "edb_top_inst/LUT__8707" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8707" port: "O" } sink { cell: "edb_top_inst/LUT__8708" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8738" port: "O" } sink { cell: "edb_top_inst/LUT__8739" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8739" port: "O" } sink { cell: "edb_top_inst/LUT__8740" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8740" port: "O" } sink { cell: "edb_top_inst/LUT__8742" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8750" port: "O" } sink { cell: "edb_top_inst/LUT__8756" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8751" port: "O" } sink { cell: "edb_top_inst/LUT__8755" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8752" port: "O" } sink { cell: "edb_top_inst/LUT__8755" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8753" port: "O" } sink { cell: "edb_top_inst/LUT__8755" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8754" port: "O" } sink { cell: "edb_top_inst/LUT__8755" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8755" port: "O" } sink { cell: "edb_top_inst/LUT__8756" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8776" port: "O" } sink { cell: "edb_top_inst/LUT__8777" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8784" port: "O" } sink { cell: "edb_top_inst/LUT__8785" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8792" port: "O" } sink { cell: "edb_top_inst/LUT__8793" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8803" port: "O" } sink { cell: "edb_top_inst/LUT__8806" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8804" port: "O" } sink { cell: "edb_top_inst/LUT__8806" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8805" port: "O" } sink { cell: "edb_top_inst/LUT__8806" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8806" port: "O" } sink { cell: "edb_top_inst/LUT__8808" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8807" port: "O" } sink { cell: "edb_top_inst/LUT__8808" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8807" port: "O" } sink { cell: "edb_top_inst/LUT__8810" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8807" port: "O" } sink { cell: "edb_top_inst/LUT__8829" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8808" port: "O" } sink { cell: "edb_top_inst/LUT__8816" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8810" port: "O" } sink { cell: "edb_top_inst/LUT__8816" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8811" port: "O" } sink { cell: "edb_top_inst/LUT__8812" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8815" port: "O" } sink { cell: "edb_top_inst/LUT__8816" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8816" port: "O" } sink { cell: "edb_top_inst/LUT__8817" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8817" port: "O" } sink { cell: "edb_top_inst/LUT__8819" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8818" port: "O" } sink { cell: "edb_top_inst/LUT__8819" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8818" port: "O" } sink { cell: "edb_top_inst/LUT__8827" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8820" port: "O" } sink { cell: "edb_top_inst/LUT__8821" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8820" port: "O" } sink { cell: "edb_top_inst/LUT__8828" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8821" port: "O" } sink { cell: "edb_top_inst/LUT__8822" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8823" port: "O" } sink { cell: "edb_top_inst/LUT__8824" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8823" port: "O" } sink { cell: "edb_top_inst/LUT__8833" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8826" port: "O" } sink { cell: "edb_top_inst/LUT__8829" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8827" port: "O" } sink { cell: "edb_top_inst/LUT__8829" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8828" port: "O" } sink { cell: "edb_top_inst/LUT__8829" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8830" port: "O" } sink { cell: "edb_top_inst/LUT__8833" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8831" port: "O" } sink { cell: "edb_top_inst/LUT__8833" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8832" port: "O" } sink { cell: "edb_top_inst/LUT__8833" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8833" port: "O" } sink { cell: "edb_top_inst/LUT__8834" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8837" port: "O" } sink { cell: "edb_top_inst/LUT__8851" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8838" port: "O" } sink { cell: "edb_top_inst/LUT__8842" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8839" port: "O" } sink { cell: "edb_top_inst/LUT__8842" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8840" port: "O" } sink { cell: "edb_top_inst/LUT__8842" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8841" port: "O" } sink { cell: "edb_top_inst/LUT__8842" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8842" port: "O" } sink { cell: "edb_top_inst/LUT__8850" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8843" port: "O" } sink { cell: "edb_top_inst/LUT__8847" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8844" port: "O" } sink { cell: "edb_top_inst/LUT__8847" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8845" port: "O" } sink { cell: "edb_top_inst/LUT__8847" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8846" port: "O" } sink { cell: "edb_top_inst/LUT__8847" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8847" port: "O" } sink { cell: "edb_top_inst/LUT__8850" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8848" port: "O" } sink { cell: "edb_top_inst/LUT__8850" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8849" port: "O" } sink { cell: "edb_top_inst/LUT__8850" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8850" port: "O" } sink { cell: "edb_top_inst/LUT__8851" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8893" port: "O" } sink { cell: "edb_top_inst/LUT__8917" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8894" port: "O" } sink { cell: "edb_top_inst/LUT__8896" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8895" port: "O" } sink { cell: "edb_top_inst/LUT__8896" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8895" port: "O" } sink { cell: "edb_top_inst/LUT__8923" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8896" port: "O" } sink { cell: "edb_top_inst/LUT__8905" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8897" port: "O" } sink { cell: "edb_top_inst/LUT__8898" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8898" port: "O" } sink { cell: "edb_top_inst/LUT__8905" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8899" port: "O" } sink { cell: "edb_top_inst/LUT__8904" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8899" port: "O" } sink { cell: "edb_top_inst/LUT__8905" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8899" port: "O" } sink { cell: "edb_top_inst/LUT__8923" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8901" port: "O" } sink { cell: "edb_top_inst/LUT__8904" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8901" port: "O" } sink { cell: "edb_top_inst/LUT__8923" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8902" port: "O" } sink { cell: "edb_top_inst/LUT__8904" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8904" port: "O" } sink { cell: "edb_top_inst/LUT__8905" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8905" port: "O" } sink { cell: "edb_top_inst/LUT__8909" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8909" port: "O" } sink { cell: "edb_top_inst/LUT__8916" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8913" port: "O" } sink { cell: "edb_top_inst/LUT__8914" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8914" port: "O" } sink { cell: "edb_top_inst/LUT__8916" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8916" port: "O" } sink { cell: "edb_top_inst/LUT__8917" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8922" port: "O" } sink { cell: "edb_top_inst/LUT__8923" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8924" port: "O" } sink { cell: "edb_top_inst/LUT__8928" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8925" port: "O" } sink { cell: "edb_top_inst/LUT__8928" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8926" port: "O" } sink { cell: "edb_top_inst/LUT__8928" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8927" port: "O" } sink { cell: "edb_top_inst/LUT__8928" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8931" port: "O" } sink { cell: "edb_top_inst/LUT__8945" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8932" port: "O" } sink { cell: "edb_top_inst/LUT__8936" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8933" port: "O" } sink { cell: "edb_top_inst/LUT__8936" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8934" port: "O" } sink { cell: "edb_top_inst/LUT__8936" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8935" port: "O" } sink { cell: "edb_top_inst/LUT__8936" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8936" port: "O" } sink { cell: "edb_top_inst/LUT__8944" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8937" port: "O" } sink { cell: "edb_top_inst/LUT__8941" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8938" port: "O" } sink { cell: "edb_top_inst/LUT__8941" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8939" port: "O" } sink { cell: "edb_top_inst/LUT__8941" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8940" port: "O" } sink { cell: "edb_top_inst/LUT__8941" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8941" port: "O" } sink { cell: "edb_top_inst/LUT__8944" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8942" port: "O" } sink { cell: "edb_top_inst/LUT__8944" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8943" port: "O" } sink { cell: "edb_top_inst/LUT__8944" port: "I[3]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8944" port: "O" } sink { cell: "edb_top_inst/LUT__8945" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8989" port: "O" } sink { cell: "edb_top_inst/LUT__8990" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__8997" port: "O" } sink { cell: "edb_top_inst/LUT__8998" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9003" port: "O" } sink { cell: "edb_top_inst/LUT__9010" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9003" port: "O" } sink { cell: "edb_top_inst/LUT__9015" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9004" port: "O" } sink { cell: "edb_top_inst/LUT__9015" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9004" port: "O" } sink { cell: "edb_top_inst/LUT__9042" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9005" port: "O" } sink { cell: "edb_top_inst/LUT__9010" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9005" port: "O" } sink { cell: "edb_top_inst/LUT__9038" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9006" port: "O" } sink { cell: "edb_top_inst/LUT__9008" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9007" port: "O" } sink { cell: "edb_top_inst/LUT__9008" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9008" port: "O" } sink { cell: "edb_top_inst/LUT__9010" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9009" port: "O" } sink { cell: "edb_top_inst/LUT__9010" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9011" port: "O" } sink { cell: "edb_top_inst/LUT__9014" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9011" port: "O" } sink { cell: "edb_top_inst/LUT__9024" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9012" port: "O" } sink { cell: "edb_top_inst/LUT__9014" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9013" port: "O" } sink { cell: "edb_top_inst/LUT__9014" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9013" port: "O" } sink { cell: "edb_top_inst/LUT__9018" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9014" port: "O" } sink { cell: "edb_top_inst/LUT__9015" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9014" port: "O" } sink { cell: "edb_top_inst/LUT__9043" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9015" port: "O" } sink { cell: "edb_top_inst/LUT__9034" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9016" port: "O" } sink { cell: "edb_top_inst/LUT__9018" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9016" port: "O" } sink { cell: "edb_top_inst/LUT__9039" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9017" port: "O" } sink { cell: "edb_top_inst/LUT__9018" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9017" port: "O" } sink { cell: "edb_top_inst/LUT__9039" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9018" port: "O" } sink { cell: "edb_top_inst/LUT__9024" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9019" port: "O" } sink { cell: "edb_top_inst/LUT__9023" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9019" port: "O" } sink { cell: "edb_top_inst/LUT__9031" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9020" port: "O" } sink { cell: "edb_top_inst/LUT__9023" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9020" port: "O" } sink { cell: "edb_top_inst/LUT__9027" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9021" port: "O" } sink { cell: "edb_top_inst/LUT__9023" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9021" port: "O" } sink { cell: "edb_top_inst/LUT__9027" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9022" port: "O" } sink { cell: "edb_top_inst/LUT__9023" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9023" port: "O" } sink { cell: "edb_top_inst/LUT__9024" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9023" port: "O" } sink { cell: "edb_top_inst/LUT__9044" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9024" port: "O" } sink { cell: "edb_top_inst/LUT__9034" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9025" port: "O" } sink { cell: "edb_top_inst/LUT__9027" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9025" port: "O" } sink { cell: "edb_top_inst/LUT__9039" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9026" port: "O" } sink { cell: "edb_top_inst/LUT__9027" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9026" port: "O" } sink { cell: "edb_top_inst/LUT__9039" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9027" port: "O" } sink { cell: "edb_top_inst/LUT__9031" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9028" port: "O" } sink { cell: "edb_top_inst/LUT__9031" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9028" port: "O" } sink { cell: "edb_top_inst/LUT__9038" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9029" port: "O" } sink { cell: "edb_top_inst/LUT__9030" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9030" port: "O" } sink { cell: "edb_top_inst/LUT__9031" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9030" port: "O" } sink { cell: "edb_top_inst/LUT__9044" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9031" port: "O" } sink { cell: "edb_top_inst/LUT__9034" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9032" port: "O" } sink { cell: "edb_top_inst/LUT__9033" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9032" port: "O" } sink { cell: "edb_top_inst/LUT__9042" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9033" port: "O" } sink { cell: "edb_top_inst/LUT__9034" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9034" port: "O" } sink { cell: "edb_top_inst/LUT__9035" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9037" port: "O" } sink { cell: "edb_top_inst/LUT__9038" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9038" port: "O" } sink { cell: "edb_top_inst/LUT__9043" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9039" port: "O" } sink { cell: "edb_top_inst/LUT__9043" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9040" port: "O" } sink { cell: "edb_top_inst/LUT__9042" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9041" port: "O" } sink { cell: "edb_top_inst/LUT__9042" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9042" port: "O" } sink { cell: "edb_top_inst/LUT__9043" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9047" port: "O" } sink { cell: "edb_top_inst/LUT__9064" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9048" port: "O" } sink { cell: "edb_top_inst/LUT__9052" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9049" port: "O" } sink { cell: "edb_top_inst/LUT__9052" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9050" port: "O" } sink { cell: "edb_top_inst/LUT__9052" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9051" port: "O" } sink { cell: "edb_top_inst/LUT__9052" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9052" port: "O" } sink { cell: "edb_top_inst/LUT__9063" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9053" port: "O" } sink { cell: "edb_top_inst/LUT__9057" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9054" port: "O" } sink { cell: "edb_top_inst/LUT__9057" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9055" port: "O" } sink { cell: "edb_top_inst/LUT__9057" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9056" port: "O" } sink { cell: "edb_top_inst/LUT__9057" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9057" port: "O" } sink { cell: "edb_top_inst/LUT__9063" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9058" port: "O" } sink { cell: "edb_top_inst/LUT__9062" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9059" port: "O" } sink { cell: "edb_top_inst/LUT__9062" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9060" port: "O" } sink { cell: "edb_top_inst/LUT__9062" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9061" port: "O" } sink { cell: "edb_top_inst/LUT__9062" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9062" port: "O" } sink { cell: "edb_top_inst/LUT__9063" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9063" port: "O" } sink { cell: "edb_top_inst/LUT__9064" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9114" port: "O" } sink { cell: "edb_top_inst/LUT__9119" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9115" port: "O" } sink { cell: "edb_top_inst/LUT__9116" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9116" port: "O" } sink { cell: "edb_top_inst/LUT__9118" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9117" port: "O" } sink { cell: "edb_top_inst/LUT__9118" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9118" port: "O" } sink { cell: "edb_top_inst/LUT__9119" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9119" port: "O" } sink { cell: "edb_top_inst/LUT__9126" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9120" port: "O" } sink { cell: "edb_top_inst/LUT__9126" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9121" port: "O" } sink { cell: "edb_top_inst/LUT__9123" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9122" port: "O" } sink { cell: "edb_top_inst/LUT__9123" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9122" port: "O" } sink { cell: "edb_top_inst/LUT__9133" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9123" port: "O" } sink { cell: "edb_top_inst/LUT__9126" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9126" port: "O" } sink { cell: "edb_top_inst/LUT__9127" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9130" port: "O" } sink { cell: "edb_top_inst/LUT__9133" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9131" port: "O" } sink { cell: "edb_top_inst/LUT__9133" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9132" port: "O" } sink { cell: "edb_top_inst/LUT__9133" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9137" port: "O" } sink { cell: "edb_top_inst/LUT__9146" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9138" port: "O" } sink { cell: "edb_top_inst/LUT__9142" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9139" port: "O" } sink { cell: "edb_top_inst/LUT__9142" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9140" port: "O" } sink { cell: "edb_top_inst/LUT__9142" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9141" port: "O" } sink { cell: "edb_top_inst/LUT__9142" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9142" port: "O" } sink { cell: "edb_top_inst/LUT__9145" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9143" port: "O" } sink { cell: "edb_top_inst/LUT__9145" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9144" port: "O" } sink { cell: "edb_top_inst/LUT__9145" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9145" port: "O" } sink { cell: "edb_top_inst/LUT__9146" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9174" port: "O" } sink { cell: "edb_top_inst/LUT__9175" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9182" port: "O" } sink { cell: "edb_top_inst/LUT__9183" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9189" port: "O" } sink { cell: "edb_top_inst/LUT__9193" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9190" port: "O" } sink { cell: "edb_top_inst/LUT__9193" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9191" port: "O" } sink { cell: "edb_top_inst/LUT__9193" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9192" port: "O" } sink { cell: "edb_top_inst/LUT__9193" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9193" port: "O" } sink { cell: "edb_top_inst/LUT__9205" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9194" port: "O" } sink { cell: "edb_top_inst/LUT__9196" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9195" port: "O" } sink { cell: "edb_top_inst/LUT__9196" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9196" port: "O" } sink { cell: "edb_top_inst/LUT__9205" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9197" port: "O" } sink { cell: "edb_top_inst/LUT__9204" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9198" port: "O" } sink { cell: "edb_top_inst/LUT__9204" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9199" port: "O" } sink { cell: "edb_top_inst/LUT__9203" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9200" port: "O" } sink { cell: "edb_top_inst/LUT__9203" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9201" port: "O" } sink { cell: "edb_top_inst/LUT__9203" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9202" port: "O" } sink { cell: "edb_top_inst/LUT__9203" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9203" port: "O" } sink { cell: "edb_top_inst/LUT__9204" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9204" port: "O" } sink { cell: "edb_top_inst/LUT__9205" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9209" port: "O" } sink { cell: "edb_top_inst/LUT__9210" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9209" port: "O" } sink { cell: "edb_top_inst/LUT__9222" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9210" port: "O" } sink { cell: "edb_top_inst/LUT__9211" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9211" port: "O" } sink { cell: "edb_top_inst/LUT__9223" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9212" port: "O" } sink { cell: "edb_top_inst/LUT__9213" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9212" port: "O" } sink { cell: "edb_top_inst/LUT__9243" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9212" port: "O" } sink { cell: "edb_top_inst/LUT__9446" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9212" port: "O" } sink { cell: "edb_top_inst/LUT__9487" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9213" port: "O" } sink { cell: "edb_top_inst/LUT__9223" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9214" port: "O" } sink { cell: "edb_top_inst/LUT__9215" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9214" port: "O" } sink { cell: "edb_top_inst/LUT__9251" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9215" port: "O" } sink { cell: "edb_top_inst/LUT__9219" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9217" port: "O" } sink { cell: "edb_top_inst/LUT__9219" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9218" port: "O" } sink { cell: "edb_top_inst/LUT__9219" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9218" port: "O" } sink { cell: "edb_top_inst/LUT__9225" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9219" port: "O" } sink { cell: "edb_top_inst/LUT__9223" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9220" port: "O" } sink { cell: "edb_top_inst/LUT__9221" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9220" port: "O" } sink { cell: "edb_top_inst/LUT__9226" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9220" port: "O" } sink { cell: "edb_top_inst/LUT__9231" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9220" port: "O" } sink { cell: "edb_top_inst/LUT__9296" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9220" port: "O" } sink { cell: "edb_top_inst/LUT__9297" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9220" port: "O" } sink { cell: "edb_top_inst/LUT__9450" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9220" port: "O" } sink { cell: "edb_top_inst/LUT__9454" port: "I[0]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9220" port: "O" } sink { cell: "edb_top_inst/LUT__9475" port: "I[0]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9221" port: "O" } sink { cell: "edb_top_inst/LUT__9222" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9222" port: "O" } sink { cell: "edb_top_inst/LUT__9223" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9223" port: "O" } sink { cell: "edb_top_inst/LUT__9254" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9223" port: "O" } sink { cell: "edb_top_inst/LUT__9306" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9223" port: "O" } sink { cell: "edb_top_inst/LUT__9340" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9224" port: "O" } sink { cell: "edb_top_inst/LUT__9225" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9224" port: "O" } sink { cell: "edb_top_inst/LUT__9256" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9225" port: "O" } sink { cell: "edb_top_inst/LUT__9241" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9227" port: "O" } sink { cell: "edb_top_inst/LUT__9228" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9227" port: "O" } sink { cell: "edb_top_inst/LUT__9229" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9227" port: "O" } sink { cell: "edb_top_inst/LUT__9234" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9227" port: "O" } sink { cell: "edb_top_inst/LUT__9243" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9227" port: "O" } sink { cell: "edb_top_inst/LUT__9249" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9227" port: "O" } sink { cell: "edb_top_inst/LUT__9261" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9227" port: "O" } sink { cell: "edb_top_inst/LUT__9296" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9227" port: "O" } sink { cell: "edb_top_inst/LUT__9297" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9227" port: "O" } sink { cell: "edb_top_inst/LUT__9464" port: "I[3]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9227" port: "O" } sink { cell: "edb_top_inst/LUT__9469" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9227" port: "O" } sink { cell: "edb_top_inst/LUT__9473" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9227" port: "O" } sink { cell: "edb_top_inst/LUT__9478" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9227" port: "O" } sink { cell: "edb_top_inst/LUT__9482" port: "I[3]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9228" port: "O" } sink { cell: "edb_top_inst/LUT__9229" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9228" port: "O" } sink { cell: "edb_top_inst/LUT__9262" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9229" port: "O" } sink { cell: "edb_top_inst/LUT__9241" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9231" port: "O" } sink { cell: "edb_top_inst/LUT__9233" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9233" port: "O" } sink { cell: "edb_top_inst/LUT__9241" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9234" port: "O" } sink { cell: "edb_top_inst/LUT__9240" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9235" port: "O" } sink { cell: "edb_top_inst/LUT__9236" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9235" port: "O" } sink { cell: "edb_top_inst/LUT__9251" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9235" port: "O" } sink { cell: "edb_top_inst/LUT__9302" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9237" port: "O" } sink { cell: "edb_top_inst/LUT__9239" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9237" port: "O" } sink { cell: "edb_top_inst/LUT__9257" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9237" port: "O" } sink { cell: "edb_top_inst/LUT__9299" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9238" port: "O" } sink { cell: "edb_top_inst/LUT__9239" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9238" port: "O" } sink { cell: "edb_top_inst/LUT__9300" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9238" port: "O" } sink { cell: "edb_top_inst/LUT__9448" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9239" port: "O" } sink { cell: "edb_top_inst/LUT__9240" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9240" port: "O" } sink { cell: "edb_top_inst/LUT__9241" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9242" port: "O" } sink { cell: "edb_top_inst/LUT__9243" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9242" port: "O" } sink { cell: "edb_top_inst/LUT__9244" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9243" port: "O" } sink { cell: "edb_top_inst/LUT__9244" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9243" port: "O" } sink { cell: "edb_top_inst/LUT__9257" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9244" port: "O" } sink { cell: "edb_top_inst/LUT__9253" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9246" port: "O" } sink { cell: "edb_top_inst/LUT__9248" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9246" port: "O" } sink { cell: "edb_top_inst/LUT__9258" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9247" port: "O" } sink { cell: "edb_top_inst/LUT__9248" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9247" port: "O" } sink { cell: "edb_top_inst/LUT__9259" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9248" port: "O" } sink { cell: "edb_top_inst/LUT__9253" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9249" port: "O" } sink { cell: "edb_top_inst/LUT__9250" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9249" port: "O" } sink { cell: "edb_top_inst/LUT__9260" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9250" port: "O" } sink { cell: "edb_top_inst/LUT__9253" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9252" port: "O" } sink { cell: "edb_top_inst/LUT__9253" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9253" port: "O" } sink { cell: "edb_top_inst/LUT__9254" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9254" port: "O" } sink { cell: "edb_top_inst/LUT__9294" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9254" port: "O" } sink { cell: "edb_top_inst/LUT__9339" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9254" port: "O" } sink { cell: "edb_top_inst/LUT__9347" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9254" port: "O" } sink { cell: "edb_top_inst/LUT__9354" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9255" port: "O" } sink { cell: "edb_top_inst/LUT__9256" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9256" port: "O" } sink { cell: "edb_top_inst/LUT__9264" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9257" port: "O" } sink { cell: "edb_top_inst/LUT__9259" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9258" port: "O" } sink { cell: "edb_top_inst/LUT__9259" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9259" port: "O" } sink { cell: "edb_top_inst/LUT__9264" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9260" port: "O" } sink { cell: "edb_top_inst/LUT__9263" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9261" port: "O" } sink { cell: "edb_top_inst/LUT__9262" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9262" port: "O" } sink { cell: "edb_top_inst/LUT__9263" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9263" port: "O" } sink { cell: "edb_top_inst/LUT__9264" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9264" port: "O" } sink { cell: "edb_top_inst/LUT__9294" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9264" port: "O" } sink { cell: "edb_top_inst/LUT__9339" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9264" port: "O" } sink { cell: "edb_top_inst/LUT__9347" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9264" port: "O" } sink { cell: "edb_top_inst/LUT__9354" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9265" port: "O" } sink { cell: "edb_top_inst/LUT__9266" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9265" port: "O" } sink { cell: "edb_top_inst/LUT__9310" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9266" port: "O" } sink { cell: "edb_top_inst/LUT__9272" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9267" port: "O" } sink { cell: "edb_top_inst/LUT__9269" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9267" port: "O" } sink { cell: "edb_top_inst/LUT__9316" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9268" port: "O" } sink { cell: "edb_top_inst/LUT__9269" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9269" port: "O" } sink { cell: "edb_top_inst/LUT__9272" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9269" port: "O" } sink { cell: "edb_top_inst/LUT__9309" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9269" port: "O" } sink { cell: "edb_top_inst/LUT__9314" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9270" port: "O" } sink { cell: "edb_top_inst/LUT__9271" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9271" port: "O" } sink { cell: "edb_top_inst/LUT__9272" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9271" port: "O" } sink { cell: "edb_top_inst/LUT__9322" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9272" port: "O" } sink { cell: "edb_top_inst/LUT__9293" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9272" port: "O" } sink { cell: "edb_top_inst/LUT__9325" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9272" port: "O" } sink { cell: "edb_top_inst/LUT__9353" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9272" port: "O" } sink { cell: "edb_top_inst/LUT__9357" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9273" port: "O" } sink { cell: "edb_top_inst/LUT__9275" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9273" port: "O" } sink { cell: "edb_top_inst/LUT__9279" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9273" port: "O" } sink { cell: "edb_top_inst/LUT__9286" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9274" port: "O" } sink { cell: "edb_top_inst/LUT__9275" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9274" port: "O" } sink { cell: "edb_top_inst/LUT__9286" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9275" port: "O" } sink { cell: "edb_top_inst/LUT__9277" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9275" port: "O" } sink { cell: "edb_top_inst/LUT__9280" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9276" port: "O" } sink { cell: "edb_top_inst/LUT__9277" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9277" port: "O" } sink { cell: "edb_top_inst/LUT__9292" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9278" port: "O" } sink { cell: "edb_top_inst/LUT__9279" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9279" port: "O" } sink { cell: "edb_top_inst/LUT__9292" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9280" port: "O" } sink { cell: "edb_top_inst/LUT__9292" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9281" port: "O" } sink { cell: "edb_top_inst/LUT__9283" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9282" port: "O" } sink { cell: "edb_top_inst/LUT__9283" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9283" port: "O" } sink { cell: "edb_top_inst/LUT__9291" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9284" port: "O" } sink { cell: "edb_top_inst/LUT__9286" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9285" port: "O" } sink { cell: "edb_top_inst/LUT__9286" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9286" port: "O" } sink { cell: "edb_top_inst/LUT__9291" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9287" port: "O" } sink { cell: "edb_top_inst/LUT__9291" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9288" port: "O" } sink { cell: "edb_top_inst/LUT__9290" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9289" port: "O" } sink { cell: "edb_top_inst/LUT__9290" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9290" port: "O" } sink { cell: "edb_top_inst/LUT__9291" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9291" port: "O" } sink { cell: "edb_top_inst/LUT__9292" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9292" port: "O" } sink { cell: "edb_top_inst/LUT__9293" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9292" port: "O" } sink { cell: "edb_top_inst/LUT__9343" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9292" port: "O" } sink { cell: "edb_top_inst/LUT__9348" port: "I[0]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9292" port: "O" } sink { cell: "edb_top_inst/LUT__9350" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9292" port: "O" } sink { cell: "edb_top_inst/LUT__9353" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9292" port: "O" } sink { cell: "edb_top_inst/LUT__9356" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9293" port: "O" } sink { cell: "edb_top_inst/LUT__9294" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9293" port: "O" } sink { cell: "edb_top_inst/LUT__9339" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9293" port: "O" } sink { cell: "edb_top_inst/LUT__9347" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9295" port: "O" } sink { cell: "edb_top_inst/LUT__9305" port: "I[0]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9295" port: "O" } sink { cell: "edb_top_inst/LUT__9306" port: "I[0]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9295" port: "O" } sink { cell: "edb_top_inst/LUT__9329" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9295" port: "O" } sink { cell: "edb_top_inst/LUT__9341" port: "I[1]" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9295" port: "O" } sink { cell: "edb_top_inst/LUT__9343" port: "I[1]" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9295" port: "O" } sink { cell: "edb_top_inst/LUT__9348" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9295" port: "O" } sink { cell: "edb_top_inst/LUT__9350" port: "I[0]" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9295" port: "O" } sink { cell: "edb_top_inst/LUT__9356" port: "I[0]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9295" port: "O" } sink { cell: "edb_top_inst/LUT__9427" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9296" port: "O" } sink { cell: "edb_top_inst/LUT__9304" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9297" port: "O" } sink { cell: "edb_top_inst/LUT__9304" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9298" port: "O" } sink { cell: "edb_top_inst/LUT__9299" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9299" port: "O" } sink { cell: "edb_top_inst/LUT__9303" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9300" port: "O" } sink { cell: "edb_top_inst/LUT__9303" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9301" port: "O" } sink { cell: "edb_top_inst/LUT__9302" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9302" port: "O" } sink { cell: "edb_top_inst/LUT__9303" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9303" port: "O" } sink { cell: "edb_top_inst/LUT__9304" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9304" port: "O" } sink { cell: "edb_top_inst/LUT__9306" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9304" port: "O" } sink { cell: "edb_top_inst/LUT__9340" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9305" port: "O" } sink { cell: "edb_top_inst/LUT__9306" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9305" port: "O" } sink { cell: "edb_top_inst/LUT__9355" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9306" port: "O" } sink { cell: "edb_top_inst/LUT__9307" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9306" port: "O" } sink { cell: "edb_top_inst/LUT__9348" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9308" port: "O" } sink { cell: "edb_top_inst/LUT__9309" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9309" port: "O" } sink { cell: "edb_top_inst/LUT__9323" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9310" port: "O" } sink { cell: "edb_top_inst/LUT__9314" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9311" port: "O" } sink { cell: "edb_top_inst/LUT__9314" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9312" port: "O" } sink { cell: "edb_top_inst/LUT__9313" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9313" port: "O" } sink { cell: "edb_top_inst/LUT__9314" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9314" port: "O" } sink { cell: "edb_top_inst/LUT__9323" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9315" port: "O" } sink { cell: "edb_top_inst/LUT__9316" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9316" port: "O" } sink { cell: "edb_top_inst/LUT__9323" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9317" port: "O" } sink { cell: "edb_top_inst/LUT__9319" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9318" port: "O" } sink { cell: "edb_top_inst/LUT__9319" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9319" port: "O" } sink { cell: "edb_top_inst/LUT__9322" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9320" port: "O" } sink { cell: "edb_top_inst/LUT__9322" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9321" port: "O" } sink { cell: "edb_top_inst/LUT__9322" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9322" port: "O" } sink { cell: "edb_top_inst/LUT__9323" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9323" port: "O" } sink { cell: "edb_top_inst/LUT__9326" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9323" port: "O" } sink { cell: "edb_top_inst/LUT__9332" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9323" port: "O" } sink { cell: "edb_top_inst/LUT__9358" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9323" port: "O" } sink { cell: "edb_top_inst/LUT__9360" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9324" port: "O" } sink { cell: "edb_top_inst/LUT__9325" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9324" port: "O" } sink { cell: "edb_top_inst/LUT__9357" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9325" port: "O" } sink { cell: "edb_top_inst/LUT__9326" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9326" port: "O" } sink { cell: "edb_top_inst/LUT__9327" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9328" port: "O" } sink { cell: "edb_top_inst/LUT__9329" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9328" port: "O" } sink { cell: "edb_top_inst/LUT__9351" port: "I[3]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9329" port: "O" } sink { cell: "edb_top_inst/LUT__9332" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9329" port: "O" } sink { cell: "edb_top_inst/LUT__9359" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9330" port: "O" } sink { cell: "edb_top_inst/LUT__9331" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9330" port: "O" } sink { cell: "edb_top_inst/LUT__9357" port: "I[2]" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9330" port: "O" } sink { cell: "edb_top_inst/LUT__9431" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9331" port: "O" } sink { cell: "edb_top_inst/LUT__9332" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9331" port: "O" } sink { cell: "edb_top_inst/LUT__9360" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9340" port: "O" } sink { cell: "edb_top_inst/LUT__9341" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9340" port: "O" } sink { cell: "edb_top_inst/LUT__9356" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9343" port: "O" } sink { cell: "edb_top_inst/LUT__9344" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9350" port: "O" } sink { cell: "edb_top_inst/LUT__9351" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9353" port: "O" } sink { cell: "edb_top_inst/LUT__9354" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9355" port: "O" } sink { cell: "edb_top_inst/LUT__9356" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9357" port: "O" } sink { cell: "edb_top_inst/LUT__9358" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9358" port: "O" } sink { cell: "edb_top_inst/LUT__9359" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9434" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RCLKE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9434" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RCLKE" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9434" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RCLKE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9434" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RCLKE" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9434" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RCLKE" } delay_max: 1335 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9434" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RCLKE" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9434" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RCLKE" } delay_max: 1549 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9434" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RCLKE" } delay_max: 1549 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9434" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RCLKE" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9434" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RCLKE" } delay_max: 1339 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9434" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RCLKE" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9434" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RCLKE" } delay_max: 1335 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9434" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RCLKE" } delay_max: 1369 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9434" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RCLKE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9434" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RCLKE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9434" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RCLKE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9434" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RCLKE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9434" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RCLKE" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9434" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "RCLKE" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9435" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[10]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9435" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[10]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9435" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[10]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9435" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[10]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9435" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[10]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9435" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[10]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9435" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[10]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9435" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[10]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9435" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[10]" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9435" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[10]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9435" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[10]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9435" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[10]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9435" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[10]" } delay_max: 1818 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9435" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[10]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9435" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[10]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9435" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[10]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9435" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[10]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9435" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[10]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9435" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "RADDR[10]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9436" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[11]" } delay_max: 1509 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9436" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[11]" } delay_max: 1509 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9436" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[11]" } delay_max: 1335 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9436" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[11]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9436" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[11]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9436" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[11]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9436" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[11]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9436" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[11]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9436" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[11]" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9436" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[11]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9436" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[11]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9436" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[11]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9436" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[11]" } delay_max: 2059 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9436" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[11]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9436" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[11]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9436" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[11]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9436" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[11]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9436" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[11]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9436" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "RADDR[11]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9437" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[0]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9437" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[0]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9437" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9437" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9437" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9437" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9437" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[0]" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9437" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9437" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[0]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9437" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9437" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9437" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9437" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[0]" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9437" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9437" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9437" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[0]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9437" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9437" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9437" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "RADDR[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9438" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[1]" } delay_max: 2429 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9438" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[1]" } delay_max: 1952 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9438" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[1]" } delay_max: 1941 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9438" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[1]" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9438" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[1]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9438" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9438" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9438" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9438" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[1]" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9438" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9438" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[1]" } delay_max: 1424 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9438" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[1]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9438" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[1]" } delay_max: 2665 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9438" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[1]" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9438" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[1]" } delay_max: 1981 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9438" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[1]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9438" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[1]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9438" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9438" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "RADDR[1]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9439" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[2]" } delay_max: 1957 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9439" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[2]" } delay_max: 1475 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9439" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[2]" } delay_max: 1543 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9439" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[2]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9439" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[2]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9439" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[2]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9439" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9439" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9439" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[2]" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9439" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9439" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[2]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9439" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[2]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9439" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[2]" } delay_max: 2267 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9439" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[2]" } delay_max: 1750 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9439" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[2]" } delay_max: 1509 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9439" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[2]" } delay_max: 1335 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9439" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[2]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9439" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[2]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9439" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "RADDR[2]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9440" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[3]" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9440" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[3]" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9440" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[3]" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9440" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[3]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9440" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[3]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9440" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9440" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[3]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9440" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[3]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9440" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[3]" } delay_max: 1951 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9440" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9440" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[3]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9440" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[3]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9440" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[3]" } delay_max: 2255 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9440" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[3]" } delay_max: 1523 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9440" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[3]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9440" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[3]" } delay_max: 1809 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9440" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[3]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9440" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9440" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "RADDR[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9441" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[4]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9441" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[4]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9441" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[4]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9441" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[4]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9441" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[4]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9441" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[4]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9441" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[4]" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9441" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[4]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9441" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[4]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9441" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[4]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9441" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[4]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9441" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[4]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9441" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[4]" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9441" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[4]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9441" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[4]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9441" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[4]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9441" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[4]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9441" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[4]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9441" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "RADDR[4]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9442" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[5]" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9442" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[5]" } delay_max: 2188 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9442" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[5]" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9442" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[5]" } delay_max: 1980 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9442" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[5]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9442" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[5]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9442" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[5]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9442" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[5]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9442" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[5]" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9442" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[5]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9442" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[5]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9442" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[5]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9442" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[5]" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9442" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[5]" } delay_max: 1973 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9442" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[5]" } delay_max: 1732 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9442" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[5]" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9442" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[5]" } delay_max: 1237 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9442" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[5]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9442" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "RADDR[5]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9443" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[6]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9443" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[6]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9443" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[6]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9443" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[6]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9443" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[6]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9443" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[6]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9443" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[6]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9443" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[6]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9443" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[6]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9443" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[6]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9443" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[6]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9443" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[6]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9443" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[6]" } delay_max: 1852 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9443" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[6]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9443" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[6]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9443" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[6]" } delay_max: 1339 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9443" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[6]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9443" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[6]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9443" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "RADDR[6]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9444" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[7]" } delay_max: 1509 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9444" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[7]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9444" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[7]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9444" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[7]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9444" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[7]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9444" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[7]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9444" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[7]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9444" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[7]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9444" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[7]" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9444" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[7]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9444" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[7]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9444" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[7]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9444" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[7]" } delay_max: 1818 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9444" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[7]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9444" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[7]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9444" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[7]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9444" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[7]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9444" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[7]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9444" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1" port: "RADDR[7]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9447" port: "O" } sink { cell: "edb_top_inst/LUT__9448" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9447" port: "O" } sink { cell: "edb_top_inst/LUT__9456" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9447" port: "O" } sink { cell: "edb_top_inst/LUT__9466" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9447" port: "O" } sink { cell: "edb_top_inst/LUT__9487" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9451" port: "O" } sink { cell: "edb_top_inst/LUT__9452" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9455" port: "O" } sink { cell: "edb_top_inst/LUT__9456" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9456" port: "O" } sink { cell: "edb_top_inst/LUT__9457" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9456" port: "O" } sink { cell: "edb_top_inst/LUT__9478" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9460" port: "O" } sink { cell: "edb_top_inst/LUT__9464" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9460" port: "O" } sink { cell: "edb_top_inst/LUT__9483" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9461" port: "O" } sink { cell: "edb_top_inst/LUT__9463" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9462" port: "O" } sink { cell: "edb_top_inst/LUT__9463" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9462" port: "O" } sink { cell: "edb_top_inst/LUT__9468" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9463" port: "O" } sink { cell: "edb_top_inst/LUT__9464" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9463" port: "O" } sink { cell: "edb_top_inst/LUT__9482" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9466" port: "O" } sink { cell: "edb_top_inst/LUT__9469" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9467" port: "O" } sink { cell: "edb_top_inst/LUT__9468" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9467" port: "O" } sink { cell: "edb_top_inst/LUT__9472" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9468" port: "O" } sink { cell: "edb_top_inst/LUT__9469" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9468" port: "O" } sink { cell: "edb_top_inst/LUT__9488" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9471" port: "O" } sink { cell: "edb_top_inst/LUT__9472" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9471" port: "O" } sink { cell: "edb_top_inst/LUT__9477" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9472" port: "O" } sink { cell: "edb_top_inst/LUT__9473" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9476" port: "O" } sink { cell: "edb_top_inst/LUT__9477" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9476" port: "O" } sink { cell: "edb_top_inst/LUT__9481" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9477" port: "O" } sink { cell: "edb_top_inst/LUT__9478" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9480" port: "O" } sink { cell: "edb_top_inst/LUT__9481" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9481" port: "O" } sink { cell: "edb_top_inst/LUT__9482" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9482" port: "O" } sink { cell: "edb_top_inst/LUT__9483" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9485" port: "O" } sink { cell: "edb_top_inst/LUT__9489" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9486" port: "O" } sink { cell: "edb_top_inst/LUT__9488" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9487" port: "O" } sink { cell: "edb_top_inst/LUT__9488" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9488" port: "O" } sink { cell: "edb_top_inst/LUT__9489" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9512" port: "O" } sink { cell: "edb_top_inst/LUT__9516" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9513" port: "O" } sink { cell: "edb_top_inst/LUT__9516" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9514" port: "O" } sink { cell: "edb_top_inst/LUT__9516" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9515" port: "O" } sink { cell: "edb_top_inst/LUT__9516" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9518" port: "O" } sink { cell: "edb_top_inst/LUT__9520" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9518" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i3" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9519" port: "O" } sink { cell: "edb_top_inst/LUT__9520" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9519" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i4" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9520" port: "O" } sink { cell: "edb_top_inst/LUT__9525" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9521" port: "O" } sink { cell: "edb_top_inst/LUT__9522" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9521" port: "O" } sink { cell: "edb_top_inst/LUT__9524" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9522" port: "O" } sink { cell: "edb_top_inst/LUT__9525" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9523" port: "O" } sink { cell: "edb_top_inst/LUT__9524" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9523" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i1" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9524" port: "O" } sink { cell: "edb_top_inst/LUT__9525" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9525" port: "O" } sink { cell: "edb_top_inst/LUT__9529" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9525" port: "O" } sink { cell: "edb_top_inst/LUT__9531" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9525" port: "O" } sink { cell: "edb_top_inst/LUT__9540" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9525" port: "O" } sink { cell: "edb_top_inst/LUT__9545" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9525" port: "O" } sink { cell: "edb_top_inst/LUT__9573" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9525" port: "O" } sink { cell: "edb_top_inst/LUT__9575" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9525" port: "O" } sink { cell: "edb_top_inst/LUT__9983" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9526" port: "O" } sink { cell: "edb_top_inst/LUT__9529" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9526" port: "O" } sink { cell: "edb_top_inst/LUT__9537" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9527" port: "O" } sink { cell: "edb_top_inst/LUT__9528" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9527" port: "O" } sink { cell: "edb_top_inst/LUT__9531" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9528" port: "O" } sink { cell: "edb_top_inst/LUT__9529" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9528" port: "O" } sink { cell: "edb_top_inst/LUT__9994" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9530" port: "O" } sink { cell: "edb_top_inst/LUT__9531" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9534" port: "O" } sink { cell: "edb_top_inst/LUT__9535" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9535" port: "O" } sink { cell: "edb_top_inst/LUT__9536" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9535" port: "O" } sink { cell: "edb_top_inst/LUT__9539" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9536" port: "O" } sink { cell: "edb_top_inst/LUT__9540" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9538" port: "O" } sink { cell: "edb_top_inst/LUT__9539" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9538" port: "O" } sink { cell: "edb_top_inst/LUT__9979" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9538" port: "O" } sink { cell: "edb_top_inst/LUT__9980" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9539" port: "O" } sink { cell: "edb_top_inst/LUT__9540" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9540" port: "O" } sink { cell: "edb_top_inst/LUT__9542" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9542" port: "O" } sink { cell: "edb_top_inst/LUT__9543" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9542" port: "O" } sink { cell: "edb_top_inst/LUT__10207" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9542" port: "O" } sink { cell: "edb_top_inst/LUT__10232" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9544" port: "O" } sink { cell: "edb_top_inst/LUT__9545" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9544" port: "O" } sink { cell: "edb_top_inst/LUT__9550" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9544" port: "O" } sink { cell: "edb_top_inst/LUT__9987" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9544" port: "O" } sink { cell: "edb_top_inst/LUT__9994" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9546" port: "O" } sink { cell: "edb_top_inst/LUT__9547" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9546" port: "O" } sink { cell: "edb_top_inst/LUT__9553" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9549" port: "O" } sink { cell: "edb_top_inst/LUT__9550" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9549" port: "O" } sink { cell: "edb_top_inst/LUT__9988" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9552" port: "O" } sink { cell: "edb_top_inst/LUT__9553" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9554" port: "O" } sink { cell: "edb_top_inst/LUT__9558" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9554" port: "O" } sink { cell: "edb_top_inst/LUT__9559" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9554" port: "O" } sink { cell: "edb_top_inst/LUT__9562" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9554" port: "O" } sink { cell: "edb_top_inst/LUT__9566" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9554" port: "O" } sink { cell: "edb_top_inst/LUT__9674" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9555" port: "O" } sink { cell: "edb_top_inst/LUT__9558" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9555" port: "O" } sink { cell: "edb_top_inst/LUT__9559" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9555" port: "O" } sink { cell: "edb_top_inst/LUT__9562" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9555" port: "O" } sink { cell: "edb_top_inst/LUT__9566" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9555" port: "O" } sink { cell: "edb_top_inst/LUT__9674" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9556" port: "O" } sink { cell: "edb_top_inst/LUT__9558" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9557" port: "O" } sink { cell: "edb_top_inst/LUT__9558" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9557" port: "O" } sink { cell: "edb_top_inst/LUT__9559" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9557" port: "O" } sink { cell: "edb_top_inst/LUT__9562" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9563" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9564" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9678" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9680" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9685" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9686" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9691" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9692" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9699" port: "I[3]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9700" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9704" port: "I[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9705" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9709" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9710" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9718" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9724" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9725" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9728" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9738" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9751" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9778" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9779" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9782" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9783" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9795" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9804" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9806" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9807" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9814" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9820" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9821" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9825" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9826" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9830" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9831" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9838" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9848" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9858" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9863" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9870" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9871" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9875" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9876" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9880" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9881" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9894" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9895" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9911" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9912" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9915" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9916" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9923" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9924" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9947" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9948" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9959" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9960" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9963" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9964" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9967" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9558" port: "O" } sink { cell: "edb_top_inst/LUT__9968" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9559" port: "O" } sink { cell: "edb_top_inst/LUT__9560" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9559" port: "O" } sink { cell: "edb_top_inst/LUT__9690" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9559" port: "O" } sink { cell: "edb_top_inst/LUT__9735" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9559" port: "O" } sink { cell: "edb_top_inst/LUT__9753" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9559" port: "O" } sink { cell: "edb_top_inst/LUT__9977" port: "I[3]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9564" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9680" port: "I[2]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9686" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9700" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9705" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9710" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9725" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9779" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9783" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9807" port: "I[2]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9821" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9826" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9831" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9871" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9876" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9881" port: "I[2]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9895" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9912" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9916" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9924" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9948" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9960" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9964" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9560" port: "O" } sink { cell: "edb_top_inst/LUT__9968" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9561" port: "O" } sink { cell: "edb_top_inst/LUT__9562" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9561" port: "O" } sink { cell: "edb_top_inst/LUT__9734" port: "I[2]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9561" port: "O" } sink { cell: "edb_top_inst/LUT__9737" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9561" port: "O" } sink { cell: "edb_top_inst/LUT__9748" port: "I[2]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9561" port: "O" } sink { cell: "edb_top_inst/LUT__9750" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9561" port: "O" } sink { cell: "edb_top_inst/LUT__9792" port: "I[2]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9561" port: "O" } sink { cell: "edb_top_inst/LUT__9794" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9561" port: "O" } sink { cell: "edb_top_inst/LUT__9801" port: "I[2]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9561" port: "O" } sink { cell: "edb_top_inst/LUT__9803" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9561" port: "O" } sink { cell: "edb_top_inst/LUT__9811" port: "I[2]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9561" port: "O" } sink { cell: "edb_top_inst/LUT__9813" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9561" port: "O" } sink { cell: "edb_top_inst/LUT__9835" port: "I[2]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9561" port: "O" } sink { cell: "edb_top_inst/LUT__9837" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9561" port: "O" } sink { cell: "edb_top_inst/LUT__9845" port: "I[2]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9561" port: "O" } sink { cell: "edb_top_inst/LUT__9847" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9561" port: "O" } sink { cell: "edb_top_inst/LUT__9855" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9561" port: "O" } sink { cell: "edb_top_inst/LUT__9857" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9561" port: "O" } sink { cell: "edb_top_inst/LUT__9860" port: "I[2]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9561" port: "O" } sink { cell: "edb_top_inst/LUT__9862" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9563" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9691" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9692" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9728" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9765" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9774" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9778" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9785" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9809" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9823" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9828" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9833" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9873" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9878" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9883" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9897" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9911" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9915" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9923" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9931" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9935" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9939" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9943" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9947" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9951" port: "I[3]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9955" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9959" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9963" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9562" port: "O" } sink { cell: "edb_top_inst/LUT__9967" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9563" port: "O" } sink { cell: "edb_top_inst/LUT__9564" port: "I[3]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9564" port: "O" } sink { cell: "edb_top_inst/LUT__9571" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9565" port: "O" } sink { cell: "edb_top_inst/LUT__9566" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9565" port: "O" } sink { cell: "edb_top_inst/LUT__9674" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9565" port: "O" } sink { cell: "edb_top_inst/LUT__9718" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9566" port: "O" } sink { cell: "edb_top_inst/LUT__9567" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9566" port: "O" } sink { cell: "edb_top_inst/LUT__9570" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9566" port: "O" } sink { cell: "edb_top_inst/LUT__9715" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9566" port: "O" } sink { cell: "edb_top_inst/LUT__9754" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9566" port: "O" } sink { cell: "edb_top_inst/LUT__9759" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9568" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9669" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9714" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9736" port: "I[3]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9749" port: "I[3]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9756" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9768" port: "I[0]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9776" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9780" port: "I[0]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9784" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9793" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9802" port: "I[3]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9808" port: "I[3]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9812" port: "I[3]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9822" port: "I[3]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9827" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9832" port: "I[3]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9836" port: "I[3]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9846" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9856" port: "I[3]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9861" port: "I[3]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9872" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9877" port: "I[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9882" port: "I[1]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9896" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9899" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9903" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9913" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9917" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9925" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9933" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9937" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9941" port: "I[0]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9945" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9949" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9953" port: "I[0]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9957" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9961" port: "I[0]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9965" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9567" port: "O" } sink { cell: "edb_top_inst/LUT__9969" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9568" port: "O" } sink { cell: "edb_top_inst/LUT__9571" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9569" port: "O" } sink { cell: "edb_top_inst/LUT__9571" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9571" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9670" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9719" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9736" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9741" port: "I[0]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9745" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9749" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9784" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9789" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9793" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9798" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9802" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9808" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9812" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9817" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9822" port: "I[0]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9827" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9832" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9836" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9842" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9846" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9852" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9856" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9861" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9867" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9872" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9877" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9882" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9888" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9891" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9570" port: "O" } sink { cell: "edb_top_inst/LUT__9896" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9571" port: "O" } sink { cell: "edb_top_inst/LUT__9574" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9572" port: "O" } sink { cell: "edb_top_inst/LUT__9573" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9572" port: "O" } sink { cell: "edb_top_inst/LUT__9669" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9572" port: "O" } sink { cell: "edb_top_inst/LUT__9670" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9575" port: "O" } sink { cell: "edb_top_inst/LUT__9576" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9578" port: "O" } sink { cell: "edb_top_inst/LUT__9579" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9581" port: "O" } sink { cell: "edb_top_inst/LUT__9582" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9581" port: "O" } sink { cell: "edb_top_inst/LUT__9583" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9581" port: "O" } sink { cell: "edb_top_inst/LUT__9584" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i16" port: "O" } sink { cell: "edb_top_inst/LUT__9602" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i17" port: "O" } sink { cell: "edb_top_inst/LUT__9604" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_685/i1" port: "O" } sink { cell: "edb_top_inst/LUT__9604" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i18" port: "O" } sink { cell: "edb_top_inst/LUT__9606" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_685/i2" port: "O" } sink { cell: "edb_top_inst/LUT__9606" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_685/i3" port: "O" } sink { cell: "edb_top_inst/LUT__9608" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i19" port: "O" } sink { cell: "edb_top_inst/LUT__9608" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_685/i4" port: "O" } sink { cell: "edb_top_inst/LUT__9610" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i20" port: "O" } sink { cell: "edb_top_inst/LUT__9610" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_685/i5" port: "O" } sink { cell: "edb_top_inst/LUT__9612" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i21" port: "O" } sink { cell: "edb_top_inst/LUT__9612" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_685/i6" port: "O" } sink { cell: "edb_top_inst/LUT__9614" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i22" port: "O" } sink { cell: "edb_top_inst/LUT__9614" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_685/i7" port: "O" } sink { cell: "edb_top_inst/LUT__9616" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i23" port: "O" } sink { cell: "edb_top_inst/LUT__9616" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_685/i8" port: "O" } sink { cell: "edb_top_inst/LUT__9618" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i24" port: "O" } sink { cell: "edb_top_inst/LUT__9618" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_685/i9" port: "O" } sink { cell: "edb_top_inst/LUT__9620" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i25" port: "O" } sink { cell: "edb_top_inst/LUT__9620" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9669" port: "O" } sink { cell: "edb_top_inst/LUT__9671" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9669" port: "O" } sink { cell: "edb_top_inst/LUT__9682" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9669" port: "O" } sink { cell: "edb_top_inst/LUT__9684" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9669" port: "O" } sink { cell: "edb_top_inst/LUT__9688" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9669" port: "O" } sink { cell: "edb_top_inst/LUT__9696" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9669" port: "O" } sink { cell: "edb_top_inst/LUT__9698" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9669" port: "O" } sink { cell: "edb_top_inst/LUT__9701" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9669" port: "O" } sink { cell: "edb_top_inst/LUT__9703" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9669" port: "O" } sink { cell: "edb_top_inst/LUT__9706" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9669" port: "O" } sink { cell: "edb_top_inst/LUT__9708" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9669" port: "O" } sink { cell: "edb_top_inst/LUT__9711" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9669" port: "O" } sink { cell: "edb_top_inst/LUT__9723" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9669" port: "O" } sink { cell: "edb_top_inst/LUT__9726" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9669" port: "O" } sink { cell: "edb_top_inst/LUT__9732" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9671" port: "O" } sink { cell: "edb_top_inst/LUT__9682" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9672" port: "O" } sink { cell: "edb_top_inst/LUT__9675" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9673" port: "O" } sink { cell: "edb_top_inst/LUT__9674" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9674" port: "O" } sink { cell: "edb_top_inst/LUT__9675" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9674" port: "O" } sink { cell: "edb_top_inst/LUT__9756" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9674" port: "O" } sink { cell: "edb_top_inst/LUT__9770" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9674" port: "O" } sink { cell: "edb_top_inst/LUT__9771" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9674" port: "O" } sink { cell: "edb_top_inst/LUT__9787" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9674" port: "O" } sink { cell: "edb_top_inst/LUT__9840" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9674" port: "O" } sink { cell: "edb_top_inst/LUT__9850" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9674" port: "O" } sink { cell: "edb_top_inst/LUT__9865" port: "I[3]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9674" port: "O" } sink { cell: "edb_top_inst/LUT__9899" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9674" port: "O" } sink { cell: "edb_top_inst/LUT__9903" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9674" port: "O" } sink { cell: "edb_top_inst/LUT__9919" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9674" port: "O" } sink { cell: "edb_top_inst/LUT__9920" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9674" port: "O" } sink { cell: "edb_top_inst/LUT__9927" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9674" port: "O" } sink { cell: "edb_top_inst/LUT__9928" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9674" port: "O" } sink { cell: "edb_top_inst/LUT__9971" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9674" port: "O" } sink { cell: "edb_top_inst/LUT__9972" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9674" port: "O" } sink { cell: "LUT__15566" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9675" port: "O" } sink { cell: "edb_top_inst/LUT__9678" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9675" port: "O" } sink { cell: "edb_top_inst/LUT__9685" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9675" port: "O" } sink { cell: "edb_top_inst/LUT__9699" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9675" port: "O" } sink { cell: "edb_top_inst/LUT__9704" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9675" port: "O" } sink { cell: "edb_top_inst/LUT__9709" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9675" port: "O" } sink { cell: "edb_top_inst/LUT__9724" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9678" port: "O" } sink { cell: "edb_top_inst/LUT__9680" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9680" port: "O" } sink { cell: "edb_top_inst/LUT__9682" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9681" port: "O" } sink { cell: "edb_top_inst/LUT__9682" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9681" port: "O" } sink { cell: "edb_top_inst/LUT__10234" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9684" port: "O" } sink { cell: "edb_top_inst/LUT__9688" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9685" port: "O" } sink { cell: "edb_top_inst/LUT__9686" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9686" port: "O" } sink { cell: "edb_top_inst/LUT__9688" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9687" port: "O" } sink { cell: "edb_top_inst/LUT__9688" port: "I[1]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9687" port: "O" } sink { cell: "edb_top_inst/LUT__10242" port: "I[1]" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9687" port: "O" } sink { cell: "edb_top_inst/LUT__10243" port: "I[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9687" port: "O" } sink { cell: "edb_top_inst/LUT__10244" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9687" port: "O" } sink { cell: "edb_top_inst/LUT__10245" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9687" port: "O" } sink { cell: "edb_top_inst/LUT__10246" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9687" port: "O" } sink { cell: "edb_top_inst/LUT__10247" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9687" port: "O" } sink { cell: "edb_top_inst/LUT__10248" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9687" port: "O" } sink { cell: "edb_top_inst/LUT__10249" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9687" port: "O" } sink { cell: "edb_top_inst/LUT__10250" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9687" port: "O" } sink { cell: "edb_top_inst/LUT__10251" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9687" port: "O" } sink { cell: "edb_top_inst/LUT__10252" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9690" port: "O" } sink { cell: "edb_top_inst/LUT__9691" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9690" port: "O" } sink { cell: "edb_top_inst/LUT__9693" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9690" port: "O" } sink { cell: "edb_top_inst/LUT__9728" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9690" port: "O" } sink { cell: "edb_top_inst/LUT__9729" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9690" port: "O" } sink { cell: "edb_top_inst/LUT__9767" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9690" port: "O" } sink { cell: "edb_top_inst/LUT__9775" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9690" port: "O" } sink { cell: "edb_top_inst/LUT__9932" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9690" port: "O" } sink { cell: "edb_top_inst/LUT__9936" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9690" port: "O" } sink { cell: "edb_top_inst/LUT__9940" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9690" port: "O" } sink { cell: "edb_top_inst/LUT__9944" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9690" port: "O" } sink { cell: "edb_top_inst/LUT__9952" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9690" port: "O" } sink { cell: "edb_top_inst/LUT__9956" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9691" port: "O" } sink { cell: "edb_top_inst/LUT__9694" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9692" port: "O" } sink { cell: "edb_top_inst/LUT__9693" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9692" port: "O" } sink { cell: "edb_top_inst/LUT__9714" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9692" port: "O" } sink { cell: "edb_top_inst/LUT__9729" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9692" port: "O" } sink { cell: "edb_top_inst/LUT__9790" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9692" port: "O" } sink { cell: "edb_top_inst/LUT__9843" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9692" port: "O" } sink { cell: "edb_top_inst/LUT__9853" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9692" port: "O" } sink { cell: "edb_top_inst/LUT__9868" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9692" port: "O" } sink { cell: "edb_top_inst/LUT__9887" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9693" port: "O" } sink { cell: "edb_top_inst/LUT__9694" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9694" port: "O" } sink { cell: "edb_top_inst/LUT__9696" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9695" port: "O" } sink { cell: "edb_top_inst/LUT__9696" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9698" port: "O" } sink { cell: "edb_top_inst/LUT__9701" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9699" port: "O" } sink { cell: "edb_top_inst/LUT__9700" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9700" port: "O" } sink { cell: "edb_top_inst/LUT__9701" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9703" port: "O" } sink { cell: "edb_top_inst/LUT__9706" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9704" port: "O" } sink { cell: "edb_top_inst/LUT__9705" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9705" port: "O" } sink { cell: "edb_top_inst/LUT__9706" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9708" port: "O" } sink { cell: "edb_top_inst/LUT__9711" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9709" port: "O" } sink { cell: "edb_top_inst/LUT__9710" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9710" port: "O" } sink { cell: "edb_top_inst/LUT__9711" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9717" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9740" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9744" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9762" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9770" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9771" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9787" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9797" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9816" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9840" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9850" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9865" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9885" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9890" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9909" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9919" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9920" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9927" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9928" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9971" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9972" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9714" port: "O" } sink { cell: "edb_top_inst/LUT__9975" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9715" port: "O" } sink { cell: "edb_top_inst/LUT__9719" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9715" port: "O" } sink { cell: "edb_top_inst/LUT__9741" port: "I[3]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9715" port: "O" } sink { cell: "edb_top_inst/LUT__9745" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9715" port: "O" } sink { cell: "edb_top_inst/LUT__9761" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9715" port: "O" } sink { cell: "edb_top_inst/LUT__9798" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9715" port: "O" } sink { cell: "edb_top_inst/LUT__9817" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9715" port: "O" } sink { cell: "edb_top_inst/LUT__9891" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9715" port: "O" } sink { cell: "edb_top_inst/LUT__9908" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15566" port: "O" } sink { cell: "edb_top_inst/LUT__9717" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__15566" port: "O" } sink { cell: "edb_top_inst/LUT__9740" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__15566" port: "O" } sink { cell: "edb_top_inst/LUT__9744" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15566" port: "O" } sink { cell: "edb_top_inst/LUT__9797" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15566" port: "O" } sink { cell: "edb_top_inst/LUT__9816" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__15566" port: "O" } sink { cell: "edb_top_inst/LUT__9885" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15566" port: "O" } sink { cell: "edb_top_inst/LUT__9890" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9717" port: "O" } sink { cell: "edb_top_inst/LUT__9721" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9718" port: "O" } sink { cell: "edb_top_inst/LUT__9720" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9718" port: "O" } sink { cell: "edb_top_inst/LUT__9742" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9718" port: "O" } sink { cell: "edb_top_inst/LUT__9746" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9718" port: "O" } sink { cell: "edb_top_inst/LUT__9761" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9718" port: "O" } sink { cell: "edb_top_inst/LUT__9772" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9718" port: "O" } sink { cell: "edb_top_inst/LUT__9788" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9718" port: "O" } sink { cell: "edb_top_inst/LUT__9799" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9718" port: "O" } sink { cell: "edb_top_inst/LUT__9818" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9718" port: "O" } sink { cell: "edb_top_inst/LUT__9841" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9718" port: "O" } sink { cell: "edb_top_inst/LUT__9851" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9718" port: "O" } sink { cell: "edb_top_inst/LUT__9866" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9718" port: "O" } sink { cell: "edb_top_inst/LUT__9892" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9718" port: "O" } sink { cell: "edb_top_inst/LUT__9908" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9718" port: "O" } sink { cell: "edb_top_inst/LUT__9921" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9718" port: "O" } sink { cell: "edb_top_inst/LUT__9929" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9718" port: "O" } sink { cell: "edb_top_inst/LUT__9973" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9719" port: "O" } sink { cell: "edb_top_inst/LUT__9720" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9720" port: "O" } sink { cell: "edb_top_inst/LUT__9721" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9723" port: "O" } sink { cell: "edb_top_inst/LUT__9726" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9724" port: "O" } sink { cell: "edb_top_inst/LUT__9725" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9725" port: "O" } sink { cell: "edb_top_inst/LUT__9726" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9728" port: "O" } sink { cell: "edb_top_inst/LUT__9730" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9729" port: "O" } sink { cell: "edb_top_inst/LUT__9730" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9730" port: "O" } sink { cell: "edb_top_inst/LUT__9732" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9731" port: "O" } sink { cell: "edb_top_inst/LUT__9732" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9734" port: "O" } sink { cell: "edb_top_inst/LUT__9738" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9735" port: "O" } sink { cell: "edb_top_inst/LUT__9737" port: "I[2]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9735" port: "O" } sink { cell: "edb_top_inst/LUT__9750" port: "I[2]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9735" port: "O" } sink { cell: "edb_top_inst/LUT__9794" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9735" port: "O" } sink { cell: "edb_top_inst/LUT__9803" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9735" port: "O" } sink { cell: "edb_top_inst/LUT__9813" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9735" port: "O" } sink { cell: "edb_top_inst/LUT__9837" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9735" port: "O" } sink { cell: "edb_top_inst/LUT__9847" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9735" port: "O" } sink { cell: "edb_top_inst/LUT__9857" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9735" port: "O" } sink { cell: "edb_top_inst/LUT__9862" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9736" port: "O" } sink { cell: "edb_top_inst/LUT__9737" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9737" port: "O" } sink { cell: "edb_top_inst/LUT__9738" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9740" port: "O" } sink { cell: "edb_top_inst/LUT__9742" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9741" port: "O" } sink { cell: "edb_top_inst/LUT__9742" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9744" port: "O" } sink { cell: "edb_top_inst/LUT__9746" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9745" port: "O" } sink { cell: "edb_top_inst/LUT__9746" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9748" port: "O" } sink { cell: "edb_top_inst/LUT__9751" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9749" port: "O" } sink { cell: "edb_top_inst/LUT__9750" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9750" port: "O" } sink { cell: "edb_top_inst/LUT__9751" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9753" port: "O" } sink { cell: "edb_top_inst/LUT__9757" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9753" port: "O" } sink { cell: "edb_top_inst/LUT__9901" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9753" port: "O" } sink { cell: "edb_top_inst/LUT__9905" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9754" port: "O" } sink { cell: "edb_top_inst/LUT__9755" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9754" port: "O" } sink { cell: "edb_top_inst/LUT__9789" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9754" port: "O" } sink { cell: "edb_top_inst/LUT__9842" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9754" port: "O" } sink { cell: "edb_top_inst/LUT__9852" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9754" port: "O" } sink { cell: "edb_top_inst/LUT__9867" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9754" port: "O" } sink { cell: "edb_top_inst/LUT__9887" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9754" port: "O" } sink { cell: "edb_top_inst/LUT__9900" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9754" port: "O" } sink { cell: "edb_top_inst/LUT__9904" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9755" port: "O" } sink { cell: "edb_top_inst/LUT__9757" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9756" port: "O" } sink { cell: "edb_top_inst/LUT__9757" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9759" port: "O" } sink { cell: "edb_top_inst/LUT__9760" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9759" port: "O" } sink { cell: "edb_top_inst/LUT__9907" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9759" port: "O" } sink { cell: "edb_top_inst/LUT__9975" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9760" port: "O" } sink { cell: "edb_top_inst/LUT__9762" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9761" port: "O" } sink { cell: "edb_top_inst/LUT__9762" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9765" port: "O" } sink { cell: "edb_top_inst/LUT__9768" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9767" port: "O" } sink { cell: "edb_top_inst/LUT__9768" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9770" port: "O" } sink { cell: "edb_top_inst/LUT__9772" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9771" port: "O" } sink { cell: "edb_top_inst/LUT__9772" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9774" port: "O" } sink { cell: "edb_top_inst/LUT__9776" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9775" port: "O" } sink { cell: "edb_top_inst/LUT__9776" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9778" port: "O" } sink { cell: "edb_top_inst/LUT__9779" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9779" port: "O" } sink { cell: "edb_top_inst/LUT__9780" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9782" port: "O" } sink { cell: "edb_top_inst/LUT__9785" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9783" port: "O" } sink { cell: "edb_top_inst/LUT__9785" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9784" port: "O" } sink { cell: "edb_top_inst/LUT__9785" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9787" port: "O" } sink { cell: "edb_top_inst/LUT__9790" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9788" port: "O" } sink { cell: "edb_top_inst/LUT__9789" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9789" port: "O" } sink { cell: "edb_top_inst/LUT__9790" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9792" port: "O" } sink { cell: "edb_top_inst/LUT__9795" port: "I[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9793" port: "O" } sink { cell: "edb_top_inst/LUT__9794" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9794" port: "O" } sink { cell: "edb_top_inst/LUT__9795" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9797" port: "O" } sink { cell: "edb_top_inst/LUT__9799" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9798" port: "O" } sink { cell: "edb_top_inst/LUT__9799" port: "I[3]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9801" port: "O" } sink { cell: "edb_top_inst/LUT__9804" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9802" port: "O" } sink { cell: "edb_top_inst/LUT__9803" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9803" port: "O" } sink { cell: "edb_top_inst/LUT__9804" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9806" port: "O" } sink { cell: "edb_top_inst/LUT__9809" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9807" port: "O" } sink { cell: "edb_top_inst/LUT__9809" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9808" port: "O" } sink { cell: "edb_top_inst/LUT__9809" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9811" port: "O" } sink { cell: "edb_top_inst/LUT__9814" port: "I[0]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9812" port: "O" } sink { cell: "edb_top_inst/LUT__9813" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9813" port: "O" } sink { cell: "edb_top_inst/LUT__9814" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9816" port: "O" } sink { cell: "edb_top_inst/LUT__9818" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9817" port: "O" } sink { cell: "edb_top_inst/LUT__9818" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9820" port: "O" } sink { cell: "edb_top_inst/LUT__9823" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9821" port: "O" } sink { cell: "edb_top_inst/LUT__9823" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9822" port: "O" } sink { cell: "edb_top_inst/LUT__9823" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9825" port: "O" } sink { cell: "edb_top_inst/LUT__9828" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9826" port: "O" } sink { cell: "edb_top_inst/LUT__9828" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9827" port: "O" } sink { cell: "edb_top_inst/LUT__9828" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9830" port: "O" } sink { cell: "edb_top_inst/LUT__9833" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9831" port: "O" } sink { cell: "edb_top_inst/LUT__9833" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9832" port: "O" } sink { cell: "edb_top_inst/LUT__9833" port: "I[3]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9835" port: "O" } sink { cell: "edb_top_inst/LUT__9838" port: "I[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9836" port: "O" } sink { cell: "edb_top_inst/LUT__9837" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9837" port: "O" } sink { cell: "edb_top_inst/LUT__9838" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9840" port: "O" } sink { cell: "edb_top_inst/LUT__9843" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9841" port: "O" } sink { cell: "edb_top_inst/LUT__9842" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9842" port: "O" } sink { cell: "edb_top_inst/LUT__9843" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9845" port: "O" } sink { cell: "edb_top_inst/LUT__9848" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9846" port: "O" } sink { cell: "edb_top_inst/LUT__9847" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9847" port: "O" } sink { cell: "edb_top_inst/LUT__9848" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9850" port: "O" } sink { cell: "edb_top_inst/LUT__9853" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9851" port: "O" } sink { cell: "edb_top_inst/LUT__9852" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9852" port: "O" } sink { cell: "edb_top_inst/LUT__9853" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9855" port: "O" } sink { cell: "edb_top_inst/LUT__9858" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9856" port: "O" } sink { cell: "edb_top_inst/LUT__9857" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9857" port: "O" } sink { cell: "edb_top_inst/LUT__9858" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9860" port: "O" } sink { cell: "edb_top_inst/LUT__9863" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9861" port: "O" } sink { cell: "edb_top_inst/LUT__9862" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9862" port: "O" } sink { cell: "edb_top_inst/LUT__9863" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9865" port: "O" } sink { cell: "edb_top_inst/LUT__9868" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9866" port: "O" } sink { cell: "edb_top_inst/LUT__9867" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9867" port: "O" } sink { cell: "edb_top_inst/LUT__9868" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9870" port: "O" } sink { cell: "edb_top_inst/LUT__9873" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9871" port: "O" } sink { cell: "edb_top_inst/LUT__9873" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9872" port: "O" } sink { cell: "edb_top_inst/LUT__9873" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9875" port: "O" } sink { cell: "edb_top_inst/LUT__9878" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9876" port: "O" } sink { cell: "edb_top_inst/LUT__9878" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9877" port: "O" } sink { cell: "edb_top_inst/LUT__9878" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9880" port: "O" } sink { cell: "edb_top_inst/LUT__9883" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9881" port: "O" } sink { cell: "edb_top_inst/LUT__9883" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9882" port: "O" } sink { cell: "edb_top_inst/LUT__9883" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9885" port: "O" } sink { cell: "edb_top_inst/LUT__9888" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9886" port: "O" } sink { cell: "edb_top_inst/LUT__9887" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9887" port: "O" } sink { cell: "edb_top_inst/LUT__9888" port: "I[3]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9890" port: "O" } sink { cell: "edb_top_inst/LUT__9892" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9891" port: "O" } sink { cell: "edb_top_inst/LUT__9892" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9894" port: "O" } sink { cell: "edb_top_inst/LUT__9897" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9895" port: "O" } sink { cell: "edb_top_inst/LUT__9897" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9896" port: "O" } sink { cell: "edb_top_inst/LUT__9897" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9899" port: "O" } sink { cell: "edb_top_inst/LUT__9901" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9900" port: "O" } sink { cell: "edb_top_inst/LUT__9901" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9903" port: "O" } sink { cell: "edb_top_inst/LUT__9905" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9904" port: "O" } sink { cell: "edb_top_inst/LUT__9905" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9907" port: "O" } sink { cell: "edb_top_inst/LUT__9909" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9908" port: "O" } sink { cell: "edb_top_inst/LUT__9909" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9911" port: "O" } sink { cell: "edb_top_inst/LUT__9912" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9912" port: "O" } sink { cell: "edb_top_inst/LUT__9913" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9915" port: "O" } sink { cell: "edb_top_inst/LUT__9916" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9916" port: "O" } sink { cell: "edb_top_inst/LUT__9917" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9919" port: "O" } sink { cell: "edb_top_inst/LUT__9921" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9920" port: "O" } sink { cell: "edb_top_inst/LUT__9921" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9923" port: "O" } sink { cell: "edb_top_inst/LUT__9924" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9924" port: "O" } sink { cell: "edb_top_inst/LUT__9925" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9927" port: "O" } sink { cell: "edb_top_inst/LUT__9929" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9928" port: "O" } sink { cell: "edb_top_inst/LUT__9929" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9931" port: "O" } sink { cell: "edb_top_inst/LUT__9933" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9932" port: "O" } sink { cell: "edb_top_inst/LUT__9933" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9935" port: "O" } sink { cell: "edb_top_inst/LUT__9937" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9936" port: "O" } sink { cell: "edb_top_inst/LUT__9937" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9939" port: "O" } sink { cell: "edb_top_inst/LUT__9941" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9940" port: "O" } sink { cell: "edb_top_inst/LUT__9941" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9943" port: "O" } sink { cell: "edb_top_inst/LUT__9945" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9944" port: "O" } sink { cell: "edb_top_inst/LUT__9945" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9947" port: "O" } sink { cell: "edb_top_inst/LUT__9948" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9948" port: "O" } sink { cell: "edb_top_inst/LUT__9949" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9951" port: "O" } sink { cell: "edb_top_inst/LUT__9953" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9952" port: "O" } sink { cell: "edb_top_inst/LUT__9953" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9955" port: "O" } sink { cell: "edb_top_inst/LUT__9957" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9956" port: "O" } sink { cell: "edb_top_inst/LUT__9957" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9959" port: "O" } sink { cell: "edb_top_inst/LUT__9960" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9960" port: "O" } sink { cell: "edb_top_inst/LUT__9961" port: "I[2]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9963" port: "O" } sink { cell: "edb_top_inst/LUT__9964" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9964" port: "O" } sink { cell: "edb_top_inst/LUT__9965" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9967" port: "O" } sink { cell: "edb_top_inst/LUT__9968" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9968" port: "O" } sink { cell: "edb_top_inst/LUT__9969" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9971" port: "O" } sink { cell: "edb_top_inst/LUT__9973" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9972" port: "O" } sink { cell: "edb_top_inst/LUT__9973" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9976" port: "O" } sink { cell: "edb_top_inst/LUT__9977" port: "I[2]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9979" port: "O" } sink { cell: "edb_top_inst/LUT__9980" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9982" port: "O" } sink { cell: "edb_top_inst/LUT__9983" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9987" port: "O" } sink { cell: "edb_top_inst/LUT__9988" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__9993" port: "O" } sink { cell: "edb_top_inst/LUT__9994" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10026" port: "O" } sink { cell: "edb_top_inst/LUT__10027" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10032" port: "O" } sink { cell: "edb_top_inst/LUT__10033" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10033" port: "O" } sink { cell: "edb_top_inst/LUT__10034" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10034" port: "O" } sink { cell: "edb_top_inst/LUT__10036" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10044" port: "O" } sink { cell: "edb_top_inst/LUT__10048" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10045" port: "O" } sink { cell: "edb_top_inst/LUT__10048" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10046" port: "O" } sink { cell: "edb_top_inst/LUT__10048" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10047" port: "O" } sink { cell: "edb_top_inst/LUT__10048" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10048" port: "O" } sink { cell: "edb_top_inst/LUT__10049" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10066" port: "O" } sink { cell: "edb_top_inst/LUT__10068" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10067" port: "O" } sink { cell: "edb_top_inst/LUT__10068" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10070" port: "O" } sink { cell: "edb_top_inst/LUT__10105" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10070" port: "O" } sink { cell: "edb_top_inst/LUT__10106" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10070" port: "O" } sink { cell: "edb_top_inst/LUT__10183" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10070" port: "O" } sink { cell: "edb_top_inst/LUT__10211" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10070" port: "O" } sink { cell: "edb_top_inst/LUT__10215" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10070" port: "O" } sink { cell: "edb_top_inst/LUT__10218" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10070" port: "O" } sink { cell: "edb_top_inst/LUT__10223" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10070" port: "O" } sink { cell: "edb_top_inst/LUT__10227" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10070" port: "O" } sink { cell: "edb_top_inst/LUT__10235" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10071" port: "O" } sink { cell: "edb_top_inst/LUT__10073" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10071" port: "O" } sink { cell: "edb_top_inst/LUT__10083" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10071" port: "O" } sink { cell: "edb_top_inst/LUT__10092" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10071" port: "O" } sink { cell: "edb_top_inst/LUT__10111" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10071" port: "O" } sink { cell: "edb_top_inst/LUT__10121" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10071" port: "O" } sink { cell: "edb_top_inst/LUT__10125" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10071" port: "O" } sink { cell: "edb_top_inst/LUT__10126" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10071" port: "O" } sink { cell: "edb_top_inst/LUT__10134" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10071" port: "O" } sink { cell: "edb_top_inst/LUT__10143" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10072" port: "O" } sink { cell: "edb_top_inst/LUT__10073" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10072" port: "O" } sink { cell: "edb_top_inst/LUT__10075" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10072" port: "O" } sink { cell: "edb_top_inst/LUT__10085" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10072" port: "O" } sink { cell: "edb_top_inst/LUT__10109" port: "I[2]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10072" port: "O" } sink { cell: "edb_top_inst/LUT__10114" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10072" port: "O" } sink { cell: "edb_top_inst/LUT__10123" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10072" port: "O" } sink { cell: "edb_top_inst/LUT__10125" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10072" port: "O" } sink { cell: "edb_top_inst/LUT__10136" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10072" port: "O" } sink { cell: "edb_top_inst/LUT__10137" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10072" port: "O" } sink { cell: "edb_top_inst/LUT__10139" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10072" port: "O" } sink { cell: "edb_top_inst/LUT__10142" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10072" port: "O" } sink { cell: "edb_top_inst/LUT__10143" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10072" port: "O" } sink { cell: "edb_top_inst/LUT__10149" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10072" port: "O" } sink { cell: "edb_top_inst/LUT__10150" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10072" port: "O" } sink { cell: "edb_top_inst/LUT__10272" port: "I[3]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10072" port: "O" } sink { cell: "edb_top_inst/LUT__10278" port: "I[3]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10072" port: "O" } sink { cell: "edb_top_inst/LUT__10283" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10072" port: "O" } sink { cell: "edb_top_inst/LUT__10288" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10075" port: "O" } sink { cell: "edb_top_inst/LUT__10076" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10075" port: "O" } sink { cell: "edb_top_inst/LUT__10146" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10076" port: "O" } sink { cell: "edb_top_inst/LUT__10104" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10077" port: "O" } sink { cell: "edb_top_inst/LUT__10078" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10078" port: "O" } sink { cell: "edb_top_inst/LUT__10084" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10079" port: "O" } sink { cell: "edb_top_inst/LUT__10080" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10079" port: "O" } sink { cell: "edb_top_inst/LUT__10095" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10079" port: "O" } sink { cell: "edb_top_inst/LUT__10102" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10080" port: "O" } sink { cell: "edb_top_inst/LUT__10084" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10081" port: "O" } sink { cell: "edb_top_inst/LUT__10082" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10081" port: "O" } sink { cell: "edb_top_inst/LUT__10085" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10081" port: "O" } sink { cell: "edb_top_inst/LUT__10126" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10081" port: "O" } sink { cell: "edb_top_inst/LUT__10132" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10081" port: "O" } sink { cell: "edb_top_inst/LUT__10133" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10081" port: "O" } sink { cell: "edb_top_inst/LUT__10254" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10081" port: "O" } sink { cell: "edb_top_inst/LUT__10258" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10081" port: "O" } sink { cell: "edb_top_inst/LUT__10285" port: "I[2]" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10082" port: "O" } sink { cell: "edb_top_inst/LUT__10084" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10083" port: "O" } sink { cell: "edb_top_inst/LUT__10084" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10084" port: "O" } sink { cell: "edb_top_inst/LUT__10104" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10084" port: "O" } sink { cell: "edb_top_inst/LUT__10130" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10085" port: "O" } sink { cell: "edb_top_inst/LUT__10093" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10086" port: "O" } sink { cell: "edb_top_inst/LUT__10089" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10087" port: "O" } sink { cell: "edb_top_inst/LUT__10089" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10088" port: "O" } sink { cell: "edb_top_inst/LUT__10089" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10089" port: "O" } sink { cell: "edb_top_inst/LUT__10093" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10091" port: "O" } sink { cell: "edb_top_inst/LUT__10093" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10092" port: "O" } sink { cell: "edb_top_inst/LUT__10093" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10092" port: "O" } sink { cell: "edb_top_inst/LUT__10130" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10093" port: "O" } sink { cell: "edb_top_inst/LUT__10104" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10095" port: "O" } sink { cell: "edb_top_inst/LUT__10103" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10095" port: "O" } sink { cell: "edb_top_inst/LUT__10129" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10096" port: "O" } sink { cell: "edb_top_inst/LUT__10097" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10096" port: "O" } sink { cell: "edb_top_inst/LUT__10111" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10096" port: "O" } sink { cell: "edb_top_inst/LUT__10121" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10096" port: "O" } sink { cell: "edb_top_inst/LUT__10138" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10097" port: "O" } sink { cell: "edb_top_inst/LUT__10103" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10097" port: "O" } sink { cell: "edb_top_inst/LUT__10129" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10098" port: "O" } sink { cell: "edb_top_inst/LUT__10100" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10098" port: "O" } sink { cell: "edb_top_inst/LUT__10132" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10099" port: "O" } sink { cell: "edb_top_inst/LUT__10100" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10099" port: "O" } sink { cell: "edb_top_inst/LUT__10110" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10099" port: "O" } sink { cell: "edb_top_inst/LUT__10131" port: "I[3]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10099" port: "O" } sink { cell: "edb_top_inst/LUT__10256" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10100" port: "O" } sink { cell: "edb_top_inst/LUT__10103" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10101" port: "O" } sink { cell: "edb_top_inst/LUT__10102" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10101" port: "O" } sink { cell: "edb_top_inst/LUT__10139" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10101" port: "O" } sink { cell: "edb_top_inst/LUT__10149" port: "I[0]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10101" port: "O" } sink { cell: "edb_top_inst/LUT__10150" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10101" port: "O" } sink { cell: "edb_top_inst/LUT__10262" port: "I[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10101" port: "O" } sink { cell: "edb_top_inst/LUT__10280" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10102" port: "O" } sink { cell: "edb_top_inst/LUT__10103" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10102" port: "O" } sink { cell: "edb_top_inst/LUT__10129" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10103" port: "O" } sink { cell: "edb_top_inst/LUT__10104" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10104" port: "O" } sink { cell: "edb_top_inst/LUT__10105" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10104" port: "O" } sink { cell: "edb_top_inst/LUT__10215" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10104" port: "O" } sink { cell: "edb_top_inst/LUT__10223" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10106" port: "O" } sink { cell: "edb_top_inst/LUT__10107" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10106" port: "O" } sink { cell: "edb_top_inst/LUT__10215" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10106" port: "O" } sink { cell: "edb_top_inst/LUT__10223" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10108" port: "O" } sink { cell: "edb_top_inst/LUT__10109" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10109" port: "O" } sink { cell: "edb_top_inst/LUT__10113" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10110" port: "O" } sink { cell: "edb_top_inst/LUT__10113" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10111" port: "O" } sink { cell: "edb_top_inst/LUT__10112" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10112" port: "O" } sink { cell: "edb_top_inst/LUT__10113" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10113" port: "O" } sink { cell: "edb_top_inst/LUT__10153" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10114" port: "O" } sink { cell: "edb_top_inst/LUT__10118" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10115" port: "O" } sink { cell: "edb_top_inst/LUT__10117" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10116" port: "O" } sink { cell: "edb_top_inst/LUT__10117" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10117" port: "O" } sink { cell: "edb_top_inst/LUT__10118" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10118" port: "O" } sink { cell: "edb_top_inst/LUT__10128" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10119" port: "O" } sink { cell: "edb_top_inst/LUT__10120" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10120" port: "O" } sink { cell: "edb_top_inst/LUT__10124" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10121" port: "O" } sink { cell: "edb_top_inst/LUT__10124" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10122" port: "O" } sink { cell: "edb_top_inst/LUT__10123" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10123" port: "O" } sink { cell: "edb_top_inst/LUT__10124" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10124" port: "O" } sink { cell: "edb_top_inst/LUT__10128" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10125" port: "O" } sink { cell: "edb_top_inst/LUT__10127" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10127" port: "O" } sink { cell: "edb_top_inst/LUT__10128" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10128" port: "O" } sink { cell: "edb_top_inst/LUT__10153" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10129" port: "O" } sink { cell: "edb_top_inst/LUT__10130" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10130" port: "O" } sink { cell: "edb_top_inst/LUT__10153" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10131" port: "O" } sink { cell: "edb_top_inst/LUT__10135" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10132" port: "O" } sink { cell: "edb_top_inst/LUT__10135" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10133" port: "O" } sink { cell: "edb_top_inst/LUT__10135" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10134" port: "O" } sink { cell: "edb_top_inst/LUT__10135" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10135" port: "O" } sink { cell: "edb_top_inst/LUT__10152" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10135" port: "O" } sink { cell: "edb_top_inst/LUT__10182" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10136" port: "O" } sink { cell: "edb_top_inst/LUT__10140" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10137" port: "O" } sink { cell: "edb_top_inst/LUT__10140" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10138" port: "O" } sink { cell: "edb_top_inst/LUT__10140" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10139" port: "O" } sink { cell: "edb_top_inst/LUT__10140" port: "I[3]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10140" port: "O" } sink { cell: "edb_top_inst/LUT__10152" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10140" port: "O" } sink { cell: "edb_top_inst/LUT__10182" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10141" port: "O" } sink { cell: "edb_top_inst/LUT__10142" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10142" port: "O" } sink { cell: "edb_top_inst/LUT__10146" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10143" port: "O" } sink { cell: "edb_top_inst/LUT__10146" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10144" port: "O" } sink { cell: "edb_top_inst/LUT__10145" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10145" port: "O" } sink { cell: "edb_top_inst/LUT__10146" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10146" port: "O" } sink { cell: "edb_top_inst/LUT__10152" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10147" port: "O" } sink { cell: "edb_top_inst/LUT__10151" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10148" port: "O" } sink { cell: "edb_top_inst/LUT__10149" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10149" port: "O" } sink { cell: "edb_top_inst/LUT__10151" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10150" port: "O" } sink { cell: "edb_top_inst/LUT__10151" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10151" port: "O" } sink { cell: "edb_top_inst/LUT__10152" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10152" port: "O" } sink { cell: "edb_top_inst/LUT__10153" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10153" port: "O" } sink { cell: "edb_top_inst/LUT__10181" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10153" port: "O" } sink { cell: "edb_top_inst/LUT__10216" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10153" port: "O" } sink { cell: "edb_top_inst/LUT__10225" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10154" port: "O" } sink { cell: "edb_top_inst/LUT__10155" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10155" port: "O" } sink { cell: "edb_top_inst/LUT__10160" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10155" port: "O" } sink { cell: "edb_top_inst/LUT__10191" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10156" port: "O" } sink { cell: "edb_top_inst/LUT__10159" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10156" port: "O" } sink { cell: "edb_top_inst/LUT__10184" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10156" port: "O" } sink { cell: "edb_top_inst/LUT__10187" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10156" port: "O" } sink { cell: "edb_top_inst/LUT__10196" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10157" port: "O" } sink { cell: "edb_top_inst/LUT__10159" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10157" port: "O" } sink { cell: "edb_top_inst/LUT__10184" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10158" port: "O" } sink { cell: "edb_top_inst/LUT__10159" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10159" port: "O" } sink { cell: "edb_top_inst/LUT__10160" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10159" port: "O" } sink { cell: "edb_top_inst/LUT__10191" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10160" port: "O" } sink { cell: "edb_top_inst/LUT__10180" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10160" port: "O" } sink { cell: "edb_top_inst/LUT__10203" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10160" port: "O" } sink { cell: "edb_top_inst/LUT__10224" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10160" port: "O" } sink { cell: "edb_top_inst/LUT__10228" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10161" port: "O" } sink { cell: "edb_top_inst/LUT__10163" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10161" port: "O" } sink { cell: "edb_top_inst/LUT__10165" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10161" port: "O" } sink { cell: "edb_top_inst/LUT__10168" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10161" port: "O" } sink { cell: "edb_top_inst/LUT__10175" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10162" port: "O" } sink { cell: "edb_top_inst/LUT__10163" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10163" port: "O" } sink { cell: "edb_top_inst/LUT__10164" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10164" port: "O" } sink { cell: "edb_top_inst/LUT__10179" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10165" port: "O" } sink { cell: "edb_top_inst/LUT__10167" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10166" port: "O" } sink { cell: "edb_top_inst/LUT__10167" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10167" port: "O" } sink { cell: "edb_top_inst/LUT__10179" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10168" port: "O" } sink { cell: "edb_top_inst/LUT__10170" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10169" port: "O" } sink { cell: "edb_top_inst/LUT__10170" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10170" port: "O" } sink { cell: "edb_top_inst/LUT__10179" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10171" port: "O" } sink { cell: "edb_top_inst/LUT__10178" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10172" port: "O" } sink { cell: "edb_top_inst/LUT__10174" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10173" port: "O" } sink { cell: "edb_top_inst/LUT__10174" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10174" port: "O" } sink { cell: "edb_top_inst/LUT__10178" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10175" port: "O" } sink { cell: "edb_top_inst/LUT__10178" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10176" port: "O" } sink { cell: "edb_top_inst/LUT__10177" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10177" port: "O" } sink { cell: "edb_top_inst/LUT__10178" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10178" port: "O" } sink { cell: "edb_top_inst/LUT__10179" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10179" port: "O" } sink { cell: "edb_top_inst/LUT__10180" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10179" port: "O" } sink { cell: "edb_top_inst/LUT__10211" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10179" port: "O" } sink { cell: "edb_top_inst/LUT__10215" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10179" port: "O" } sink { cell: "edb_top_inst/LUT__10219" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10179" port: "O" } sink { cell: "edb_top_inst/LUT__10223" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10179" port: "O" } sink { cell: "edb_top_inst/LUT__10224" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10180" port: "O" } sink { cell: "edb_top_inst/LUT__10181" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10180" port: "O" } sink { cell: "edb_top_inst/LUT__10216" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10183" port: "O" } sink { cell: "edb_top_inst/LUT__10205" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10184" port: "O" } sink { cell: "edb_top_inst/LUT__10186" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10185" port: "O" } sink { cell: "edb_top_inst/LUT__10186" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10186" port: "O" } sink { cell: "edb_top_inst/LUT__10198" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10187" port: "O" } sink { cell: "edb_top_inst/LUT__10189" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10188" port: "O" } sink { cell: "edb_top_inst/LUT__10189" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10189" port: "O" } sink { cell: "edb_top_inst/LUT__10198" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10190" port: "O" } sink { cell: "edb_top_inst/LUT__10191" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10191" port: "O" } sink { cell: "edb_top_inst/LUT__10198" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10192" port: "O" } sink { cell: "edb_top_inst/LUT__10194" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10193" port: "O" } sink { cell: "edb_top_inst/LUT__10194" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10194" port: "O" } sink { cell: "edb_top_inst/LUT__10197" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10195" port: "O" } sink { cell: "edb_top_inst/LUT__10196" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10196" port: "O" } sink { cell: "edb_top_inst/LUT__10197" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10197" port: "O" } sink { cell: "edb_top_inst/LUT__10198" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10198" port: "O" } sink { cell: "edb_top_inst/LUT__10200" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10198" port: "O" } sink { cell: "edb_top_inst/LUT__10204" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10198" port: "O" } sink { cell: "edb_top_inst/LUT__10226" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10198" port: "O" } sink { cell: "edb_top_inst/LUT__10229" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10199" port: "O" } sink { cell: "edb_top_inst/LUT__10200" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10199" port: "O" } sink { cell: "edb_top_inst/LUT__10226" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10199" port: "O" } sink { cell: "edb_top_inst/LUT__10229" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10199" port: "O" } sink { cell: "edb_top_inst/LUT__10239" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10200" port: "O" } sink { cell: "edb_top_inst/LUT__10205" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10201" port: "O" } sink { cell: "edb_top_inst/LUT__10204" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10201" port: "O" } sink { cell: "edb_top_inst/LUT__10217" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10202" port: "O" } sink { cell: "edb_top_inst/LUT__10203" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10203" port: "O" } sink { cell: "edb_top_inst/LUT__10204" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10204" port: "O" } sink { cell: "edb_top_inst/LUT__10205" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10211" port: "O" } sink { cell: "edb_top_inst/LUT__10212" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10215" port: "O" } sink { cell: "edb_top_inst/LUT__10216" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10218" port: "O" } sink { cell: "edb_top_inst/LUT__10219" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10219" port: "O" } sink { cell: "edb_top_inst/LUT__10220" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10224" port: "O" } sink { cell: "edb_top_inst/LUT__10225" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10226" port: "O" } sink { cell: "edb_top_inst/LUT__10230" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10227" port: "O" } sink { cell: "edb_top_inst/LUT__10230" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10228" port: "O" } sink { cell: "edb_top_inst/LUT__10229" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10229" port: "O" } sink { cell: "edb_top_inst/LUT__10230" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10234" port: "O" } sink { cell: "edb_top_inst/LUT__10235" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10242" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RCLKE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10242" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RCLKE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10243" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RADDR[10]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10243" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[10]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10244" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RADDR[11]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10244" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[11]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10245" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RADDR[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10245" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10246" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RADDR[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10246" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10247" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RADDR[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10247" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10248" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RADDR[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10248" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10249" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RADDR[4]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10249" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[4]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10250" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RADDR[5]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10250" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[5]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10251" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RADDR[6]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10251" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[6]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10252" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1" port: "RADDR[7]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10252" port: "O" } sink { cell: "edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[7]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10255" port: "O" } sink { cell: "edb_top_inst/LUT__10256" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10255" port: "O" } sink { cell: "edb_top_inst/LUT__10264" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10255" port: "O" } sink { cell: "edb_top_inst/LUT__10275" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10259" port: "O" } sink { cell: "edb_top_inst/LUT__10260" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10263" port: "O" } sink { cell: "edb_top_inst/LUT__10264" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10264" port: "O" } sink { cell: "edb_top_inst/LUT__10265" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10264" port: "O" } sink { cell: "edb_top_inst/LUT__10288" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10268" port: "O" } sink { cell: "edb_top_inst/LUT__10272" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10268" port: "O" } sink { cell: "edb_top_inst/LUT__10293" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10269" port: "O" } sink { cell: "edb_top_inst/LUT__10271" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10270" port: "O" } sink { cell: "edb_top_inst/LUT__10271" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10270" port: "O" } sink { cell: "edb_top_inst/LUT__10277" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10271" port: "O" } sink { cell: "edb_top_inst/LUT__10272" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10271" port: "O" } sink { cell: "edb_top_inst/LUT__10294" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10275" port: "O" } sink { cell: "edb_top_inst/LUT__10278" port: "I[1]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10275" port: "O" } sink { cell: "edb_top_inst/LUT__10298" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10276" port: "O" } sink { cell: "edb_top_inst/LUT__10277" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10276" port: "O" } sink { cell: "edb_top_inst/LUT__10282" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10277" port: "O" } sink { cell: "edb_top_inst/LUT__10278" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10277" port: "O" } sink { cell: "edb_top_inst/LUT__10299" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10281" port: "O" } sink { cell: "edb_top_inst/LUT__10282" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10281" port: "O" } sink { cell: "edb_top_inst/LUT__10287" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10282" port: "O" } sink { cell: "edb_top_inst/LUT__10283" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10286" port: "O" } sink { cell: "edb_top_inst/LUT__10287" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10286" port: "O" } sink { cell: "edb_top_inst/LUT__10292" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10287" port: "O" } sink { cell: "edb_top_inst/LUT__10288" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10290" port: "O" } sink { cell: "edb_top_inst/LUT__10294" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10290" port: "O" } sink { cell: "edb_top_inst/LUT__10299" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10291" port: "O" } sink { cell: "edb_top_inst/LUT__10292" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10291" port: "O" } sink { cell: "edb_top_inst/LUT__10297" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10292" port: "O" } sink { cell: "edb_top_inst/LUT__10293" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10293" port: "O" } sink { cell: "edb_top_inst/LUT__10294" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10296" port: "O" } sink { cell: "edb_top_inst/LUT__10297" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10297" port: "O" } sink { cell: "edb_top_inst/LUT__10298" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10298" port: "O" } sink { cell: "edb_top_inst/LUT__10299" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10301" port: "O" } sink { cell: "edb_top_inst/la1/add_355/i2" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10312" port: "O" } sink { cell: "edb_top_inst/LUT__10315" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10313" port: "O" } sink { cell: "edb_top_inst/LUT__10315" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10314" port: "O" } sink { cell: "edb_top_inst/LUT__10315" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__10317" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i2" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i1" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1218/i1" port: "cout" } sink { cell: "edb_top_inst/la0/add_1218/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1216/i1" port: "cout" } sink { cell: "edb_top_inst/la0/add_1216/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1216/i2" port: "cout" } sink { cell: "edb_top_inst/la0/add_1216/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_685/i1" port: "cout" } sink { cell: "edb_top_inst/la1/add_685/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_685/i2" port: "cout" } sink { cell: "edb_top_inst/la1/add_685/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i1" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_687/i1" port: "cout" } sink { cell: "edb_top_inst/la1/add_687/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_687/i4" port: "cout" } sink { cell: "edb_top_inst/la1/add_687/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_687/i3" port: "cout" } sink { cell: "edb_top_inst/la1/add_687/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_687/i2" port: "cout" } sink { cell: "edb_top_inst/la1/add_687/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i24" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i25" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i23" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i24" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i22" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i23" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i21" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i22" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i20" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i21" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i19" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i20" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i18" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i19" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i17" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i18" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i16" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i17" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i15" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i16" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i14" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i15" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i13" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i12" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i11" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i10" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i9" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i8" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i7" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i6" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i5" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i4" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i3" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_355/i2" port: "cout" } sink { cell: "edb_top_inst/la1/add_355/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_685/i8" port: "cout" } sink { cell: "edb_top_inst/la1/add_685/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_685/i7" port: "cout" } sink { cell: "edb_top_inst/la1/add_685/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_685/i6" port: "cout" } sink { cell: "edb_top_inst/la1/add_685/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_685/i5" port: "cout" } sink { cell: "edb_top_inst/la1/add_685/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_685/i4" port: "cout" } sink { cell: "edb_top_inst/la1/add_685/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la1/add_685/i3" port: "cout" } sink { cell: "edb_top_inst/la1/add_685/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1218/i4" port: "cout" } sink { cell: "edb_top_inst/la0/add_1218/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1218/i3" port: "cout" } sink { cell: "edb_top_inst/la0/add_1218/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1218/i2" port: "cout" } sink { cell: "edb_top_inst/la0/add_1218/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i24" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i25" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i23" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i24" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i22" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i23" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i21" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i22" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i20" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i21" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i19" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i20" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i18" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i19" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i17" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i18" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i16" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i17" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i15" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i16" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i14" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i15" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i13" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i12" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i11" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i10" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i9" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i8" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i7" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i6" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i5" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i4" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i3" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i2" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1216/i8" port: "cout" } sink { cell: "edb_top_inst/la0/add_1216/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1216/i7" port: "cout" } sink { cell: "edb_top_inst/la0/add_1216/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1216/i6" port: "cout" } sink { cell: "edb_top_inst/la0/add_1216/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1216/i5" port: "cout" } sink { cell: "edb_top_inst/la0/add_1216/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1216/i4" port: "cout" } sink { cell: "edb_top_inst/la0/add_1216/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1216/i3" port: "cout" } sink { cell: "edb_top_inst/la0/add_1216/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0w1" port: "RDATA[10]" } sink { cell: "LUT__15475" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0u12" port: "RDATA[10]" } sink { cell: "LUT__15480" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0t12" port: "RDATA[10]" } sink { cell: "LUT__15480" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0s12" port: "RDATA[10]" } sink { cell: "LUT__15478" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0r12" port: "RDATA[10]" } sink { cell: "LUT__15478" port: "I[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0q12" port: "RDATA[10]" } sink { cell: "LUT__15477" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0p12" port: "RDATA[10]" } sink { cell: "LUT__15479" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0o12" port: "RDATA[10]" } sink { cell: "LUT__15460" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0n12" port: "RDATA[10]" } sink { cell: "LUT__15460" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0m12" port: "RDATA[10]" } sink { cell: "LUT__15461" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0l12" port: "RDATA[10]" } sink { cell: "LUT__15461" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0k12" port: "RDATA[10]" } sink { cell: "LUT__15467" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0j12" port: "RDATA[10]" } sink { cell: "LUT__15467" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0i12" port: "RDATA[10]" } sink { cell: "LUT__15468" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0h12" port: "RDATA[10]" } sink { cell: "LUT__15468" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0g12" port: "RDATA[10]" } sink { cell: "LUT__15465" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0f12" port: "RDATA[10]" } sink { cell: "LUT__15465" port: "I[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0e12" port: "RDATA[10]" } sink { cell: "LUT__15464" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0d12" port: "RDATA[10]" } sink { cell: "LUT__15464" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0c12" port: "RDATA[10]" } sink { cell: "LUT__15470" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0b12" port: "RDATA[10]" } sink { cell: "LUT__15470" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h012" port: "RDATA[10]" } sink { cell: "LUT__15471" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0v12" port: "RDATA[10]" } sink { cell: "LUT__15475" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h02" port: "RDATA[10]" } sink { cell: "LUT__15471" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15182" port: "O" } sink { cell: "LUT__15184" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15183" port: "O" } sink { cell: "LUT__15184" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15183" port: "O" } sink { cell: "LUT__15191" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15186" port: "O" } sink { cell: "LUT__15187" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15186" port: "O" } sink { cell: "LUT__15207" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15186" port: "O" } sink { cell: "LUT__15211" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15188" port: "O" } sink { cell: "LUT__15191" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15189" port: "O" } sink { cell: "LUT__15191" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15190" port: "O" } sink { cell: "LUT__15191" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15191" port: "O" } sink { cell: "LUT__15193" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15191" port: "O" } sink { cell: "LUT__15196" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15191" port: "O" } sink { cell: "LUT__15204" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15192" port: "O" } sink { cell: "LUT__15193" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15192" port: "O" } sink { cell: "LUT__15196" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15201" port: "O" } sink { cell: "LUT__15202" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__15201" port: "O" } sink { cell: "LUT__15216" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15208" port: "O" } sink { cell: "LUT__15210" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15208" port: "O" } sink { cell: "LUT__15213" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15208" port: "O" } sink { cell: "LUT__15214" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15208" port: "O" } sink { cell: "LUT__15215" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15208" port: "O" } sink { cell: "LUT__15216" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15209" port: "O" } sink { cell: "LUT__15210" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15209" port: "O" } sink { cell: "LUT__15215" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15212" port: "O" } sink { cell: "LUT__15213" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15212" port: "O" } sink { cell: "LUT__15214" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15233" port: "O" } sink { cell: "LUT__15239" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15234" port: "O" } sink { cell: "LUT__15238" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15235" port: "O" } sink { cell: "LUT__15238" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15236" port: "O" } sink { cell: "LUT__15238" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15237" port: "O" } sink { cell: "LUT__15238" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15238" port: "O" } sink { cell: "LUT__15239" port: "I[0]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "AUX_ADD_CO__ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "O" } sink { cell: "LUT__15240" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__15283" port: "O" } sink { cell: "LUT__15284" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__15283" port: "O" } sink { cell: "LUT__15290" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15283" port: "O" } sink { cell: "LUT__15294" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15289" port: "O" } sink { cell: "LUT__15290" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15342" port: "O" } sink { cell: "LUT__15343" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__15343" port: "O" } sink { cell: "LUT__15353" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15343" port: "O" } sink { cell: "LUT__15425" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15343" port: "O" } sink { cell: "LUT__15430" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15344" port: "O" } sink { cell: "LUT__15353" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15344" port: "O" } sink { cell: "LUT__15416" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15344" port: "O" } sink { cell: "LUT__15419" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15344" port: "O" } sink { cell: "LUT__15430" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__15347" port: "O" } sink { cell: "LUT__15349" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15348" port: "O" } sink { cell: "LUT__15349" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15351" port: "O" } sink { cell: "LUT__15352" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15352" port: "O" } sink { cell: "LUT__15353" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15357" port: "O" } sink { cell: "LUT__15359" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15357" port: "O" } sink { cell: "LUT__15491" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15357" port: "O" } sink { cell: "LUT__15493" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__15357" port: "O" } sink { cell: "LUT__15497" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15358" port: "O" } sink { cell: "LUT__15359" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15360" port: "O" } sink { cell: "LUT__15361" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15360" port: "O" } sink { cell: "LUT__15437" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__15363" port: "O" } sink { cell: "LUT__15366" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__15363" port: "O" } sink { cell: "LUT__15520" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__15363" port: "O" } sink { cell: "LUT__15522" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15363" port: "O" } sink { cell: "LUT__15531" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__15364" port: "O" } sink { cell: "LUT__15366" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15364" port: "O" } sink { cell: "LUT__15531" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15365" port: "O" } sink { cell: "LUT__15366" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15366" port: "O" } sink { cell: "LUT__15369" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15366" port: "O" } sink { cell: "LUT__15372" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15366" port: "O" } sink { cell: "LUT__15384" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__15366" port: "O" } sink { cell: "LUT__15441" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__15366" port: "O" } sink { cell: "LUT__15455" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__15367" port: "O" } sink { cell: "LUT__15368" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__15367" port: "O" } sink { cell: "LUT__15451" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__15367" port: "O" } sink { cell: "LUT__15454" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__15368" port: "O" } sink { cell: "LUT__15369" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__15368" port: "O" } sink { cell: "LUT__15372" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15368" port: "O" } sink { cell: "LUT__15384" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15368" port: "O" } sink { cell: "LUT__15441" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__15382" port: "O" } sink { cell: "LUT__15383" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15383" port: "O" } sink { cell: "LUT__15384" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__15383" port: "O" } sink { cell: "LUT__15441" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__15429" port: "O" } sink { cell: "LUT__15430" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15440" port: "O" } sink { cell: "LUT__15442" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15441" port: "O" } sink { cell: "LUT__15442" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15447" port: "O" } sink { cell: "LUT__15448" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15447" port: "O" } sink { cell: "LUT__15479" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__15454" port: "O" } sink { cell: "LUT__15455" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15458" port: "O" } sink { cell: "LUT__15459" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15458" port: "O" } sink { cell: "LUT__15489" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15460" port: "O" } sink { cell: "LUT__15463" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15461" port: "O" } sink { cell: "LUT__15463" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15462" port: "O" } sink { cell: "LUT__15463" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__15463" port: "O" } sink { cell: "LUT__15474" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__15464" port: "O" } sink { cell: "LUT__15466" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15465" port: "O" } sink { cell: "LUT__15466" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15466" port: "O" } sink { cell: "LUT__15474" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15467" port: "O" } sink { cell: "LUT__15469" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__15468" port: "O" } sink { cell: "LUT__15469" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__15469" port: "O" } sink { cell: "LUT__15474" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15470" port: "O" } sink { cell: "LUT__15473" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15471" port: "O" } sink { cell: "LUT__15473" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__15472" port: "O" } sink { cell: "LUT__15473" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15473" port: "O" } sink { cell: "LUT__15474" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15474" port: "O" } sink { cell: "LUT__15486" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15474" port: "O" } sink { cell: "LUT__15488" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__15475" port: "O" } sink { cell: "LUT__15476" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15475" port: "O" } sink { cell: "LUT__15482" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15476" port: "O" } sink { cell: "LUT__15483" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__15477" port: "O" } sink { cell: "LUT__15479" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15478" port: "O" } sink { cell: "LUT__15479" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__15479" port: "O" } sink { cell: "LUT__15483" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15480" port: "O" } sink { cell: "LUT__15481" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15481" port: "O" } sink { cell: "LUT__15483" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__15482" port: "O" } sink { cell: "LUT__15483" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15483" port: "O" } sink { cell: "LUT__15486" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__15483" port: "O" } sink { cell: "LUT__15488" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__15485" port: "O" } sink { cell: "LUT__15486" port: "I[3]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "LUT__15485" port: "O" } sink { cell: "LUT__15488" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__15512" port: "O" } sink { cell: "LUT__15513" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15512" port: "O" } sink { cell: "LUT__15515" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__15515" port: "O" } sink { cell: "LUT__15518" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15516" port: "O" } sink { cell: "LUT__15518" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15522" port: "O" } sink { cell: "LUT__15523" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15522" port: "O" } sink { cell: "LUT__15525" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__15522" port: "O" } sink { cell: "LUT__15527" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__15543" port: "O" } sink { cell: "LUT__15544" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__15543" port: "O" } sink { cell: "LUT__15551" port: "I[1]" } delay_max: 581 delay_min: 0  }
