/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the ARM target                                *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/     OPC_SwitchOpcode /*163 cases */, 51|128,85/*10931*/,  TARGET_VAL(ISD::ADD),// ->10936
/*5*/       OPC_Scope, 83, /*->90*/ // 61 children in Scope
/*7*/         OPC_RecordChild0, // #0 = $acc
/*8*/         OPC_MoveChild, 1,
/*10*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13*/        OPC_MoveChild, 0,
/*15*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18*/        OPC_MoveChild, 0,
/*20*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23*/        OPC_RecordChild0, // #1 = $a
/*24*/        OPC_MoveChild, 1,
/*26*/        OPC_CheckInteger, 16, 
/*28*/        OPC_CheckType, MVT::i32,
/*30*/        OPC_MoveParent,
/*31*/        OPC_MoveParent,
/*32*/        OPC_MoveChild, 1,
/*34*/        OPC_CheckInteger, 16, 
/*36*/        OPC_CheckType, MVT::i32,
/*38*/        OPC_MoveParent,
/*39*/        OPC_MoveParent,
/*40*/        OPC_MoveChild, 1,
/*42*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*45*/        OPC_MoveChild, 0,
/*47*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*50*/        OPC_RecordChild0, // #2 = $b
/*51*/        OPC_MoveChild, 1,
/*53*/        OPC_CheckInteger, 16, 
/*55*/        OPC_CheckType, MVT::i32,
/*57*/        OPC_MoveParent,
/*58*/        OPC_MoveParent,
/*59*/        OPC_MoveChild, 1,
/*61*/        OPC_CheckInteger, 16, 
/*63*/        OPC_CheckType, MVT::i32,
/*65*/        OPC_MoveParent,
/*66*/        OPC_MoveParent,
/*67*/        OPC_MoveParent,
/*68*/        OPC_CheckType, MVT::i32,
/*70*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*72*/        OPC_EmitInteger, MVT::i32, 14, 
/*75*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*90*/      /*Scope*/ 83, /*->174*/
/*91*/        OPC_MoveChild, 0,
/*93*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*96*/        OPC_MoveChild, 0,
/*98*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*101*/       OPC_MoveChild, 0,
/*103*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*106*/       OPC_RecordChild0, // #0 = $a
/*107*/       OPC_MoveChild, 1,
/*109*/       OPC_CheckInteger, 16, 
/*111*/       OPC_CheckType, MVT::i32,
/*113*/       OPC_MoveParent,
/*114*/       OPC_MoveParent,
/*115*/       OPC_MoveChild, 1,
/*117*/       OPC_CheckInteger, 16, 
/*119*/       OPC_CheckType, MVT::i32,
/*121*/       OPC_MoveParent,
/*122*/       OPC_MoveParent,
/*123*/       OPC_MoveChild, 1,
/*125*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*128*/       OPC_MoveChild, 0,
/*130*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*133*/       OPC_RecordChild0, // #1 = $b
/*134*/       OPC_MoveChild, 1,
/*136*/       OPC_CheckInteger, 16, 
/*138*/       OPC_CheckType, MVT::i32,
/*140*/       OPC_MoveParent,
/*141*/       OPC_MoveParent,
/*142*/       OPC_MoveChild, 1,
/*144*/       OPC_CheckInteger, 16, 
/*146*/       OPC_CheckType, MVT::i32,
/*148*/       OPC_MoveParent,
/*149*/       OPC_MoveParent,
/*150*/       OPC_MoveParent,
/*151*/       OPC_RecordChild1, // #2 = $acc
/*152*/       OPC_CheckType, MVT::i32,
/*154*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*156*/       OPC_EmitInteger, MVT::i32, 14, 
/*159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*174*/     /*Scope*/ 79|128,1/*207*/, /*->383*/
/*176*/       OPC_RecordChild0, // #0 = $Rn
/*177*/       OPC_MoveChild, 1,
/*179*/       OPC_Scope, 49, /*->230*/ // 4 children in Scope
/*181*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*184*/         OPC_MoveChild, 0,
/*186*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*189*/         OPC_RecordChild0, // #1 = $Rm
/*190*/         OPC_RecordChild1, // #2 = $rot
/*191*/         OPC_MoveChild, 1,
/*193*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*196*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*198*/         OPC_CheckType, MVT::i32,
/*200*/         OPC_MoveParent,
/*201*/         OPC_MoveParent,
/*202*/         OPC_MoveParent,
/*203*/         OPC_CheckType, MVT::i32,
/*205*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*207*/         OPC_EmitConvertToTarget, 2,
/*209*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*212*/         OPC_EmitInteger, MVT::i32, 14, 
/*215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*230*/       /*Scope*/ 50, /*->281*/
/*231*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*235*/         OPC_MoveChild, 0,
/*237*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*240*/         OPC_RecordChild0, // #1 = $Rm
/*241*/         OPC_RecordChild1, // #2 = $rot
/*242*/         OPC_MoveChild, 1,
/*244*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*247*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*249*/         OPC_CheckType, MVT::i32,
/*251*/         OPC_MoveParent,
/*252*/         OPC_MoveParent,
/*253*/         OPC_MoveParent,
/*254*/         OPC_CheckType, MVT::i32,
/*256*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*258*/         OPC_EmitConvertToTarget, 2,
/*260*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*263*/         OPC_EmitInteger, MVT::i32, 14, 
/*266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*269*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*281*/       /*Scope*/ 49, /*->331*/
/*282*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*285*/         OPC_MoveChild, 0,
/*287*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*290*/         OPC_RecordChild0, // #1 = $Rm
/*291*/         OPC_RecordChild1, // #2 = $rot
/*292*/         OPC_MoveChild, 1,
/*294*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*297*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*299*/         OPC_CheckType, MVT::i32,
/*301*/         OPC_MoveParent,
/*302*/         OPC_MoveParent,
/*303*/         OPC_MoveParent,
/*304*/         OPC_CheckType, MVT::i32,
/*306*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*308*/         OPC_EmitConvertToTarget, 2,
/*310*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*313*/         OPC_EmitInteger, MVT::i32, 14, 
/*316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*331*/       /*Scope*/ 50, /*->382*/
/*332*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*336*/         OPC_MoveChild, 0,
/*338*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*341*/         OPC_RecordChild0, // #1 = $Rm
/*342*/         OPC_RecordChild1, // #2 = $rot
/*343*/         OPC_MoveChild, 1,
/*345*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*348*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*350*/         OPC_CheckType, MVT::i32,
/*352*/         OPC_MoveParent,
/*353*/         OPC_MoveParent,
/*354*/         OPC_MoveParent,
/*355*/         OPC_CheckType, MVT::i32,
/*357*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*359*/         OPC_EmitConvertToTarget, 2,
/*361*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*364*/         OPC_EmitInteger, MVT::i32, 14, 
/*367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*382*/       0, /*End of Scope*/
/*383*/     /*Scope*/ 82|128,1/*210*/, /*->595*/
/*385*/       OPC_MoveChild, 0,
/*387*/       OPC_Scope, 50, /*->439*/ // 4 children in Scope
/*389*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*392*/         OPC_MoveChild, 0,
/*394*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*397*/         OPC_RecordChild0, // #0 = $Rm
/*398*/         OPC_RecordChild1, // #1 = $rot
/*399*/         OPC_MoveChild, 1,
/*401*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*404*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*406*/         OPC_CheckType, MVT::i32,
/*408*/         OPC_MoveParent,
/*409*/         OPC_MoveParent,
/*410*/         OPC_MoveParent,
/*411*/         OPC_RecordChild1, // #2 = $Rn
/*412*/         OPC_CheckType, MVT::i32,
/*414*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*416*/         OPC_EmitConvertToTarget, 1,
/*418*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*421*/         OPC_EmitInteger, MVT::i32, 14, 
/*424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*439*/       /*Scope*/ 51, /*->491*/
/*440*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*444*/         OPC_MoveChild, 0,
/*446*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*449*/         OPC_RecordChild0, // #0 = $Rm
/*450*/         OPC_RecordChild1, // #1 = $rot
/*451*/         OPC_MoveChild, 1,
/*453*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*456*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*458*/         OPC_CheckType, MVT::i32,
/*460*/         OPC_MoveParent,
/*461*/         OPC_MoveParent,
/*462*/         OPC_MoveParent,
/*463*/         OPC_RecordChild1, // #2 = $Rn
/*464*/         OPC_CheckType, MVT::i32,
/*466*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*468*/         OPC_EmitConvertToTarget, 1,
/*470*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*473*/         OPC_EmitInteger, MVT::i32, 14, 
/*476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*491*/       /*Scope*/ 50, /*->542*/
/*492*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*495*/         OPC_MoveChild, 0,
/*497*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*500*/         OPC_RecordChild0, // #0 = $Rm
/*501*/         OPC_RecordChild1, // #1 = $rot
/*502*/         OPC_MoveChild, 1,
/*504*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*507*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*509*/         OPC_CheckType, MVT::i32,
/*511*/         OPC_MoveParent,
/*512*/         OPC_MoveParent,
/*513*/         OPC_MoveParent,
/*514*/         OPC_RecordChild1, // #2 = $Rn
/*515*/         OPC_CheckType, MVT::i32,
/*517*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*519*/         OPC_EmitConvertToTarget, 1,
/*521*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*524*/         OPC_EmitInteger, MVT::i32, 14, 
/*527*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*530*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*542*/       /*Scope*/ 51, /*->594*/
/*543*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*547*/         OPC_MoveChild, 0,
/*549*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*552*/         OPC_RecordChild0, // #0 = $Rm
/*553*/         OPC_RecordChild1, // #1 = $rot
/*554*/         OPC_MoveChild, 1,
/*556*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*559*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*561*/         OPC_CheckType, MVT::i32,
/*563*/         OPC_MoveParent,
/*564*/         OPC_MoveParent,
/*565*/         OPC_MoveParent,
/*566*/         OPC_RecordChild1, // #2 = $Rn
/*567*/         OPC_CheckType, MVT::i32,
/*569*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*571*/         OPC_EmitConvertToTarget, 1,
/*573*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*576*/         OPC_EmitInteger, MVT::i32, 14, 
/*579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*594*/       0, /*End of Scope*/
/*595*/     /*Scope*/ 74|128,1/*202*/, /*->799*/
/*597*/       OPC_RecordChild0, // #0 = $acc
/*598*/       OPC_MoveChild, 1,
/*600*/       OPC_SwitchOpcode /*2 cases */, 127,  TARGET_VAL(ISD::MUL),// ->731
/*604*/         OPC_MoveChild, 0,
/*606*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*609*/         OPC_Scope, 59, /*->670*/ // 2 children in Scope
/*611*/           OPC_MoveChild, 0,
/*613*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*616*/           OPC_RecordChild0, // #1 = $a
/*617*/           OPC_MoveChild, 1,
/*619*/           OPC_CheckInteger, 16, 
/*621*/           OPC_CheckType, MVT::i32,
/*623*/           OPC_MoveParent,
/*624*/           OPC_MoveParent,
/*625*/           OPC_MoveChild, 1,
/*627*/           OPC_CheckInteger, 16, 
/*629*/           OPC_CheckType, MVT::i32,
/*631*/           OPC_MoveParent,
/*632*/           OPC_MoveParent,
/*633*/           OPC_MoveChild, 1,
/*635*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*638*/           OPC_RecordChild0, // #2 = $b
/*639*/           OPC_MoveChild, 1,
/*641*/           OPC_CheckInteger, 16, 
/*643*/           OPC_CheckType, MVT::i32,
/*645*/           OPC_MoveParent,
/*646*/           OPC_MoveParent,
/*647*/           OPC_MoveParent,
/*648*/           OPC_CheckType, MVT::i32,
/*650*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*652*/           OPC_EmitInteger, MVT::i32, 14, 
/*655*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*658*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*670*/         /*Scope*/ 59, /*->730*/
/*671*/           OPC_RecordChild0, // #1 = $a
/*672*/           OPC_MoveChild, 1,
/*674*/           OPC_CheckInteger, 16, 
/*676*/           OPC_CheckType, MVT::i32,
/*678*/           OPC_MoveParent,
/*679*/           OPC_MoveParent,
/*680*/           OPC_MoveChild, 1,
/*682*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*685*/           OPC_MoveChild, 0,
/*687*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*690*/           OPC_RecordChild0, // #2 = $b
/*691*/           OPC_MoveChild, 1,
/*693*/           OPC_CheckInteger, 16, 
/*695*/           OPC_CheckType, MVT::i32,
/*697*/           OPC_MoveParent,
/*698*/           OPC_MoveParent,
/*699*/           OPC_MoveChild, 1,
/*701*/           OPC_CheckInteger, 16, 
/*703*/           OPC_CheckType, MVT::i32,
/*705*/           OPC_MoveParent,
/*706*/           OPC_MoveParent,
/*707*/           OPC_MoveParent,
/*708*/           OPC_CheckType, MVT::i32,
/*710*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*712*/           OPC_EmitInteger, MVT::i32, 14, 
/*715*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*718*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                  // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*730*/         0, /*End of Scope*/
              /*SwitchOpcode*/ 64,  TARGET_VAL(ISD::SRA),// ->798
/*734*/         OPC_MoveChild, 0,
/*736*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*739*/         OPC_RecordChild0, // #1 = $a
/*740*/         OPC_MoveChild, 1,
/*742*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*745*/         OPC_MoveChild, 0,
/*747*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*750*/         OPC_RecordChild0, // #2 = $b
/*751*/         OPC_MoveChild, 1,
/*753*/         OPC_CheckInteger, 16, 
/*755*/         OPC_CheckType, MVT::i32,
/*757*/         OPC_MoveParent,
/*758*/         OPC_MoveParent,
/*759*/         OPC_MoveChild, 1,
/*761*/         OPC_CheckInteger, 16, 
/*763*/         OPC_CheckType, MVT::i32,
/*765*/         OPC_MoveParent,
/*766*/         OPC_MoveParent,
/*767*/         OPC_MoveParent,
/*768*/         OPC_MoveChild, 1,
/*770*/         OPC_CheckInteger, 16, 
/*772*/         OPC_CheckType, MVT::i32,
/*774*/         OPC_MoveParent,
/*775*/         OPC_MoveParent,
/*776*/         OPC_CheckType, MVT::i32,
/*778*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*780*/         OPC_EmitInteger, MVT::i32, 14, 
/*783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*786*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32)) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
              0, // EndSwitchOpcode
/*799*/     /*Scope*/ 6|128,1/*134*/, /*->935*/
/*801*/       OPC_MoveChild, 0,
/*803*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*806*/       OPC_MoveChild, 0,
/*808*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*811*/       OPC_Scope, 60, /*->873*/ // 2 children in Scope
/*813*/         OPC_MoveChild, 0,
/*815*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*818*/         OPC_RecordChild0, // #0 = $a
/*819*/         OPC_MoveChild, 1,
/*821*/         OPC_CheckInteger, 16, 
/*823*/         OPC_CheckType, MVT::i32,
/*825*/         OPC_MoveParent,
/*826*/         OPC_MoveParent,
/*827*/         OPC_MoveChild, 1,
/*829*/         OPC_CheckInteger, 16, 
/*831*/         OPC_CheckType, MVT::i32,
/*833*/         OPC_MoveParent,
/*834*/         OPC_MoveParent,
/*835*/         OPC_MoveChild, 1,
/*837*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*840*/         OPC_RecordChild0, // #1 = $b
/*841*/         OPC_MoveChild, 1,
/*843*/         OPC_CheckInteger, 16, 
/*845*/         OPC_CheckType, MVT::i32,
/*847*/         OPC_MoveParent,
/*848*/         OPC_MoveParent,
/*849*/         OPC_MoveParent,
/*850*/         OPC_RecordChild1, // #2 = $acc
/*851*/         OPC_CheckType, MVT::i32,
/*853*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*855*/         OPC_EmitInteger, MVT::i32, 14, 
/*858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*873*/       /*Scope*/ 60, /*->934*/
/*874*/         OPC_RecordChild0, // #0 = $b
/*875*/         OPC_MoveChild, 1,
/*877*/         OPC_CheckInteger, 16, 
/*879*/         OPC_CheckType, MVT::i32,
/*881*/         OPC_MoveParent,
/*882*/         OPC_MoveParent,
/*883*/         OPC_MoveChild, 1,
/*885*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*888*/         OPC_MoveChild, 0,
/*890*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*893*/         OPC_RecordChild0, // #1 = $a
/*894*/         OPC_MoveChild, 1,
/*896*/         OPC_CheckInteger, 16, 
/*898*/         OPC_CheckType, MVT::i32,
/*900*/         OPC_MoveParent,
/*901*/         OPC_MoveParent,
/*902*/         OPC_MoveChild, 1,
/*904*/         OPC_CheckInteger, 16, 
/*906*/         OPC_CheckType, MVT::i32,
/*908*/         OPC_MoveParent,
/*909*/         OPC_MoveParent,
/*910*/         OPC_MoveParent,
/*911*/         OPC_RecordChild1, // #2 = $acc
/*912*/         OPC_CheckType, MVT::i32,
/*914*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*916*/         OPC_EmitInteger, MVT::i32, 14, 
/*919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*934*/       0, /*End of Scope*/
/*935*/     /*Scope*/ 70, /*->1006*/
/*936*/       OPC_RecordChild0, // #0 = $acc
/*937*/       OPC_MoveChild, 1,
/*939*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*942*/       OPC_MoveChild, 0,
/*944*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*947*/       OPC_MoveChild, 0,
/*949*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*952*/       OPC_MoveChild, 0,
/*954*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*957*/       OPC_RecordChild0, // #1 = $b
/*958*/       OPC_MoveChild, 1,
/*960*/       OPC_CheckInteger, 16, 
/*962*/       OPC_CheckType, MVT::i32,
/*964*/       OPC_MoveParent,
/*965*/       OPC_MoveParent,
/*966*/       OPC_MoveChild, 1,
/*968*/       OPC_CheckInteger, 16, 
/*970*/       OPC_CheckType, MVT::i32,
/*972*/       OPC_MoveParent,
/*973*/       OPC_MoveParent,
/*974*/       OPC_RecordChild1, // #2 = $a
/*975*/       OPC_MoveParent,
/*976*/       OPC_MoveChild, 1,
/*978*/       OPC_CheckInteger, 16, 
/*980*/       OPC_CheckType, MVT::i32,
/*982*/       OPC_MoveParent,
/*983*/       OPC_MoveParent,
/*984*/       OPC_CheckType, MVT::i32,
/*986*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*988*/       OPC_EmitInteger, MVT::i32, 14, 
/*991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*994*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32)) - Complexity = 30
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1006*/    /*Scope*/ 6|128,1/*134*/, /*->1142*/
/*1008*/      OPC_MoveChild, 0,
/*1010*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1013*/      OPC_MoveChild, 0,
/*1015*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1018*/      OPC_Scope, 60, /*->1080*/ // 2 children in Scope
/*1020*/        OPC_RecordChild0, // #0 = $a
/*1021*/        OPC_MoveChild, 1,
/*1023*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1026*/        OPC_MoveChild, 0,
/*1028*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1031*/        OPC_RecordChild0, // #1 = $b
/*1032*/        OPC_MoveChild, 1,
/*1034*/        OPC_CheckInteger, 16, 
/*1036*/        OPC_CheckType, MVT::i32,
/*1038*/        OPC_MoveParent,
/*1039*/        OPC_MoveParent,
/*1040*/        OPC_MoveChild, 1,
/*1042*/        OPC_CheckInteger, 16, 
/*1044*/        OPC_CheckType, MVT::i32,
/*1046*/        OPC_MoveParent,
/*1047*/        OPC_MoveParent,
/*1048*/        OPC_MoveParent,
/*1049*/        OPC_MoveChild, 1,
/*1051*/        OPC_CheckInteger, 16, 
/*1053*/        OPC_CheckType, MVT::i32,
/*1055*/        OPC_MoveParent,
/*1056*/        OPC_MoveParent,
/*1057*/        OPC_RecordChild1, // #2 = $acc
/*1058*/        OPC_CheckType, MVT::i32,
/*1060*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1062*/        OPC_EmitInteger, MVT::i32, 14, 
/*1065*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1068*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1080*/      /*Scope*/ 60, /*->1141*/
/*1081*/        OPC_MoveChild, 0,
/*1083*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1086*/        OPC_MoveChild, 0,
/*1088*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1091*/        OPC_RecordChild0, // #0 = $b
/*1092*/        OPC_MoveChild, 1,
/*1094*/        OPC_CheckInteger, 16, 
/*1096*/        OPC_CheckType, MVT::i32,
/*1098*/        OPC_MoveParent,
/*1099*/        OPC_MoveParent,
/*1100*/        OPC_MoveChild, 1,
/*1102*/        OPC_CheckInteger, 16, 
/*1104*/        OPC_CheckType, MVT::i32,
/*1106*/        OPC_MoveParent,
/*1107*/        OPC_MoveParent,
/*1108*/        OPC_RecordChild1, // #1 = $a
/*1109*/        OPC_MoveParent,
/*1110*/        OPC_MoveChild, 1,
/*1112*/        OPC_CheckInteger, 16, 
/*1114*/        OPC_CheckType, MVT::i32,
/*1116*/        OPC_MoveParent,
/*1117*/        OPC_MoveParent,
/*1118*/        OPC_RecordChild1, // #2 = $acc
/*1119*/        OPC_CheckType, MVT::i32,
/*1121*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1123*/        OPC_EmitInteger, MVT::i32, 14, 
/*1126*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1129*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1141*/      0, /*End of Scope*/
/*1142*/    /*Scope*/ 3|128,1/*131*/, /*->1275*/
/*1144*/      OPC_RecordChild0, // #0 = $Rn
/*1145*/      OPC_MoveChild, 1,
/*1147*/      OPC_Scope, 30, /*->1179*/ // 4 children in Scope
/*1149*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1152*/        OPC_RecordChild0, // #1 = $Rm
/*1153*/        OPC_MoveParent,
/*1154*/        OPC_CheckType, MVT::i32,
/*1156*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1158*/        OPC_EmitInteger, MVT::i32, 0, 
/*1161*/        OPC_EmitInteger, MVT::i32, 14, 
/*1164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1179*/      /*Scope*/ 31, /*->1211*/
/*1180*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1184*/        OPC_RecordChild0, // #1 = $Rm
/*1185*/        OPC_MoveParent,
/*1186*/        OPC_CheckType, MVT::i32,
/*1188*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1190*/        OPC_EmitInteger, MVT::i32, 0, 
/*1193*/        OPC_EmitInteger, MVT::i32, 14, 
/*1196*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1199*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1211*/      /*Scope*/ 30, /*->1242*/
/*1212*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1215*/        OPC_RecordChild0, // #1 = $Rm
/*1216*/        OPC_MoveParent,
/*1217*/        OPC_CheckType, MVT::i32,
/*1219*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1221*/        OPC_EmitInteger, MVT::i32, 0, 
/*1224*/        OPC_EmitInteger, MVT::i32, 14, 
/*1227*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1230*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1242*/      /*Scope*/ 31, /*->1274*/
/*1243*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1247*/        OPC_RecordChild0, // #1 = $Rm
/*1248*/        OPC_MoveParent,
/*1249*/        OPC_CheckType, MVT::i32,
/*1251*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1253*/        OPC_EmitInteger, MVT::i32, 0, 
/*1256*/        OPC_EmitInteger, MVT::i32, 14, 
/*1259*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1262*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1274*/      0, /*End of Scope*/
/*1275*/    /*Scope*/ 6|128,1/*134*/, /*->1411*/
/*1277*/      OPC_MoveChild, 0,
/*1279*/      OPC_Scope, 31, /*->1312*/ // 4 children in Scope
/*1281*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1284*/        OPC_RecordChild0, // #0 = $Rm
/*1285*/        OPC_MoveParent,
/*1286*/        OPC_RecordChild1, // #1 = $Rn
/*1287*/        OPC_CheckType, MVT::i32,
/*1289*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1291*/        OPC_EmitInteger, MVT::i32, 0, 
/*1294*/        OPC_EmitInteger, MVT::i32, 14, 
/*1297*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1300*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1312*/      /*Scope*/ 32, /*->1345*/
/*1313*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1317*/        OPC_RecordChild0, // #0 = $Rm
/*1318*/        OPC_MoveParent,
/*1319*/        OPC_RecordChild1, // #1 = $Rn
/*1320*/        OPC_CheckType, MVT::i32,
/*1322*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1324*/        OPC_EmitInteger, MVT::i32, 0, 
/*1327*/        OPC_EmitInteger, MVT::i32, 14, 
/*1330*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1333*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1345*/      /*Scope*/ 31, /*->1377*/
/*1346*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1349*/        OPC_RecordChild0, // #0 = $Rm
/*1350*/        OPC_MoveParent,
/*1351*/        OPC_RecordChild1, // #1 = $Rn
/*1352*/        OPC_CheckType, MVT::i32,
/*1354*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1356*/        OPC_EmitInteger, MVT::i32, 0, 
/*1359*/        OPC_EmitInteger, MVT::i32, 14, 
/*1362*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1365*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1377*/      /*Scope*/ 32, /*->1410*/
/*1378*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1382*/        OPC_RecordChild0, // #0 = $Rm
/*1383*/        OPC_MoveParent,
/*1384*/        OPC_RecordChild1, // #1 = $Rn
/*1385*/        OPC_CheckType, MVT::i32,
/*1387*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1389*/        OPC_EmitInteger, MVT::i32, 0, 
/*1392*/        OPC_EmitInteger, MVT::i32, 14, 
/*1395*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1398*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1410*/      0, /*End of Scope*/
/*1411*/    /*Scope*/ 33|128,1/*161*/, /*->1574*/
/*1413*/      OPC_RecordChild0, // #0 = $Ra
/*1414*/      OPC_MoveChild, 1,
/*1416*/      OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->1495
/*1420*/        OPC_MoveChild, 0,
/*1422*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1425*/        OPC_RecordChild0, // #1 = $Rn
/*1426*/        OPC_MoveChild, 1,
/*1428*/        OPC_CheckInteger, 16, 
/*1430*/        OPC_CheckType, MVT::i32,
/*1432*/        OPC_MoveParent,
/*1433*/        OPC_MoveParent,
/*1434*/        OPC_MoveChild, 1,
/*1436*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1439*/        OPC_RecordChild0, // #2 = $Rm
/*1440*/        OPC_MoveChild, 1,
/*1442*/        OPC_CheckInteger, 16, 
/*1444*/        OPC_CheckType, MVT::i32,
/*1446*/        OPC_MoveParent,
/*1447*/        OPC_MoveParent,
/*1448*/        OPC_MoveParent,
/*1449*/        OPC_CheckType, MVT::i32,
/*1451*/        OPC_Scope, 20, /*->1473*/ // 2 children in Scope
/*1453*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1455*/          OPC_EmitInteger, MVT::i32, 14, 
/*1458*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1461*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1473*/        /*Scope*/ 20, /*->1494*/
/*1474*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1476*/          OPC_EmitInteger, MVT::i32, 14, 
/*1479*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1482*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1494*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 75,  TARGET_VAL(ISD::SRA),// ->1573
/*1498*/        OPC_MoveChild, 0,
/*1500*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1503*/        OPC_RecordChild0, // #1 = $Rn
/*1504*/        OPC_MoveChild, 1,
/*1506*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1509*/        OPC_RecordChild0, // #2 = $Rm
/*1510*/        OPC_MoveChild, 1,
/*1512*/        OPC_CheckInteger, 16, 
/*1514*/        OPC_CheckType, MVT::i32,
/*1516*/        OPC_MoveParent,
/*1517*/        OPC_MoveParent,
/*1518*/        OPC_MoveParent,
/*1519*/        OPC_MoveChild, 1,
/*1521*/        OPC_CheckInteger, 16, 
/*1523*/        OPC_CheckType, MVT::i32,
/*1525*/        OPC_MoveParent,
/*1526*/        OPC_MoveParent,
/*1527*/        OPC_CheckType, MVT::i32,
/*1529*/        OPC_Scope, 20, /*->1551*/ // 2 children in Scope
/*1531*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1533*/          OPC_EmitInteger, MVT::i32, 14, 
/*1536*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1539*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1551*/        /*Scope*/ 20, /*->1572*/
/*1552*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1554*/          OPC_EmitInteger, MVT::i32, 14, 
/*1557*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1560*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1572*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*1574*/    /*Scope*/ 57, /*->1632*/
/*1575*/      OPC_MoveChild, 0,
/*1577*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1580*/      OPC_MoveChild, 0,
/*1582*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1585*/      OPC_RecordChild0, // #0 = $Rn
/*1586*/      OPC_MoveChild, 1,
/*1588*/      OPC_CheckInteger, 16, 
/*1590*/      OPC_CheckType, MVT::i32,
/*1592*/      OPC_MoveParent,
/*1593*/      OPC_MoveParent,
/*1594*/      OPC_MoveChild, 1,
/*1596*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1599*/      OPC_RecordChild0, // #1 = $Rm
/*1600*/      OPC_MoveChild, 1,
/*1602*/      OPC_CheckInteger, 16, 
/*1604*/      OPC_CheckType, MVT::i32,
/*1606*/      OPC_MoveParent,
/*1607*/      OPC_MoveParent,
/*1608*/      OPC_MoveParent,
/*1609*/      OPC_RecordChild1, // #2 = $Ra
/*1610*/      OPC_CheckType, MVT::i32,
/*1612*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1614*/      OPC_EmitInteger, MVT::i32, 14, 
/*1617*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1620*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
              // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1632*/    /*Scope*/ 57, /*->1690*/
/*1633*/      OPC_RecordChild0, // #0 = $Ra
/*1634*/      OPC_MoveChild, 1,
/*1636*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1639*/      OPC_MoveChild, 0,
/*1641*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1644*/      OPC_MoveChild, 0,
/*1646*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1649*/      OPC_RecordChild0, // #1 = $Rm
/*1650*/      OPC_MoveChild, 1,
/*1652*/      OPC_CheckInteger, 16, 
/*1654*/      OPC_CheckType, MVT::i32,
/*1656*/      OPC_MoveParent,
/*1657*/      OPC_MoveParent,
/*1658*/      OPC_RecordChild1, // #2 = $Rn
/*1659*/      OPC_MoveParent,
/*1660*/      OPC_MoveChild, 1,
/*1662*/      OPC_CheckInteger, 16, 
/*1664*/      OPC_CheckType, MVT::i32,
/*1666*/      OPC_MoveParent,
/*1667*/      OPC_MoveParent,
/*1668*/      OPC_CheckType, MVT::i32,
/*1670*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1672*/      OPC_EmitInteger, MVT::i32, 14, 
/*1675*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1678*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1690*/    /*Scope*/ 37|128,1/*165*/, /*->1857*/
/*1692*/      OPC_MoveChild, 0,
/*1694*/      OPC_SwitchOpcode /*2 cases */, 103,  TARGET_VAL(ISD::SRA),// ->1801
/*1698*/        OPC_MoveChild, 0,
/*1700*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1703*/        OPC_Scope, 47, /*->1752*/ // 2 children in Scope
/*1705*/          OPC_RecordChild0, // #0 = $Rn
/*1706*/          OPC_MoveChild, 1,
/*1708*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1711*/          OPC_RecordChild0, // #1 = $Rm
/*1712*/          OPC_MoveChild, 1,
/*1714*/          OPC_CheckInteger, 16, 
/*1716*/          OPC_CheckType, MVT::i32,
/*1718*/          OPC_MoveParent,
/*1719*/          OPC_MoveParent,
/*1720*/          OPC_MoveParent,
/*1721*/          OPC_MoveChild, 1,
/*1723*/          OPC_CheckInteger, 16, 
/*1725*/          OPC_CheckType, MVT::i32,
/*1727*/          OPC_MoveParent,
/*1728*/          OPC_MoveParent,
/*1729*/          OPC_RecordChild1, // #2 = $Ra
/*1730*/          OPC_CheckType, MVT::i32,
/*1732*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1734*/          OPC_EmitInteger, MVT::i32, 14, 
/*1737*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1740*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1752*/        /*Scope*/ 47, /*->1800*/
/*1753*/          OPC_MoveChild, 0,
/*1755*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1758*/          OPC_RecordChild0, // #0 = $Rm
/*1759*/          OPC_MoveChild, 1,
/*1761*/          OPC_CheckInteger, 16, 
/*1763*/          OPC_CheckType, MVT::i32,
/*1765*/          OPC_MoveParent,
/*1766*/          OPC_MoveParent,
/*1767*/          OPC_RecordChild1, // #1 = $Rn
/*1768*/          OPC_MoveParent,
/*1769*/          OPC_MoveChild, 1,
/*1771*/          OPC_CheckInteger, 16, 
/*1773*/          OPC_CheckType, MVT::i32,
/*1775*/          OPC_MoveParent,
/*1776*/          OPC_MoveParent,
/*1777*/          OPC_RecordChild1, // #2 = $Ra
/*1778*/          OPC_CheckType, MVT::i32,
/*1780*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1782*/          OPC_EmitInteger, MVT::i32, 14, 
/*1785*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1788*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1800*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::MUL),// ->1856
/*1804*/        OPC_MoveChild, 0,
/*1806*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1809*/        OPC_RecordChild0, // #0 = $Rn
/*1810*/        OPC_MoveChild, 1,
/*1812*/        OPC_CheckInteger, 16, 
/*1814*/        OPC_CheckType, MVT::i32,
/*1816*/        OPC_MoveParent,
/*1817*/        OPC_MoveParent,
/*1818*/        OPC_MoveChild, 1,
/*1820*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1823*/        OPC_RecordChild0, // #1 = $Rm
/*1824*/        OPC_MoveChild, 1,
/*1826*/        OPC_CheckInteger, 16, 
/*1828*/        OPC_CheckType, MVT::i32,
/*1830*/        OPC_MoveParent,
/*1831*/        OPC_MoveParent,
/*1832*/        OPC_MoveParent,
/*1833*/        OPC_RecordChild1, // #2 = $Ra
/*1834*/        OPC_CheckType, MVT::i32,
/*1836*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1838*/        OPC_EmitInteger, MVT::i32, 14, 
/*1841*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1844*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*1857*/    /*Scope*/ 57, /*->1915*/
/*1858*/      OPC_RecordChild0, // #0 = $Ra
/*1859*/      OPC_MoveChild, 1,
/*1861*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1864*/      OPC_MoveChild, 0,
/*1866*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1869*/      OPC_MoveChild, 0,
/*1871*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1874*/      OPC_RecordChild0, // #1 = $Rm
/*1875*/      OPC_MoveChild, 1,
/*1877*/      OPC_CheckInteger, 16, 
/*1879*/      OPC_CheckType, MVT::i32,
/*1881*/      OPC_MoveParent,
/*1882*/      OPC_MoveParent,
/*1883*/      OPC_RecordChild1, // #2 = $Rn
/*1884*/      OPC_MoveParent,
/*1885*/      OPC_MoveChild, 1,
/*1887*/      OPC_CheckInteger, 16, 
/*1889*/      OPC_CheckType, MVT::i32,
/*1891*/      OPC_MoveParent,
/*1892*/      OPC_MoveParent,
/*1893*/      OPC_CheckType, MVT::i32,
/*1895*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1897*/      OPC_EmitInteger, MVT::i32, 14, 
/*1900*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1903*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1915*/    /*Scope*/ 108, /*->2024*/
/*1916*/      OPC_MoveChild, 0,
/*1918*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1921*/      OPC_MoveChild, 0,
/*1923*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1926*/      OPC_Scope, 47, /*->1975*/ // 2 children in Scope
/*1928*/        OPC_RecordChild0, // #0 = $Rn
/*1929*/        OPC_MoveChild, 1,
/*1931*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1934*/        OPC_RecordChild0, // #1 = $Rm
/*1935*/        OPC_MoveChild, 1,
/*1937*/        OPC_CheckInteger, 16, 
/*1939*/        OPC_CheckType, MVT::i32,
/*1941*/        OPC_MoveParent,
/*1942*/        OPC_MoveParent,
/*1943*/        OPC_MoveParent,
/*1944*/        OPC_MoveChild, 1,
/*1946*/        OPC_CheckInteger, 16, 
/*1948*/        OPC_CheckType, MVT::i32,
/*1950*/        OPC_MoveParent,
/*1951*/        OPC_MoveParent,
/*1952*/        OPC_RecordChild1, // #2 = $Ra
/*1953*/        OPC_CheckType, MVT::i32,
/*1955*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1957*/        OPC_EmitInteger, MVT::i32, 14, 
/*1960*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1963*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1975*/      /*Scope*/ 47, /*->2023*/
/*1976*/        OPC_MoveChild, 0,
/*1978*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1981*/        OPC_RecordChild0, // #0 = $Rm
/*1982*/        OPC_MoveChild, 1,
/*1984*/        OPC_CheckInteger, 16, 
/*1986*/        OPC_CheckType, MVT::i32,
/*1988*/        OPC_MoveParent,
/*1989*/        OPC_MoveParent,
/*1990*/        OPC_RecordChild1, // #1 = $Rn
/*1991*/        OPC_MoveParent,
/*1992*/        OPC_MoveChild, 1,
/*1994*/        OPC_CheckInteger, 16, 
/*1996*/        OPC_CheckType, MVT::i32,
/*1998*/        OPC_MoveParent,
/*1999*/        OPC_MoveParent,
/*2000*/        OPC_RecordChild1, // #2 = $Ra
/*2001*/        OPC_CheckType, MVT::i32,
/*2003*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2005*/        OPC_EmitInteger, MVT::i32, 14, 
/*2008*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2011*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2023*/      0, /*End of Scope*/
/*2024*/    /*Scope*/ 97|128,1/*225*/, /*->2251*/
/*2026*/      OPC_RecordChild0, // #0 = $Ra
/*2027*/      OPC_MoveChild, 1,
/*2029*/      OPC_SwitchOpcode /*2 cases */, 14|128,1/*142*/,  TARGET_VAL(ISD::MUL),// ->2176
/*2034*/        OPC_MoveChild, 0,
/*2036*/        OPC_SwitchOpcode /*2 cases */, 66,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2106
/*2040*/          OPC_RecordChild0, // #1 = $Rn
/*2041*/          OPC_MoveChild, 1,
/*2043*/          OPC_CheckValueType, MVT::i16,
/*2045*/          OPC_MoveParent,
/*2046*/          OPC_MoveParent,
/*2047*/          OPC_MoveChild, 1,
/*2049*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2052*/          OPC_RecordChild0, // #2 = $Rm
/*2053*/          OPC_MoveChild, 1,
/*2055*/          OPC_CheckInteger, 16, 
/*2057*/          OPC_CheckType, MVT::i32,
/*2059*/          OPC_MoveParent,
/*2060*/          OPC_MoveParent,
/*2061*/          OPC_MoveParent,
/*2062*/          OPC_Scope, 20, /*->2084*/ // 2 children in Scope
/*2064*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2066*/            OPC_EmitInteger, MVT::i32, 14, 
/*2069*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2072*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2084*/          /*Scope*/ 20, /*->2105*/
/*2085*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2087*/            OPC_EmitInteger, MVT::i32, 14, 
/*2090*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2093*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2105*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 66,  TARGET_VAL(ISD::SRA),// ->2175
/*2109*/          OPC_RecordChild0, // #1 = $Rn
/*2110*/          OPC_MoveChild, 1,
/*2112*/          OPC_CheckInteger, 16, 
/*2114*/          OPC_CheckType, MVT::i32,
/*2116*/          OPC_MoveParent,
/*2117*/          OPC_MoveParent,
/*2118*/          OPC_MoveChild, 1,
/*2120*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2123*/          OPC_RecordChild0, // #2 = $Rm
/*2124*/          OPC_MoveChild, 1,
/*2126*/          OPC_CheckValueType, MVT::i16,
/*2128*/          OPC_MoveParent,
/*2129*/          OPC_MoveParent,
/*2130*/          OPC_MoveParent,
/*2131*/          OPC_Scope, 20, /*->2153*/ // 2 children in Scope
/*2133*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2135*/            OPC_EmitInteger, MVT::i32, 14, 
/*2138*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2141*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2153*/          /*Scope*/ 20, /*->2174*/
/*2154*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2156*/            OPC_EmitInteger, MVT::i32, 14, 
/*2159*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2162*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2174*/          0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 71,  TARGET_VAL(ISD::SRA),// ->2250
/*2179*/        OPC_MoveChild, 0,
/*2181*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2184*/        OPC_RecordChild0, // #1 = $Rn
/*2185*/        OPC_MoveChild, 1,
/*2187*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2190*/        OPC_RecordChild0, // #2 = $Rm
/*2191*/        OPC_MoveChild, 1,
/*2193*/        OPC_CheckValueType, MVT::i16,
/*2195*/        OPC_MoveParent,
/*2196*/        OPC_MoveParent,
/*2197*/        OPC_MoveParent,
/*2198*/        OPC_MoveChild, 1,
/*2200*/        OPC_CheckInteger, 16, 
/*2202*/        OPC_CheckType, MVT::i32,
/*2204*/        OPC_MoveParent,
/*2205*/        OPC_MoveParent,
/*2206*/        OPC_Scope, 20, /*->2228*/ // 2 children in Scope
/*2208*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2210*/          OPC_EmitInteger, MVT::i32, 14, 
/*2213*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2216*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2228*/        /*Scope*/ 20, /*->2249*/
/*2229*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2231*/          OPC_EmitInteger, MVT::i32, 14, 
/*2234*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2237*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2249*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*2251*/    /*Scope*/ 101, /*->2353*/
/*2252*/      OPC_MoveChild, 0,
/*2254*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2257*/      OPC_MoveChild, 0,
/*2259*/      OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2306
/*2263*/        OPC_RecordChild0, // #0 = $Rn
/*2264*/        OPC_MoveChild, 1,
/*2266*/        OPC_CheckValueType, MVT::i16,
/*2268*/        OPC_MoveParent,
/*2269*/        OPC_MoveParent,
/*2270*/        OPC_MoveChild, 1,
/*2272*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2275*/        OPC_RecordChild0, // #1 = $Rm
/*2276*/        OPC_MoveChild, 1,
/*2278*/        OPC_CheckInteger, 16, 
/*2280*/        OPC_CheckType, MVT::i32,
/*2282*/        OPC_MoveParent,
/*2283*/        OPC_MoveParent,
/*2284*/        OPC_MoveParent,
/*2285*/        OPC_RecordChild1, // #2 = $Ra
/*2286*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2288*/        OPC_EmitInteger, MVT::i32, 14, 
/*2291*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2294*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2352
/*2309*/        OPC_RecordChild0, // #0 = $Rm
/*2310*/        OPC_MoveChild, 1,
/*2312*/        OPC_CheckInteger, 16, 
/*2314*/        OPC_CheckType, MVT::i32,
/*2316*/        OPC_MoveParent,
/*2317*/        OPC_MoveParent,
/*2318*/        OPC_MoveChild, 1,
/*2320*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2323*/        OPC_RecordChild0, // #1 = $Rn
/*2324*/        OPC_MoveChild, 1,
/*2326*/        OPC_CheckValueType, MVT::i16,
/*2328*/        OPC_MoveParent,
/*2329*/        OPC_MoveParent,
/*2330*/        OPC_MoveParent,
/*2331*/        OPC_RecordChild1, // #2 = $Ra
/*2332*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2334*/        OPC_EmitInteger, MVT::i32, 14, 
/*2337*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2340*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*2353*/    /*Scope*/ 53, /*->2407*/
/*2354*/      OPC_RecordChild0, // #0 = $Ra
/*2355*/      OPC_MoveChild, 1,
/*2357*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2360*/      OPC_MoveChild, 0,
/*2362*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2365*/      OPC_MoveChild, 0,
/*2367*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2370*/      OPC_RecordChild0, // #1 = $Rm
/*2371*/      OPC_MoveChild, 1,
/*2373*/      OPC_CheckValueType, MVT::i16,
/*2375*/      OPC_MoveParent,
/*2376*/      OPC_MoveParent,
/*2377*/      OPC_RecordChild1, // #2 = $Rn
/*2378*/      OPC_MoveParent,
/*2379*/      OPC_MoveChild, 1,
/*2381*/      OPC_CheckInteger, 16, 
/*2383*/      OPC_CheckType, MVT::i32,
/*2385*/      OPC_MoveParent,
/*2386*/      OPC_MoveParent,
/*2387*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2389*/      OPC_EmitInteger, MVT::i32, 14, 
/*2392*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2395*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2407*/    /*Scope*/ 73|128,1/*201*/, /*->2610*/
/*2409*/      OPC_MoveChild, 0,
/*2411*/      OPC_SwitchOpcode /*2 cases */, 95,  TARGET_VAL(ISD::SRA),// ->2510
/*2415*/        OPC_MoveChild, 0,
/*2417*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2420*/        OPC_Scope, 43, /*->2465*/ // 2 children in Scope
/*2422*/          OPC_RecordChild0, // #0 = $Rn
/*2423*/          OPC_MoveChild, 1,
/*2425*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2428*/          OPC_RecordChild0, // #1 = $Rm
/*2429*/          OPC_MoveChild, 1,
/*2431*/          OPC_CheckValueType, MVT::i16,
/*2433*/          OPC_MoveParent,
/*2434*/          OPC_MoveParent,
/*2435*/          OPC_MoveParent,
/*2436*/          OPC_MoveChild, 1,
/*2438*/          OPC_CheckInteger, 16, 
/*2440*/          OPC_CheckType, MVT::i32,
/*2442*/          OPC_MoveParent,
/*2443*/          OPC_MoveParent,
/*2444*/          OPC_RecordChild1, // #2 = $Ra
/*2445*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2447*/          OPC_EmitInteger, MVT::i32, 14, 
/*2450*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2453*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2465*/        /*Scope*/ 43, /*->2509*/
/*2466*/          OPC_MoveChild, 0,
/*2468*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2471*/          OPC_RecordChild0, // #0 = $Rm
/*2472*/          OPC_MoveChild, 1,
/*2474*/          OPC_CheckValueType, MVT::i16,
/*2476*/          OPC_MoveParent,
/*2477*/          OPC_MoveParent,
/*2478*/          OPC_RecordChild1, // #1 = $Rn
/*2479*/          OPC_MoveParent,
/*2480*/          OPC_MoveChild, 1,
/*2482*/          OPC_CheckInteger, 16, 
/*2484*/          OPC_CheckType, MVT::i32,
/*2486*/          OPC_MoveParent,
/*2487*/          OPC_MoveParent,
/*2488*/          OPC_RecordChild1, // #2 = $Ra
/*2489*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2491*/          OPC_EmitInteger, MVT::i32, 14, 
/*2494*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2497*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2509*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 96,  TARGET_VAL(ISD::MUL),// ->2609
/*2513*/        OPC_MoveChild, 0,
/*2515*/        OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2562
/*2519*/          OPC_RecordChild0, // #0 = $Rn
/*2520*/          OPC_MoveChild, 1,
/*2522*/          OPC_CheckValueType, MVT::i16,
/*2524*/          OPC_MoveParent,
/*2525*/          OPC_MoveParent,
/*2526*/          OPC_MoveChild, 1,
/*2528*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2531*/          OPC_RecordChild0, // #1 = $Rm
/*2532*/          OPC_MoveChild, 1,
/*2534*/          OPC_CheckInteger, 16, 
/*2536*/          OPC_CheckType, MVT::i32,
/*2538*/          OPC_MoveParent,
/*2539*/          OPC_MoveParent,
/*2540*/          OPC_MoveParent,
/*2541*/          OPC_RecordChild1, // #2 = $Ra
/*2542*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2544*/          OPC_EmitInteger, MVT::i32, 14, 
/*2547*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2608
/*2565*/          OPC_RecordChild0, // #0 = $Rm
/*2566*/          OPC_MoveChild, 1,
/*2568*/          OPC_CheckInteger, 16, 
/*2570*/          OPC_CheckType, MVT::i32,
/*2572*/          OPC_MoveParent,
/*2573*/          OPC_MoveParent,
/*2574*/          OPC_MoveChild, 1,
/*2576*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2579*/          OPC_RecordChild0, // #1 = $Rn
/*2580*/          OPC_MoveChild, 1,
/*2582*/          OPC_CheckValueType, MVT::i16,
/*2584*/          OPC_MoveParent,
/*2585*/          OPC_MoveParent,
/*2586*/          OPC_MoveParent,
/*2587*/          OPC_RecordChild1, // #2 = $Ra
/*2588*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2590*/          OPC_EmitInteger, MVT::i32, 14, 
/*2593*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2596*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                0, // EndSwitchOpcode
              0, // EndSwitchOpcode
/*2610*/    /*Scope*/ 53, /*->2664*/
/*2611*/      OPC_RecordChild0, // #0 = $Ra
/*2612*/      OPC_MoveChild, 1,
/*2614*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2617*/      OPC_MoveChild, 0,
/*2619*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2622*/      OPC_MoveChild, 0,
/*2624*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2627*/      OPC_RecordChild0, // #1 = $Rm
/*2628*/      OPC_MoveChild, 1,
/*2630*/      OPC_CheckValueType, MVT::i16,
/*2632*/      OPC_MoveParent,
/*2633*/      OPC_MoveParent,
/*2634*/      OPC_RecordChild1, // #2 = $Rn
/*2635*/      OPC_MoveParent,
/*2636*/      OPC_MoveChild, 1,
/*2638*/      OPC_CheckInteger, 16, 
/*2640*/      OPC_CheckType, MVT::i32,
/*2642*/      OPC_MoveParent,
/*2643*/      OPC_MoveParent,
/*2644*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2646*/      OPC_EmitInteger, MVT::i32, 14, 
/*2649*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2652*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2664*/    /*Scope*/ 100, /*->2765*/
/*2665*/      OPC_MoveChild, 0,
/*2667*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2670*/      OPC_MoveChild, 0,
/*2672*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2675*/      OPC_Scope, 43, /*->2720*/ // 2 children in Scope
/*2677*/        OPC_RecordChild0, // #0 = $Rn
/*2678*/        OPC_MoveChild, 1,
/*2680*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2683*/        OPC_RecordChild0, // #1 = $Rm
/*2684*/        OPC_MoveChild, 1,
/*2686*/        OPC_CheckValueType, MVT::i16,
/*2688*/        OPC_MoveParent,
/*2689*/        OPC_MoveParent,
/*2690*/        OPC_MoveParent,
/*2691*/        OPC_MoveChild, 1,
/*2693*/        OPC_CheckInteger, 16, 
/*2695*/        OPC_CheckType, MVT::i32,
/*2697*/        OPC_MoveParent,
/*2698*/        OPC_MoveParent,
/*2699*/        OPC_RecordChild1, // #2 = $Ra
/*2700*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2702*/        OPC_EmitInteger, MVT::i32, 14, 
/*2705*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2708*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2720*/      /*Scope*/ 43, /*->2764*/
/*2721*/        OPC_MoveChild, 0,
/*2723*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2726*/        OPC_RecordChild0, // #0 = $Rm
/*2727*/        OPC_MoveChild, 1,
/*2729*/        OPC_CheckValueType, MVT::i16,
/*2731*/        OPC_MoveParent,
/*2732*/        OPC_MoveParent,
/*2733*/        OPC_RecordChild1, // #1 = $Rn
/*2734*/        OPC_MoveParent,
/*2735*/        OPC_MoveChild, 1,
/*2737*/        OPC_CheckInteger, 16, 
/*2739*/        OPC_CheckType, MVT::i32,
/*2741*/        OPC_MoveParent,
/*2742*/        OPC_MoveParent,
/*2743*/        OPC_RecordChild1, // #2 = $Ra
/*2744*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2746*/        OPC_EmitInteger, MVT::i32, 14, 
/*2749*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2752*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2764*/      0, /*End of Scope*/
/*2765*/    /*Scope*/ 84|128,1/*212*/, /*->2979*/
/*2767*/      OPC_RecordChild0, // #0 = $Rn
/*2768*/      OPC_Scope, 31, /*->2801*/ // 3 children in Scope
/*2770*/        OPC_RecordChild1, // #1 = $shift
/*2771*/        OPC_CheckType, MVT::i32,
/*2773*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2775*/        OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*2778*/        OPC_EmitInteger, MVT::i32, 14, 
/*2781*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2784*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2787*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2801*/      /*Scope*/ 15|128,1/*143*/, /*->2946*/
/*2803*/        OPC_MoveChild, 1,
/*2805*/        OPC_SwitchOpcode /*2 cases */, 90,  TARGET_VAL(ISD::MUL),// ->2899
/*2809*/          OPC_Scope, 43, /*->2854*/ // 2 children in Scope
/*2811*/            OPC_RecordChild0, // #1 = $a
/*2812*/            OPC_MoveChild, 0,
/*2814*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2816*/            OPC_MoveParent,
/*2817*/            OPC_MoveChild, 1,
/*2819*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2822*/            OPC_RecordChild0, // #2 = $b
/*2823*/            OPC_MoveChild, 1,
/*2825*/            OPC_CheckInteger, 16, 
/*2827*/            OPC_CheckType, MVT::i32,
/*2829*/            OPC_MoveParent,
/*2830*/            OPC_MoveParent,
/*2831*/            OPC_MoveParent,
/*2832*/            OPC_CheckType, MVT::i32,
/*2834*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2836*/            OPC_EmitInteger, MVT::i32, 14, 
/*2839*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2842*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2854*/          /*Scope*/ 43, /*->2898*/
/*2855*/            OPC_MoveChild, 0,
/*2857*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2860*/            OPC_RecordChild0, // #1 = $a
/*2861*/            OPC_MoveChild, 1,
/*2863*/            OPC_CheckInteger, 16, 
/*2865*/            OPC_CheckType, MVT::i32,
/*2867*/            OPC_MoveParent,
/*2868*/            OPC_MoveParent,
/*2869*/            OPC_RecordChild1, // #2 = $b
/*2870*/            OPC_MoveChild, 1,
/*2872*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2874*/            OPC_MoveParent,
/*2875*/            OPC_MoveParent,
/*2876*/            OPC_CheckType, MVT::i32,
/*2878*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2880*/            OPC_EmitInteger, MVT::i32, 14, 
/*2883*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2886*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2898*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2945
/*2902*/          OPC_MoveChild, 0,
/*2904*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2907*/          OPC_RecordChild0, // #1 = $a
/*2908*/          OPC_RecordChild1, // #2 = $b
/*2909*/          OPC_MoveChild, 1,
/*2911*/          OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2913*/          OPC_MoveParent,
/*2914*/          OPC_MoveParent,
/*2915*/          OPC_MoveChild, 1,
/*2917*/          OPC_CheckInteger, 16, 
/*2919*/          OPC_CheckType, MVT::i32,
/*2921*/          OPC_MoveParent,
/*2922*/          OPC_MoveParent,
/*2923*/          OPC_CheckType, MVT::i32,
/*2925*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2927*/          OPC_EmitInteger, MVT::i32, 14, 
/*2930*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2933*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32)) - Complexity = 15
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
                0, // EndSwitchOpcode
/*2946*/      /*Scope*/ 31, /*->2978*/
/*2947*/        OPC_RecordChild1, // #1 = $Rn
/*2948*/        OPC_CheckType, MVT::i32,
/*2950*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2952*/        OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*2955*/        OPC_EmitInteger, MVT::i32, 14, 
/*2958*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2961*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2964*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2978*/      0, /*End of Scope*/
/*2979*/    /*Scope*/ 97, /*->3077*/
/*2980*/      OPC_MoveChild, 0,
/*2982*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2985*/      OPC_Scope, 44, /*->3031*/ // 2 children in Scope
/*2987*/        OPC_RecordChild0, // #0 = $a
/*2988*/        OPC_MoveChild, 0,
/*2990*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2992*/        OPC_MoveParent,
/*2993*/        OPC_MoveChild, 1,
/*2995*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2998*/        OPC_RecordChild0, // #1 = $b
/*2999*/        OPC_MoveChild, 1,
/*3001*/        OPC_CheckInteger, 16, 
/*3003*/        OPC_CheckType, MVT::i32,
/*3005*/        OPC_MoveParent,
/*3006*/        OPC_MoveParent,
/*3007*/        OPC_MoveParent,
/*3008*/        OPC_RecordChild1, // #2 = $acc
/*3009*/        OPC_CheckType, MVT::i32,
/*3011*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3013*/        OPC_EmitInteger, MVT::i32, 14, 
/*3016*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3019*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3031*/      /*Scope*/ 44, /*->3076*/
/*3032*/        OPC_MoveChild, 0,
/*3034*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3037*/        OPC_RecordChild0, // #0 = $b
/*3038*/        OPC_MoveChild, 1,
/*3040*/        OPC_CheckInteger, 16, 
/*3042*/        OPC_CheckType, MVT::i32,
/*3044*/        OPC_MoveParent,
/*3045*/        OPC_MoveParent,
/*3046*/        OPC_RecordChild1, // #1 = $a
/*3047*/        OPC_MoveChild, 1,
/*3049*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3051*/        OPC_MoveParent,
/*3052*/        OPC_MoveParent,
/*3053*/        OPC_RecordChild1, // #2 = $acc
/*3054*/        OPC_CheckType, MVT::i32,
/*3056*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3058*/        OPC_EmitInteger, MVT::i32, 14, 
/*3061*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3064*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3076*/      0, /*End of Scope*/
/*3077*/    /*Scope*/ 49, /*->3127*/
/*3078*/      OPC_RecordChild0, // #0 = $acc
/*3079*/      OPC_MoveChild, 1,
/*3081*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3084*/      OPC_MoveChild, 0,
/*3086*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3089*/      OPC_RecordChild0, // #1 = $b
/*3090*/      OPC_MoveChild, 0,
/*3092*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3094*/      OPC_MoveParent,
/*3095*/      OPC_RecordChild1, // #2 = $a
/*3096*/      OPC_MoveParent,
/*3097*/      OPC_MoveChild, 1,
/*3099*/      OPC_CheckInteger, 16, 
/*3101*/      OPC_CheckType, MVT::i32,
/*3103*/      OPC_MoveParent,
/*3104*/      OPC_MoveParent,
/*3105*/      OPC_CheckType, MVT::i32,
/*3107*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3109*/      OPC_EmitInteger, MVT::i32, 14, 
/*3112*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3115*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32)) - Complexity = 15
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3127*/    /*Scope*/ 91, /*->3219*/
/*3128*/      OPC_MoveChild, 0,
/*3130*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3133*/      OPC_MoveChild, 0,
/*3135*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3138*/      OPC_RecordChild0, // #0 = $a
/*3139*/      OPC_Scope, 38, /*->3179*/ // 2 children in Scope
/*3141*/        OPC_RecordChild1, // #1 = $b
/*3142*/        OPC_MoveChild, 1,
/*3144*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3146*/        OPC_MoveParent,
/*3147*/        OPC_MoveParent,
/*3148*/        OPC_MoveChild, 1,
/*3150*/        OPC_CheckInteger, 16, 
/*3152*/        OPC_CheckType, MVT::i32,
/*3154*/        OPC_MoveParent,
/*3155*/        OPC_MoveParent,
/*3156*/        OPC_RecordChild1, // #2 = $acc
/*3157*/        OPC_CheckType, MVT::i32,
/*3159*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3161*/        OPC_EmitInteger, MVT::i32, 14, 
/*3164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3179*/      /*Scope*/ 38, /*->3218*/
/*3180*/        OPC_MoveChild, 0,
/*3182*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3184*/        OPC_MoveParent,
/*3185*/        OPC_RecordChild1, // #1 = $a
/*3186*/        OPC_MoveParent,
/*3187*/        OPC_MoveChild, 1,
/*3189*/        OPC_CheckInteger, 16, 
/*3191*/        OPC_CheckType, MVT::i32,
/*3193*/        OPC_MoveParent,
/*3194*/        OPC_MoveParent,
/*3195*/        OPC_RecordChild1, // #2 = $acc
/*3196*/        OPC_CheckType, MVT::i32,
/*3198*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3200*/        OPC_EmitInteger, MVT::i32, 14, 
/*3203*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3206*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3218*/      0, /*End of Scope*/
/*3219*/    /*Scope*/ 18|128,1/*146*/, /*->3367*/
/*3221*/      OPC_RecordChild0, // #0 = $Rn
/*3222*/      OPC_MoveChild, 1,
/*3224*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3227*/      OPC_MoveChild, 0,
/*3229*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3232*/      OPC_RecordChild0, // #1 = $Rm
/*3233*/      OPC_RecordChild1, // #2 = $rot
/*3234*/      OPC_MoveChild, 1,
/*3236*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3239*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3241*/      OPC_CheckType, MVT::i32,
/*3243*/      OPC_MoveParent,
/*3244*/      OPC_MoveParent,
/*3245*/      OPC_MoveChild, 1,
/*3247*/      OPC_Scope, 58, /*->3307*/ // 2 children in Scope
/*3249*/        OPC_CheckValueType, MVT::i8,
/*3251*/        OPC_MoveParent,
/*3252*/        OPC_MoveParent,
/*3253*/        OPC_Scope, 25, /*->3280*/ // 2 children in Scope
/*3255*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3257*/          OPC_EmitConvertToTarget, 2,
/*3259*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3262*/          OPC_EmitInteger, MVT::i32, 14, 
/*3265*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3268*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3280*/        /*Scope*/ 25, /*->3306*/
/*3281*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3283*/          OPC_EmitConvertToTarget, 2,
/*3285*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3288*/          OPC_EmitInteger, MVT::i32, 14, 
/*3291*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3294*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3306*/        0, /*End of Scope*/
/*3307*/      /*Scope*/ 58, /*->3366*/
/*3308*/        OPC_CheckValueType, MVT::i16,
/*3310*/        OPC_MoveParent,
/*3311*/        OPC_MoveParent,
/*3312*/        OPC_Scope, 25, /*->3339*/ // 2 children in Scope
/*3314*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3316*/          OPC_EmitConvertToTarget, 2,
/*3318*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3321*/          OPC_EmitInteger, MVT::i32, 14, 
/*3324*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3327*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3339*/        /*Scope*/ 25, /*->3365*/
/*3340*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3342*/          OPC_EmitConvertToTarget, 2,
/*3344*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3347*/          OPC_EmitInteger, MVT::i32, 14, 
/*3350*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3353*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3365*/        0, /*End of Scope*/
/*3366*/      0, /*End of Scope*/
/*3367*/    /*Scope*/ 19|128,1/*147*/, /*->3516*/
/*3369*/      OPC_MoveChild, 0,
/*3371*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3374*/      OPC_MoveChild, 0,
/*3376*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3379*/      OPC_RecordChild0, // #0 = $Rm
/*3380*/      OPC_RecordChild1, // #1 = $rot
/*3381*/      OPC_MoveChild, 1,
/*3383*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3386*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3388*/      OPC_CheckType, MVT::i32,
/*3390*/      OPC_MoveParent,
/*3391*/      OPC_MoveParent,
/*3392*/      OPC_MoveChild, 1,
/*3394*/      OPC_Scope, 59, /*->3455*/ // 2 children in Scope
/*3396*/        OPC_CheckValueType, MVT::i8,
/*3398*/        OPC_MoveParent,
/*3399*/        OPC_MoveParent,
/*3400*/        OPC_RecordChild1, // #2 = $Rn
/*3401*/        OPC_Scope, 25, /*->3428*/ // 2 children in Scope
/*3403*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3405*/          OPC_EmitConvertToTarget, 1,
/*3407*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3410*/          OPC_EmitInteger, MVT::i32, 14, 
/*3413*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3416*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3428*/        /*Scope*/ 25, /*->3454*/
/*3429*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3431*/          OPC_EmitConvertToTarget, 1,
/*3433*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3436*/          OPC_EmitInteger, MVT::i32, 14, 
/*3439*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3442*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3454*/        0, /*End of Scope*/
/*3455*/      /*Scope*/ 59, /*->3515*/
/*3456*/        OPC_CheckValueType, MVT::i16,
/*3458*/        OPC_MoveParent,
/*3459*/        OPC_MoveParent,
/*3460*/        OPC_RecordChild1, // #2 = $Rn
/*3461*/        OPC_Scope, 25, /*->3488*/ // 2 children in Scope
/*3463*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3465*/          OPC_EmitConvertToTarget, 1,
/*3467*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3470*/          OPC_EmitInteger, MVT::i32, 14, 
/*3473*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3476*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3488*/        /*Scope*/ 25, /*->3514*/
/*3489*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3491*/          OPC_EmitConvertToTarget, 1,
/*3493*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3496*/          OPC_EmitInteger, MVT::i32, 14, 
/*3499*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3502*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3514*/        0, /*End of Scope*/
/*3515*/      0, /*End of Scope*/
/*3516*/    /*Scope*/ 70|128,1/*198*/, /*->3716*/
/*3518*/      OPC_RecordChild0, // #0 = $Rn
/*3519*/      OPC_Scope, 30, /*->3551*/ // 5 children in Scope
/*3521*/        OPC_RecordChild1, // #1 = $shift
/*3522*/        OPC_CheckType, MVT::i32,
/*3524*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3526*/        OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*3529*/        OPC_EmitInteger, MVT::i32, 14, 
/*3532*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3535*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3538*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3551*/      /*Scope*/ 50, /*->3602*/
/*3552*/        OPC_MoveChild, 1,
/*3554*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3557*/        OPC_MoveChild, 0,
/*3559*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3562*/        OPC_RecordChild0, // #1 = $Rn
/*3563*/        OPC_MoveChild, 1,
/*3565*/        OPC_CheckValueType, MVT::i16,
/*3567*/        OPC_MoveParent,
/*3568*/        OPC_MoveParent,
/*3569*/        OPC_MoveChild, 1,
/*3571*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3574*/        OPC_RecordChild0, // #2 = $Rm
/*3575*/        OPC_MoveChild, 1,
/*3577*/        OPC_CheckValueType, MVT::i16,
/*3579*/        OPC_MoveParent,
/*3580*/        OPC_MoveParent,
/*3581*/        OPC_MoveParent,
/*3582*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3584*/        OPC_EmitInteger, MVT::i32, 14, 
/*3587*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3590*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3602*/      /*Scope*/ 30, /*->3633*/
/*3603*/        OPC_RecordChild1, // #1 = $ShiftedRm
/*3604*/        OPC_CheckType, MVT::i32,
/*3606*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3608*/        OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3611*/        OPC_EmitInteger, MVT::i32, 14, 
/*3614*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3617*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3620*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3633*/      /*Scope*/ 50, /*->3684*/
/*3634*/        OPC_MoveChild, 1,
/*3636*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3639*/        OPC_MoveChild, 0,
/*3641*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3644*/        OPC_RecordChild0, // #1 = $Rn
/*3645*/        OPC_MoveChild, 1,
/*3647*/        OPC_CheckValueType, MVT::i16,
/*3649*/        OPC_MoveParent,
/*3650*/        OPC_MoveParent,
/*3651*/        OPC_MoveChild, 1,
/*3653*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3656*/        OPC_RecordChild0, // #2 = $Rm
/*3657*/        OPC_MoveChild, 1,
/*3659*/        OPC_CheckValueType, MVT::i16,
/*3661*/        OPC_MoveParent,
/*3662*/        OPC_MoveParent,
/*3663*/        OPC_MoveParent,
/*3664*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3666*/        OPC_EmitInteger, MVT::i32, 14, 
/*3669*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3672*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3684*/      /*Scope*/ 30, /*->3715*/
/*3685*/        OPC_RecordChild1, // #1 = $Rn
/*3686*/        OPC_CheckType, MVT::i32,
/*3688*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3690*/        OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*3693*/        OPC_EmitInteger, MVT::i32, 14, 
/*3696*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3699*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3702*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3715*/      0, /*End of Scope*/
/*3716*/    /*Scope*/ 51, /*->3768*/
/*3717*/      OPC_MoveChild, 0,
/*3719*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3722*/      OPC_MoveChild, 0,
/*3724*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3727*/      OPC_RecordChild0, // #0 = $Rn
/*3728*/      OPC_MoveChild, 1,
/*3730*/      OPC_CheckValueType, MVT::i16,
/*3732*/      OPC_MoveParent,
/*3733*/      OPC_MoveParent,
/*3734*/      OPC_MoveChild, 1,
/*3736*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3739*/      OPC_RecordChild0, // #1 = $Rm
/*3740*/      OPC_MoveChild, 1,
/*3742*/      OPC_CheckValueType, MVT::i16,
/*3744*/      OPC_MoveParent,
/*3745*/      OPC_MoveParent,
/*3746*/      OPC_MoveParent,
/*3747*/      OPC_RecordChild1, // #2 = $Ra
/*3748*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3750*/      OPC_EmitInteger, MVT::i32, 14, 
/*3753*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3756*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
              // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3768*/    /*Scope*/ 31, /*->3800*/
/*3769*/      OPC_RecordChild0, // #0 = $ShiftedRm
/*3770*/      OPC_RecordChild1, // #1 = $Rn
/*3771*/      OPC_CheckType, MVT::i32,
/*3773*/      OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3775*/      OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3778*/      OPC_EmitInteger, MVT::i32, 14, 
/*3781*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3784*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3787*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
              // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3800*/    /*Scope*/ 51, /*->3852*/
/*3801*/      OPC_MoveChild, 0,
/*3803*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3806*/      OPC_MoveChild, 0,
/*3808*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3811*/      OPC_RecordChild0, // #0 = $Rn
/*3812*/      OPC_MoveChild, 1,
/*3814*/      OPC_CheckValueType, MVT::i16,
/*3816*/      OPC_MoveParent,
/*3817*/      OPC_MoveParent,
/*3818*/      OPC_MoveChild, 1,
/*3820*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3823*/      OPC_RecordChild0, // #1 = $Rm
/*3824*/      OPC_MoveChild, 1,
/*3826*/      OPC_CheckValueType, MVT::i16,
/*3828*/      OPC_MoveParent,
/*3829*/      OPC_MoveParent,
/*3830*/      OPC_MoveParent,
/*3831*/      OPC_RecordChild1, // #2 = $Ra
/*3832*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3834*/      OPC_EmitInteger, MVT::i32, 14, 
/*3837*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3840*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
              // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3852*/    /*Scope*/ 87|128,1/*215*/, /*->4069*/
/*3854*/      OPC_RecordChild0, // #0 = $src1
/*3855*/      OPC_MoveChild, 1,
/*3857*/      OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*3860*/      OPC_MoveChild, 0,
/*3862*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*3865*/      OPC_MoveChild, 0,
/*3867*/      OPC_Scope, 99, /*->3968*/ // 2 children in Scope
/*3869*/        OPC_CheckInteger, 13, 
/*3871*/        OPC_MoveParent,
/*3872*/        OPC_RecordChild1, // #1 = $Vn
/*3873*/        OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->3905
/*3876*/          OPC_CheckChild1Type, MVT::v8i8,
/*3878*/          OPC_RecordChild2, // #2 = $Vm
/*3879*/          OPC_CheckChild2Type, MVT::v8i8,
/*3881*/          OPC_MoveParent,
/*3882*/          OPC_MoveParent,
/*3883*/          OPC_CheckType, MVT::v8i16,
/*3885*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*3887*/          OPC_EmitInteger, MVT::i32, 14, 
/*3890*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3893*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 29,  MVT::v4i16,// ->3936
/*3907*/          OPC_CheckChild1Type, MVT::v4i16,
/*3909*/          OPC_RecordChild2, // #2 = $Vm
/*3910*/          OPC_CheckChild2Type, MVT::v4i16,
/*3912*/          OPC_MoveParent,
/*3913*/          OPC_MoveParent,
/*3914*/          OPC_CheckType, MVT::v4i32,
/*3916*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*3918*/          OPC_EmitInteger, MVT::i32, 14, 
/*3921*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3924*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 29,  MVT::v2i32,// ->3967
/*3938*/          OPC_CheckChild1Type, MVT::v2i32,
/*3940*/          OPC_RecordChild2, // #2 = $Vm
/*3941*/          OPC_CheckChild2Type, MVT::v2i32,
/*3943*/          OPC_MoveParent,
/*3944*/          OPC_MoveParent,
/*3945*/          OPC_CheckType, MVT::v2i64,
/*3947*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*3949*/          OPC_EmitInteger, MVT::i32, 14, 
/*3952*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3955*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*3968*/      /*Scope*/ 99, /*->4068*/
/*3969*/        OPC_CheckInteger, 14, 
/*3971*/        OPC_MoveParent,
/*3972*/        OPC_RecordChild1, // #1 = $Vn
/*3973*/        OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->4005
/*3976*/          OPC_CheckChild1Type, MVT::v8i8,
/*3978*/          OPC_RecordChild2, // #2 = $Vm
/*3979*/          OPC_CheckChild2Type, MVT::v8i8,
/*3981*/          OPC_MoveParent,
/*3982*/          OPC_MoveParent,
/*3983*/          OPC_CheckType, MVT::v8i16,
/*3985*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*3987*/          OPC_EmitInteger, MVT::i32, 14, 
/*3990*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3993*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 29,  MVT::v4i16,// ->4036
/*4007*/          OPC_CheckChild1Type, MVT::v4i16,
/*4009*/          OPC_RecordChild2, // #2 = $Vm
/*4010*/          OPC_CheckChild2Type, MVT::v4i16,
/*4012*/          OPC_MoveParent,
/*4013*/          OPC_MoveParent,
/*4014*/          OPC_CheckType, MVT::v4i32,
/*4016*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4018*/          OPC_EmitInteger, MVT::i32, 14, 
/*4021*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4024*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 29,  MVT::v2i32,// ->4067
/*4038*/          OPC_CheckChild1Type, MVT::v2i32,
/*4040*/          OPC_RecordChild2, // #2 = $Vm
/*4041*/          OPC_CheckChild2Type, MVT::v2i32,
/*4043*/          OPC_MoveParent,
/*4044*/          OPC_MoveParent,
/*4045*/          OPC_CheckType, MVT::v2i64,
/*4047*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4049*/          OPC_EmitInteger, MVT::i32, 14, 
/*4052*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4055*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*4068*/      0, /*End of Scope*/
/*4069*/    /*Scope*/ 92|128,1/*220*/, /*->4291*/
/*4071*/      OPC_MoveChild, 0,
/*4073*/      OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*4076*/      OPC_MoveChild, 0,
/*4078*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*4081*/      OPC_MoveChild, 0,
/*4083*/      OPC_Scope, 102, /*->4187*/ // 2 children in Scope
/*4085*/        OPC_CheckInteger, 13, 
/*4087*/        OPC_MoveParent,
/*4088*/        OPC_RecordChild1, // #0 = $Vn
/*4089*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->4122
/*4092*/          OPC_CheckChild1Type, MVT::v8i8,
/*4094*/          OPC_RecordChild2, // #1 = $Vm
/*4095*/          OPC_CheckChild2Type, MVT::v8i8,
/*4097*/          OPC_MoveParent,
/*4098*/          OPC_MoveParent,
/*4099*/          OPC_RecordChild1, // #2 = $src1
/*4100*/          OPC_CheckType, MVT::v8i16,
/*4102*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4104*/          OPC_EmitInteger, MVT::i32, 14, 
/*4107*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4110*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->4154
/*4124*/          OPC_CheckChild1Type, MVT::v4i16,
/*4126*/          OPC_RecordChild2, // #1 = $Vm
/*4127*/          OPC_CheckChild2Type, MVT::v4i16,
/*4129*/          OPC_MoveParent,
/*4130*/          OPC_MoveParent,
/*4131*/          OPC_RecordChild1, // #2 = $src1
/*4132*/          OPC_CheckType, MVT::v4i32,
/*4134*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4136*/          OPC_EmitInteger, MVT::i32, 14, 
/*4139*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4142*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->4186
/*4156*/          OPC_CheckChild1Type, MVT::v2i32,
/*4158*/          OPC_RecordChild2, // #1 = $Vm
/*4159*/          OPC_CheckChild2Type, MVT::v2i32,
/*4161*/          OPC_MoveParent,
/*4162*/          OPC_MoveParent,
/*4163*/          OPC_RecordChild1, // #2 = $src1
/*4164*/          OPC_CheckType, MVT::v2i64,
/*4166*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4168*/          OPC_EmitInteger, MVT::i32, 14, 
/*4171*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4174*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*4187*/      /*Scope*/ 102, /*->4290*/
/*4188*/        OPC_CheckInteger, 14, 
/*4190*/        OPC_MoveParent,
/*4191*/        OPC_RecordChild1, // #0 = $Vn
/*4192*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->4225
/*4195*/          OPC_CheckChild1Type, MVT::v8i8,
/*4197*/          OPC_RecordChild2, // #1 = $Vm
/*4198*/          OPC_CheckChild2Type, MVT::v8i8,
/*4200*/          OPC_MoveParent,
/*4201*/          OPC_MoveParent,
/*4202*/          OPC_RecordChild1, // #2 = $src1
/*4203*/          OPC_CheckType, MVT::v8i16,
/*4205*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4207*/          OPC_EmitInteger, MVT::i32, 14, 
/*4210*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4213*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->4257
/*4227*/          OPC_CheckChild1Type, MVT::v4i16,
/*4229*/          OPC_RecordChild2, // #1 = $Vm
/*4230*/          OPC_CheckChild2Type, MVT::v4i16,
/*4232*/          OPC_MoveParent,
/*4233*/          OPC_MoveParent,
/*4234*/          OPC_RecordChild1, // #2 = $src1
/*4235*/          OPC_CheckType, MVT::v4i32,
/*4237*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4239*/          OPC_EmitInteger, MVT::i32, 14, 
/*4242*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4245*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->4289
/*4259*/          OPC_CheckChild1Type, MVT::v2i32,
/*4261*/          OPC_RecordChild2, // #1 = $Vm
/*4262*/          OPC_CheckChild2Type, MVT::v2i32,
/*4264*/          OPC_MoveParent,
/*4265*/          OPC_MoveParent,
/*4266*/          OPC_RecordChild1, // #2 = $src1
/*4267*/          OPC_CheckType, MVT::v2i64,
/*4269*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4271*/          OPC_EmitInteger, MVT::i32, 14, 
/*4274*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4277*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*4290*/      0, /*End of Scope*/
/*4291*/    /*Scope*/ 2|128,3/*386*/, /*->4679*/
/*4293*/      OPC_RecordChild0, // #0 = $src1
/*4294*/      OPC_MoveChild, 1,
/*4296*/      OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/,  TARGET_VAL(ISD::MUL),// ->4486
/*4301*/        OPC_Scope, 9|128,1/*137*/, /*->4441*/ // 2 children in Scope
/*4304*/          OPC_RecordChild0, // #1 = $Vn
/*4305*/          OPC_MoveChild, 1,
/*4307*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4310*/          OPC_RecordChild0, // #2 = $Vm
/*4311*/          OPC_Scope, 63, /*->4376*/ // 2 children in Scope
/*4313*/            OPC_CheckChild0Type, MVT::v4i16,
/*4315*/            OPC_RecordChild1, // #3 = $lane
/*4316*/            OPC_MoveChild, 1,
/*4318*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4321*/            OPC_MoveParent,
/*4322*/            OPC_MoveParent,
/*4323*/            OPC_MoveParent,
/*4324*/            OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->4350
/*4327*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4329*/              OPC_EmitConvertToTarget, 3,
/*4331*/              OPC_EmitInteger, MVT::i32, 14, 
/*4334*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4337*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->4375
/*4352*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4354*/              OPC_EmitConvertToTarget, 3,
/*4356*/              OPC_EmitInteger, MVT::i32, 14, 
/*4359*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4362*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*4376*/          /*Scope*/ 63, /*->4440*/
/*4377*/            OPC_CheckChild0Type, MVT::v2i32,
/*4379*/            OPC_RecordChild1, // #3 = $lane
/*4380*/            OPC_MoveChild, 1,
/*4382*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4385*/            OPC_MoveParent,
/*4386*/            OPC_MoveParent,
/*4387*/            OPC_MoveParent,
/*4388*/            OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->4414
/*4391*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4393*/              OPC_EmitConvertToTarget, 3,
/*4395*/              OPC_EmitInteger, MVT::i32, 14, 
/*4398*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4401*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->4439
/*4416*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4418*/              OPC_EmitConvertToTarget, 3,
/*4420*/              OPC_EmitInteger, MVT::i32, 14, 
/*4423*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4426*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*4440*/          0, /*End of Scope*/
/*4441*/        /*Scope*/ 43, /*->4485*/
/*4442*/          OPC_MoveChild, 0,
/*4444*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4447*/          OPC_RecordChild0, // #1 = $Vm
/*4448*/          OPC_CheckChild0Type, MVT::v4i16,
/*4450*/          OPC_RecordChild1, // #2 = $lane
/*4451*/          OPC_MoveChild, 1,
/*4453*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4456*/          OPC_MoveParent,
/*4457*/          OPC_MoveParent,
/*4458*/          OPC_RecordChild1, // #3 = $Vn
/*4459*/          OPC_MoveParent,
/*4460*/          OPC_CheckType, MVT::v4i16,
/*4462*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4464*/          OPC_EmitConvertToTarget, 2,
/*4466*/          OPC_EmitInteger, MVT::i32, 14, 
/*4469*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4472*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4485*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->4582
/*4489*/        OPC_RecordChild0, // #1 = $Vn
/*4490*/        OPC_Scope, 44, /*->4536*/ // 2 children in Scope
/*4492*/          OPC_CheckChild0Type, MVT::v4i16,
/*4494*/          OPC_MoveChild, 1,
/*4496*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4499*/          OPC_RecordChild0, // #2 = $Vm
/*4500*/          OPC_CheckChild0Type, MVT::v4i16,
/*4502*/          OPC_RecordChild1, // #3 = $lane
/*4503*/          OPC_MoveChild, 1,
/*4505*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4508*/          OPC_MoveParent,
/*4509*/          OPC_MoveParent,
/*4510*/          OPC_MoveParent,
/*4511*/          OPC_CheckType, MVT::v4i32,
/*4513*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4515*/          OPC_EmitConvertToTarget, 3,
/*4517*/          OPC_EmitInteger, MVT::i32, 14, 
/*4520*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4523*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4536*/        /*Scope*/ 44, /*->4581*/
/*4537*/          OPC_CheckChild0Type, MVT::v2i32,
/*4539*/          OPC_MoveChild, 1,
/*4541*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4544*/          OPC_RecordChild0, // #2 = $Vm
/*4545*/          OPC_CheckChild0Type, MVT::v2i32,
/*4547*/          OPC_RecordChild1, // #3 = $lane
/*4548*/          OPC_MoveChild, 1,
/*4550*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4553*/          OPC_MoveParent,
/*4554*/          OPC_MoveParent,
/*4555*/          OPC_MoveParent,
/*4556*/          OPC_CheckType, MVT::v2i64,
/*4558*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4560*/          OPC_EmitConvertToTarget, 3,
/*4562*/          OPC_EmitInteger, MVT::i32, 14, 
/*4565*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4568*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4581*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->4678
/*4585*/        OPC_RecordChild0, // #1 = $Vn
/*4586*/        OPC_Scope, 44, /*->4632*/ // 2 children in Scope
/*4588*/          OPC_CheckChild0Type, MVT::v4i16,
/*4590*/          OPC_MoveChild, 1,
/*4592*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4595*/          OPC_RecordChild0, // #2 = $Vm
/*4596*/          OPC_CheckChild0Type, MVT::v4i16,
/*4598*/          OPC_RecordChild1, // #3 = $lane
/*4599*/          OPC_MoveChild, 1,
/*4601*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4604*/          OPC_MoveParent,
/*4605*/          OPC_MoveParent,
/*4606*/          OPC_MoveParent,
/*4607*/          OPC_CheckType, MVT::v4i32,
/*4609*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4611*/          OPC_EmitConvertToTarget, 3,
/*4613*/          OPC_EmitInteger, MVT::i32, 14, 
/*4616*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4619*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4632*/        /*Scope*/ 44, /*->4677*/
/*4633*/          OPC_CheckChild0Type, MVT::v2i32,
/*4635*/          OPC_MoveChild, 1,
/*4637*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4640*/          OPC_RecordChild0, // #2 = $Vm
/*4641*/          OPC_CheckChild0Type, MVT::v2i32,
/*4643*/          OPC_RecordChild1, // #3 = $lane
/*4644*/          OPC_MoveChild, 1,
/*4646*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4649*/          OPC_MoveParent,
/*4650*/          OPC_MoveParent,
/*4651*/          OPC_MoveParent,
/*4652*/          OPC_CheckType, MVT::v2i64,
/*4654*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4656*/          OPC_EmitConvertToTarget, 3,
/*4658*/          OPC_EmitInteger, MVT::i32, 14, 
/*4661*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4664*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4677*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*4679*/    /*Scope*/ 97, /*->4777*/
/*4680*/      OPC_MoveChild, 0,
/*4682*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4685*/      OPC_Scope, 44, /*->4731*/ // 2 children in Scope
/*4687*/        OPC_RecordChild0, // #0 = $Vn
/*4688*/        OPC_MoveChild, 1,
/*4690*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4693*/        OPC_RecordChild0, // #1 = $Vm
/*4694*/        OPC_CheckChild0Type, MVT::v4i16,
/*4696*/        OPC_RecordChild1, // #2 = $lane
/*4697*/        OPC_MoveChild, 1,
/*4699*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4702*/        OPC_MoveParent,
/*4703*/        OPC_MoveParent,
/*4704*/        OPC_MoveParent,
/*4705*/        OPC_RecordChild1, // #3 = $src1
/*4706*/        OPC_CheckType, MVT::v4i16,
/*4708*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4710*/        OPC_EmitConvertToTarget, 2,
/*4712*/        OPC_EmitInteger, MVT::i32, 14, 
/*4715*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4718*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4731*/      /*Scope*/ 44, /*->4776*/
/*4732*/        OPC_MoveChild, 0,
/*4734*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4737*/        OPC_RecordChild0, // #0 = $Vm
/*4738*/        OPC_CheckChild0Type, MVT::v4i16,
/*4740*/        OPC_RecordChild1, // #1 = $lane
/*4741*/        OPC_MoveChild, 1,
/*4743*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4746*/        OPC_MoveParent,
/*4747*/        OPC_MoveParent,
/*4748*/        OPC_RecordChild1, // #2 = $Vn
/*4749*/        OPC_MoveParent,
/*4750*/        OPC_RecordChild1, // #3 = $src1
/*4751*/        OPC_CheckType, MVT::v4i16,
/*4753*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4755*/        OPC_EmitConvertToTarget, 1,
/*4757*/        OPC_EmitInteger, MVT::i32, 14, 
/*4760*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4763*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4776*/      0, /*End of Scope*/
/*4777*/    /*Scope*/ 49, /*->4827*/
/*4778*/      OPC_RecordChild0, // #0 = $src1
/*4779*/      OPC_MoveChild, 1,
/*4781*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4784*/      OPC_MoveChild, 0,
/*4786*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4789*/      OPC_RecordChild0, // #1 = $Vm
/*4790*/      OPC_CheckChild0Type, MVT::v2i32,
/*4792*/      OPC_RecordChild1, // #2 = $lane
/*4793*/      OPC_MoveChild, 1,
/*4795*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4798*/      OPC_MoveParent,
/*4799*/      OPC_MoveParent,
/*4800*/      OPC_RecordChild1, // #3 = $Vn
/*4801*/      OPC_MoveParent,
/*4802*/      OPC_CheckType, MVT::v2i32,
/*4804*/      OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4806*/      OPC_EmitConvertToTarget, 2,
/*4808*/      OPC_EmitInteger, MVT::i32, 14, 
/*4811*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4814*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4827*/    /*Scope*/ 97, /*->4925*/
/*4828*/      OPC_MoveChild, 0,
/*4830*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4833*/      OPC_Scope, 44, /*->4879*/ // 2 children in Scope
/*4835*/        OPC_RecordChild0, // #0 = $Vn
/*4836*/        OPC_MoveChild, 1,
/*4838*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4841*/        OPC_RecordChild0, // #1 = $Vm
/*4842*/        OPC_CheckChild0Type, MVT::v2i32,
/*4844*/        OPC_RecordChild1, // #2 = $lane
/*4845*/        OPC_MoveChild, 1,
/*4847*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4850*/        OPC_MoveParent,
/*4851*/        OPC_MoveParent,
/*4852*/        OPC_MoveParent,
/*4853*/        OPC_RecordChild1, // #3 = $src1
/*4854*/        OPC_CheckType, MVT::v2i32,
/*4856*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4858*/        OPC_EmitConvertToTarget, 2,
/*4860*/        OPC_EmitInteger, MVT::i32, 14, 
/*4863*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4866*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4879*/      /*Scope*/ 44, /*->4924*/
/*4880*/        OPC_MoveChild, 0,
/*4882*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4885*/        OPC_RecordChild0, // #0 = $Vm
/*4886*/        OPC_CheckChild0Type, MVT::v2i32,
/*4888*/        OPC_RecordChild1, // #1 = $lane
/*4889*/        OPC_MoveChild, 1,
/*4891*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4894*/        OPC_MoveParent,
/*4895*/        OPC_MoveParent,
/*4896*/        OPC_RecordChild1, // #2 = $Vn
/*4897*/        OPC_MoveParent,
/*4898*/        OPC_RecordChild1, // #3 = $src1
/*4899*/        OPC_CheckType, MVT::v2i32,
/*4901*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4903*/        OPC_EmitConvertToTarget, 1,
/*4905*/        OPC_EmitInteger, MVT::i32, 14, 
/*4908*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4911*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4924*/      0, /*End of Scope*/
/*4925*/    /*Scope*/ 49, /*->4975*/
/*4926*/      OPC_RecordChild0, // #0 = $src1
/*4927*/      OPC_MoveChild, 1,
/*4929*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4932*/      OPC_MoveChild, 0,
/*4934*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4937*/      OPC_RecordChild0, // #1 = $Vm
/*4938*/      OPC_CheckChild0Type, MVT::v4i16,
/*4940*/      OPC_RecordChild1, // #2 = $lane
/*4941*/      OPC_MoveChild, 1,
/*4943*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4946*/      OPC_MoveParent,
/*4947*/      OPC_MoveParent,
/*4948*/      OPC_RecordChild1, // #3 = $Vn
/*4949*/      OPC_MoveParent,
/*4950*/      OPC_CheckType, MVT::v8i16,
/*4952*/      OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4954*/      OPC_EmitConvertToTarget, 2,
/*4956*/      OPC_EmitInteger, MVT::i32, 14, 
/*4959*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4962*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
              // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4975*/    /*Scope*/ 97, /*->5073*/
/*4976*/      OPC_MoveChild, 0,
/*4978*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4981*/      OPC_Scope, 44, /*->5027*/ // 2 children in Scope
/*4983*/        OPC_RecordChild0, // #0 = $Vn
/*4984*/        OPC_MoveChild, 1,
/*4986*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4989*/        OPC_RecordChild0, // #1 = $Vm
/*4990*/        OPC_CheckChild0Type, MVT::v4i16,
/*4992*/        OPC_RecordChild1, // #2 = $lane
/*4993*/        OPC_MoveChild, 1,
/*4995*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4998*/        OPC_MoveParent,
/*4999*/        OPC_MoveParent,
/*5000*/        OPC_MoveParent,
/*5001*/        OPC_RecordChild1, // #3 = $src1
/*5002*/        OPC_CheckType, MVT::v8i16,
/*5004*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5006*/        OPC_EmitConvertToTarget, 2,
/*5008*/        OPC_EmitInteger, MVT::i32, 14, 
/*5011*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5014*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5027*/      /*Scope*/ 44, /*->5072*/
/*5028*/        OPC_MoveChild, 0,
/*5030*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5033*/        OPC_RecordChild0, // #0 = $Vm
/*5034*/        OPC_CheckChild0Type, MVT::v4i16,
/*5036*/        OPC_RecordChild1, // #1 = $lane
/*5037*/        OPC_MoveChild, 1,
/*5039*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5042*/        OPC_MoveParent,
/*5043*/        OPC_MoveParent,
/*5044*/        OPC_RecordChild1, // #2 = $Vn
/*5045*/        OPC_MoveParent,
/*5046*/        OPC_RecordChild1, // #3 = $src1
/*5047*/        OPC_CheckType, MVT::v8i16,
/*5049*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5051*/        OPC_EmitConvertToTarget, 1,
/*5053*/        OPC_EmitInteger, MVT::i32, 14, 
/*5056*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5059*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5072*/      0, /*End of Scope*/
/*5073*/    /*Scope*/ 49, /*->5123*/
/*5074*/      OPC_RecordChild0, // #0 = $src1
/*5075*/      OPC_MoveChild, 1,
/*5077*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5080*/      OPC_MoveChild, 0,
/*5082*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5085*/      OPC_RecordChild0, // #1 = $Vm
/*5086*/      OPC_CheckChild0Type, MVT::v2i32,
/*5088*/      OPC_RecordChild1, // #2 = $lane
/*5089*/      OPC_MoveChild, 1,
/*5091*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5094*/      OPC_MoveParent,
/*5095*/      OPC_MoveParent,
/*5096*/      OPC_RecordChild1, // #3 = $Vn
/*5097*/      OPC_MoveParent,
/*5098*/      OPC_CheckType, MVT::v4i32,
/*5100*/      OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5102*/      OPC_EmitConvertToTarget, 2,
/*5104*/      OPC_EmitInteger, MVT::i32, 14, 
/*5107*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5110*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5123*/    /*Scope*/ 39|128,2/*295*/, /*->5420*/
/*5125*/      OPC_MoveChild, 0,
/*5127*/      OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ISD::MUL),// ->5223
/*5131*/        OPC_Scope, 44, /*->5177*/ // 2 children in Scope
/*5133*/          OPC_RecordChild0, // #0 = $Vn
/*5134*/          OPC_MoveChild, 1,
/*5136*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5139*/          OPC_RecordChild0, // #1 = $Vm
/*5140*/          OPC_CheckChild0Type, MVT::v2i32,
/*5142*/          OPC_RecordChild1, // #2 = $lane
/*5143*/          OPC_MoveChild, 1,
/*5145*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5148*/          OPC_MoveParent,
/*5149*/          OPC_MoveParent,
/*5150*/          OPC_MoveParent,
/*5151*/          OPC_RecordChild1, // #3 = $src1
/*5152*/          OPC_CheckType, MVT::v4i32,
/*5154*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5156*/          OPC_EmitConvertToTarget, 2,
/*5158*/          OPC_EmitInteger, MVT::i32, 14, 
/*5161*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5164*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5177*/        /*Scope*/ 44, /*->5222*/
/*5178*/          OPC_MoveChild, 0,
/*5180*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5183*/          OPC_RecordChild0, // #0 = $Vm
/*5184*/          OPC_CheckChild0Type, MVT::v2i32,
/*5186*/          OPC_RecordChild1, // #1 = $lane
/*5187*/          OPC_MoveChild, 1,
/*5189*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5192*/          OPC_MoveParent,
/*5193*/          OPC_MoveParent,
/*5194*/          OPC_RecordChild1, // #2 = $Vn
/*5195*/          OPC_MoveParent,
/*5196*/          OPC_RecordChild1, // #3 = $src1
/*5197*/          OPC_CheckType, MVT::v4i32,
/*5199*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5201*/          OPC_EmitConvertToTarget, 1,
/*5203*/          OPC_EmitInteger, MVT::i32, 14, 
/*5206*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5209*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5222*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLs),// ->5321
/*5226*/        OPC_RecordChild0, // #0 = $Vn
/*5227*/        OPC_Scope, 45, /*->5274*/ // 2 children in Scope
/*5229*/          OPC_CheckChild0Type, MVT::v4i16,
/*5231*/          OPC_MoveChild, 1,
/*5233*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5236*/          OPC_RecordChild0, // #1 = $Vm
/*5237*/          OPC_CheckChild0Type, MVT::v4i16,
/*5239*/          OPC_RecordChild1, // #2 = $lane
/*5240*/          OPC_MoveChild, 1,
/*5242*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5245*/          OPC_MoveParent,
/*5246*/          OPC_MoveParent,
/*5247*/          OPC_MoveParent,
/*5248*/          OPC_RecordChild1, // #3 = $src1
/*5249*/          OPC_CheckType, MVT::v4i32,
/*5251*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5253*/          OPC_EmitConvertToTarget, 2,
/*5255*/          OPC_EmitInteger, MVT::i32, 14, 
/*5258*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5261*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5274*/        /*Scope*/ 45, /*->5320*/
/*5275*/          OPC_CheckChild0Type, MVT::v2i32,
/*5277*/          OPC_MoveChild, 1,
/*5279*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5282*/          OPC_RecordChild0, // #1 = $Vm
/*5283*/          OPC_CheckChild0Type, MVT::v2i32,
/*5285*/          OPC_RecordChild1, // #2 = $lane
/*5286*/          OPC_MoveChild, 1,
/*5288*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5291*/          OPC_MoveParent,
/*5292*/          OPC_MoveParent,
/*5293*/          OPC_MoveParent,
/*5294*/          OPC_RecordChild1, // #3 = $src1
/*5295*/          OPC_CheckType, MVT::v2i64,
/*5297*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5299*/          OPC_EmitConvertToTarget, 2,
/*5301*/          OPC_EmitInteger, MVT::i32, 14, 
/*5304*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5307*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5320*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLu),// ->5419
/*5324*/        OPC_RecordChild0, // #0 = $Vn
/*5325*/        OPC_Scope, 45, /*->5372*/ // 2 children in Scope
/*5327*/          OPC_CheckChild0Type, MVT::v4i16,
/*5329*/          OPC_MoveChild, 1,
/*5331*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5334*/          OPC_RecordChild0, // #1 = $Vm
/*5335*/          OPC_CheckChild0Type, MVT::v4i16,
/*5337*/          OPC_RecordChild1, // #2 = $lane
/*5338*/          OPC_MoveChild, 1,
/*5340*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5343*/          OPC_MoveParent,
/*5344*/          OPC_MoveParent,
/*5345*/          OPC_MoveParent,
/*5346*/          OPC_RecordChild1, // #3 = $src1
/*5347*/          OPC_CheckType, MVT::v4i32,
/*5349*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5351*/          OPC_EmitConvertToTarget, 2,
/*5353*/          OPC_EmitInteger, MVT::i32, 14, 
/*5356*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5359*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5372*/        /*Scope*/ 45, /*->5418*/
/*5373*/          OPC_CheckChild0Type, MVT::v2i32,
/*5375*/          OPC_MoveChild, 1,
/*5377*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5380*/          OPC_RecordChild0, // #1 = $Vm
/*5381*/          OPC_CheckChild0Type, MVT::v2i32,
/*5383*/          OPC_RecordChild1, // #2 = $lane
/*5384*/          OPC_MoveChild, 1,
/*5386*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5389*/          OPC_MoveParent,
/*5390*/          OPC_MoveParent,
/*5391*/          OPC_MoveParent,
/*5392*/          OPC_RecordChild1, // #3 = $src1
/*5393*/          OPC_CheckType, MVT::v2i64,
/*5395*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5397*/          OPC_EmitConvertToTarget, 2,
/*5399*/          OPC_EmitInteger, MVT::i32, 14, 
/*5402*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5405*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5418*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*5420*/    /*Scope*/ 53|128,1/*181*/, /*->5603*/
/*5422*/      OPC_RecordChild0, // #0 = $src1
/*5423*/      OPC_MoveChild, 1,
/*5425*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5428*/      OPC_Scope, 113, /*->5543*/ // 2 children in Scope
/*5430*/        OPC_RecordChild0, // #1 = $src2
/*5431*/        OPC_MoveChild, 1,
/*5433*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5436*/        OPC_RecordChild0, // #2 = $src3
/*5437*/        OPC_Scope, 51, /*->5490*/ // 2 children in Scope
/*5439*/          OPC_CheckChild0Type, MVT::v8i16,
/*5441*/          OPC_RecordChild1, // #3 = $lane
/*5442*/          OPC_MoveChild, 1,
/*5444*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5447*/          OPC_MoveParent,
/*5448*/          OPC_MoveParent,
/*5449*/          OPC_MoveParent,
/*5450*/          OPC_CheckType, MVT::v8i16,
/*5452*/          OPC_EmitConvertToTarget, 3,
/*5454*/          OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*5457*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*5466*/          OPC_EmitConvertToTarget, 3,
/*5468*/          OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*5471*/          OPC_EmitInteger, MVT::i32, 14, 
/*5474*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5477*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5490*/        /*Scope*/ 51, /*->5542*/
/*5491*/          OPC_CheckChild0Type, MVT::v4i32,
/*5493*/          OPC_RecordChild1, // #3 = $lane
/*5494*/          OPC_MoveChild, 1,
/*5496*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5499*/          OPC_MoveParent,
/*5500*/          OPC_MoveParent,
/*5501*/          OPC_MoveParent,
/*5502*/          OPC_CheckType, MVT::v4i32,
/*5504*/          OPC_EmitConvertToTarget, 3,
/*5506*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*5509*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*5518*/          OPC_EmitConvertToTarget, 3,
/*5520*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*5523*/          OPC_EmitInteger, MVT::i32, 14, 
/*5526*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5529*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5542*/        0, /*End of Scope*/
/*5543*/      /*Scope*/ 58, /*->5602*/
/*5544*/        OPC_MoveChild, 0,
/*5546*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5549*/        OPC_RecordChild0, // #1 = $src3
/*5550*/        OPC_CheckChild0Type, MVT::v8i16,
/*5552*/        OPC_RecordChild1, // #2 = $lane
/*5553*/        OPC_MoveChild, 1,
/*5555*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5558*/        OPC_MoveParent,
/*5559*/        OPC_MoveParent,
/*5560*/        OPC_RecordChild1, // #3 = $src2
/*5561*/        OPC_MoveParent,
/*5562*/        OPC_CheckType, MVT::v8i16,
/*5564*/        OPC_EmitConvertToTarget, 2,
/*5566*/        OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*5569*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5578*/        OPC_EmitConvertToTarget, 2,
/*5580*/        OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*5583*/        OPC_EmitInteger, MVT::i32, 14, 
/*5586*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5589*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5602*/      0, /*End of Scope*/
/*5603*/    /*Scope*/ 127, /*->5731*/
/*5604*/      OPC_MoveChild, 0,
/*5606*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5609*/      OPC_Scope, 59, /*->5670*/ // 2 children in Scope
/*5611*/        OPC_RecordChild0, // #0 = $src2
/*5612*/        OPC_MoveChild, 1,
/*5614*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5617*/        OPC_RecordChild0, // #1 = $src3
/*5618*/        OPC_CheckChild0Type, MVT::v8i16,
/*5620*/        OPC_RecordChild1, // #2 = $lane
/*5621*/        OPC_MoveChild, 1,
/*5623*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5626*/        OPC_MoveParent,
/*5627*/        OPC_MoveParent,
/*5628*/        OPC_MoveParent,
/*5629*/        OPC_RecordChild1, // #3 = $src1
/*5630*/        OPC_CheckType, MVT::v8i16,
/*5632*/        OPC_EmitConvertToTarget, 2,
/*5634*/        OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*5637*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5646*/        OPC_EmitConvertToTarget, 2,
/*5648*/        OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*5651*/        OPC_EmitInteger, MVT::i32, 14, 
/*5654*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5657*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5670*/      /*Scope*/ 59, /*->5730*/
/*5671*/        OPC_MoveChild, 0,
/*5673*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5676*/        OPC_RecordChild0, // #0 = $src3
/*5677*/        OPC_CheckChild0Type, MVT::v8i16,
/*5679*/        OPC_RecordChild1, // #1 = $lane
/*5680*/        OPC_MoveChild, 1,
/*5682*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5685*/        OPC_MoveParent,
/*5686*/        OPC_MoveParent,
/*5687*/        OPC_RecordChild1, // #2 = $src2
/*5688*/        OPC_MoveParent,
/*5689*/        OPC_RecordChild1, // #3 = $src1
/*5690*/        OPC_CheckType, MVT::v8i16,
/*5692*/        OPC_EmitConvertToTarget, 1,
/*5694*/        OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*5697*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*5706*/        OPC_EmitConvertToTarget, 1,
/*5708*/        OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*5711*/        OPC_EmitInteger, MVT::i32, 14, 
/*5714*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5717*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5730*/      0, /*End of Scope*/
/*5731*/    /*Scope*/ 64, /*->5796*/
/*5732*/      OPC_RecordChild0, // #0 = $src1
/*5733*/      OPC_MoveChild, 1,
/*5735*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5738*/      OPC_MoveChild, 0,
/*5740*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5743*/      OPC_RecordChild0, // #1 = $src3
/*5744*/      OPC_CheckChild0Type, MVT::v4i32,
/*5746*/      OPC_RecordChild1, // #2 = $lane
/*5747*/      OPC_MoveChild, 1,
/*5749*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5752*/      OPC_MoveParent,
/*5753*/      OPC_MoveParent,
/*5754*/      OPC_RecordChild1, // #3 = $src2
/*5755*/      OPC_MoveParent,
/*5756*/      OPC_CheckType, MVT::v4i32,
/*5758*/      OPC_EmitConvertToTarget, 2,
/*5760*/      OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*5763*/      OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5772*/      OPC_EmitConvertToTarget, 2,
/*5774*/      OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*5777*/      OPC_EmitInteger, MVT::i32, 14, 
/*5780*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5783*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5796*/    /*Scope*/ 127, /*->5924*/
/*5797*/      OPC_MoveChild, 0,
/*5799*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5802*/      OPC_Scope, 59, /*->5863*/ // 2 children in Scope
/*5804*/        OPC_RecordChild0, // #0 = $src2
/*5805*/        OPC_MoveChild, 1,
/*5807*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5810*/        OPC_RecordChild0, // #1 = $src3
/*5811*/        OPC_CheckChild0Type, MVT::v4i32,
/*5813*/        OPC_RecordChild1, // #2 = $lane
/*5814*/        OPC_MoveChild, 1,
/*5816*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5819*/        OPC_MoveParent,
/*5820*/        OPC_MoveParent,
/*5821*/        OPC_MoveParent,
/*5822*/        OPC_RecordChild1, // #3 = $src1
/*5823*/        OPC_CheckType, MVT::v4i32,
/*5825*/        OPC_EmitConvertToTarget, 2,
/*5827*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*5830*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5839*/        OPC_EmitConvertToTarget, 2,
/*5841*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*5844*/        OPC_EmitInteger, MVT::i32, 14, 
/*5847*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5850*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5863*/      /*Scope*/ 59, /*->5923*/
/*5864*/        OPC_MoveChild, 0,
/*5866*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5869*/        OPC_RecordChild0, // #0 = $src3
/*5870*/        OPC_CheckChild0Type, MVT::v4i32,
/*5872*/        OPC_RecordChild1, // #1 = $lane
/*5873*/        OPC_MoveChild, 1,
/*5875*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5878*/        OPC_MoveParent,
/*5879*/        OPC_MoveParent,
/*5880*/        OPC_RecordChild1, // #2 = $src2
/*5881*/        OPC_MoveParent,
/*5882*/        OPC_RecordChild1, // #3 = $src1
/*5883*/        OPC_CheckType, MVT::v4i32,
/*5885*/        OPC_EmitConvertToTarget, 1,
/*5887*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*5890*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*5899*/        OPC_EmitConvertToTarget, 1,
/*5901*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*5904*/        OPC_EmitInteger, MVT::i32, 14, 
/*5907*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5910*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5923*/      0, /*End of Scope*/
/*5924*/    /*Scope*/ 118|128,2/*374*/, /*->6300*/
/*5926*/      OPC_RecordChild0, // #0 = $src1
/*5927*/      OPC_MoveChild, 1,
/*5929*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*5932*/      OPC_MoveChild, 0,
/*5934*/      OPC_Scope, 52|128,1/*180*/, /*->6117*/ // 2 children in Scope
/*5937*/        OPC_CheckInteger, 13, 
/*5939*/        OPC_MoveParent,
/*5940*/        OPC_RecordChild1, // #1 = $Vn
/*5941*/        OPC_Scope, 28, /*->5971*/ // 6 children in Scope
/*5943*/          OPC_CheckChild1Type, MVT::v8i8,
/*5945*/          OPC_RecordChild2, // #2 = $Vm
/*5946*/          OPC_CheckChild2Type, MVT::v8i8,
/*5948*/          OPC_MoveParent,
/*5949*/          OPC_CheckType, MVT::v8i8,
/*5951*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5953*/          OPC_EmitInteger, MVT::i32, 14, 
/*5956*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5959*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5971*/        /*Scope*/ 28, /*->6000*/
/*5972*/          OPC_CheckChild1Type, MVT::v4i16,
/*5974*/          OPC_RecordChild2, // #2 = $Vm
/*5975*/          OPC_CheckChild2Type, MVT::v4i16,
/*5977*/          OPC_MoveParent,
/*5978*/          OPC_CheckType, MVT::v4i16,
/*5980*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5982*/          OPC_EmitInteger, MVT::i32, 14, 
/*5985*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5988*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6000*/        /*Scope*/ 28, /*->6029*/
/*6001*/          OPC_CheckChild1Type, MVT::v2i32,
/*6003*/          OPC_RecordChild2, // #2 = $Vm
/*6004*/          OPC_CheckChild2Type, MVT::v2i32,
/*6006*/          OPC_MoveParent,
/*6007*/          OPC_CheckType, MVT::v2i32,
/*6009*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6011*/          OPC_EmitInteger, MVT::i32, 14, 
/*6014*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6017*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6029*/        /*Scope*/ 28, /*->6058*/
/*6030*/          OPC_CheckChild1Type, MVT::v16i8,
/*6032*/          OPC_RecordChild2, // #2 = $Vm
/*6033*/          OPC_CheckChild2Type, MVT::v16i8,
/*6035*/          OPC_MoveParent,
/*6036*/          OPC_CheckType, MVT::v16i8,
/*6038*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6040*/          OPC_EmitInteger, MVT::i32, 14, 
/*6043*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6046*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6058*/        /*Scope*/ 28, /*->6087*/
/*6059*/          OPC_CheckChild1Type, MVT::v8i16,
/*6061*/          OPC_RecordChild2, // #2 = $Vm
/*6062*/          OPC_CheckChild2Type, MVT::v8i16,
/*6064*/          OPC_MoveParent,
/*6065*/          OPC_CheckType, MVT::v8i16,
/*6067*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6069*/          OPC_EmitInteger, MVT::i32, 14, 
/*6072*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6075*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6087*/        /*Scope*/ 28, /*->6116*/
/*6088*/          OPC_CheckChild1Type, MVT::v4i32,
/*6090*/          OPC_RecordChild2, // #2 = $Vm
/*6091*/          OPC_CheckChild2Type, MVT::v4i32,
/*6093*/          OPC_MoveParent,
/*6094*/          OPC_CheckType, MVT::v4i32,
/*6096*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6098*/          OPC_EmitInteger, MVT::i32, 14, 
/*6101*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6104*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6116*/        0, /*End of Scope*/
/*6117*/      /*Scope*/ 52|128,1/*180*/, /*->6299*/
/*6119*/        OPC_CheckInteger, 14, 
/*6121*/        OPC_MoveParent,
/*6122*/        OPC_RecordChild1, // #1 = $Vn
/*6123*/        OPC_Scope, 28, /*->6153*/ // 6 children in Scope
/*6125*/          OPC_CheckChild1Type, MVT::v8i8,
/*6127*/          OPC_RecordChild2, // #2 = $Vm
/*6128*/          OPC_CheckChild2Type, MVT::v8i8,
/*6130*/          OPC_MoveParent,
/*6131*/          OPC_CheckType, MVT::v8i8,
/*6133*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6135*/          OPC_EmitInteger, MVT::i32, 14, 
/*6138*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6141*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6153*/        /*Scope*/ 28, /*->6182*/
/*6154*/          OPC_CheckChild1Type, MVT::v4i16,
/*6156*/          OPC_RecordChild2, // #2 = $Vm
/*6157*/          OPC_CheckChild2Type, MVT::v4i16,
/*6159*/          OPC_MoveParent,
/*6160*/          OPC_CheckType, MVT::v4i16,
/*6162*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6164*/          OPC_EmitInteger, MVT::i32, 14, 
/*6167*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6170*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6182*/        /*Scope*/ 28, /*->6211*/
/*6183*/          OPC_CheckChild1Type, MVT::v2i32,
/*6185*/          OPC_RecordChild2, // #2 = $Vm
/*6186*/          OPC_CheckChild2Type, MVT::v2i32,
/*6188*/          OPC_MoveParent,
/*6189*/          OPC_CheckType, MVT::v2i32,
/*6191*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6193*/          OPC_EmitInteger, MVT::i32, 14, 
/*6196*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6199*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6211*/        /*Scope*/ 28, /*->6240*/
/*6212*/          OPC_CheckChild1Type, MVT::v16i8,
/*6214*/          OPC_RecordChild2, // #2 = $Vm
/*6215*/          OPC_CheckChild2Type, MVT::v16i8,
/*6217*/          OPC_MoveParent,
/*6218*/          OPC_CheckType, MVT::v16i8,
/*6220*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6222*/          OPC_EmitInteger, MVT::i32, 14, 
/*6225*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6228*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6240*/        /*Scope*/ 28, /*->6269*/
/*6241*/          OPC_CheckChild1Type, MVT::v8i16,
/*6243*/          OPC_RecordChild2, // #2 = $Vm
/*6244*/          OPC_CheckChild2Type, MVT::v8i16,
/*6246*/          OPC_MoveParent,
/*6247*/          OPC_CheckType, MVT::v8i16,
/*6249*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6251*/          OPC_EmitInteger, MVT::i32, 14, 
/*6254*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6257*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 14:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6269*/        /*Scope*/ 28, /*->6298*/
/*6270*/          OPC_CheckChild1Type, MVT::v4i32,
/*6272*/          OPC_RecordChild2, // #2 = $Vm
/*6273*/          OPC_CheckChild2Type, MVT::v4i32,
/*6275*/          OPC_MoveParent,
/*6276*/          OPC_CheckType, MVT::v4i32,
/*6278*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6280*/          OPC_EmitInteger, MVT::i32, 14, 
/*6283*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6286*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 14:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6298*/        0, /*End of Scope*/
/*6299*/      0, /*End of Scope*/
/*6300*/    /*Scope*/ 1|128,3/*385*/, /*->6687*/
/*6302*/      OPC_MoveChild, 0,
/*6304*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*6307*/      OPC_MoveChild, 0,
/*6309*/      OPC_Scope, 58|128,1/*186*/, /*->6498*/ // 2 children in Scope
/*6312*/        OPC_CheckInteger, 13, 
/*6314*/        OPC_MoveParent,
/*6315*/        OPC_RecordChild1, // #0 = $Vn
/*6316*/        OPC_Scope, 29, /*->6347*/ // 6 children in Scope
/*6318*/          OPC_CheckChild1Type, MVT::v8i8,
/*6320*/          OPC_RecordChild2, // #1 = $Vm
/*6321*/          OPC_CheckChild2Type, MVT::v8i8,
/*6323*/          OPC_MoveParent,
/*6324*/          OPC_RecordChild1, // #2 = $src1
/*6325*/          OPC_CheckType, MVT::v8i8,
/*6327*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6329*/          OPC_EmitInteger, MVT::i32, 14, 
/*6332*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6335*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6347*/        /*Scope*/ 29, /*->6377*/
/*6348*/          OPC_CheckChild1Type, MVT::v4i16,
/*6350*/          OPC_RecordChild2, // #1 = $Vm
/*6351*/          OPC_CheckChild2Type, MVT::v4i16,
/*6353*/          OPC_MoveParent,
/*6354*/          OPC_RecordChild1, // #2 = $src1
/*6355*/          OPC_CheckType, MVT::v4i16,
/*6357*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6359*/          OPC_EmitInteger, MVT::i32, 14, 
/*6362*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6365*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6377*/        /*Scope*/ 29, /*->6407*/
/*6378*/          OPC_CheckChild1Type, MVT::v2i32,
/*6380*/          OPC_RecordChild2, // #1 = $Vm
/*6381*/          OPC_CheckChild2Type, MVT::v2i32,
/*6383*/          OPC_MoveParent,
/*6384*/          OPC_RecordChild1, // #2 = $src1
/*6385*/          OPC_CheckType, MVT::v2i32,
/*6387*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6389*/          OPC_EmitInteger, MVT::i32, 14, 
/*6392*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6395*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6407*/        /*Scope*/ 29, /*->6437*/
/*6408*/          OPC_CheckChild1Type, MVT::v16i8,
/*6410*/          OPC_RecordChild2, // #1 = $Vm
/*6411*/          OPC_CheckChild2Type, MVT::v16i8,
/*6413*/          OPC_MoveParent,
/*6414*/          OPC_RecordChild1, // #2 = $src1
/*6415*/          OPC_CheckType, MVT::v16i8,
/*6417*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6419*/          OPC_EmitInteger, MVT::i32, 14, 
/*6422*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6425*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6437*/        /*Scope*/ 29, /*->6467*/
/*6438*/          OPC_CheckChild1Type, MVT::v8i16,
/*6440*/          OPC_RecordChild2, // #1 = $Vm
/*6441*/          OPC_CheckChild2Type, MVT::v8i16,
/*6443*/          OPC_MoveParent,
/*6444*/          OPC_RecordChild1, // #2 = $src1
/*6445*/          OPC_CheckType, MVT::v8i16,
/*6447*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6449*/          OPC_EmitInteger, MVT::i32, 14, 
/*6452*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6455*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6467*/        /*Scope*/ 29, /*->6497*/
/*6468*/          OPC_CheckChild1Type, MVT::v4i32,
/*6470*/          OPC_RecordChild2, // #1 = $Vm
/*6471*/          OPC_CheckChild2Type, MVT::v4i32,
/*6473*/          OPC_MoveParent,
/*6474*/          OPC_RecordChild1, // #2 = $src1
/*6475*/          OPC_CheckType, MVT::v4i32,
/*6477*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6479*/          OPC_EmitInteger, MVT::i32, 14, 
/*6482*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6485*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6497*/        0, /*End of Scope*/
/*6498*/      /*Scope*/ 58|128,1/*186*/, /*->6686*/
/*6500*/        OPC_CheckInteger, 14, 
/*6502*/        OPC_MoveParent,
/*6503*/        OPC_RecordChild1, // #0 = $Vn
/*6504*/        OPC_Scope, 29, /*->6535*/ // 6 children in Scope
/*6506*/          OPC_CheckChild1Type, MVT::v8i8,
/*6508*/          OPC_RecordChild2, // #1 = $Vm
/*6509*/          OPC_CheckChild2Type, MVT::v8i8,
/*6511*/          OPC_MoveParent,
/*6512*/          OPC_RecordChild1, // #2 = $src1
/*6513*/          OPC_CheckType, MVT::v8i8,
/*6515*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6517*/          OPC_EmitInteger, MVT::i32, 14, 
/*6520*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6523*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6535*/        /*Scope*/ 29, /*->6565*/
/*6536*/          OPC_CheckChild1Type, MVT::v4i16,
/*6538*/          OPC_RecordChild2, // #1 = $Vm
/*6539*/          OPC_CheckChild2Type, MVT::v4i16,
/*6541*/          OPC_MoveParent,
/*6542*/          OPC_RecordChild1, // #2 = $src1
/*6543*/          OPC_CheckType, MVT::v4i16,
/*6545*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6547*/          OPC_EmitInteger, MVT::i32, 14, 
/*6550*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6553*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6565*/        /*Scope*/ 29, /*->6595*/
/*6566*/          OPC_CheckChild1Type, MVT::v2i32,
/*6568*/          OPC_RecordChild2, // #1 = $Vm
/*6569*/          OPC_CheckChild2Type, MVT::v2i32,
/*6571*/          OPC_MoveParent,
/*6572*/          OPC_RecordChild1, // #2 = $src1
/*6573*/          OPC_CheckType, MVT::v2i32,
/*6575*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6577*/          OPC_EmitInteger, MVT::i32, 14, 
/*6580*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6583*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6595*/        /*Scope*/ 29, /*->6625*/
/*6596*/          OPC_CheckChild1Type, MVT::v16i8,
/*6598*/          OPC_RecordChild2, // #1 = $Vm
/*6599*/          OPC_CheckChild2Type, MVT::v16i8,
/*6601*/          OPC_MoveParent,
/*6602*/          OPC_RecordChild1, // #2 = $src1
/*6603*/          OPC_CheckType, MVT::v16i8,
/*6605*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6607*/          OPC_EmitInteger, MVT::i32, 14, 
/*6610*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6613*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6625*/        /*Scope*/ 29, /*->6655*/
/*6626*/          OPC_CheckChild1Type, MVT::v8i16,
/*6628*/          OPC_RecordChild2, // #1 = $Vm
/*6629*/          OPC_CheckChild2Type, MVT::v8i16,
/*6631*/          OPC_MoveParent,
/*6632*/          OPC_RecordChild1, // #2 = $src1
/*6633*/          OPC_CheckType, MVT::v8i16,
/*6635*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6637*/          OPC_EmitInteger, MVT::i32, 14, 
/*6640*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6643*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 14:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6655*/        /*Scope*/ 29, /*->6685*/
/*6656*/          OPC_CheckChild1Type, MVT::v4i32,
/*6658*/          OPC_RecordChild2, // #1 = $Vm
/*6659*/          OPC_CheckChild2Type, MVT::v4i32,
/*6661*/          OPC_MoveParent,
/*6662*/          OPC_RecordChild1, // #2 = $src1
/*6663*/          OPC_CheckType, MVT::v4i32,
/*6665*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6667*/          OPC_EmitInteger, MVT::i32, 14, 
/*6670*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6673*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 14:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6685*/        0, /*End of Scope*/
/*6686*/      0, /*End of Scope*/
/*6687*/    /*Scope*/ 84, /*->6772*/
/*6688*/      OPC_RecordChild0, // #0 = $acc
/*6689*/      OPC_Scope, 40, /*->6731*/ // 2 children in Scope
/*6691*/        OPC_MoveChild, 1,
/*6693*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6696*/        OPC_RecordChild0, // #1 = $a
/*6697*/        OPC_MoveChild, 0,
/*6699*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*6701*/        OPC_MoveParent,
/*6702*/        OPC_RecordChild1, // #2 = $b
/*6703*/        OPC_MoveChild, 1,
/*6705*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*6707*/        OPC_MoveParent,
/*6708*/        OPC_MoveParent,
/*6709*/        OPC_CheckType, MVT::i32,
/*6711*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*6713*/        OPC_EmitInteger, MVT::i32, 14, 
/*6716*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6719*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*6731*/      /*Scope*/ 39, /*->6771*/
/*6732*/        OPC_RecordChild1, // #1 = $imm
/*6733*/        OPC_MoveChild, 1,
/*6735*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6738*/        OPC_CheckPredicate, 2, // Predicate_imm0_255_neg
/*6740*/        OPC_MoveParent,
/*6741*/        OPC_CheckType, MVT::i32,
/*6743*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*6745*/        OPC_EmitConvertToTarget, 1,
/*6747*/        OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*6750*/        OPC_EmitInteger, MVT::i32, 14, 
/*6753*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6756*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6759*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_neg>>:$imm))
/*6771*/      0, /*End of Scope*/
/*6772*/    /*Scope*/ 41, /*->6814*/
/*6773*/      OPC_MoveChild, 0,
/*6775*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6778*/      OPC_RecordChild0, // #0 = $a
/*6779*/      OPC_MoveChild, 0,
/*6781*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*6783*/      OPC_MoveParent,
/*6784*/      OPC_RecordChild1, // #1 = $b
/*6785*/      OPC_MoveChild, 1,
/*6787*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*6789*/      OPC_MoveParent,
/*6790*/      OPC_MoveParent,
/*6791*/      OPC_RecordChild1, // #2 = $acc
/*6792*/      OPC_CheckType, MVT::i32,
/*6794*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*6796*/      OPC_EmitInteger, MVT::i32, 14, 
/*6799*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6802*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*6814*/    /*Scope*/ 40|128,3/*424*/, /*->7240*/
/*6816*/      OPC_RecordChild0, // #0 = $Rn
/*6817*/      OPC_RecordChild1, // #1 = $imm
/*6818*/      OPC_MoveChild, 1,
/*6820*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6823*/      OPC_Scope, 30, /*->6855*/ // 11 children in Scope
/*6825*/        OPC_CheckPredicate, 3, // Predicate_so_imm
/*6827*/        OPC_MoveParent,
/*6828*/        OPC_CheckType, MVT::i32,
/*6830*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*6832*/        OPC_EmitConvertToTarget, 1,
/*6834*/        OPC_EmitInteger, MVT::i32, 14, 
/*6837*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6840*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6843*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*6855*/      /*Scope*/ 33, /*->6889*/
/*6856*/        OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*6858*/        OPC_MoveParent,
/*6859*/        OPC_CheckType, MVT::i32,
/*6861*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*6863*/        OPC_EmitConvertToTarget, 1,
/*6865*/        OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*6868*/        OPC_EmitInteger, MVT::i32, 14, 
/*6871*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6874*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6877*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*6889*/      /*Scope*/ 30, /*->6920*/
/*6890*/        OPC_CheckPredicate, 5, // Predicate_imm0_7
/*6892*/        OPC_MoveParent,
/*6893*/        OPC_CheckType, MVT::i32,
/*6895*/        OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*6897*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*6900*/        OPC_EmitConvertToTarget, 1,
/*6902*/        OPC_EmitInteger, MVT::i32, 14, 
/*6905*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6908*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*6920*/      /*Scope*/ 30, /*->6951*/
/*6921*/        OPC_CheckPredicate, 6, // Predicate_imm8_255
/*6923*/        OPC_MoveParent,
/*6924*/        OPC_CheckType, MVT::i32,
/*6926*/        OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*6928*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*6931*/        OPC_EmitConvertToTarget, 1,
/*6933*/        OPC_EmitInteger, MVT::i32, 14, 
/*6936*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6939*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*6951*/      /*Scope*/ 33, /*->6985*/
/*6952*/        OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*6954*/        OPC_MoveParent,
/*6955*/        OPC_CheckType, MVT::i32,
/*6957*/        OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*6959*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*6962*/        OPC_EmitConvertToTarget, 1,
/*6964*/        OPC_EmitNodeXForm, 5, 3, // imm_neg_XFORM
/*6967*/        OPC_EmitInteger, MVT::i32, 14, 
/*6970*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6973*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*6985*/      /*Scope*/ 33, /*->7019*/
/*6986*/        OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*6988*/        OPC_MoveParent,
/*6989*/        OPC_CheckType, MVT::i32,
/*6991*/        OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*6993*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*6996*/        OPC_EmitConvertToTarget, 1,
/*6998*/        OPC_EmitNodeXForm, 5, 3, // imm_neg_XFORM
/*7001*/        OPC_EmitInteger, MVT::i32, 14, 
/*7004*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7007*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*7019*/      /*Scope*/ 30, /*->7050*/
/*7020*/        OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*7022*/        OPC_MoveParent,
/*7023*/        OPC_CheckType, MVT::i32,
/*7025*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7027*/        OPC_EmitConvertToTarget, 1,
/*7029*/        OPC_EmitInteger, MVT::i32, 14, 
/*7032*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7035*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7038*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*7050*/      /*Scope*/ 26, /*->7077*/
/*7051*/        OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*7053*/        OPC_MoveParent,
/*7054*/        OPC_CheckType, MVT::i32,
/*7056*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7058*/        OPC_EmitConvertToTarget, 1,
/*7060*/        OPC_EmitInteger, MVT::i32, 14, 
/*7063*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7066*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*7077*/      /*Scope*/ 33, /*->7111*/
/*7078*/        OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*7080*/        OPC_MoveParent,
/*7081*/        OPC_CheckType, MVT::i32,
/*7083*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7085*/        OPC_EmitConvertToTarget, 1,
/*7087*/        OPC_EmitNodeXForm, 6, 2, // t2_so_imm_neg_XFORM
/*7090*/        OPC_EmitInteger, MVT::i32, 14, 
/*7093*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7096*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7099*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*7111*/      /*Scope*/ 29, /*->7141*/
/*7112*/        OPC_CheckPredicate, 12, // Predicate_imm0_4095_neg
/*7114*/        OPC_MoveParent,
/*7115*/        OPC_CheckType, MVT::i32,
/*7117*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7119*/        OPC_EmitConvertToTarget, 1,
/*7121*/        OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*7124*/        OPC_EmitInteger, MVT::i32, 14, 
/*7127*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7130*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*7141*/      /*Scope*/ 97, /*->7239*/
/*7142*/        OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*7144*/        OPC_MoveParent,
/*7145*/        OPC_CheckType, MVT::i32,
/*7147*/        OPC_Scope, 44, /*->7193*/ // 2 children in Scope
/*7149*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*7151*/          OPC_EmitConvertToTarget, 1,
/*7153*/          OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*7156*/          OPC_EmitInteger, MVT::i32, 14, 
/*7159*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7162*/          OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*7172*/          OPC_EmitInteger, MVT::i32, 14, 
/*7175*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7178*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7181*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*7193*/        /*Scope*/ 44, /*->7238*/
/*7194*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7196*/          OPC_EmitConvertToTarget, 1,
/*7198*/          OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*7201*/          OPC_EmitInteger, MVT::i32, 14, 
/*7204*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7207*/          OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*7217*/          OPC_EmitInteger, MVT::i32, 14, 
/*7220*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7223*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7226*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*7238*/        0, /*End of Scope*/
/*7239*/      0, /*End of Scope*/
/*7240*/    /*Scope*/ 92|128,1/*220*/, /*->7462*/
/*7242*/      OPC_MoveChild, 0,
/*7244*/      OPC_SwitchOpcode /*2 cases */, 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->7353
/*7248*/        OPC_RecordChild0, // #0 = $Vn
/*7249*/        OPC_Scope, 33, /*->7284*/ // 3 children in Scope
/*7251*/          OPC_CheckChild0Type, MVT::v8i8,
/*7253*/          OPC_MoveParent,
/*7254*/          OPC_MoveChild, 1,
/*7256*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7259*/          OPC_RecordChild0, // #1 = $Vm
/*7260*/          OPC_CheckChild0Type, MVT::v8i8,
/*7262*/          OPC_MoveParent,
/*7263*/          OPC_CheckType, MVT::v8i16,
/*7265*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7267*/          OPC_EmitInteger, MVT::i32, 14, 
/*7270*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7273*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7284*/        /*Scope*/ 33, /*->7318*/
/*7285*/          OPC_CheckChild0Type, MVT::v4i16,
/*7287*/          OPC_MoveParent,
/*7288*/          OPC_MoveChild, 1,
/*7290*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7293*/          OPC_RecordChild0, // #1 = $Vm
/*7294*/          OPC_CheckChild0Type, MVT::v4i16,
/*7296*/          OPC_MoveParent,
/*7297*/          OPC_CheckType, MVT::v4i32,
/*7299*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7301*/          OPC_EmitInteger, MVT::i32, 14, 
/*7304*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7307*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7318*/        /*Scope*/ 33, /*->7352*/
/*7319*/          OPC_CheckChild0Type, MVT::v2i32,
/*7321*/          OPC_MoveParent,
/*7322*/          OPC_MoveChild, 1,
/*7324*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7327*/          OPC_RecordChild0, // #1 = $Vm
/*7328*/          OPC_CheckChild0Type, MVT::v2i32,
/*7330*/          OPC_MoveParent,
/*7331*/          OPC_CheckType, MVT::v2i64,
/*7333*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7335*/          OPC_EmitInteger, MVT::i32, 14, 
/*7338*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7341*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7352*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->7461
/*7356*/        OPC_RecordChild0, // #0 = $Vn
/*7357*/        OPC_Scope, 33, /*->7392*/ // 3 children in Scope
/*7359*/          OPC_CheckChild0Type, MVT::v8i8,
/*7361*/          OPC_MoveParent,
/*7362*/          OPC_MoveChild, 1,
/*7364*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7367*/          OPC_RecordChild0, // #1 = $Vm
/*7368*/          OPC_CheckChild0Type, MVT::v8i8,
/*7370*/          OPC_MoveParent,
/*7371*/          OPC_CheckType, MVT::v8i16,
/*7373*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7375*/          OPC_EmitInteger, MVT::i32, 14, 
/*7378*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7381*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7392*/        /*Scope*/ 33, /*->7426*/
/*7393*/          OPC_CheckChild0Type, MVT::v4i16,
/*7395*/          OPC_MoveParent,
/*7396*/          OPC_MoveChild, 1,
/*7398*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7401*/          OPC_RecordChild0, // #1 = $Vm
/*7402*/          OPC_CheckChild0Type, MVT::v4i16,
/*7404*/          OPC_MoveParent,
/*7405*/          OPC_CheckType, MVT::v4i32,
/*7407*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7409*/          OPC_EmitInteger, MVT::i32, 14, 
/*7412*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7415*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7426*/        /*Scope*/ 33, /*->7460*/
/*7427*/          OPC_CheckChild0Type, MVT::v2i32,
/*7429*/          OPC_MoveParent,
/*7430*/          OPC_MoveChild, 1,
/*7432*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7435*/          OPC_RecordChild0, // #1 = $Vm
/*7436*/          OPC_CheckChild0Type, MVT::v2i32,
/*7438*/          OPC_MoveParent,
/*7439*/          OPC_CheckType, MVT::v2i64,
/*7441*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7443*/          OPC_EmitInteger, MVT::i32, 14, 
/*7446*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7449*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7460*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*7462*/    /*Scope*/ 65|128,6/*833*/, /*->8297*/
/*7464*/      OPC_RecordChild0, // #0 = $src1
/*7465*/      OPC_MoveChild, 1,
/*7467*/      OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRs),// ->7675
/*7472*/        OPC_RecordChild0, // #1 = $Vm
/*7473*/        OPC_RecordChild1, // #2 = $SIMM
/*7474*/        OPC_MoveChild, 1,
/*7476*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7479*/        OPC_MoveParent,
/*7480*/        OPC_MoveParent,
/*7481*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->7506
/*7484*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7486*/          OPC_EmitConvertToTarget, 2,
/*7488*/          OPC_EmitInteger, MVT::i32, 14, 
/*7491*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7494*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->7530
/*7508*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7510*/          OPC_EmitConvertToTarget, 2,
/*7512*/          OPC_EmitInteger, MVT::i32, 14, 
/*7515*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7518*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->7554
/*7532*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7534*/          OPC_EmitConvertToTarget, 2,
/*7536*/          OPC_EmitInteger, MVT::i32, 14, 
/*7539*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7542*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->7578
/*7556*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7558*/          OPC_EmitConvertToTarget, 2,
/*7560*/          OPC_EmitInteger, MVT::i32, 14, 
/*7563*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7566*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->7602
/*7580*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7582*/          OPC_EmitConvertToTarget, 2,
/*7584*/          OPC_EmitInteger, MVT::i32, 14, 
/*7587*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7590*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->7626
/*7604*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7606*/          OPC_EmitConvertToTarget, 2,
/*7608*/          OPC_EmitInteger, MVT::i32, 14, 
/*7611*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7614*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->7650
/*7628*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7630*/          OPC_EmitConvertToTarget, 2,
/*7632*/          OPC_EmitInteger, MVT::i32, 14, 
/*7635*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7638*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->7674
/*7652*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7654*/          OPC_EmitConvertToTarget, 2,
/*7656*/          OPC_EmitInteger, MVT::i32, 14, 
/*7659*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7662*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRu),// ->7882
/*7679*/        OPC_RecordChild0, // #1 = $Vm
/*7680*/        OPC_RecordChild1, // #2 = $SIMM
/*7681*/        OPC_MoveChild, 1,
/*7683*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7686*/        OPC_MoveParent,
/*7687*/        OPC_MoveParent,
/*7688*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->7713
/*7691*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7693*/          OPC_EmitConvertToTarget, 2,
/*7695*/          OPC_EmitInteger, MVT::i32, 14, 
/*7698*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7701*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->7737
/*7715*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7717*/          OPC_EmitConvertToTarget, 2,
/*7719*/          OPC_EmitInteger, MVT::i32, 14, 
/*7722*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7725*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->7761
/*7739*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7741*/          OPC_EmitConvertToTarget, 2,
/*7743*/          OPC_EmitInteger, MVT::i32, 14, 
/*7746*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7749*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->7785
/*7763*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7765*/          OPC_EmitConvertToTarget, 2,
/*7767*/          OPC_EmitInteger, MVT::i32, 14, 
/*7770*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7773*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->7809
/*7787*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7789*/          OPC_EmitConvertToTarget, 2,
/*7791*/          OPC_EmitInteger, MVT::i32, 14, 
/*7794*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7797*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->7833
/*7811*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7813*/          OPC_EmitConvertToTarget, 2,
/*7815*/          OPC_EmitInteger, MVT::i32, 14, 
/*7818*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7821*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->7857
/*7835*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7837*/          OPC_EmitConvertToTarget, 2,
/*7839*/          OPC_EmitInteger, MVT::i32, 14, 
/*7842*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7845*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->7881
/*7859*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7861*/          OPC_EmitConvertToTarget, 2,
/*7863*/          OPC_EmitInteger, MVT::i32, 14, 
/*7866*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7869*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRs),// ->8089
/*7886*/        OPC_RecordChild0, // #1 = $Vm
/*7887*/        OPC_RecordChild1, // #2 = $SIMM
/*7888*/        OPC_MoveChild, 1,
/*7890*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7893*/        OPC_MoveParent,
/*7894*/        OPC_MoveParent,
/*7895*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->7920
/*7898*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7900*/          OPC_EmitConvertToTarget, 2,
/*7902*/          OPC_EmitInteger, MVT::i32, 14, 
/*7905*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7908*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->7944
/*7922*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7924*/          OPC_EmitConvertToTarget, 2,
/*7926*/          OPC_EmitInteger, MVT::i32, 14, 
/*7929*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7932*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->7968
/*7946*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7948*/          OPC_EmitConvertToTarget, 2,
/*7950*/          OPC_EmitInteger, MVT::i32, 14, 
/*7953*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7956*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->7992
/*7970*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7972*/          OPC_EmitConvertToTarget, 2,
/*7974*/          OPC_EmitInteger, MVT::i32, 14, 
/*7977*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7980*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8016
/*7994*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7996*/          OPC_EmitConvertToTarget, 2,
/*7998*/          OPC_EmitInteger, MVT::i32, 14, 
/*8001*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8004*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8040
/*8018*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8020*/          OPC_EmitConvertToTarget, 2,
/*8022*/          OPC_EmitInteger, MVT::i32, 14, 
/*8025*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8028*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8064
/*8042*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8044*/          OPC_EmitConvertToTarget, 2,
/*8046*/          OPC_EmitInteger, MVT::i32, 14, 
/*8049*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8052*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8088
/*8066*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8068*/          OPC_EmitConvertToTarget, 2,
/*8070*/          OPC_EmitInteger, MVT::i32, 14, 
/*8073*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8076*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRu),// ->8296
/*8093*/        OPC_RecordChild0, // #1 = $Vm
/*8094*/        OPC_RecordChild1, // #2 = $SIMM
/*8095*/        OPC_MoveChild, 1,
/*8097*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8100*/        OPC_MoveParent,
/*8101*/        OPC_MoveParent,
/*8102*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8127
/*8105*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8107*/          OPC_EmitConvertToTarget, 2,
/*8109*/          OPC_EmitInteger, MVT::i32, 14, 
/*8112*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8115*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8151
/*8129*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8131*/          OPC_EmitConvertToTarget, 2,
/*8133*/          OPC_EmitInteger, MVT::i32, 14, 
/*8136*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8139*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8175
/*8153*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8155*/          OPC_EmitConvertToTarget, 2,
/*8157*/          OPC_EmitInteger, MVT::i32, 14, 
/*8160*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8163*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8199
/*8177*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8179*/          OPC_EmitConvertToTarget, 2,
/*8181*/          OPC_EmitInteger, MVT::i32, 14, 
/*8184*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8187*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8223
/*8201*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8203*/          OPC_EmitConvertToTarget, 2,
/*8205*/          OPC_EmitInteger, MVT::i32, 14, 
/*8208*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8211*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8247
/*8225*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8227*/          OPC_EmitConvertToTarget, 2,
/*8229*/          OPC_EmitInteger, MVT::i32, 14, 
/*8232*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8235*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8271
/*8249*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8251*/          OPC_EmitConvertToTarget, 2,
/*8253*/          OPC_EmitInteger, MVT::i32, 14, 
/*8256*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8259*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8295
/*8273*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8275*/          OPC_EmitConvertToTarget, 2,
/*8277*/          OPC_EmitInteger, MVT::i32, 14, 
/*8280*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8283*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*8297*/    /*Scope*/ 30|128,7/*926*/, /*->9225*/
/*8299*/      OPC_MoveChild, 0,
/*8301*/      OPC_SwitchOpcode /*6 cases */, 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRs),// ->8510
/*8306*/        OPC_RecordChild0, // #0 = $Vm
/*8307*/        OPC_RecordChild1, // #1 = $SIMM
/*8308*/        OPC_MoveChild, 1,
/*8310*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8313*/        OPC_MoveParent,
/*8314*/        OPC_MoveParent,
/*8315*/        OPC_RecordChild1, // #2 = $src1
/*8316*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8341
/*8319*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8321*/          OPC_EmitConvertToTarget, 1,
/*8323*/          OPC_EmitInteger, MVT::i32, 14, 
/*8326*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8329*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8365
/*8343*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8345*/          OPC_EmitConvertToTarget, 1,
/*8347*/          OPC_EmitInteger, MVT::i32, 14, 
/*8350*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8353*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8389
/*8367*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8369*/          OPC_EmitConvertToTarget, 1,
/*8371*/          OPC_EmitInteger, MVT::i32, 14, 
/*8374*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8377*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8413
/*8391*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8393*/          OPC_EmitConvertToTarget, 1,
/*8395*/          OPC_EmitInteger, MVT::i32, 14, 
/*8398*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8401*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8437
/*8415*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8417*/          OPC_EmitConvertToTarget, 1,
/*8419*/          OPC_EmitInteger, MVT::i32, 14, 
/*8422*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8425*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8461
/*8439*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8441*/          OPC_EmitConvertToTarget, 1,
/*8443*/          OPC_EmitInteger, MVT::i32, 14, 
/*8446*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8449*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8485
/*8463*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8465*/          OPC_EmitConvertToTarget, 1,
/*8467*/          OPC_EmitInteger, MVT::i32, 14, 
/*8470*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8473*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8509
/*8487*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8489*/          OPC_EmitConvertToTarget, 1,
/*8491*/          OPC_EmitInteger, MVT::i32, 14, 
/*8494*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8497*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRu),// ->8718
/*8514*/        OPC_RecordChild0, // #0 = $Vm
/*8515*/        OPC_RecordChild1, // #1 = $SIMM
/*8516*/        OPC_MoveChild, 1,
/*8518*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8521*/        OPC_MoveParent,
/*8522*/        OPC_MoveParent,
/*8523*/        OPC_RecordChild1, // #2 = $src1
/*8524*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8549
/*8527*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8529*/          OPC_EmitConvertToTarget, 1,
/*8531*/          OPC_EmitInteger, MVT::i32, 14, 
/*8534*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8537*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8573
/*8551*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8553*/          OPC_EmitConvertToTarget, 1,
/*8555*/          OPC_EmitInteger, MVT::i32, 14, 
/*8558*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8561*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8597
/*8575*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8577*/          OPC_EmitConvertToTarget, 1,
/*8579*/          OPC_EmitInteger, MVT::i32, 14, 
/*8582*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8585*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8621
/*8599*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8601*/          OPC_EmitConvertToTarget, 1,
/*8603*/          OPC_EmitInteger, MVT::i32, 14, 
/*8606*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8609*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8645
/*8623*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8625*/          OPC_EmitConvertToTarget, 1,
/*8627*/          OPC_EmitInteger, MVT::i32, 14, 
/*8630*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8633*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8669
/*8647*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8649*/          OPC_EmitConvertToTarget, 1,
/*8651*/          OPC_EmitInteger, MVT::i32, 14, 
/*8654*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8657*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8693
/*8671*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8673*/          OPC_EmitConvertToTarget, 1,
/*8675*/          OPC_EmitInteger, MVT::i32, 14, 
/*8678*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8681*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8717
/*8695*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8697*/          OPC_EmitConvertToTarget, 1,
/*8699*/          OPC_EmitInteger, MVT::i32, 14, 
/*8702*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8705*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRs),// ->8926
/*8722*/        OPC_RecordChild0, // #0 = $Vm
/*8723*/        OPC_RecordChild1, // #1 = $SIMM
/*8724*/        OPC_MoveChild, 1,
/*8726*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8729*/        OPC_MoveParent,
/*8730*/        OPC_MoveParent,
/*8731*/        OPC_RecordChild1, // #2 = $src1
/*8732*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8757
/*8735*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8737*/          OPC_EmitConvertToTarget, 1,
/*8739*/          OPC_EmitInteger, MVT::i32, 14, 
/*8742*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8745*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8781
/*8759*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8761*/          OPC_EmitConvertToTarget, 1,
/*8763*/          OPC_EmitInteger, MVT::i32, 14, 
/*8766*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8769*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8805
/*8783*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8785*/          OPC_EmitConvertToTarget, 1,
/*8787*/          OPC_EmitInteger, MVT::i32, 14, 
/*8790*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8793*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8829
/*8807*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8809*/          OPC_EmitConvertToTarget, 1,
/*8811*/          OPC_EmitInteger, MVT::i32, 14, 
/*8814*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8817*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8853
/*8831*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8833*/          OPC_EmitConvertToTarget, 1,
/*8835*/          OPC_EmitInteger, MVT::i32, 14, 
/*8838*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8841*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8877
/*8855*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8857*/          OPC_EmitConvertToTarget, 1,
/*8859*/          OPC_EmitInteger, MVT::i32, 14, 
/*8862*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8865*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8901
/*8879*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8881*/          OPC_EmitConvertToTarget, 1,
/*8883*/          OPC_EmitInteger, MVT::i32, 14, 
/*8886*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8889*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8925
/*8903*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8905*/          OPC_EmitConvertToTarget, 1,
/*8907*/          OPC_EmitInteger, MVT::i32, 14, 
/*8910*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8913*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRu),// ->9134
/*8930*/        OPC_RecordChild0, // #0 = $Vm
/*8931*/        OPC_RecordChild1, // #1 = $SIMM
/*8932*/        OPC_MoveChild, 1,
/*8934*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8937*/        OPC_MoveParent,
/*8938*/        OPC_MoveParent,
/*8939*/        OPC_RecordChild1, // #2 = $src1
/*8940*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8965
/*8943*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8945*/          OPC_EmitConvertToTarget, 1,
/*8947*/          OPC_EmitInteger, MVT::i32, 14, 
/*8950*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8953*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8989
/*8967*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8969*/          OPC_EmitConvertToTarget, 1,
/*8971*/          OPC_EmitInteger, MVT::i32, 14, 
/*8974*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8977*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9013
/*8991*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8993*/          OPC_EmitConvertToTarget, 1,
/*8995*/          OPC_EmitInteger, MVT::i32, 14, 
/*8998*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9001*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9037
/*9015*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9017*/          OPC_EmitConvertToTarget, 1,
/*9019*/          OPC_EmitInteger, MVT::i32, 14, 
/*9022*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9025*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9061
/*9039*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9041*/          OPC_EmitConvertToTarget, 1,
/*9043*/          OPC_EmitInteger, MVT::i32, 14, 
/*9046*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9049*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9085
/*9063*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9065*/          OPC_EmitConvertToTarget, 1,
/*9067*/          OPC_EmitInteger, MVT::i32, 14, 
/*9070*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9073*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9109
/*9087*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9089*/          OPC_EmitConvertToTarget, 1,
/*9091*/          OPC_EmitInteger, MVT::i32, 14, 
/*9094*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9097*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9133
/*9111*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9113*/          OPC_EmitConvertToTarget, 1,
/*9115*/          OPC_EmitInteger, MVT::i32, 14, 
/*9118*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9121*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 58,  TARGET_VAL(ISD::MUL),// ->9195
/*9137*/        OPC_RecordChild0, // #0 = $Rn
/*9138*/        OPC_RecordChild1, // #1 = $Rm
/*9139*/        OPC_MoveParent,
/*9140*/        OPC_RecordChild1, // #2 = $Ra
/*9141*/        OPC_CheckType, MVT::i32,
/*9143*/        OPC_Scope, 24, /*->9169*/ // 2 children in Scope
/*9145*/          OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*9147*/          OPC_EmitInteger, MVT::i32, 14, 
/*9150*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9153*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9156*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*9169*/        /*Scope*/ 24, /*->9194*/
/*9170*/          OPC_CheckPatternPredicate, 10, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*9172*/          OPC_EmitInteger, MVT::i32, 14, 
/*9175*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9178*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9181*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*9194*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->9224
/*9198*/        OPC_RecordChild0, // #0 = $Rn
/*9199*/        OPC_RecordChild1, // #1 = $Rm
/*9200*/        OPC_MoveParent,
/*9201*/        OPC_RecordChild1, // #2 = $Ra
/*9202*/        OPC_CheckType, MVT::i32,
/*9204*/        OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*9206*/        OPC_EmitInteger, MVT::i32, 14, 
/*9209*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9212*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*9225*/    /*Scope*/ 67, /*->9293*/
/*9226*/      OPC_RecordChild0, // #0 = $Rn
/*9227*/      OPC_MoveChild, 1,
/*9229*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*9232*/      OPC_RecordChild0, // #1 = $Rm
/*9233*/      OPC_MoveChild, 1,
/*9235*/      OPC_Scope, 27, /*->9264*/ // 2 children in Scope
/*9237*/        OPC_CheckValueType, MVT::i8,
/*9239*/        OPC_MoveParent,
/*9240*/        OPC_MoveParent,
/*9241*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*9243*/        OPC_EmitInteger, MVT::i32, 0, 
/*9246*/        OPC_EmitInteger, MVT::i32, 14, 
/*9249*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9252*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9264*/      /*Scope*/ 27, /*->9292*/
/*9265*/        OPC_CheckValueType, MVT::i16,
/*9267*/        OPC_MoveParent,
/*9268*/        OPC_MoveParent,
/*9269*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*9271*/        OPC_EmitInteger, MVT::i32, 0, 
/*9274*/        OPC_EmitInteger, MVT::i32, 14, 
/*9277*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9280*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9292*/      0, /*End of Scope*/
/*9293*/    /*Scope*/ 62, /*->9356*/
/*9294*/      OPC_MoveChild, 0,
/*9296*/      OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::MUL),// ->9326
/*9300*/        OPC_RecordChild0, // #0 = $Rn
/*9301*/        OPC_RecordChild1, // #1 = $Rm
/*9302*/        OPC_MoveParent,
/*9303*/        OPC_RecordChild1, // #2 = $Ra
/*9304*/        OPC_CheckType, MVT::i32,
/*9306*/        OPC_CheckPatternPredicate, 11, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9308*/        OPC_EmitInteger, MVT::i32, 14, 
/*9311*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9314*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->9355
/*9329*/        OPC_RecordChild0, // #0 = $Rm
/*9330*/        OPC_RecordChild1, // #1 = $Rn
/*9331*/        OPC_MoveParent,
/*9332*/        OPC_RecordChild1, // #2 = $Ra
/*9333*/        OPC_CheckType, MVT::i32,
/*9335*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*9337*/        OPC_EmitInteger, MVT::i32, 14, 
/*9340*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9343*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*9356*/    /*Scope*/ 74|128,1/*202*/, /*->9560*/
/*9358*/      OPC_RecordChild0, // #0 = $Rn
/*9359*/      OPC_MoveChild, 1,
/*9361*/      OPC_SwitchOpcode /*3 cases */, 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->9426
/*9365*/        OPC_RecordChild0, // #1 = $Rm
/*9366*/        OPC_MoveChild, 1,
/*9368*/        OPC_Scope, 27, /*->9397*/ // 2 children in Scope
/*9370*/          OPC_CheckValueType, MVT::i8,
/*9372*/          OPC_MoveParent,
/*9373*/          OPC_MoveParent,
/*9374*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9376*/          OPC_EmitInteger, MVT::i32, 0, 
/*9379*/          OPC_EmitInteger, MVT::i32, 14, 
/*9382*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9385*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9397*/        /*Scope*/ 27, /*->9425*/
/*9398*/          OPC_CheckValueType, MVT::i16,
/*9400*/          OPC_MoveParent,
/*9401*/          OPC_MoveParent,
/*9402*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9404*/          OPC_EmitInteger, MVT::i32, 0, 
/*9407*/          OPC_EmitInteger, MVT::i32, 14, 
/*9410*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9413*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9425*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::MUL),// ->9507
/*9429*/        OPC_RecordChild0, // #1 = $Rn
/*9430*/        OPC_RecordChild1, // #2 = $Rm
/*9431*/        OPC_MoveParent,
/*9432*/        OPC_CheckType, MVT::i32,
/*9434*/        OPC_Scope, 24, /*->9460*/ // 3 children in Scope
/*9436*/          OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*9438*/          OPC_EmitInteger, MVT::i32, 14, 
/*9441*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9444*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9447*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*9460*/        /*Scope*/ 24, /*->9485*/
/*9461*/          OPC_CheckPatternPredicate, 10, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*9463*/          OPC_EmitInteger, MVT::i32, 14, 
/*9466*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9469*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9472*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*9485*/        /*Scope*/ 20, /*->9506*/
/*9486*/          OPC_CheckPatternPredicate, 11, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9488*/          OPC_EmitInteger, MVT::i32, 14, 
/*9491*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9494*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9506*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::MULHS),// ->9559
/*9510*/        OPC_RecordChild0, // #1 = $Rn
/*9511*/        OPC_RecordChild1, // #2 = $Rm
/*9512*/        OPC_MoveParent,
/*9513*/        OPC_CheckType, MVT::i32,
/*9515*/        OPC_Scope, 20, /*->9537*/ // 2 children in Scope
/*9517*/          OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*9519*/          OPC_EmitInteger, MVT::i32, 14, 
/*9522*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9525*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*9537*/        /*Scope*/ 20, /*->9558*/
/*9538*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*9540*/          OPC_EmitInteger, MVT::i32, 14, 
/*9543*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9546*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9558*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*9560*/    /*Scope*/ 122, /*->9683*/
/*9561*/      OPC_MoveChild, 0,
/*9563*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*9566*/      OPC_RecordChild0, // #0 = $Rm
/*9567*/      OPC_MoveChild, 1,
/*9569*/      OPC_Scope, 55, /*->9626*/ // 2 children in Scope
/*9571*/        OPC_CheckValueType, MVT::i8,
/*9573*/        OPC_MoveParent,
/*9574*/        OPC_MoveParent,
/*9575*/        OPC_RecordChild1, // #1 = $Rn
/*9576*/        OPC_Scope, 23, /*->9601*/ // 2 children in Scope
/*9578*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*9580*/          OPC_EmitInteger, MVT::i32, 0, 
/*9583*/          OPC_EmitInteger, MVT::i32, 14, 
/*9586*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9589*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9601*/        /*Scope*/ 23, /*->9625*/
/*9602*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9604*/          OPC_EmitInteger, MVT::i32, 0, 
/*9607*/          OPC_EmitInteger, MVT::i32, 14, 
/*9610*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9613*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9625*/        0, /*End of Scope*/
/*9626*/      /*Scope*/ 55, /*->9682*/
/*9627*/        OPC_CheckValueType, MVT::i16,
/*9629*/        OPC_MoveParent,
/*9630*/        OPC_MoveParent,
/*9631*/        OPC_RecordChild1, // #1 = $Rn
/*9632*/        OPC_Scope, 23, /*->9657*/ // 2 children in Scope
/*9634*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*9636*/          OPC_EmitInteger, MVT::i32, 0, 
/*9639*/          OPC_EmitInteger, MVT::i32, 14, 
/*9642*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9645*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9657*/        /*Scope*/ 23, /*->9681*/
/*9658*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9660*/          OPC_EmitInteger, MVT::i32, 0, 
/*9663*/          OPC_EmitInteger, MVT::i32, 14, 
/*9666*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9669*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9681*/        0, /*End of Scope*/
/*9682*/      0, /*End of Scope*/
/*9683*/    /*Scope*/ 68|128,4/*580*/, /*->10265*/
/*9685*/      OPC_RecordChild0, // #0 = $Rn
/*9686*/      OPC_Scope, 93, /*->9781*/ // 2 children in Scope
/*9688*/        OPC_RecordChild1, // #1 = $Rm
/*9689*/        OPC_CheckType, MVT::i32,
/*9691*/        OPC_Scope, 23, /*->9716*/ // 3 children in Scope
/*9693*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*9695*/          OPC_EmitInteger, MVT::i32, 14, 
/*9698*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9701*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9704*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*9716*/        /*Scope*/ 23, /*->9740*/
/*9717*/          OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*9719*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*9722*/          OPC_EmitInteger, MVT::i32, 14, 
/*9725*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9728*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*9740*/        /*Scope*/ 39, /*->9780*/
/*9741*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*9743*/          OPC_EmitInteger, MVT::i32, 14, 
/*9746*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9749*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9752*/          OPC_Scope, 12, /*->9766*/ // 2 children in Scope
/*9754*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*9766*/          /*Scope*/ 12, /*->9779*/
/*9767*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*9779*/          0, /*End of Scope*/
/*9780*/        0, /*End of Scope*/
/*9781*/      /*Scope*/ 97|128,3/*481*/, /*->10264*/
/*9783*/        OPC_MoveChild, 1,
/*9785*/        OPC_SwitchOpcode /*5 cases */, 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->9867
/*9789*/          OPC_RecordChild0, // #1 = $Vm
/*9790*/          OPC_Scope, 24, /*->9816*/ // 3 children in Scope
/*9792*/            OPC_CheckChild0Type, MVT::v8i8,
/*9794*/            OPC_MoveParent,
/*9795*/            OPC_CheckType, MVT::v8i16,
/*9797*/            OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9799*/            OPC_EmitInteger, MVT::i32, 14, 
/*9802*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9805*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9816*/          /*Scope*/ 24, /*->9841*/
/*9817*/            OPC_CheckChild0Type, MVT::v4i16,
/*9819*/            OPC_MoveParent,
/*9820*/            OPC_CheckType, MVT::v4i32,
/*9822*/            OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9824*/            OPC_EmitInteger, MVT::i32, 14, 
/*9827*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9830*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9841*/          /*Scope*/ 24, /*->9866*/
/*9842*/            OPC_CheckChild0Type, MVT::v2i32,
/*9844*/            OPC_MoveParent,
/*9845*/            OPC_CheckType, MVT::v2i64,
/*9847*/            OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9849*/            OPC_EmitInteger, MVT::i32, 14, 
/*9852*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9855*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9866*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->9948
/*9870*/          OPC_RecordChild0, // #1 = $Vm
/*9871*/          OPC_Scope, 24, /*->9897*/ // 3 children in Scope
/*9873*/            OPC_CheckChild0Type, MVT::v8i8,
/*9875*/            OPC_MoveParent,
/*9876*/            OPC_CheckType, MVT::v8i16,
/*9878*/            OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9880*/            OPC_EmitInteger, MVT::i32, 14, 
/*9883*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9886*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9897*/          /*Scope*/ 24, /*->9922*/
/*9898*/            OPC_CheckChild0Type, MVT::v4i16,
/*9900*/            OPC_MoveParent,
/*9901*/            OPC_CheckType, MVT::v4i32,
/*9903*/            OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9905*/            OPC_EmitInteger, MVT::i32, 14, 
/*9908*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9911*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9922*/          /*Scope*/ 24, /*->9947*/
/*9923*/            OPC_CheckChild0Type, MVT::v2i32,
/*9925*/            OPC_MoveParent,
/*9926*/            OPC_CheckType, MVT::v2i64,
/*9928*/            OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9930*/            OPC_EmitInteger, MVT::i32, 14, 
/*9933*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9936*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9947*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->10089
/*9952*/          OPC_RecordChild0, // #1 = $Vn
/*9953*/          OPC_RecordChild1, // #2 = $Vm
/*9954*/          OPC_MoveParent,
/*9955*/          OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->9978
/*9958*/            OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9960*/            OPC_EmitInteger, MVT::i32, 14, 
/*9963*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9966*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i16,// ->10000
/*9980*/            OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9982*/            OPC_EmitInteger, MVT::i32, 14, 
/*9985*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9988*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v2i32,// ->10022
/*10002*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10004*/           OPC_EmitInteger, MVT::i32, 14, 
/*10007*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10010*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 20,  MVT::v16i8,// ->10044
/*10024*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10026*/           OPC_EmitInteger, MVT::i32, 14, 
/*10029*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10032*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v8i16,// ->10066
/*10046*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10048*/           OPC_EmitInteger, MVT::i32, 14, 
/*10051*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10054*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i32,// ->10088
/*10068*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10070*/           OPC_EmitInteger, MVT::i32, 14, 
/*10073*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10076*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->10176
/*10092*/         OPC_RecordChild0, // #1 = $Vn
/*10093*/         OPC_Scope, 26, /*->10121*/ // 3 children in Scope
/*10095*/           OPC_CheckChild0Type, MVT::v8i8,
/*10097*/           OPC_RecordChild1, // #2 = $Vm
/*10098*/           OPC_MoveParent,
/*10099*/           OPC_CheckType, MVT::v8i16,
/*10101*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10103*/           OPC_EmitInteger, MVT::i32, 14, 
/*10106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10109*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10121*/         /*Scope*/ 26, /*->10148*/
/*10122*/           OPC_CheckChild0Type, MVT::v4i16,
/*10124*/           OPC_RecordChild1, // #2 = $Vm
/*10125*/           OPC_MoveParent,
/*10126*/           OPC_CheckType, MVT::v4i32,
/*10128*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10130*/           OPC_EmitInteger, MVT::i32, 14, 
/*10133*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10136*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10148*/         /*Scope*/ 26, /*->10175*/
/*10149*/           OPC_CheckChild0Type, MVT::v2i32,
/*10151*/           OPC_RecordChild1, // #2 = $Vm
/*10152*/           OPC_MoveParent,
/*10153*/           OPC_CheckType, MVT::v2i64,
/*10155*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10157*/           OPC_EmitInteger, MVT::i32, 14, 
/*10160*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10163*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10175*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->10263
/*10179*/         OPC_RecordChild0, // #1 = $Vn
/*10180*/         OPC_Scope, 26, /*->10208*/ // 3 children in Scope
/*10182*/           OPC_CheckChild0Type, MVT::v8i8,
/*10184*/           OPC_RecordChild1, // #2 = $Vm
/*10185*/           OPC_MoveParent,
/*10186*/           OPC_CheckType, MVT::v8i16,
/*10188*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10190*/           OPC_EmitInteger, MVT::i32, 14, 
/*10193*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10196*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10208*/         /*Scope*/ 26, /*->10235*/
/*10209*/           OPC_CheckChild0Type, MVT::v4i16,
/*10211*/           OPC_RecordChild1, // #2 = $Vm
/*10212*/           OPC_MoveParent,
/*10213*/           OPC_CheckType, MVT::v4i32,
/*10215*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10217*/           OPC_EmitInteger, MVT::i32, 14, 
/*10220*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10223*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10235*/         /*Scope*/ 26, /*->10262*/
/*10236*/           OPC_CheckChild0Type, MVT::v2i32,
/*10238*/           OPC_RecordChild1, // #2 = $Vm
/*10239*/           OPC_MoveParent,
/*10240*/           OPC_CheckType, MVT::v2i64,
/*10242*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10244*/           OPC_EmitInteger, MVT::i32, 14, 
/*10247*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10250*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10262*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*10264*/     0, /*End of Scope*/
/*10265*/   /*Scope*/ 110|128,3/*494*/, /*->10761*/
/*10267*/     OPC_MoveChild, 0,
/*10269*/     OPC_SwitchOpcode /*5 cases */, 81,  TARGET_VAL(ISD::SIGN_EXTEND),// ->10354
/*10273*/       OPC_RecordChild0, // #0 = $Vm
/*10274*/       OPC_Scope, 25, /*->10301*/ // 3 children in Scope
/*10276*/         OPC_CheckChild0Type, MVT::v8i8,
/*10278*/         OPC_MoveParent,
/*10279*/         OPC_RecordChild1, // #1 = $Vn
/*10280*/         OPC_CheckType, MVT::v8i16,
/*10282*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10284*/         OPC_EmitInteger, MVT::i32, 14, 
/*10287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10290*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10301*/       /*Scope*/ 25, /*->10327*/
/*10302*/         OPC_CheckChild0Type, MVT::v4i16,
/*10304*/         OPC_MoveParent,
/*10305*/         OPC_RecordChild1, // #1 = $Vn
/*10306*/         OPC_CheckType, MVT::v4i32,
/*10308*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10310*/         OPC_EmitInteger, MVT::i32, 14, 
/*10313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10316*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10327*/       /*Scope*/ 25, /*->10353*/
/*10328*/         OPC_CheckChild0Type, MVT::v2i32,
/*10330*/         OPC_MoveParent,
/*10331*/         OPC_RecordChild1, // #1 = $Vn
/*10332*/         OPC_CheckType, MVT::v2i64,
/*10334*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10336*/         OPC_EmitInteger, MVT::i32, 14, 
/*10339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10342*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10353*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 81,  TARGET_VAL(ISD::ZERO_EXTEND),// ->10438
/*10357*/       OPC_RecordChild0, // #0 = $Vm
/*10358*/       OPC_Scope, 25, /*->10385*/ // 3 children in Scope
/*10360*/         OPC_CheckChild0Type, MVT::v8i8,
/*10362*/         OPC_MoveParent,
/*10363*/         OPC_RecordChild1, // #1 = $Vn
/*10364*/         OPC_CheckType, MVT::v8i16,
/*10366*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10368*/         OPC_EmitInteger, MVT::i32, 14, 
/*10371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10374*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10385*/       /*Scope*/ 25, /*->10411*/
/*10386*/         OPC_CheckChild0Type, MVT::v4i16,
/*10388*/         OPC_MoveParent,
/*10389*/         OPC_RecordChild1, // #1 = $Vn
/*10390*/         OPC_CheckType, MVT::v4i32,
/*10392*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10394*/         OPC_EmitInteger, MVT::i32, 14, 
/*10397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10400*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10411*/       /*Scope*/ 25, /*->10437*/
/*10412*/         OPC_CheckChild0Type, MVT::v2i32,
/*10414*/         OPC_MoveParent,
/*10415*/         OPC_RecordChild1, // #1 = $Vn
/*10416*/         OPC_CheckType, MVT::v2i64,
/*10418*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10420*/         OPC_EmitInteger, MVT::i32, 14, 
/*10423*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10426*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10437*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 10|128,1/*138*/,  TARGET_VAL(ISD::MUL),// ->10580
/*10442*/       OPC_RecordChild0, // #0 = $Vn
/*10443*/       OPC_RecordChild1, // #1 = $Vm
/*10444*/       OPC_MoveParent,
/*10445*/       OPC_RecordChild1, // #2 = $src1
/*10446*/       OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->10469
/*10449*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10451*/         OPC_EmitInteger, MVT::i32, 14, 
/*10454*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10457*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->10491
/*10471*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10473*/         OPC_EmitInteger, MVT::i32, 14, 
/*10476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->10513
/*10493*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10495*/         OPC_EmitInteger, MVT::i32, 14, 
/*10498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10501*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->10535
/*10515*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10517*/         OPC_EmitInteger, MVT::i32, 14, 
/*10520*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10523*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->10557
/*10537*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10539*/         OPC_EmitInteger, MVT::i32, 14, 
/*10542*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10545*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->10579
/*10559*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10561*/         OPC_EmitInteger, MVT::i32, 14, 
/*10564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10567*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLs),// ->10670
/*10583*/       OPC_RecordChild0, // #0 = $Vn
/*10584*/       OPC_Scope, 27, /*->10613*/ // 3 children in Scope
/*10586*/         OPC_CheckChild0Type, MVT::v8i8,
/*10588*/         OPC_RecordChild1, // #1 = $Vm
/*10589*/         OPC_MoveParent,
/*10590*/         OPC_RecordChild1, // #2 = $src1
/*10591*/         OPC_CheckType, MVT::v8i16,
/*10593*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10595*/         OPC_EmitInteger, MVT::i32, 14, 
/*10598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10601*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10613*/       /*Scope*/ 27, /*->10641*/
/*10614*/         OPC_CheckChild0Type, MVT::v4i16,
/*10616*/         OPC_RecordChild1, // #1 = $Vm
/*10617*/         OPC_MoveParent,
/*10618*/         OPC_RecordChild1, // #2 = $src1
/*10619*/         OPC_CheckType, MVT::v4i32,
/*10621*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10623*/         OPC_EmitInteger, MVT::i32, 14, 
/*10626*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10629*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10641*/       /*Scope*/ 27, /*->10669*/
/*10642*/         OPC_CheckChild0Type, MVT::v2i32,
/*10644*/         OPC_RecordChild1, // #1 = $Vm
/*10645*/         OPC_MoveParent,
/*10646*/         OPC_RecordChild1, // #2 = $src1
/*10647*/         OPC_CheckType, MVT::v2i64,
/*10649*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10651*/         OPC_EmitInteger, MVT::i32, 14, 
/*10654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10657*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10669*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLu),// ->10760
/*10673*/       OPC_RecordChild0, // #0 = $Vn
/*10674*/       OPC_Scope, 27, /*->10703*/ // 3 children in Scope
/*10676*/         OPC_CheckChild0Type, MVT::v8i8,
/*10678*/         OPC_RecordChild1, // #1 = $Vm
/*10679*/         OPC_MoveParent,
/*10680*/         OPC_RecordChild1, // #2 = $src1
/*10681*/         OPC_CheckType, MVT::v8i16,
/*10683*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10685*/         OPC_EmitInteger, MVT::i32, 14, 
/*10688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10691*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10703*/       /*Scope*/ 27, /*->10731*/
/*10704*/         OPC_CheckChild0Type, MVT::v4i16,
/*10706*/         OPC_RecordChild1, // #1 = $Vm
/*10707*/         OPC_MoveParent,
/*10708*/         OPC_RecordChild1, // #2 = $src1
/*10709*/         OPC_CheckType, MVT::v4i32,
/*10711*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10713*/         OPC_EmitInteger, MVT::i32, 14, 
/*10716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10719*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10731*/       /*Scope*/ 27, /*->10759*/
/*10732*/         OPC_CheckChild0Type, MVT::v2i32,
/*10734*/         OPC_RecordChild1, // #1 = $Vm
/*10735*/         OPC_MoveParent,
/*10736*/         OPC_RecordChild1, // #2 = $src1
/*10737*/         OPC_CheckType, MVT::v2i64,
/*10739*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10741*/         OPC_EmitInteger, MVT::i32, 14, 
/*10744*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10747*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10759*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10761*/   /*Scope*/ 44|128,1/*172*/, /*->10935*/
/*10763*/     OPC_RecordChild0, // #0 = $Vn
/*10764*/     OPC_RecordChild1, // #1 = $Vm
/*10765*/     OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->10787
/*10768*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10770*/       OPC_EmitInteger, MVT::i32, 14, 
/*10773*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10776*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->10808
/*10789*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10791*/       OPC_EmitInteger, MVT::i32, 14, 
/*10794*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10797*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->10829
/*10810*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10812*/       OPC_EmitInteger, MVT::i32, 14, 
/*10815*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10818*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->10850
/*10831*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10833*/       OPC_EmitInteger, MVT::i32, 14, 
/*10836*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10839*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->10871
/*10852*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10854*/       OPC_EmitInteger, MVT::i32, 14, 
/*10857*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10860*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->10892
/*10873*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10875*/       OPC_EmitInteger, MVT::i32, 14, 
/*10878*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10881*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 19,  MVT::v1i64,// ->10913
/*10894*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10896*/       OPC_EmitInteger, MVT::i32, 14, 
/*10899*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10902*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 19,  MVT::v2i64,// ->10934
/*10915*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10917*/       OPC_EmitInteger, MVT::i32, 14, 
/*10920*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10923*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*10935*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 28|128,47/*6044*/,  TARGET_VAL(ISD::OR),// ->16984
/*10940*/   OPC_Scope, 48|128,6/*816*/, /*->11759*/ // 15 children in Scope
/*10943*/     OPC_MoveChild, 0,
/*10945*/     OPC_Scope, 91, /*->11038*/ // 9 children in Scope
/*10947*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10950*/       OPC_MoveChild, 0,
/*10952*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10955*/       OPC_RecordChild0, // #0 = $Rm
/*10956*/       OPC_MoveChild, 1,
/*10958*/       OPC_CheckInteger, 24, 
/*10960*/       OPC_CheckType, MVT::i32,
/*10962*/       OPC_MoveParent,
/*10963*/       OPC_MoveParent,
/*10964*/       OPC_MoveChild, 1,
/*10966*/       OPC_CheckInteger, 16, 
/*10968*/       OPC_CheckType, MVT::i32,
/*10970*/       OPC_MoveParent,
/*10971*/       OPC_MoveParent,
/*10972*/       OPC_MoveChild, 1,
/*10974*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*10977*/       OPC_MoveChild, 0,
/*10979*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*10982*/       OPC_MoveChild, 0,
/*10984*/       OPC_CheckSame, 0,
/*10986*/       OPC_MoveParent,
/*10987*/       OPC_MoveChild, 1,
/*10989*/       OPC_CheckInteger, 8, 
/*10991*/       OPC_CheckType, MVT::i32,
/*10993*/       OPC_MoveParent,
/*10994*/       OPC_MoveParent,
/*10995*/       OPC_MoveParent,
/*10996*/       OPC_CheckType, MVT::i32,
/*10998*/       OPC_Scope, 18, /*->11018*/ // 2 children in Scope
/*11000*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11002*/         OPC_EmitInteger, MVT::i32, 14, 
/*11005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11008*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*11018*/       /*Scope*/ 18, /*->11037*/
/*11019*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11021*/         OPC_EmitInteger, MVT::i32, 14, 
/*11024*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11027*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*11037*/       0, /*End of Scope*/
/*11038*/     /*Scope*/ 91, /*->11130*/
/*11039*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*11042*/       OPC_MoveChild, 0,
/*11044*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*11047*/       OPC_RecordChild0, // #0 = $Rm
/*11048*/       OPC_MoveChild, 1,
/*11050*/       OPC_CheckInteger, 8, 
/*11052*/       OPC_CheckType, MVT::i32,
/*11054*/       OPC_MoveParent,
/*11055*/       OPC_MoveParent,
/*11056*/       OPC_MoveParent,
/*11057*/       OPC_MoveChild, 1,
/*11059*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11062*/       OPC_MoveChild, 0,
/*11064*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11067*/       OPC_MoveChild, 0,
/*11069*/       OPC_CheckSame, 0,
/*11071*/       OPC_MoveParent,
/*11072*/       OPC_MoveChild, 1,
/*11074*/       OPC_CheckInteger, 24, 
/*11076*/       OPC_CheckType, MVT::i32,
/*11078*/       OPC_MoveParent,
/*11079*/       OPC_MoveParent,
/*11080*/       OPC_MoveChild, 1,
/*11082*/       OPC_CheckInteger, 16, 
/*11084*/       OPC_CheckType, MVT::i32,
/*11086*/       OPC_MoveParent,
/*11087*/       OPC_MoveParent,
/*11088*/       OPC_CheckType, MVT::i32,
/*11090*/       OPC_Scope, 18, /*->11110*/ // 2 children in Scope
/*11092*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11094*/         OPC_EmitInteger, MVT::i32, 14, 
/*11097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11100*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*11110*/       /*Scope*/ 18, /*->11129*/
/*11111*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11113*/         OPC_EmitInteger, MVT::i32, 14, 
/*11116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11119*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*11129*/       0, /*End of Scope*/
/*11130*/     /*Scope*/ 57, /*->11188*/
/*11131*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11135*/       OPC_RecordChild0, // #0 = $Rn
/*11136*/       OPC_MoveParent,
/*11137*/       OPC_MoveChild, 1,
/*11139*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11145*/       OPC_MoveChild, 0,
/*11147*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11150*/       OPC_RecordChild0, // #1 = $Rm
/*11151*/       OPC_RecordChild1, // #2 = $sh
/*11152*/       OPC_MoveChild, 1,
/*11154*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11157*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11159*/       OPC_CheckType, MVT::i32,
/*11161*/       OPC_MoveParent,
/*11162*/       OPC_MoveParent,
/*11163*/       OPC_MoveParent,
/*11164*/       OPC_CheckType, MVT::i32,
/*11166*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11168*/       OPC_EmitConvertToTarget, 2,
/*11170*/       OPC_EmitInteger, MVT::i32, 14, 
/*11173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11188*/     /*Scope*/ 100, /*->11289*/
/*11189*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11195*/       OPC_RecordChild0, // #0 = $Rn
/*11196*/       OPC_MoveParent,
/*11197*/       OPC_MoveChild, 1,
/*11199*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11203*/       OPC_MoveChild, 0,
/*11205*/       OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11247
/*11209*/         OPC_RecordChild0, // #1 = $Rm
/*11210*/         OPC_RecordChild1, // #2 = $sh
/*11211*/         OPC_MoveChild, 1,
/*11213*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11216*/         OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11218*/         OPC_CheckType, MVT::i32,
/*11220*/         OPC_MoveParent,
/*11221*/         OPC_MoveParent,
/*11222*/         OPC_MoveParent,
/*11223*/         OPC_CheckType, MVT::i32,
/*11225*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11227*/         OPC_EmitConvertToTarget, 2,
/*11229*/         OPC_EmitInteger, MVT::i32, 14, 
/*11232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
                /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11288
/*11250*/         OPC_RecordChild0, // #1 = $src2
/*11251*/         OPC_RecordChild1, // #2 = $sh
/*11252*/         OPC_MoveChild, 1,
/*11254*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11257*/         OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11259*/         OPC_CheckType, MVT::i32,
/*11261*/         OPC_MoveParent,
/*11262*/         OPC_MoveParent,
/*11263*/         OPC_MoveParent,
/*11264*/         OPC_CheckType, MVT::i32,
/*11266*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11268*/         OPC_EmitConvertToTarget, 2,
/*11270*/         OPC_EmitInteger, MVT::i32, 14, 
/*11273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11276*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
                0, // EndSwitchOpcode
/*11289*/     /*Scope*/ 57, /*->11347*/
/*11290*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11294*/       OPC_RecordChild0, // #0 = $Rn
/*11295*/       OPC_MoveParent,
/*11296*/       OPC_MoveChild, 1,
/*11298*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11304*/       OPC_MoveChild, 0,
/*11306*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11309*/       OPC_RecordChild0, // #1 = $Rm
/*11310*/       OPC_RecordChild1, // #2 = $sh
/*11311*/       OPC_MoveChild, 1,
/*11313*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11316*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11318*/       OPC_CheckType, MVT::i32,
/*11320*/       OPC_MoveParent,
/*11321*/       OPC_MoveParent,
/*11322*/       OPC_MoveParent,
/*11323*/       OPC_CheckType, MVT::i32,
/*11325*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11327*/       OPC_EmitConvertToTarget, 2,
/*11329*/       OPC_EmitInteger, MVT::i32, 14, 
/*11332*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11335*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11347*/     /*Scope*/ 27|128,1/*155*/, /*->11504*/
/*11349*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11355*/       OPC_Scope, 94, /*->11451*/ // 2 children in Scope
/*11357*/         OPC_RecordChild0, // #0 = $Rn
/*11358*/         OPC_MoveParent,
/*11359*/         OPC_MoveChild, 1,
/*11361*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11365*/         OPC_MoveChild, 0,
/*11367*/         OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11409
/*11371*/           OPC_RecordChild0, // #1 = $Rm
/*11372*/           OPC_RecordChild1, // #2 = $sh
/*11373*/           OPC_MoveChild, 1,
/*11375*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11378*/           OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11380*/           OPC_CheckType, MVT::i32,
/*11382*/           OPC_MoveParent,
/*11383*/           OPC_MoveParent,
/*11384*/           OPC_MoveParent,
/*11385*/           OPC_CheckType, MVT::i32,
/*11387*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11389*/           OPC_EmitConvertToTarget, 2,
/*11391*/           OPC_EmitInteger, MVT::i32, 14, 
/*11394*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11397*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
                  /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11450
/*11412*/           OPC_RecordChild0, // #1 = $src2
/*11413*/           OPC_RecordChild1, // #2 = $sh
/*11414*/           OPC_MoveChild, 1,
/*11416*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11419*/           OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11421*/           OPC_CheckType, MVT::i32,
/*11423*/           OPC_MoveParent,
/*11424*/           OPC_MoveParent,
/*11425*/           OPC_MoveParent,
/*11426*/           OPC_CheckType, MVT::i32,
/*11428*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11430*/           OPC_EmitConvertToTarget, 2,
/*11432*/           OPC_EmitInteger, MVT::i32, 14, 
/*11435*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11438*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
                  0, // EndSwitchOpcode
/*11451*/       /*Scope*/ 51, /*->11503*/
/*11452*/         OPC_MoveChild, 0,
/*11454*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11457*/         OPC_RecordChild0, // #0 = $Rm
/*11458*/         OPC_RecordChild1, // #1 = $sh
/*11459*/         OPC_MoveChild, 1,
/*11461*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11464*/         OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11466*/         OPC_CheckType, MVT::i32,
/*11468*/         OPC_MoveParent,
/*11469*/         OPC_MoveParent,
/*11470*/         OPC_MoveParent,
/*11471*/         OPC_MoveChild, 1,
/*11473*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11477*/         OPC_RecordChild0, // #2 = $Rn
/*11478*/         OPC_MoveParent,
/*11479*/         OPC_CheckType, MVT::i32,
/*11481*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11483*/         OPC_EmitConvertToTarget, 1,
/*11485*/         OPC_EmitInteger, MVT::i32, 14, 
/*11488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11491*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11503*/       0, /*End of Scope*/
/*11504*/     /*Scope*/ 57, /*->11562*/
/*11505*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11509*/       OPC_MoveChild, 0,
/*11511*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11514*/       OPC_RecordChild0, // #0 = $Rm
/*11515*/       OPC_RecordChild1, // #1 = $sh
/*11516*/       OPC_MoveChild, 1,
/*11518*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11521*/       OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11523*/       OPC_CheckType, MVT::i32,
/*11525*/       OPC_MoveParent,
/*11526*/       OPC_MoveParent,
/*11527*/       OPC_MoveParent,
/*11528*/       OPC_MoveChild, 1,
/*11530*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11536*/       OPC_RecordChild0, // #2 = $Rn
/*11537*/       OPC_MoveParent,
/*11538*/       OPC_CheckType, MVT::i32,
/*11540*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11542*/       OPC_EmitConvertToTarget, 1,
/*11544*/       OPC_EmitInteger, MVT::i32, 14, 
/*11547*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11550*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11562*/     /*Scope*/ 57, /*->11620*/
/*11563*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11569*/       OPC_MoveChild, 0,
/*11571*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11574*/       OPC_RecordChild0, // #0 = $Rm
/*11575*/       OPC_RecordChild1, // #1 = $sh
/*11576*/       OPC_MoveChild, 1,
/*11578*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11581*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11583*/       OPC_CheckType, MVT::i32,
/*11585*/       OPC_MoveParent,
/*11586*/       OPC_MoveParent,
/*11587*/       OPC_MoveParent,
/*11588*/       OPC_MoveChild, 1,
/*11590*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11594*/       OPC_RecordChild0, // #2 = $Rn
/*11595*/       OPC_MoveParent,
/*11596*/       OPC_CheckType, MVT::i32,
/*11598*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11600*/       OPC_EmitConvertToTarget, 1,
/*11602*/       OPC_EmitInteger, MVT::i32, 14, 
/*11605*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11608*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11620*/     /*Scope*/ 8|128,1/*136*/, /*->11758*/
/*11622*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11626*/       OPC_MoveChild, 0,
/*11628*/       OPC_SwitchOpcode /*2 cases */, 48,  TARGET_VAL(ISD::SRA),// ->11680
/*11632*/         OPC_RecordChild0, // #0 = $Rm
/*11633*/         OPC_RecordChild1, // #1 = $sh
/*11634*/         OPC_MoveChild, 1,
/*11636*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11639*/         OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11641*/         OPC_CheckType, MVT::i32,
/*11643*/         OPC_MoveParent,
/*11644*/         OPC_MoveParent,
/*11645*/         OPC_MoveParent,
/*11646*/         OPC_MoveChild, 1,
/*11648*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11654*/         OPC_RecordChild0, // #2 = $Rn
/*11655*/         OPC_MoveParent,
/*11656*/         OPC_CheckType, MVT::i32,
/*11658*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11660*/         OPC_EmitConvertToTarget, 1,
/*11662*/         OPC_EmitInteger, MVT::i32, 14, 
/*11665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11668*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
                /*SwitchOpcode*/ 74,  TARGET_VAL(ISD::SRL),// ->11757
/*11683*/         OPC_RecordChild0, // #0 = $src2
/*11684*/         OPC_RecordChild1, // #1 = $sh
/*11685*/         OPC_MoveChild, 1,
/*11687*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11690*/         OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11692*/         OPC_CheckType, MVT::i32,
/*11694*/         OPC_MoveParent,
/*11695*/         OPC_MoveParent,
/*11696*/         OPC_MoveParent,
/*11697*/         OPC_MoveChild, 1,
/*11699*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11705*/         OPC_RecordChild0, // #2 = $src1
/*11706*/         OPC_MoveParent,
/*11707*/         OPC_CheckType, MVT::i32,
/*11709*/         OPC_Scope, 22, /*->11733*/ // 2 children in Scope
/*11711*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11713*/           OPC_EmitConvertToTarget, 1,
/*11715*/           OPC_EmitInteger, MVT::i32, 14, 
/*11718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11721*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11733*/         /*Scope*/ 22, /*->11756*/
/*11734*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11736*/           OPC_EmitConvertToTarget, 1,
/*11738*/           OPC_EmitInteger, MVT::i32, 14, 
/*11741*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11744*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11756*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*11758*/     0, /*End of Scope*/
/*11759*/   /*Scope*/ 51, /*->11811*/
/*11760*/     OPC_RecordChild0, // #0 = $Rn
/*11761*/     OPC_MoveChild, 1,
/*11763*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11766*/     OPC_RecordChild0, // #1 = $ShiftedRm
/*11767*/     OPC_MoveChild, 1,
/*11769*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11780*/     OPC_MoveParent,
/*11781*/     OPC_MoveParent,
/*11782*/     OPC_CheckType, MVT::i32,
/*11784*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11786*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11789*/     OPC_EmitInteger, MVT::i32, 14, 
/*11792*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11795*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11798*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
              // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11811*/   /*Scope*/ 74|128,4/*586*/, /*->12399*/
/*11813*/     OPC_MoveChild, 0,
/*11815*/     OPC_Scope, 49, /*->11866*/ // 10 children in Scope
/*11817*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11820*/       OPC_RecordChild0, // #0 = $ShiftedRm
/*11821*/       OPC_MoveChild, 1,
/*11823*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11834*/       OPC_MoveParent,
/*11835*/       OPC_MoveParent,
/*11836*/       OPC_RecordChild1, // #1 = $Rn
/*11837*/       OPC_CheckType, MVT::i32,
/*11839*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11841*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11844*/       OPC_EmitInteger, MVT::i32, 14, 
/*11847*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11850*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11853*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11866*/     /*Scope*/ 68, /*->11935*/
/*11867*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11871*/       OPC_RecordChild0, // #0 = $Rn
/*11872*/       OPC_MoveParent,
/*11873*/       OPC_MoveChild, 1,
/*11875*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11881*/       OPC_RecordChild0, // #1 = $Rm
/*11882*/       OPC_MoveParent,
/*11883*/       OPC_CheckType, MVT::i32,
/*11885*/       OPC_Scope, 23, /*->11910*/ // 2 children in Scope
/*11887*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11889*/         OPC_EmitInteger, MVT::i32, 0, 
/*11892*/         OPC_EmitInteger, MVT::i32, 14, 
/*11895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11898*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11910*/       /*Scope*/ 23, /*->11934*/
/*11911*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11913*/         OPC_EmitInteger, MVT::i32, 0, 
/*11916*/         OPC_EmitInteger, MVT::i32, 14, 
/*11919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*11934*/       0, /*End of Scope*/
/*11935*/     /*Scope*/ 68, /*->12004*/
/*11936*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11942*/       OPC_RecordChild0, // #0 = $Rm
/*11943*/       OPC_MoveParent,
/*11944*/       OPC_MoveChild, 1,
/*11946*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11950*/       OPC_RecordChild0, // #1 = $Rn
/*11951*/       OPC_MoveParent,
/*11952*/       OPC_CheckType, MVT::i32,
/*11954*/       OPC_Scope, 23, /*->11979*/ // 2 children in Scope
/*11956*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11958*/         OPC_EmitInteger, MVT::i32, 0, 
/*11961*/         OPC_EmitInteger, MVT::i32, 14, 
/*11964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11967*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11979*/       /*Scope*/ 23, /*->12003*/
/*11980*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11982*/         OPC_EmitInteger, MVT::i32, 0, 
/*11985*/         OPC_EmitInteger, MVT::i32, 14, 
/*11988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11991*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*12003*/       0, /*End of Scope*/
/*12004*/     /*Scope*/ 48, /*->12053*/
/*12005*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12009*/       OPC_RecordChild0, // #0 = $Rn
/*12010*/       OPC_MoveParent,
/*12011*/       OPC_MoveChild, 1,
/*12013*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12016*/       OPC_RecordChild0, // #1 = $Rm
/*12017*/       OPC_RecordChild1, // #2 = $sh
/*12018*/       OPC_MoveChild, 1,
/*12020*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12023*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12025*/       OPC_CheckType, MVT::i32,
/*12027*/       OPC_MoveParent,
/*12028*/       OPC_MoveParent,
/*12029*/       OPC_CheckType, MVT::i32,
/*12031*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12033*/       OPC_EmitConvertToTarget, 2,
/*12035*/       OPC_EmitInteger, MVT::i32, 14, 
/*12038*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12041*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12053*/     /*Scope*/ 50, /*->12104*/
/*12054*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12060*/       OPC_RecordChild0, // #0 = $src1
/*12061*/       OPC_MoveParent,
/*12062*/       OPC_MoveChild, 1,
/*12064*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12067*/       OPC_RecordChild0, // #1 = $src2
/*12068*/       OPC_RecordChild1, // #2 = $sh
/*12069*/       OPC_MoveChild, 1,
/*12071*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12074*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12076*/       OPC_CheckType, MVT::i32,
/*12078*/       OPC_MoveParent,
/*12079*/       OPC_MoveParent,
/*12080*/       OPC_CheckType, MVT::i32,
/*12082*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12084*/       OPC_EmitConvertToTarget, 2,
/*12086*/       OPC_EmitInteger, MVT::i32, 14, 
/*12089*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12092*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12104*/     /*Scope*/ 48, /*->12153*/
/*12105*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12109*/       OPC_RecordChild0, // #0 = $src1
/*12110*/       OPC_MoveParent,
/*12111*/       OPC_MoveChild, 1,
/*12113*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12116*/       OPC_RecordChild0, // #1 = $src2
/*12117*/       OPC_RecordChild1, // #2 = $sh
/*12118*/       OPC_MoveChild, 1,
/*12120*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12123*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12125*/       OPC_CheckType, MVT::i32,
/*12127*/       OPC_MoveParent,
/*12128*/       OPC_MoveParent,
/*12129*/       OPC_CheckType, MVT::i32,
/*12131*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12133*/       OPC_EmitConvertToTarget, 2,
/*12135*/       OPC_EmitInteger, MVT::i32, 14, 
/*12138*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12141*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12153*/     /*Scope*/ 50, /*->12204*/
/*12154*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12160*/       OPC_RecordChild0, // #0 = $src1
/*12161*/       OPC_MoveParent,
/*12162*/       OPC_MoveChild, 1,
/*12164*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12167*/       OPC_RecordChild0, // #1 = $src2
/*12168*/       OPC_RecordChild1, // #2 = $sh
/*12169*/       OPC_MoveChild, 1,
/*12171*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12174*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12176*/       OPC_CheckType, MVT::i32,
/*12178*/       OPC_MoveParent,
/*12179*/       OPC_MoveParent,
/*12180*/       OPC_CheckType, MVT::i32,
/*12182*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12184*/       OPC_EmitConvertToTarget, 2,
/*12186*/       OPC_EmitInteger, MVT::i32, 14, 
/*12189*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12192*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12204*/     /*Scope*/ 74, /*->12279*/
/*12205*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12208*/       OPC_RecordChild0, // #0 = $Rm
/*12209*/       OPC_RecordChild1, // #1 = $sh
/*12210*/       OPC_MoveChild, 1,
/*12212*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12215*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12217*/       OPC_CheckType, MVT::i32,
/*12219*/       OPC_MoveParent,
/*12220*/       OPC_MoveParent,
/*12221*/       OPC_MoveChild, 1,
/*12223*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12227*/       OPC_RecordChild0, // #2 = $Rn
/*12228*/       OPC_MoveParent,
/*12229*/       OPC_CheckType, MVT::i32,
/*12231*/       OPC_Scope, 22, /*->12255*/ // 2 children in Scope
/*12233*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12235*/         OPC_EmitConvertToTarget, 1,
/*12237*/         OPC_EmitInteger, MVT::i32, 14, 
/*12240*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12243*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12255*/       /*Scope*/ 22, /*->12278*/
/*12256*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12258*/         OPC_EmitConvertToTarget, 1,
/*12260*/         OPC_EmitInteger, MVT::i32, 14, 
/*12263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12266*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12278*/       0, /*End of Scope*/
/*12279*/     /*Scope*/ 76, /*->12356*/
/*12280*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12283*/       OPC_RecordChild0, // #0 = $src2
/*12284*/       OPC_RecordChild1, // #1 = $sh
/*12285*/       OPC_MoveChild, 1,
/*12287*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12290*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12292*/       OPC_CheckType, MVT::i32,
/*12294*/       OPC_MoveParent,
/*12295*/       OPC_MoveParent,
/*12296*/       OPC_MoveChild, 1,
/*12298*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12304*/       OPC_RecordChild0, // #2 = $src1
/*12305*/       OPC_MoveParent,
/*12306*/       OPC_CheckType, MVT::i32,
/*12308*/       OPC_Scope, 22, /*->12332*/ // 2 children in Scope
/*12310*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12312*/         OPC_EmitConvertToTarget, 1,
/*12314*/         OPC_EmitInteger, MVT::i32, 14, 
/*12317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12320*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12332*/       /*Scope*/ 22, /*->12355*/
/*12333*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12335*/         OPC_EmitConvertToTarget, 1,
/*12337*/         OPC_EmitInteger, MVT::i32, 14, 
/*12340*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12343*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12355*/       0, /*End of Scope*/
/*12356*/     /*Scope*/ 41, /*->12398*/
/*12357*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12361*/       OPC_RecordChild0, // #0 = $src
/*12362*/       OPC_MoveParent,
/*12363*/       OPC_RecordChild1, // #1 = $imm
/*12364*/       OPC_MoveChild, 1,
/*12366*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12369*/       OPC_CheckPredicate, 18, // Predicate_lo16AllZero
/*12371*/       OPC_MoveParent,
/*12372*/       OPC_CheckType, MVT::i32,
/*12374*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12376*/       OPC_EmitConvertToTarget, 1,
/*12378*/       OPC_EmitNodeXForm, 7, 2, // hi16
/*12381*/       OPC_EmitInteger, MVT::i32, 14, 
/*12384*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12387*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12398*/     0, /*End of Scope*/
/*12399*/   /*Scope*/ 32, /*->12432*/
/*12400*/     OPC_RecordChild0, // #0 = $Rn
/*12401*/     OPC_RecordChild1, // #1 = $shift
/*12402*/     OPC_CheckType, MVT::i32,
/*12404*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12406*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*12409*/     OPC_EmitInteger, MVT::i32, 14, 
/*12412*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12415*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12418*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
              // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12432*/   /*Scope*/ 43, /*->12476*/
/*12433*/     OPC_MoveChild, 0,
/*12435*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12439*/     OPC_RecordChild0, // #0 = $src
/*12440*/     OPC_MoveParent,
/*12441*/     OPC_RecordChild1, // #1 = $imm
/*12442*/     OPC_MoveChild, 1,
/*12444*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12447*/     OPC_CheckPredicate, 18, // Predicate_lo16AllZero
/*12449*/     OPC_MoveParent,
/*12450*/     OPC_CheckType, MVT::i32,
/*12452*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12454*/     OPC_EmitConvertToTarget, 1,
/*12456*/     OPC_EmitNodeXForm, 7, 2, // hi16
/*12459*/     OPC_EmitInteger, MVT::i32, 14, 
/*12462*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12465*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
              // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12476*/   /*Scope*/ 21|128,1/*149*/, /*->12627*/
/*12478*/     OPC_RecordChild0, // #0 = $Rn
/*12479*/     OPC_Scope, 56, /*->12537*/ // 3 children in Scope
/*12481*/       OPC_MoveChild, 1,
/*12483*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12486*/       OPC_RecordChild0, // #1 = $imm
/*12487*/       OPC_MoveChild, 0,
/*12489*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12492*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12494*/       OPC_MoveParent,
/*12495*/       OPC_MoveChild, 1,
/*12497*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12508*/       OPC_MoveParent,
/*12509*/       OPC_MoveParent,
/*12510*/       OPC_CheckType, MVT::i32,
/*12512*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12514*/       OPC_EmitConvertToTarget, 1,
/*12516*/       OPC_EmitInteger, MVT::i32, 14, 
/*12519*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12522*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12525*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12537*/     /*Scope*/ 31, /*->12569*/
/*12538*/       OPC_RecordChild1, // #1 = $Rn
/*12539*/       OPC_CheckType, MVT::i32,
/*12541*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12543*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*12546*/       OPC_EmitInteger, MVT::i32, 14, 
/*12549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12555*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12569*/     /*Scope*/ 56, /*->12626*/
/*12570*/       OPC_MoveChild, 1,
/*12572*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12575*/       OPC_MoveChild, 0,
/*12577*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12588*/       OPC_MoveParent,
/*12589*/       OPC_RecordChild1, // #1 = $imm
/*12590*/       OPC_MoveChild, 1,
/*12592*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12595*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12597*/       OPC_MoveParent,
/*12598*/       OPC_MoveParent,
/*12599*/       OPC_CheckType, MVT::i32,
/*12601*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12603*/       OPC_EmitConvertToTarget, 1,
/*12605*/       OPC_EmitInteger, MVT::i32, 14, 
/*12608*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12611*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12614*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12626*/     0, /*End of Scope*/
/*12627*/   /*Scope*/ 113, /*->12741*/
/*12628*/     OPC_MoveChild, 0,
/*12630*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12633*/     OPC_Scope, 52, /*->12687*/ // 2 children in Scope
/*12635*/       OPC_RecordChild0, // #0 = $imm
/*12636*/       OPC_MoveChild, 0,
/*12638*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12641*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12643*/       OPC_MoveParent,
/*12644*/       OPC_MoveChild, 1,
/*12646*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12657*/       OPC_MoveParent,
/*12658*/       OPC_MoveParent,
/*12659*/       OPC_RecordChild1, // #1 = $Rn
/*12660*/       OPC_CheckType, MVT::i32,
/*12662*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12664*/       OPC_EmitConvertToTarget, 0,
/*12666*/       OPC_EmitInteger, MVT::i32, 14, 
/*12669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12672*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12675*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12687*/     /*Scope*/ 52, /*->12740*/
/*12688*/       OPC_MoveChild, 0,
/*12690*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12701*/       OPC_MoveParent,
/*12702*/       OPC_RecordChild1, // #0 = $imm
/*12703*/       OPC_MoveChild, 1,
/*12705*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12708*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12710*/       OPC_MoveParent,
/*12711*/       OPC_MoveParent,
/*12712*/       OPC_RecordChild1, // #1 = $Rn
/*12713*/       OPC_CheckType, MVT::i32,
/*12715*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12717*/       OPC_EmitConvertToTarget, 0,
/*12719*/       OPC_EmitInteger, MVT::i32, 14, 
/*12722*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12728*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12740*/     0, /*End of Scope*/
/*12741*/   /*Scope*/ 40|128,1/*168*/, /*->12911*/
/*12743*/     OPC_RecordChild0, // #0 = $Rn
/*12744*/     OPC_Scope, 117, /*->12863*/ // 2 children in Scope
/*12746*/       OPC_RecordChild1, // #1 = $shift
/*12747*/       OPC_CheckType, MVT::i32,
/*12749*/       OPC_Scope, 27, /*->12778*/ // 4 children in Scope
/*12751*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12753*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*12756*/         OPC_EmitInteger, MVT::i32, 14, 
/*12759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12762*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12765*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12778*/       /*Scope*/ 27, /*->12806*/
/*12779*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12781*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*12784*/         OPC_EmitInteger, MVT::i32, 14, 
/*12787*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12793*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*12806*/       /*Scope*/ 27, /*->12834*/
/*12807*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12809*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*12812*/         OPC_EmitInteger, MVT::i32, 14, 
/*12815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12818*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12821*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12834*/       /*Scope*/ 27, /*->12862*/
/*12835*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12837*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*12840*/         OPC_EmitInteger, MVT::i32, 14, 
/*12843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12846*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12849*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*12862*/       0, /*End of Scope*/
/*12863*/     /*Scope*/ 46, /*->12910*/
/*12864*/       OPC_MoveChild, 1,
/*12866*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12869*/       OPC_RecordChild0, // #1 = $Rm
/*12870*/       OPC_MoveChild, 1,
/*12872*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12883*/       OPC_MoveParent,
/*12884*/       OPC_MoveParent,
/*12885*/       OPC_CheckType, MVT::i32,
/*12887*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12889*/       OPC_EmitInteger, MVT::i32, 14, 
/*12892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12898*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*12910*/     0, /*End of Scope*/
/*12911*/   /*Scope*/ 63|128,26/*3391*/, /*->16304*/
/*12913*/     OPC_MoveChild, 0,
/*12915*/     OPC_SwitchOpcode /*2 cases */, 42,  TARGET_VAL(ISD::XOR),// ->12961
/*12919*/       OPC_RecordChild0, // #0 = $Rm
/*12920*/       OPC_MoveChild, 1,
/*12922*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12933*/       OPC_MoveParent,
/*12934*/       OPC_MoveParent,
/*12935*/       OPC_RecordChild1, // #1 = $Rn
/*12936*/       OPC_CheckType, MVT::i32,
/*12938*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12940*/       OPC_EmitInteger, MVT::i32, 14, 
/*12943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12949*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
              /*SwitchOpcode*/ 10|128,26/*3338*/,  TARGET_VAL(ISD::AND),// ->16303
/*12965*/       OPC_Scope, 94|128,5/*734*/, /*->13702*/ // 8 children in Scope
/*12968*/         OPC_RecordChild0, // #0 = $Vn
/*12969*/         OPC_Scope, 22|128,4/*534*/, /*->13506*/ // 2 children in Scope
/*12972*/           OPC_RecordChild1, // #1 = $Vd
/*12973*/           OPC_MoveParent,
/*12974*/           OPC_MoveChild, 1,
/*12976*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12979*/           OPC_Scope, 60|128,1/*188*/, /*->13170*/ // 4 children in Scope
/*12982*/             OPC_RecordChild0, // #2 = $Vm
/*12983*/             OPC_MoveChild, 1,
/*12985*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12988*/             OPC_MoveChild, 0,
/*12990*/             OPC_Scope, 127, /*->13119*/ // 2 children in Scope
/*12992*/               OPC_CheckSame, 1,
/*12994*/               OPC_MoveParent,
/*12995*/               OPC_MoveChild, 1,
/*12997*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13000*/               OPC_MoveChild, 0,
/*13002*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13005*/               OPC_MoveChild, 0,
/*13007*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13010*/               OPC_MoveParent,
/*13011*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13013*/               OPC_SwitchType /*2 cases */, 50,  MVT::v8i8,// ->13066
/*13016*/                 OPC_MoveParent,
/*13017*/                 OPC_MoveParent,
/*13018*/                 OPC_MoveParent,
/*13019*/                 OPC_MoveParent,
/*13020*/                 OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->13043
/*13023*/                   OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13025*/                   OPC_EmitInteger, MVT::i32, 14, 
/*13028*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13031*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                          /*SwitchType*/ 20,  MVT::v1i64,// ->13065
/*13045*/                   OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13047*/                   OPC_EmitInteger, MVT::i32, 14, 
/*13050*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13053*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                          0, // EndSwitchType
                        /*SwitchType*/ 50,  MVT::v16i8,// ->13118
/*13068*/                 OPC_MoveParent,
/*13069*/                 OPC_MoveParent,
/*13070*/                 OPC_MoveParent,
/*13071*/                 OPC_MoveParent,
/*13072*/                 OPC_SwitchType /*2 cases */, 20,  MVT::v4i32,// ->13095
/*13075*/                   OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13077*/                   OPC_EmitInteger, MVT::i32, 14, 
/*13080*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13083*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                          /*SwitchType*/ 20,  MVT::v2i64,// ->13117
/*13097*/                   OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13099*/                   OPC_EmitInteger, MVT::i32, 14, 
/*13102*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13105*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                          0, // EndSwitchType
                        0, // EndSwitchType
/*13119*/             /*Scope*/ 49, /*->13169*/
/*13120*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13123*/               OPC_MoveChild, 0,
/*13125*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13128*/               OPC_MoveChild, 0,
/*13130*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13133*/               OPC_MoveParent,
/*13134*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13136*/               OPC_CheckType, MVT::v8i8,
/*13138*/               OPC_MoveParent,
/*13139*/               OPC_MoveParent,
/*13140*/               OPC_MoveChild, 1,
/*13142*/               OPC_CheckSame, 1,
/*13144*/               OPC_MoveParent,
/*13145*/               OPC_MoveParent,
/*13146*/               OPC_MoveParent,
/*13147*/               OPC_CheckType, MVT::v2i32,
/*13149*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13151*/               OPC_EmitInteger, MVT::i32, 14, 
/*13154*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13157*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13169*/             0, /*End of Scope*/
/*13170*/           /*Scope*/ 111, /*->13282*/
/*13171*/             OPC_MoveChild, 0,
/*13173*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13176*/             OPC_MoveChild, 0,
/*13178*/             OPC_Scope, 50, /*->13230*/ // 2 children in Scope
/*13180*/               OPC_CheckSame, 1,
/*13182*/               OPC_MoveParent,
/*13183*/               OPC_MoveChild, 1,
/*13185*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13188*/               OPC_MoveChild, 0,
/*13190*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13193*/               OPC_MoveChild, 0,
/*13195*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13198*/               OPC_MoveParent,
/*13199*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13201*/               OPC_CheckType, MVT::v8i8,
/*13203*/               OPC_MoveParent,
/*13204*/               OPC_MoveParent,
/*13205*/               OPC_MoveParent,
/*13206*/               OPC_RecordChild1, // #2 = $Vm
/*13207*/               OPC_MoveParent,
/*13208*/               OPC_CheckType, MVT::v2i32,
/*13210*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13212*/               OPC_EmitInteger, MVT::i32, 14, 
/*13215*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13218*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13230*/             /*Scope*/ 50, /*->13281*/
/*13231*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13234*/               OPC_MoveChild, 0,
/*13236*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13239*/               OPC_MoveChild, 0,
/*13241*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13244*/               OPC_MoveParent,
/*13245*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13247*/               OPC_CheckType, MVT::v8i8,
/*13249*/               OPC_MoveParent,
/*13250*/               OPC_MoveParent,
/*13251*/               OPC_MoveChild, 1,
/*13253*/               OPC_CheckSame, 1,
/*13255*/               OPC_MoveParent,
/*13256*/               OPC_MoveParent,
/*13257*/               OPC_RecordChild1, // #2 = $Vm
/*13258*/               OPC_MoveParent,
/*13259*/               OPC_CheckType, MVT::v2i32,
/*13261*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13263*/               OPC_EmitInteger, MVT::i32, 14, 
/*13266*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13269*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13281*/             0, /*End of Scope*/
/*13282*/           /*Scope*/ 110, /*->13393*/
/*13283*/             OPC_RecordChild0, // #2 = $Vm
/*13284*/             OPC_MoveChild, 1,
/*13286*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13289*/             OPC_MoveChild, 0,
/*13291*/             OPC_Scope, 49, /*->13342*/ // 2 children in Scope
/*13293*/               OPC_CheckSame, 0,
/*13295*/               OPC_MoveParent,
/*13296*/               OPC_MoveChild, 1,
/*13298*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13301*/               OPC_MoveChild, 0,
/*13303*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13306*/               OPC_MoveChild, 0,
/*13308*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13311*/               OPC_MoveParent,
/*13312*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13314*/               OPC_CheckType, MVT::v8i8,
/*13316*/               OPC_MoveParent,
/*13317*/               OPC_MoveParent,
/*13318*/               OPC_MoveParent,
/*13319*/               OPC_MoveParent,
/*13320*/               OPC_CheckType, MVT::v2i32,
/*13322*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13324*/               OPC_EmitInteger, MVT::i32, 14, 
/*13327*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13330*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13342*/             /*Scope*/ 49, /*->13392*/
/*13343*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13346*/               OPC_MoveChild, 0,
/*13348*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13351*/               OPC_MoveChild, 0,
/*13353*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13356*/               OPC_MoveParent,
/*13357*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13359*/               OPC_CheckType, MVT::v8i8,
/*13361*/               OPC_MoveParent,
/*13362*/               OPC_MoveParent,
/*13363*/               OPC_MoveChild, 1,
/*13365*/               OPC_CheckSame, 0,
/*13367*/               OPC_MoveParent,
/*13368*/               OPC_MoveParent,
/*13369*/               OPC_MoveParent,
/*13370*/               OPC_CheckType, MVT::v2i32,
/*13372*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13374*/               OPC_EmitInteger, MVT::i32, 14, 
/*13377*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13380*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13392*/             0, /*End of Scope*/
/*13393*/           /*Scope*/ 111, /*->13505*/
/*13394*/             OPC_MoveChild, 0,
/*13396*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13399*/             OPC_MoveChild, 0,
/*13401*/             OPC_Scope, 50, /*->13453*/ // 2 children in Scope
/*13403*/               OPC_CheckSame, 0,
/*13405*/               OPC_MoveParent,
/*13406*/               OPC_MoveChild, 1,
/*13408*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13411*/               OPC_MoveChild, 0,
/*13413*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13416*/               OPC_MoveChild, 0,
/*13418*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13421*/               OPC_MoveParent,
/*13422*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13424*/               OPC_CheckType, MVT::v8i8,
/*13426*/               OPC_MoveParent,
/*13427*/               OPC_MoveParent,
/*13428*/               OPC_MoveParent,
/*13429*/               OPC_RecordChild1, // #2 = $Vm
/*13430*/               OPC_MoveParent,
/*13431*/               OPC_CheckType, MVT::v2i32,
/*13433*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13435*/               OPC_EmitInteger, MVT::i32, 14, 
/*13438*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13441*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13453*/             /*Scope*/ 50, /*->13504*/
/*13454*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13457*/               OPC_MoveChild, 0,
/*13459*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13462*/               OPC_MoveChild, 0,
/*13464*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13467*/               OPC_MoveParent,
/*13468*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13470*/               OPC_CheckType, MVT::v8i8,
/*13472*/               OPC_MoveParent,
/*13473*/               OPC_MoveParent,
/*13474*/               OPC_MoveChild, 1,
/*13476*/               OPC_CheckSame, 0,
/*13478*/               OPC_MoveParent,
/*13479*/               OPC_MoveParent,
/*13480*/               OPC_RecordChild1, // #2 = $Vm
/*13481*/               OPC_MoveParent,
/*13482*/               OPC_CheckType, MVT::v2i32,
/*13484*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13486*/               OPC_EmitInteger, MVT::i32, 14, 
/*13489*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13492*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13504*/             0, /*End of Scope*/
/*13505*/           0, /*End of Scope*/
/*13506*/         /*Scope*/ 65|128,1/*193*/, /*->13701*/
/*13508*/           OPC_MoveChild, 1,
/*13510*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13513*/           OPC_Scope, 92, /*->13607*/ // 2 children in Scope
/*13515*/             OPC_RecordChild0, // #1 = $Vd
/*13516*/             OPC_MoveChild, 1,
/*13518*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13521*/             OPC_MoveChild, 0,
/*13523*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13526*/             OPC_MoveChild, 0,
/*13528*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13531*/             OPC_MoveParent,
/*13532*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13534*/             OPC_CheckType, MVT::v8i8,
/*13536*/             OPC_MoveParent,
/*13537*/             OPC_MoveParent,
/*13538*/             OPC_MoveParent,
/*13539*/             OPC_MoveParent,
/*13540*/             OPC_MoveChild, 1,
/*13542*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13545*/             OPC_Scope, 29, /*->13576*/ // 2 children in Scope
/*13547*/               OPC_RecordChild0, // #2 = $Vn
/*13548*/               OPC_MoveChild, 1,
/*13550*/               OPC_CheckSame, 1,
/*13552*/               OPC_MoveParent,
/*13553*/               OPC_MoveParent,
/*13554*/               OPC_CheckType, MVT::v2i32,
/*13556*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13558*/               OPC_EmitInteger, MVT::i32, 14, 
/*13561*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13564*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13576*/             /*Scope*/ 29, /*->13606*/
/*13577*/               OPC_MoveChild, 0,
/*13579*/               OPC_CheckSame, 1,
/*13581*/               OPC_MoveParent,
/*13582*/               OPC_RecordChild1, // #2 = $Vn
/*13583*/               OPC_MoveParent,
/*13584*/               OPC_CheckType, MVT::v2i32,
/*13586*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13588*/               OPC_EmitInteger, MVT::i32, 14, 
/*13591*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13594*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13606*/             0, /*End of Scope*/
/*13607*/           /*Scope*/ 92, /*->13700*/
/*13608*/             OPC_MoveChild, 0,
/*13610*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13613*/             OPC_MoveChild, 0,
/*13615*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13618*/             OPC_MoveChild, 0,
/*13620*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13623*/             OPC_MoveParent,
/*13624*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13626*/             OPC_CheckType, MVT::v8i8,
/*13628*/             OPC_MoveParent,
/*13629*/             OPC_MoveParent,
/*13630*/             OPC_RecordChild1, // #1 = $Vd
/*13631*/             OPC_MoveParent,
/*13632*/             OPC_MoveParent,
/*13633*/             OPC_MoveChild, 1,
/*13635*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13638*/             OPC_Scope, 29, /*->13669*/ // 2 children in Scope
/*13640*/               OPC_RecordChild0, // #2 = $Vn
/*13641*/               OPC_MoveChild, 1,
/*13643*/               OPC_CheckSame, 1,
/*13645*/               OPC_MoveParent,
/*13646*/               OPC_MoveParent,
/*13647*/               OPC_CheckType, MVT::v2i32,
/*13649*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13651*/               OPC_EmitInteger, MVT::i32, 14, 
/*13654*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13657*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13669*/             /*Scope*/ 29, /*->13699*/
/*13670*/               OPC_MoveChild, 0,
/*13672*/               OPC_CheckSame, 1,
/*13674*/               OPC_MoveParent,
/*13675*/               OPC_RecordChild1, // #2 = $Vn
/*13676*/               OPC_MoveParent,
/*13677*/               OPC_CheckType, MVT::v2i32,
/*13679*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13681*/               OPC_EmitInteger, MVT::i32, 14, 
/*13684*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13687*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13699*/             0, /*End of Scope*/
/*13700*/           0, /*End of Scope*/
/*13701*/         0, /*End of Scope*/
/*13702*/       /*Scope*/ 67|128,1/*195*/, /*->13899*/
/*13704*/         OPC_MoveChild, 0,
/*13706*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13709*/         OPC_Scope, 93, /*->13804*/ // 2 children in Scope
/*13711*/           OPC_RecordChild0, // #0 = $Vd
/*13712*/           OPC_MoveChild, 1,
/*13714*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13717*/           OPC_MoveChild, 0,
/*13719*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13722*/           OPC_MoveChild, 0,
/*13724*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13727*/           OPC_MoveParent,
/*13728*/           OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13730*/           OPC_CheckType, MVT::v8i8,
/*13732*/           OPC_MoveParent,
/*13733*/           OPC_MoveParent,
/*13734*/           OPC_MoveParent,
/*13735*/           OPC_RecordChild1, // #1 = $Vm
/*13736*/           OPC_MoveParent,
/*13737*/           OPC_MoveChild, 1,
/*13739*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13742*/           OPC_Scope, 29, /*->13773*/ // 2 children in Scope
/*13744*/             OPC_RecordChild0, // #2 = $Vn
/*13745*/             OPC_MoveChild, 1,
/*13747*/             OPC_CheckSame, 0,
/*13749*/             OPC_MoveParent,
/*13750*/             OPC_MoveParent,
/*13751*/             OPC_CheckType, MVT::v2i32,
/*13753*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13755*/             OPC_EmitInteger, MVT::i32, 14, 
/*13758*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13761*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13773*/           /*Scope*/ 29, /*->13803*/
/*13774*/             OPC_MoveChild, 0,
/*13776*/             OPC_CheckSame, 0,
/*13778*/             OPC_MoveParent,
/*13779*/             OPC_RecordChild1, // #2 = $Vn
/*13780*/             OPC_MoveParent,
/*13781*/             OPC_CheckType, MVT::v2i32,
/*13783*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13785*/             OPC_EmitInteger, MVT::i32, 14, 
/*13788*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13791*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13803*/           0, /*End of Scope*/
/*13804*/         /*Scope*/ 93, /*->13898*/
/*13805*/           OPC_MoveChild, 0,
/*13807*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13810*/           OPC_MoveChild, 0,
/*13812*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13815*/           OPC_MoveChild, 0,
/*13817*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13820*/           OPC_MoveParent,
/*13821*/           OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13823*/           OPC_CheckType, MVT::v8i8,
/*13825*/           OPC_MoveParent,
/*13826*/           OPC_MoveParent,
/*13827*/           OPC_RecordChild1, // #0 = $Vd
/*13828*/           OPC_MoveParent,
/*13829*/           OPC_RecordChild1, // #1 = $Vm
/*13830*/           OPC_MoveParent,
/*13831*/           OPC_MoveChild, 1,
/*13833*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13836*/           OPC_Scope, 29, /*->13867*/ // 2 children in Scope
/*13838*/             OPC_RecordChild0, // #2 = $Vn
/*13839*/             OPC_MoveChild, 1,
/*13841*/             OPC_CheckSame, 0,
/*13843*/             OPC_MoveParent,
/*13844*/             OPC_MoveParent,
/*13845*/             OPC_CheckType, MVT::v2i32,
/*13847*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13849*/             OPC_EmitInteger, MVT::i32, 14, 
/*13852*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13855*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13867*/           /*Scope*/ 29, /*->13897*/
/*13868*/             OPC_MoveChild, 0,
/*13870*/             OPC_CheckSame, 0,
/*13872*/             OPC_MoveParent,
/*13873*/             OPC_RecordChild1, // #2 = $Vn
/*13874*/             OPC_MoveParent,
/*13875*/             OPC_CheckType, MVT::v2i32,
/*13877*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13879*/             OPC_EmitInteger, MVT::i32, 14, 
/*13882*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13885*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13897*/           0, /*End of Scope*/
/*13898*/         0, /*End of Scope*/
/*13899*/       /*Scope*/ 90|128,4/*602*/, /*->14503*/
/*13901*/         OPC_RecordChild0, // #0 = $Vn
/*13902*/         OPC_Scope, 18|128,3/*402*/, /*->14307*/ // 2 children in Scope
/*13905*/           OPC_RecordChild1, // #1 = $Vd
/*13906*/           OPC_MoveParent,
/*13907*/           OPC_MoveChild, 1,
/*13909*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13912*/           OPC_Scope, 57, /*->13971*/ // 4 children in Scope
/*13914*/             OPC_RecordChild0, // #2 = $Vm
/*13915*/             OPC_MoveChild, 1,
/*13917*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13920*/             OPC_MoveChild, 0,
/*13922*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13925*/             OPC_MoveChild, 0,
/*13927*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13930*/             OPC_MoveChild, 0,
/*13932*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13935*/             OPC_MoveParent,
/*13936*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13938*/             OPC_CheckType, MVT::v8i8,
/*13940*/             OPC_MoveParent,
/*13941*/             OPC_MoveParent,
/*13942*/             OPC_MoveChild, 1,
/*13944*/             OPC_CheckSame, 1,
/*13946*/             OPC_MoveParent,
/*13947*/             OPC_MoveParent,
/*13948*/             OPC_MoveParent,
/*13949*/             OPC_CheckType, MVT::v1i64,
/*13951*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13953*/             OPC_EmitInteger, MVT::i32, 14, 
/*13956*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13959*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13971*/           /*Scope*/ 111, /*->14083*/
/*13972*/             OPC_MoveChild, 0,
/*13974*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13977*/             OPC_MoveChild, 0,
/*13979*/             OPC_Scope, 50, /*->14031*/ // 2 children in Scope
/*13981*/               OPC_CheckSame, 1,
/*13983*/               OPC_MoveParent,
/*13984*/               OPC_MoveChild, 1,
/*13986*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13989*/               OPC_MoveChild, 0,
/*13991*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13994*/               OPC_MoveChild, 0,
/*13996*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13999*/               OPC_MoveParent,
/*14000*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14002*/               OPC_CheckType, MVT::v8i8,
/*14004*/               OPC_MoveParent,
/*14005*/               OPC_MoveParent,
/*14006*/               OPC_MoveParent,
/*14007*/               OPC_RecordChild1, // #2 = $Vm
/*14008*/               OPC_MoveParent,
/*14009*/               OPC_CheckType, MVT::v1i64,
/*14011*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14013*/               OPC_EmitInteger, MVT::i32, 14, 
/*14016*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14019*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14031*/             /*Scope*/ 50, /*->14082*/
/*14032*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14035*/               OPC_MoveChild, 0,
/*14037*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14040*/               OPC_MoveChild, 0,
/*14042*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14045*/               OPC_MoveParent,
/*14046*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14048*/               OPC_CheckType, MVT::v8i8,
/*14050*/               OPC_MoveParent,
/*14051*/               OPC_MoveParent,
/*14052*/               OPC_MoveChild, 1,
/*14054*/               OPC_CheckSame, 1,
/*14056*/               OPC_MoveParent,
/*14057*/               OPC_MoveParent,
/*14058*/               OPC_RecordChild1, // #2 = $Vm
/*14059*/               OPC_MoveParent,
/*14060*/               OPC_CheckType, MVT::v1i64,
/*14062*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14064*/               OPC_EmitInteger, MVT::i32, 14, 
/*14067*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14070*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14082*/             0, /*End of Scope*/
/*14083*/           /*Scope*/ 110, /*->14194*/
/*14084*/             OPC_RecordChild0, // #2 = $Vm
/*14085*/             OPC_MoveChild, 1,
/*14087*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14090*/             OPC_MoveChild, 0,
/*14092*/             OPC_Scope, 49, /*->14143*/ // 2 children in Scope
/*14094*/               OPC_CheckSame, 0,
/*14096*/               OPC_MoveParent,
/*14097*/               OPC_MoveChild, 1,
/*14099*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14102*/               OPC_MoveChild, 0,
/*14104*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14107*/               OPC_MoveChild, 0,
/*14109*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14112*/               OPC_MoveParent,
/*14113*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14115*/               OPC_CheckType, MVT::v8i8,
/*14117*/               OPC_MoveParent,
/*14118*/               OPC_MoveParent,
/*14119*/               OPC_MoveParent,
/*14120*/               OPC_MoveParent,
/*14121*/               OPC_CheckType, MVT::v1i64,
/*14123*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14125*/               OPC_EmitInteger, MVT::i32, 14, 
/*14128*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14131*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14143*/             /*Scope*/ 49, /*->14193*/
/*14144*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14147*/               OPC_MoveChild, 0,
/*14149*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14152*/               OPC_MoveChild, 0,
/*14154*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14157*/               OPC_MoveParent,
/*14158*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14160*/               OPC_CheckType, MVT::v8i8,
/*14162*/               OPC_MoveParent,
/*14163*/               OPC_MoveParent,
/*14164*/               OPC_MoveChild, 1,
/*14166*/               OPC_CheckSame, 0,
/*14168*/               OPC_MoveParent,
/*14169*/               OPC_MoveParent,
/*14170*/               OPC_MoveParent,
/*14171*/               OPC_CheckType, MVT::v1i64,
/*14173*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14175*/               OPC_EmitInteger, MVT::i32, 14, 
/*14178*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14181*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14193*/             0, /*End of Scope*/
/*14194*/           /*Scope*/ 111, /*->14306*/
/*14195*/             OPC_MoveChild, 0,
/*14197*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14200*/             OPC_MoveChild, 0,
/*14202*/             OPC_Scope, 50, /*->14254*/ // 2 children in Scope
/*14204*/               OPC_CheckSame, 0,
/*14206*/               OPC_MoveParent,
/*14207*/               OPC_MoveChild, 1,
/*14209*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14212*/               OPC_MoveChild, 0,
/*14214*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14217*/               OPC_MoveChild, 0,
/*14219*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14222*/               OPC_MoveParent,
/*14223*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14225*/               OPC_CheckType, MVT::v8i8,
/*14227*/               OPC_MoveParent,
/*14228*/               OPC_MoveParent,
/*14229*/               OPC_MoveParent,
/*14230*/               OPC_RecordChild1, // #2 = $Vm
/*14231*/               OPC_MoveParent,
/*14232*/               OPC_CheckType, MVT::v1i64,
/*14234*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14236*/               OPC_EmitInteger, MVT::i32, 14, 
/*14239*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14242*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14254*/             /*Scope*/ 50, /*->14305*/
/*14255*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14258*/               OPC_MoveChild, 0,
/*14260*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14263*/               OPC_MoveChild, 0,
/*14265*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14268*/               OPC_MoveParent,
/*14269*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14271*/               OPC_CheckType, MVT::v8i8,
/*14273*/               OPC_MoveParent,
/*14274*/               OPC_MoveParent,
/*14275*/               OPC_MoveChild, 1,
/*14277*/               OPC_CheckSame, 0,
/*14279*/               OPC_MoveParent,
/*14280*/               OPC_MoveParent,
/*14281*/               OPC_RecordChild1, // #2 = $Vm
/*14282*/               OPC_MoveParent,
/*14283*/               OPC_CheckType, MVT::v1i64,
/*14285*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14287*/               OPC_EmitInteger, MVT::i32, 14, 
/*14290*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14293*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14305*/             0, /*End of Scope*/
/*14306*/           0, /*End of Scope*/
/*14307*/         /*Scope*/ 65|128,1/*193*/, /*->14502*/
/*14309*/           OPC_MoveChild, 1,
/*14311*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14314*/           OPC_Scope, 92, /*->14408*/ // 2 children in Scope
/*14316*/             OPC_RecordChild0, // #1 = $Vd
/*14317*/             OPC_MoveChild, 1,
/*14319*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14322*/             OPC_MoveChild, 0,
/*14324*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14327*/             OPC_MoveChild, 0,
/*14329*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14332*/             OPC_MoveParent,
/*14333*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14335*/             OPC_CheckType, MVT::v8i8,
/*14337*/             OPC_MoveParent,
/*14338*/             OPC_MoveParent,
/*14339*/             OPC_MoveParent,
/*14340*/             OPC_MoveParent,
/*14341*/             OPC_MoveChild, 1,
/*14343*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14346*/             OPC_Scope, 29, /*->14377*/ // 2 children in Scope
/*14348*/               OPC_RecordChild0, // #2 = $Vn
/*14349*/               OPC_MoveChild, 1,
/*14351*/               OPC_CheckSame, 1,
/*14353*/               OPC_MoveParent,
/*14354*/               OPC_MoveParent,
/*14355*/               OPC_CheckType, MVT::v1i64,
/*14357*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14359*/               OPC_EmitInteger, MVT::i32, 14, 
/*14362*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14365*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14377*/             /*Scope*/ 29, /*->14407*/
/*14378*/               OPC_MoveChild, 0,
/*14380*/               OPC_CheckSame, 1,
/*14382*/               OPC_MoveParent,
/*14383*/               OPC_RecordChild1, // #2 = $Vn
/*14384*/               OPC_MoveParent,
/*14385*/               OPC_CheckType, MVT::v1i64,
/*14387*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14389*/               OPC_EmitInteger, MVT::i32, 14, 
/*14392*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14395*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14407*/             0, /*End of Scope*/
/*14408*/           /*Scope*/ 92, /*->14501*/
/*14409*/             OPC_MoveChild, 0,
/*14411*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14414*/             OPC_MoveChild, 0,
/*14416*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14419*/             OPC_MoveChild, 0,
/*14421*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14424*/             OPC_MoveParent,
/*14425*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14427*/             OPC_CheckType, MVT::v8i8,
/*14429*/             OPC_MoveParent,
/*14430*/             OPC_MoveParent,
/*14431*/             OPC_RecordChild1, // #1 = $Vd
/*14432*/             OPC_MoveParent,
/*14433*/             OPC_MoveParent,
/*14434*/             OPC_MoveChild, 1,
/*14436*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14439*/             OPC_Scope, 29, /*->14470*/ // 2 children in Scope
/*14441*/               OPC_RecordChild0, // #2 = $Vn
/*14442*/               OPC_MoveChild, 1,
/*14444*/               OPC_CheckSame, 1,
/*14446*/               OPC_MoveParent,
/*14447*/               OPC_MoveParent,
/*14448*/               OPC_CheckType, MVT::v1i64,
/*14450*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14452*/               OPC_EmitInteger, MVT::i32, 14, 
/*14455*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14458*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14470*/             /*Scope*/ 29, /*->14500*/
/*14471*/               OPC_MoveChild, 0,
/*14473*/               OPC_CheckSame, 1,
/*14475*/               OPC_MoveParent,
/*14476*/               OPC_RecordChild1, // #2 = $Vn
/*14477*/               OPC_MoveParent,
/*14478*/               OPC_CheckType, MVT::v1i64,
/*14480*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14482*/               OPC_EmitInteger, MVT::i32, 14, 
/*14485*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14488*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14500*/             0, /*End of Scope*/
/*14501*/           0, /*End of Scope*/
/*14502*/         0, /*End of Scope*/
/*14503*/       /*Scope*/ 67|128,1/*195*/, /*->14700*/
/*14505*/         OPC_MoveChild, 0,
/*14507*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14510*/         OPC_Scope, 93, /*->14605*/ // 2 children in Scope
/*14512*/           OPC_RecordChild0, // #0 = $Vd
/*14513*/           OPC_MoveChild, 1,
/*14515*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14518*/           OPC_MoveChild, 0,
/*14520*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14523*/           OPC_MoveChild, 0,
/*14525*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14528*/           OPC_MoveParent,
/*14529*/           OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14531*/           OPC_CheckType, MVT::v8i8,
/*14533*/           OPC_MoveParent,
/*14534*/           OPC_MoveParent,
/*14535*/           OPC_MoveParent,
/*14536*/           OPC_RecordChild1, // #1 = $Vm
/*14537*/           OPC_MoveParent,
/*14538*/           OPC_MoveChild, 1,
/*14540*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14543*/           OPC_Scope, 29, /*->14574*/ // 2 children in Scope
/*14545*/             OPC_RecordChild0, // #2 = $Vn
/*14546*/             OPC_MoveChild, 1,
/*14548*/             OPC_CheckSame, 0,
/*14550*/             OPC_MoveParent,
/*14551*/             OPC_MoveParent,
/*14552*/             OPC_CheckType, MVT::v1i64,
/*14554*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14556*/             OPC_EmitInteger, MVT::i32, 14, 
/*14559*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14562*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14574*/           /*Scope*/ 29, /*->14604*/
/*14575*/             OPC_MoveChild, 0,
/*14577*/             OPC_CheckSame, 0,
/*14579*/             OPC_MoveParent,
/*14580*/             OPC_RecordChild1, // #2 = $Vn
/*14581*/             OPC_MoveParent,
/*14582*/             OPC_CheckType, MVT::v1i64,
/*14584*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14586*/             OPC_EmitInteger, MVT::i32, 14, 
/*14589*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14592*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14604*/           0, /*End of Scope*/
/*14605*/         /*Scope*/ 93, /*->14699*/
/*14606*/           OPC_MoveChild, 0,
/*14608*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14611*/           OPC_MoveChild, 0,
/*14613*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14616*/           OPC_MoveChild, 0,
/*14618*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14621*/           OPC_MoveParent,
/*14622*/           OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14624*/           OPC_CheckType, MVT::v8i8,
/*14626*/           OPC_MoveParent,
/*14627*/           OPC_MoveParent,
/*14628*/           OPC_RecordChild1, // #0 = $Vd
/*14629*/           OPC_MoveParent,
/*14630*/           OPC_RecordChild1, // #1 = $Vm
/*14631*/           OPC_MoveParent,
/*14632*/           OPC_MoveChild, 1,
/*14634*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14637*/           OPC_Scope, 29, /*->14668*/ // 2 children in Scope
/*14639*/             OPC_RecordChild0, // #2 = $Vn
/*14640*/             OPC_MoveChild, 1,
/*14642*/             OPC_CheckSame, 0,
/*14644*/             OPC_MoveParent,
/*14645*/             OPC_MoveParent,
/*14646*/             OPC_CheckType, MVT::v1i64,
/*14648*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14650*/             OPC_EmitInteger, MVT::i32, 14, 
/*14653*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14656*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14668*/           /*Scope*/ 29, /*->14698*/
/*14669*/             OPC_MoveChild, 0,
/*14671*/             OPC_CheckSame, 0,
/*14673*/             OPC_MoveParent,
/*14674*/             OPC_RecordChild1, // #2 = $Vn
/*14675*/             OPC_MoveParent,
/*14676*/             OPC_CheckType, MVT::v1i64,
/*14678*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14680*/             OPC_EmitInteger, MVT::i32, 14, 
/*14683*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14686*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14698*/           0, /*End of Scope*/
/*14699*/         0, /*End of Scope*/
/*14700*/       /*Scope*/ 90|128,4/*602*/, /*->15304*/
/*14702*/         OPC_RecordChild0, // #0 = $Vn
/*14703*/         OPC_Scope, 18|128,3/*402*/, /*->15108*/ // 2 children in Scope
/*14706*/           OPC_RecordChild1, // #1 = $Vd
/*14707*/           OPC_MoveParent,
/*14708*/           OPC_MoveChild, 1,
/*14710*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14713*/           OPC_Scope, 57, /*->14772*/ // 4 children in Scope
/*14715*/             OPC_RecordChild0, // #2 = $Vm
/*14716*/             OPC_MoveChild, 1,
/*14718*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14721*/             OPC_MoveChild, 0,
/*14723*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14726*/             OPC_MoveChild, 0,
/*14728*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14731*/             OPC_MoveChild, 0,
/*14733*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14736*/             OPC_MoveParent,
/*14737*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14739*/             OPC_CheckType, MVT::v16i8,
/*14741*/             OPC_MoveParent,
/*14742*/             OPC_MoveParent,
/*14743*/             OPC_MoveChild, 1,
/*14745*/             OPC_CheckSame, 1,
/*14747*/             OPC_MoveParent,
/*14748*/             OPC_MoveParent,
/*14749*/             OPC_MoveParent,
/*14750*/             OPC_CheckType, MVT::v4i32,
/*14752*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14754*/             OPC_EmitInteger, MVT::i32, 14, 
/*14757*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14760*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14772*/           /*Scope*/ 111, /*->14884*/
/*14773*/             OPC_MoveChild, 0,
/*14775*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14778*/             OPC_MoveChild, 0,
/*14780*/             OPC_Scope, 50, /*->14832*/ // 2 children in Scope
/*14782*/               OPC_CheckSame, 1,
/*14784*/               OPC_MoveParent,
/*14785*/               OPC_MoveChild, 1,
/*14787*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14790*/               OPC_MoveChild, 0,
/*14792*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14795*/               OPC_MoveChild, 0,
/*14797*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14800*/               OPC_MoveParent,
/*14801*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14803*/               OPC_CheckType, MVT::v16i8,
/*14805*/               OPC_MoveParent,
/*14806*/               OPC_MoveParent,
/*14807*/               OPC_MoveParent,
/*14808*/               OPC_RecordChild1, // #2 = $Vm
/*14809*/               OPC_MoveParent,
/*14810*/               OPC_CheckType, MVT::v4i32,
/*14812*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14814*/               OPC_EmitInteger, MVT::i32, 14, 
/*14817*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14820*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14832*/             /*Scope*/ 50, /*->14883*/
/*14833*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14836*/               OPC_MoveChild, 0,
/*14838*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14841*/               OPC_MoveChild, 0,
/*14843*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14846*/               OPC_MoveParent,
/*14847*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14849*/               OPC_CheckType, MVT::v16i8,
/*14851*/               OPC_MoveParent,
/*14852*/               OPC_MoveParent,
/*14853*/               OPC_MoveChild, 1,
/*14855*/               OPC_CheckSame, 1,
/*14857*/               OPC_MoveParent,
/*14858*/               OPC_MoveParent,
/*14859*/               OPC_RecordChild1, // #2 = $Vm
/*14860*/               OPC_MoveParent,
/*14861*/               OPC_CheckType, MVT::v4i32,
/*14863*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14865*/               OPC_EmitInteger, MVT::i32, 14, 
/*14868*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14871*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14883*/             0, /*End of Scope*/
/*14884*/           /*Scope*/ 110, /*->14995*/
/*14885*/             OPC_RecordChild0, // #2 = $Vm
/*14886*/             OPC_MoveChild, 1,
/*14888*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14891*/             OPC_MoveChild, 0,
/*14893*/             OPC_Scope, 49, /*->14944*/ // 2 children in Scope
/*14895*/               OPC_CheckSame, 0,
/*14897*/               OPC_MoveParent,
/*14898*/               OPC_MoveChild, 1,
/*14900*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14903*/               OPC_MoveChild, 0,
/*14905*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14908*/               OPC_MoveChild, 0,
/*14910*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14913*/               OPC_MoveParent,
/*14914*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14916*/               OPC_CheckType, MVT::v16i8,
/*14918*/               OPC_MoveParent,
/*14919*/               OPC_MoveParent,
/*14920*/               OPC_MoveParent,
/*14921*/               OPC_MoveParent,
/*14922*/               OPC_CheckType, MVT::v4i32,
/*14924*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14926*/               OPC_EmitInteger, MVT::i32, 14, 
/*14929*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14932*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14944*/             /*Scope*/ 49, /*->14994*/
/*14945*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14948*/               OPC_MoveChild, 0,
/*14950*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14953*/               OPC_MoveChild, 0,
/*14955*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14958*/               OPC_MoveParent,
/*14959*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14961*/               OPC_CheckType, MVT::v16i8,
/*14963*/               OPC_MoveParent,
/*14964*/               OPC_MoveParent,
/*14965*/               OPC_MoveChild, 1,
/*14967*/               OPC_CheckSame, 0,
/*14969*/               OPC_MoveParent,
/*14970*/               OPC_MoveParent,
/*14971*/               OPC_MoveParent,
/*14972*/               OPC_CheckType, MVT::v4i32,
/*14974*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14976*/               OPC_EmitInteger, MVT::i32, 14, 
/*14979*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14982*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14994*/             0, /*End of Scope*/
/*14995*/           /*Scope*/ 111, /*->15107*/
/*14996*/             OPC_MoveChild, 0,
/*14998*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15001*/             OPC_MoveChild, 0,
/*15003*/             OPC_Scope, 50, /*->15055*/ // 2 children in Scope
/*15005*/               OPC_CheckSame, 0,
/*15007*/               OPC_MoveParent,
/*15008*/               OPC_MoveChild, 1,
/*15010*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15013*/               OPC_MoveChild, 0,
/*15015*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15018*/               OPC_MoveChild, 0,
/*15020*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15023*/               OPC_MoveParent,
/*15024*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*15026*/               OPC_CheckType, MVT::v16i8,
/*15028*/               OPC_MoveParent,
/*15029*/               OPC_MoveParent,
/*15030*/               OPC_MoveParent,
/*15031*/               OPC_RecordChild1, // #2 = $Vm
/*15032*/               OPC_MoveParent,
/*15033*/               OPC_CheckType, MVT::v4i32,
/*15035*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15037*/               OPC_EmitInteger, MVT::i32, 14, 
/*15040*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15043*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15055*/             /*Scope*/ 50, /*->15106*/
/*15056*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15059*/               OPC_MoveChild, 0,
/*15061*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15064*/               OPC_MoveChild, 0,
/*15066*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15069*/               OPC_MoveParent,
/*15070*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*15072*/               OPC_CheckType, MVT::v16i8,
/*15074*/               OPC_MoveParent,
/*15075*/               OPC_MoveParent,
/*15076*/               OPC_MoveChild, 1,
/*15078*/               OPC_CheckSame, 0,
/*15080*/               OPC_MoveParent,
/*15081*/               OPC_MoveParent,
/*15082*/               OPC_RecordChild1, // #2 = $Vm
/*15083*/               OPC_MoveParent,
/*15084*/               OPC_CheckType, MVT::v4i32,
/*15086*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15088*/               OPC_EmitInteger, MVT::i32, 14, 
/*15091*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15094*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15106*/             0, /*End of Scope*/
/*15107*/           0, /*End of Scope*/
/*15108*/         /*Scope*/ 65|128,1/*193*/, /*->15303*/
/*15110*/           OPC_MoveChild, 1,
/*15112*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15115*/           OPC_Scope, 92, /*->15209*/ // 2 children in Scope
/*15117*/             OPC_RecordChild0, // #1 = $Vd
/*15118*/             OPC_MoveChild, 1,
/*15120*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15123*/             OPC_MoveChild, 0,
/*15125*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15128*/             OPC_MoveChild, 0,
/*15130*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15133*/             OPC_MoveParent,
/*15134*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*15136*/             OPC_CheckType, MVT::v16i8,
/*15138*/             OPC_MoveParent,
/*15139*/             OPC_MoveParent,
/*15140*/             OPC_MoveParent,
/*15141*/             OPC_MoveParent,
/*15142*/             OPC_MoveChild, 1,
/*15144*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15147*/             OPC_Scope, 29, /*->15178*/ // 2 children in Scope
/*15149*/               OPC_RecordChild0, // #2 = $Vn
/*15150*/               OPC_MoveChild, 1,
/*15152*/               OPC_CheckSame, 1,
/*15154*/               OPC_MoveParent,
/*15155*/               OPC_MoveParent,
/*15156*/               OPC_CheckType, MVT::v4i32,
/*15158*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15160*/               OPC_EmitInteger, MVT::i32, 14, 
/*15163*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15166*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15178*/             /*Scope*/ 29, /*->15208*/
/*15179*/               OPC_MoveChild, 0,
/*15181*/               OPC_CheckSame, 1,
/*15183*/               OPC_MoveParent,
/*15184*/               OPC_RecordChild1, // #2 = $Vn
/*15185*/               OPC_MoveParent,
/*15186*/               OPC_CheckType, MVT::v4i32,
/*15188*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15190*/               OPC_EmitInteger, MVT::i32, 14, 
/*15193*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15196*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15208*/             0, /*End of Scope*/
/*15209*/           /*Scope*/ 92, /*->15302*/
/*15210*/             OPC_MoveChild, 0,
/*15212*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15215*/             OPC_MoveChild, 0,
/*15217*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15220*/             OPC_MoveChild, 0,
/*15222*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15225*/             OPC_MoveParent,
/*15226*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*15228*/             OPC_CheckType, MVT::v16i8,
/*15230*/             OPC_MoveParent,
/*15231*/             OPC_MoveParent,
/*15232*/             OPC_RecordChild1, // #1 = $Vd
/*15233*/             OPC_MoveParent,
/*15234*/             OPC_MoveParent,
/*15235*/             OPC_MoveChild, 1,
/*15237*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15240*/             OPC_Scope, 29, /*->15271*/ // 2 children in Scope
/*15242*/               OPC_RecordChild0, // #2 = $Vn
/*15243*/               OPC_MoveChild, 1,
/*15245*/               OPC_CheckSame, 1,
/*15247*/               OPC_MoveParent,
/*15248*/               OPC_MoveParent,
/*15249*/               OPC_CheckType, MVT::v4i32,
/*15251*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15253*/               OPC_EmitInteger, MVT::i32, 14, 
/*15256*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15259*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15271*/             /*Scope*/ 29, /*->15301*/
/*15272*/               OPC_MoveChild, 0,
/*15274*/               OPC_CheckSame, 1,
/*15276*/               OPC_MoveParent,
/*15277*/               OPC_RecordChild1, // #2 = $Vn
/*15278*/               OPC_MoveParent,
/*15279*/               OPC_CheckType, MVT::v4i32,
/*15281*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15283*/               OPC_EmitInteger, MVT::i32, 14, 
/*15286*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15289*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15301*/             0, /*End of Scope*/
/*15302*/           0, /*End of Scope*/
/*15303*/         0, /*End of Scope*/
/*15304*/       /*Scope*/ 67|128,1/*195*/, /*->15501*/
/*15306*/         OPC_MoveChild, 0,
/*15308*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15311*/         OPC_Scope, 93, /*->15406*/ // 2 children in Scope
/*15313*/           OPC_RecordChild0, // #0 = $Vd
/*15314*/           OPC_MoveChild, 1,
/*15316*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15319*/           OPC_MoveChild, 0,
/*15321*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15324*/           OPC_MoveChild, 0,
/*15326*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15329*/           OPC_MoveParent,
/*15330*/           OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*15332*/           OPC_CheckType, MVT::v16i8,
/*15334*/           OPC_MoveParent,
/*15335*/           OPC_MoveParent,
/*15336*/           OPC_MoveParent,
/*15337*/           OPC_RecordChild1, // #1 = $Vm
/*15338*/           OPC_MoveParent,
/*15339*/           OPC_MoveChild, 1,
/*15341*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15344*/           OPC_Scope, 29, /*->15375*/ // 2 children in Scope
/*15346*/             OPC_RecordChild0, // #2 = $Vn
/*15347*/             OPC_MoveChild, 1,
/*15349*/             OPC_CheckSame, 0,
/*15351*/             OPC_MoveParent,
/*15352*/             OPC_MoveParent,
/*15353*/             OPC_CheckType, MVT::v4i32,
/*15355*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15357*/             OPC_EmitInteger, MVT::i32, 14, 
/*15360*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15363*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15375*/           /*Scope*/ 29, /*->15405*/
/*15376*/             OPC_MoveChild, 0,
/*15378*/             OPC_CheckSame, 0,
/*15380*/             OPC_MoveParent,
/*15381*/             OPC_RecordChild1, // #2 = $Vn
/*15382*/             OPC_MoveParent,
/*15383*/             OPC_CheckType, MVT::v4i32,
/*15385*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15387*/             OPC_EmitInteger, MVT::i32, 14, 
/*15390*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15393*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15405*/           0, /*End of Scope*/
/*15406*/         /*Scope*/ 93, /*->15500*/
/*15407*/           OPC_MoveChild, 0,
/*15409*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15412*/           OPC_MoveChild, 0,
/*15414*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15417*/           OPC_MoveChild, 0,
/*15419*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15422*/           OPC_MoveParent,
/*15423*/           OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*15425*/           OPC_CheckType, MVT::v16i8,
/*15427*/           OPC_MoveParent,
/*15428*/           OPC_MoveParent,
/*15429*/           OPC_RecordChild1, // #0 = $Vd
/*15430*/           OPC_MoveParent,
/*15431*/           OPC_RecordChild1, // #1 = $Vm
/*15432*/           OPC_MoveParent,
/*15433*/           OPC_MoveChild, 1,
/*15435*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15438*/           OPC_Scope, 29, /*->15469*/ // 2 children in Scope
/*15440*/             OPC_RecordChild0, // #2 = $Vn
/*15441*/             OPC_MoveChild, 1,
/*15443*/             OPC_CheckSame, 0,
/*15445*/             OPC_MoveParent,
/*15446*/             OPC_MoveParent,
/*15447*/             OPC_CheckType, MVT::v4i32,
/*15449*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15451*/             OPC_EmitInteger, MVT::i32, 14, 
/*15454*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15457*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15469*/           /*Scope*/ 29, /*->15499*/
/*15470*/             OPC_MoveChild, 0,
/*15472*/             OPC_CheckSame, 0,
/*15474*/             OPC_MoveParent,
/*15475*/             OPC_RecordChild1, // #2 = $Vn
/*15476*/             OPC_MoveParent,
/*15477*/             OPC_CheckType, MVT::v4i32,
/*15479*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15481*/             OPC_EmitInteger, MVT::i32, 14, 
/*15484*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15487*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15499*/           0, /*End of Scope*/
/*15500*/         0, /*End of Scope*/
/*15501*/       /*Scope*/ 90|128,4/*602*/, /*->16105*/
/*15503*/         OPC_RecordChild0, // #0 = $Vn
/*15504*/         OPC_Scope, 18|128,3/*402*/, /*->15909*/ // 2 children in Scope
/*15507*/           OPC_RecordChild1, // #1 = $Vd
/*15508*/           OPC_MoveParent,
/*15509*/           OPC_MoveChild, 1,
/*15511*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15514*/           OPC_Scope, 57, /*->15573*/ // 4 children in Scope
/*15516*/             OPC_RecordChild0, // #2 = $Vm
/*15517*/             OPC_MoveChild, 1,
/*15519*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15522*/             OPC_MoveChild, 0,
/*15524*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15527*/             OPC_MoveChild, 0,
/*15529*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15532*/             OPC_MoveChild, 0,
/*15534*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15537*/             OPC_MoveParent,
/*15538*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*15540*/             OPC_CheckType, MVT::v16i8,
/*15542*/             OPC_MoveParent,
/*15543*/             OPC_MoveParent,
/*15544*/             OPC_MoveChild, 1,
/*15546*/             OPC_CheckSame, 1,
/*15548*/             OPC_MoveParent,
/*15549*/             OPC_MoveParent,
/*15550*/             OPC_MoveParent,
/*15551*/             OPC_CheckType, MVT::v2i64,
/*15553*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15555*/             OPC_EmitInteger, MVT::i32, 14, 
/*15558*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15561*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15573*/           /*Scope*/ 111, /*->15685*/
/*15574*/             OPC_MoveChild, 0,
/*15576*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15579*/             OPC_MoveChild, 0,
/*15581*/             OPC_Scope, 50, /*->15633*/ // 2 children in Scope
/*15583*/               OPC_CheckSame, 1,
/*15585*/               OPC_MoveParent,
/*15586*/               OPC_MoveChild, 1,
/*15588*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15591*/               OPC_MoveChild, 0,
/*15593*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15596*/               OPC_MoveChild, 0,
/*15598*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15601*/               OPC_MoveParent,
/*15602*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*15604*/               OPC_CheckType, MVT::v16i8,
/*15606*/               OPC_MoveParent,
/*15607*/               OPC_MoveParent,
/*15608*/               OPC_MoveParent,
/*15609*/               OPC_RecordChild1, // #2 = $Vm
/*15610*/               OPC_MoveParent,
/*15611*/               OPC_CheckType, MVT::v2i64,
/*15613*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15615*/               OPC_EmitInteger, MVT::i32, 14, 
/*15618*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15621*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15633*/             /*Scope*/ 50, /*->15684*/
/*15634*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15637*/               OPC_MoveChild, 0,
/*15639*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15642*/               OPC_MoveChild, 0,
/*15644*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15647*/               OPC_MoveParent,
/*15648*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*15650*/               OPC_CheckType, MVT::v16i8,
/*15652*/               OPC_MoveParent,
/*15653*/               OPC_MoveParent,
/*15654*/               OPC_MoveChild, 1,
/*15656*/               OPC_CheckSame, 1,
/*15658*/               OPC_MoveParent,
/*15659*/               OPC_MoveParent,
/*15660*/               OPC_RecordChild1, // #2 = $Vm
/*15661*/               OPC_MoveParent,
/*15662*/               OPC_CheckType, MVT::v2i64,
/*15664*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15666*/               OPC_EmitInteger, MVT::i32, 14, 
/*15669*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15672*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15684*/             0, /*End of Scope*/
/*15685*/           /*Scope*/ 110, /*->15796*/
/*15686*/             OPC_RecordChild0, // #2 = $Vm
/*15687*/             OPC_MoveChild, 1,
/*15689*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15692*/             OPC_MoveChild, 0,
/*15694*/             OPC_Scope, 49, /*->15745*/ // 2 children in Scope
/*15696*/               OPC_CheckSame, 0,
/*15698*/               OPC_MoveParent,
/*15699*/               OPC_MoveChild, 1,
/*15701*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15704*/               OPC_MoveChild, 0,
/*15706*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15709*/               OPC_MoveChild, 0,
/*15711*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15714*/               OPC_MoveParent,
/*15715*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*15717*/               OPC_CheckType, MVT::v16i8,
/*15719*/               OPC_MoveParent,
/*15720*/               OPC_MoveParent,
/*15721*/               OPC_MoveParent,
/*15722*/               OPC_MoveParent,
/*15723*/               OPC_CheckType, MVT::v2i64,
/*15725*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15727*/               OPC_EmitInteger, MVT::i32, 14, 
/*15730*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15733*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15745*/             /*Scope*/ 49, /*->15795*/
/*15746*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15749*/               OPC_MoveChild, 0,
/*15751*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15754*/               OPC_MoveChild, 0,
/*15756*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15759*/               OPC_MoveParent,
/*15760*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*15762*/               OPC_CheckType, MVT::v16i8,
/*15764*/               OPC_MoveParent,
/*15765*/               OPC_MoveParent,
/*15766*/               OPC_MoveChild, 1,
/*15768*/               OPC_CheckSame, 0,
/*15770*/               OPC_MoveParent,
/*15771*/               OPC_MoveParent,
/*15772*/               OPC_MoveParent,
/*15773*/               OPC_CheckType, MVT::v2i64,
/*15775*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15777*/               OPC_EmitInteger, MVT::i32, 14, 
/*15780*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15783*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15795*/             0, /*End of Scope*/
/*15796*/           /*Scope*/ 111, /*->15908*/
/*15797*/             OPC_MoveChild, 0,
/*15799*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15802*/             OPC_MoveChild, 0,
/*15804*/             OPC_Scope, 50, /*->15856*/ // 2 children in Scope
/*15806*/               OPC_CheckSame, 0,
/*15808*/               OPC_MoveParent,
/*15809*/               OPC_MoveChild, 1,
/*15811*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15814*/               OPC_MoveChild, 0,
/*15816*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15819*/               OPC_MoveChild, 0,
/*15821*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15824*/               OPC_MoveParent,
/*15825*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*15827*/               OPC_CheckType, MVT::v16i8,
/*15829*/               OPC_MoveParent,
/*15830*/               OPC_MoveParent,
/*15831*/               OPC_MoveParent,
/*15832*/               OPC_RecordChild1, // #2 = $Vm
/*15833*/               OPC_MoveParent,
/*15834*/               OPC_CheckType, MVT::v2i64,
/*15836*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15838*/               OPC_EmitInteger, MVT::i32, 14, 
/*15841*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15844*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15856*/             /*Scope*/ 50, /*->15907*/
/*15857*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15860*/               OPC_MoveChild, 0,
/*15862*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15865*/               OPC_MoveChild, 0,
/*15867*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15870*/               OPC_MoveParent,
/*15871*/               OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*15873*/               OPC_CheckType, MVT::v16i8,
/*15875*/               OPC_MoveParent,
/*15876*/               OPC_MoveParent,
/*15877*/               OPC_MoveChild, 1,
/*15879*/               OPC_CheckSame, 0,
/*15881*/               OPC_MoveParent,
/*15882*/               OPC_MoveParent,
/*15883*/               OPC_RecordChild1, // #2 = $Vm
/*15884*/               OPC_MoveParent,
/*15885*/               OPC_CheckType, MVT::v2i64,
/*15887*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15889*/               OPC_EmitInteger, MVT::i32, 14, 
/*15892*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15895*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15907*/             0, /*End of Scope*/
/*15908*/           0, /*End of Scope*/
/*15909*/         /*Scope*/ 65|128,1/*193*/, /*->16104*/
/*15911*/           OPC_MoveChild, 1,
/*15913*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15916*/           OPC_Scope, 92, /*->16010*/ // 2 children in Scope
/*15918*/             OPC_RecordChild0, // #1 = $Vd
/*15919*/             OPC_MoveChild, 1,
/*15921*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15924*/             OPC_MoveChild, 0,
/*15926*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15929*/             OPC_MoveChild, 0,
/*15931*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15934*/             OPC_MoveParent,
/*15935*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*15937*/             OPC_CheckType, MVT::v16i8,
/*15939*/             OPC_MoveParent,
/*15940*/             OPC_MoveParent,
/*15941*/             OPC_MoveParent,
/*15942*/             OPC_MoveParent,
/*15943*/             OPC_MoveChild, 1,
/*15945*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15948*/             OPC_Scope, 29, /*->15979*/ // 2 children in Scope
/*15950*/               OPC_RecordChild0, // #2 = $Vn
/*15951*/               OPC_MoveChild, 1,
/*15953*/               OPC_CheckSame, 1,
/*15955*/               OPC_MoveParent,
/*15956*/               OPC_MoveParent,
/*15957*/               OPC_CheckType, MVT::v2i64,
/*15959*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15961*/               OPC_EmitInteger, MVT::i32, 14, 
/*15964*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15967*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15979*/             /*Scope*/ 29, /*->16009*/
/*15980*/               OPC_MoveChild, 0,
/*15982*/               OPC_CheckSame, 1,
/*15984*/               OPC_MoveParent,
/*15985*/               OPC_RecordChild1, // #2 = $Vn
/*15986*/               OPC_MoveParent,
/*15987*/               OPC_CheckType, MVT::v2i64,
/*15989*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15991*/               OPC_EmitInteger, MVT::i32, 14, 
/*15994*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15997*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16009*/             0, /*End of Scope*/
/*16010*/           /*Scope*/ 92, /*->16103*/
/*16011*/             OPC_MoveChild, 0,
/*16013*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16016*/             OPC_MoveChild, 0,
/*16018*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16021*/             OPC_MoveChild, 0,
/*16023*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16026*/             OPC_MoveParent,
/*16027*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*16029*/             OPC_CheckType, MVT::v16i8,
/*16031*/             OPC_MoveParent,
/*16032*/             OPC_MoveParent,
/*16033*/             OPC_RecordChild1, // #1 = $Vd
/*16034*/             OPC_MoveParent,
/*16035*/             OPC_MoveParent,
/*16036*/             OPC_MoveChild, 1,
/*16038*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16041*/             OPC_Scope, 29, /*->16072*/ // 2 children in Scope
/*16043*/               OPC_RecordChild0, // #2 = $Vn
/*16044*/               OPC_MoveChild, 1,
/*16046*/               OPC_CheckSame, 1,
/*16048*/               OPC_MoveParent,
/*16049*/               OPC_MoveParent,
/*16050*/               OPC_CheckType, MVT::v2i64,
/*16052*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16054*/               OPC_EmitInteger, MVT::i32, 14, 
/*16057*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16060*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16072*/             /*Scope*/ 29, /*->16102*/
/*16073*/               OPC_MoveChild, 0,
/*16075*/               OPC_CheckSame, 1,
/*16077*/               OPC_MoveParent,
/*16078*/               OPC_RecordChild1, // #2 = $Vn
/*16079*/               OPC_MoveParent,
/*16080*/               OPC_CheckType, MVT::v2i64,
/*16082*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16084*/               OPC_EmitInteger, MVT::i32, 14, 
/*16087*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16090*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16102*/             0, /*End of Scope*/
/*16103*/           0, /*End of Scope*/
/*16104*/         0, /*End of Scope*/
/*16105*/       /*Scope*/ 67|128,1/*195*/, /*->16302*/
/*16107*/         OPC_MoveChild, 0,
/*16109*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16112*/         OPC_Scope, 93, /*->16207*/ // 2 children in Scope
/*16114*/           OPC_RecordChild0, // #0 = $Vd
/*16115*/           OPC_MoveChild, 1,
/*16117*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16120*/           OPC_MoveChild, 0,
/*16122*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16125*/           OPC_MoveChild, 0,
/*16127*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16130*/           OPC_MoveParent,
/*16131*/           OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*16133*/           OPC_CheckType, MVT::v16i8,
/*16135*/           OPC_MoveParent,
/*16136*/           OPC_MoveParent,
/*16137*/           OPC_MoveParent,
/*16138*/           OPC_RecordChild1, // #1 = $Vm
/*16139*/           OPC_MoveParent,
/*16140*/           OPC_MoveChild, 1,
/*16142*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16145*/           OPC_Scope, 29, /*->16176*/ // 2 children in Scope
/*16147*/             OPC_RecordChild0, // #2 = $Vn
/*16148*/             OPC_MoveChild, 1,
/*16150*/             OPC_CheckSame, 0,
/*16152*/             OPC_MoveParent,
/*16153*/             OPC_MoveParent,
/*16154*/             OPC_CheckType, MVT::v2i64,
/*16156*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16158*/             OPC_EmitInteger, MVT::i32, 14, 
/*16161*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16164*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16176*/           /*Scope*/ 29, /*->16206*/
/*16177*/             OPC_MoveChild, 0,
/*16179*/             OPC_CheckSame, 0,
/*16181*/             OPC_MoveParent,
/*16182*/             OPC_RecordChild1, // #2 = $Vn
/*16183*/             OPC_MoveParent,
/*16184*/             OPC_CheckType, MVT::v2i64,
/*16186*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16188*/             OPC_EmitInteger, MVT::i32, 14, 
/*16191*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16194*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16206*/           0, /*End of Scope*/
/*16207*/         /*Scope*/ 93, /*->16301*/
/*16208*/           OPC_MoveChild, 0,
/*16210*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16213*/           OPC_MoveChild, 0,
/*16215*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16218*/           OPC_MoveChild, 0,
/*16220*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16223*/           OPC_MoveParent,
/*16224*/           OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*16226*/           OPC_CheckType, MVT::v16i8,
/*16228*/           OPC_MoveParent,
/*16229*/           OPC_MoveParent,
/*16230*/           OPC_RecordChild1, // #0 = $Vd
/*16231*/           OPC_MoveParent,
/*16232*/           OPC_RecordChild1, // #1 = $Vm
/*16233*/           OPC_MoveParent,
/*16234*/           OPC_MoveChild, 1,
/*16236*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16239*/           OPC_Scope, 29, /*->16270*/ // 2 children in Scope
/*16241*/             OPC_RecordChild0, // #2 = $Vn
/*16242*/             OPC_MoveChild, 1,
/*16244*/             OPC_CheckSame, 0,
/*16246*/             OPC_MoveParent,
/*16247*/             OPC_MoveParent,
/*16248*/             OPC_CheckType, MVT::v2i64,
/*16250*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16252*/             OPC_EmitInteger, MVT::i32, 14, 
/*16255*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16258*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16270*/           /*Scope*/ 29, /*->16300*/
/*16271*/             OPC_MoveChild, 0,
/*16273*/             OPC_CheckSame, 0,
/*16275*/             OPC_MoveParent,
/*16276*/             OPC_RecordChild1, // #2 = $Vn
/*16277*/             OPC_MoveParent,
/*16278*/             OPC_CheckType, MVT::v2i64,
/*16280*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16282*/             OPC_EmitInteger, MVT::i32, 14, 
/*16285*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16288*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16300*/           0, /*End of Scope*/
/*16301*/         0, /*End of Scope*/
/*16302*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*16304*/   /*Scope*/ 0|128,1/*128*/, /*->16434*/
/*16306*/     OPC_RecordChild0, // #0 = $Vn
/*16307*/     OPC_MoveChild, 1,
/*16309*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16312*/     OPC_Scope, 73, /*->16387*/ // 2 children in Scope
/*16314*/       OPC_RecordChild0, // #1 = $Vm
/*16315*/       OPC_MoveChild, 1,
/*16317*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16320*/       OPC_MoveChild, 0,
/*16322*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16325*/       OPC_MoveChild, 0,
/*16327*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16330*/       OPC_MoveParent,
/*16331*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*16333*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->16360
/*16336*/         OPC_MoveParent,
/*16337*/         OPC_MoveParent,
/*16338*/         OPC_MoveParent,
/*16339*/         OPC_CheckType, MVT::v2i32,
/*16341*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16343*/         OPC_EmitInteger, MVT::i32, 14, 
/*16346*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16349*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->16386
/*16362*/         OPC_MoveParent,
/*16363*/         OPC_MoveParent,
/*16364*/         OPC_MoveParent,
/*16365*/         OPC_CheckType, MVT::v4i32,
/*16367*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16369*/         OPC_EmitInteger, MVT::i32, 14, 
/*16372*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16375*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*16387*/     /*Scope*/ 45, /*->16433*/
/*16388*/       OPC_MoveChild, 0,
/*16390*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16393*/       OPC_MoveChild, 0,
/*16395*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16398*/       OPC_MoveChild, 0,
/*16400*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16403*/       OPC_MoveParent,
/*16404*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*16406*/       OPC_CheckType, MVT::v8i8,
/*16408*/       OPC_MoveParent,
/*16409*/       OPC_MoveParent,
/*16410*/       OPC_RecordChild1, // #1 = $Vm
/*16411*/       OPC_MoveParent,
/*16412*/       OPC_CheckType, MVT::v2i32,
/*16414*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16416*/       OPC_EmitInteger, MVT::i32, 14, 
/*16419*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16422*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16433*/     0, /*End of Scope*/
/*16434*/   /*Scope*/ 101, /*->16536*/
/*16435*/     OPC_MoveChild, 0,
/*16437*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16440*/     OPC_Scope, 46, /*->16488*/ // 2 children in Scope
/*16442*/       OPC_RecordChild0, // #0 = $Vm
/*16443*/       OPC_MoveChild, 1,
/*16445*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16448*/       OPC_MoveChild, 0,
/*16450*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16453*/       OPC_MoveChild, 0,
/*16455*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16458*/       OPC_MoveParent,
/*16459*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*16461*/       OPC_CheckType, MVT::v8i8,
/*16463*/       OPC_MoveParent,
/*16464*/       OPC_MoveParent,
/*16465*/       OPC_MoveParent,
/*16466*/       OPC_RecordChild1, // #1 = $Vn
/*16467*/       OPC_CheckType, MVT::v2i32,
/*16469*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16471*/       OPC_EmitInteger, MVT::i32, 14, 
/*16474*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16477*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16488*/     /*Scope*/ 46, /*->16535*/
/*16489*/       OPC_MoveChild, 0,
/*16491*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16494*/       OPC_MoveChild, 0,
/*16496*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16499*/       OPC_MoveChild, 0,
/*16501*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16504*/       OPC_MoveParent,
/*16505*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*16507*/       OPC_CheckType, MVT::v8i8,
/*16509*/       OPC_MoveParent,
/*16510*/       OPC_MoveParent,
/*16511*/       OPC_RecordChild1, // #0 = $Vm
/*16512*/       OPC_MoveParent,
/*16513*/       OPC_RecordChild1, // #1 = $Vn
/*16514*/       OPC_CheckType, MVT::v2i32,
/*16516*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16518*/       OPC_EmitInteger, MVT::i32, 14, 
/*16521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16524*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16535*/     0, /*End of Scope*/
/*16536*/   /*Scope*/ 51, /*->16588*/
/*16537*/     OPC_RecordChild0, // #0 = $Vn
/*16538*/     OPC_MoveChild, 1,
/*16540*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16543*/     OPC_MoveChild, 0,
/*16545*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16548*/     OPC_MoveChild, 0,
/*16550*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16553*/     OPC_MoveChild, 0,
/*16555*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16558*/     OPC_MoveParent,
/*16559*/     OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*16561*/     OPC_CheckType, MVT::v16i8,
/*16563*/     OPC_MoveParent,
/*16564*/     OPC_MoveParent,
/*16565*/     OPC_RecordChild1, // #1 = $Vm
/*16566*/     OPC_MoveParent,
/*16567*/     OPC_CheckType, MVT::v4i32,
/*16569*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16571*/     OPC_EmitInteger, MVT::i32, 14, 
/*16574*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16577*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16588*/   /*Scope*/ 101, /*->16690*/
/*16589*/     OPC_MoveChild, 0,
/*16591*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16594*/     OPC_Scope, 46, /*->16642*/ // 2 children in Scope
/*16596*/       OPC_RecordChild0, // #0 = $Vm
/*16597*/       OPC_MoveChild, 1,
/*16599*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16602*/       OPC_MoveChild, 0,
/*16604*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16607*/       OPC_MoveChild, 0,
/*16609*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16612*/       OPC_MoveParent,
/*16613*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*16615*/       OPC_CheckType, MVT::v16i8,
/*16617*/       OPC_MoveParent,
/*16618*/       OPC_MoveParent,
/*16619*/       OPC_MoveParent,
/*16620*/       OPC_RecordChild1, // #1 = $Vn
/*16621*/       OPC_CheckType, MVT::v4i32,
/*16623*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16625*/       OPC_EmitInteger, MVT::i32, 14, 
/*16628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16631*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16642*/     /*Scope*/ 46, /*->16689*/
/*16643*/       OPC_MoveChild, 0,
/*16645*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16648*/       OPC_MoveChild, 0,
/*16650*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16653*/       OPC_MoveChild, 0,
/*16655*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16658*/       OPC_MoveParent,
/*16659*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*16661*/       OPC_CheckType, MVT::v16i8,
/*16663*/       OPC_MoveParent,
/*16664*/       OPC_MoveParent,
/*16665*/       OPC_RecordChild1, // #0 = $Vm
/*16666*/       OPC_MoveParent,
/*16667*/       OPC_RecordChild1, // #1 = $Vn
/*16668*/       OPC_CheckType, MVT::v4i32,
/*16670*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16672*/       OPC_EmitInteger, MVT::i32, 14, 
/*16675*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16678*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16689*/     0, /*End of Scope*/
/*16690*/   /*Scope*/ 61, /*->16752*/
/*16691*/     OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*16697*/     OPC_RecordChild0, // #0 = $src
/*16698*/     OPC_CheckType, MVT::i32,
/*16700*/     OPC_Scope, 24, /*->16726*/ // 2 children in Scope
/*16702*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*16704*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*16709*/       OPC_EmitInteger, MVT::i32, 14, 
/*16712*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16715*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*16726*/     /*Scope*/ 24, /*->16751*/
/*16727*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16729*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*16734*/       OPC_EmitInteger, MVT::i32, 14, 
/*16737*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16740*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*16751*/     0, /*End of Scope*/
/*16752*/   /*Scope*/ 101|128,1/*229*/, /*->16983*/
/*16754*/     OPC_RecordChild0, // #0 = $Rn
/*16755*/     OPC_RecordChild1, // #1 = $imm
/*16756*/     OPC_Scope, 103, /*->16861*/ // 4 children in Scope
/*16758*/       OPC_MoveChild, 1,
/*16760*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16763*/       OPC_Scope, 30, /*->16795*/ // 3 children in Scope
/*16765*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*16767*/         OPC_MoveParent,
/*16768*/         OPC_CheckType, MVT::i32,
/*16770*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16772*/         OPC_EmitConvertToTarget, 1,
/*16774*/         OPC_EmitInteger, MVT::i32, 14, 
/*16777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16780*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16783*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16795*/       /*Scope*/ 30, /*->16826*/
/*16796*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*16798*/         OPC_MoveParent,
/*16799*/         OPC_CheckType, MVT::i32,
/*16801*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16803*/         OPC_EmitConvertToTarget, 1,
/*16805*/         OPC_EmitInteger, MVT::i32, 14, 
/*16808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16814*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16826*/       /*Scope*/ 33, /*->16860*/
/*16827*/         OPC_CheckPredicate, 20, // Predicate_t2_so_imm_not
/*16829*/         OPC_MoveParent,
/*16830*/         OPC_CheckType, MVT::i32,
/*16832*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16834*/         OPC_EmitConvertToTarget, 1,
/*16836*/         OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*16839*/         OPC_EmitInteger, MVT::i32, 14, 
/*16842*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16848*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*16860*/       0, /*End of Scope*/
/*16861*/     /*Scope*/ 76, /*->16938*/
/*16862*/       OPC_CheckType, MVT::i32,
/*16864*/       OPC_Scope, 23, /*->16889*/ // 3 children in Scope
/*16866*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16868*/         OPC_EmitInteger, MVT::i32, 14, 
/*16871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16877*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16889*/       /*Scope*/ 23, /*->16913*/
/*16890*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*16892*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*16895*/         OPC_EmitInteger, MVT::i32, 14, 
/*16898*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16901*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*16913*/       /*Scope*/ 23, /*->16937*/
/*16914*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16916*/         OPC_EmitInteger, MVT::i32, 14, 
/*16919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16925*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16937*/       0, /*End of Scope*/
/*16938*/     /*Scope*/ 21, /*->16960*/
/*16939*/       OPC_CheckType, MVT::v2i32,
/*16941*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16943*/       OPC_EmitInteger, MVT::i32, 14, 
/*16946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16949*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16960*/     /*Scope*/ 21, /*->16982*/
/*16961*/       OPC_CheckType, MVT::v4i32,
/*16963*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16965*/       OPC_EmitInteger, MVT::i32, 14, 
/*16968*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16971*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16982*/     0, /*End of Scope*/
/*16983*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 106|128,9/*1258*/,  TARGET_VAL(ISD::MUL),// ->18246
/*16988*/   OPC_Scope, 95|128,2/*351*/, /*->17342*/ // 8 children in Scope
/*16991*/     OPC_MoveChild, 0,
/*16993*/     OPC_SwitchOpcode /*2 cases */, 21|128,2/*277*/,  TARGET_VAL(ISD::SRA),// ->17275
/*16998*/       OPC_Scope, 104, /*->17104*/ // 2 children in Scope
/*17000*/         OPC_MoveChild, 0,
/*17002*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17005*/         OPC_RecordChild0, // #0 = $a
/*17006*/         OPC_MoveChild, 1,
/*17008*/         OPC_CheckInteger, 16, 
/*17010*/         OPC_CheckType, MVT::i32,
/*17012*/         OPC_MoveParent,
/*17013*/         OPC_MoveParent,
/*17014*/         OPC_MoveChild, 1,
/*17016*/         OPC_CheckInteger, 16, 
/*17018*/         OPC_CheckType, MVT::i32,
/*17020*/         OPC_MoveParent,
/*17021*/         OPC_MoveParent,
/*17022*/         OPC_MoveChild, 1,
/*17024*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17027*/         OPC_Scope, 43, /*->17072*/ // 2 children in Scope
/*17029*/           OPC_MoveChild, 0,
/*17031*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17034*/           OPC_RecordChild0, // #1 = $b
/*17035*/           OPC_MoveChild, 1,
/*17037*/           OPC_CheckInteger, 16, 
/*17039*/           OPC_CheckType, MVT::i32,
/*17041*/           OPC_MoveParent,
/*17042*/           OPC_MoveParent,
/*17043*/           OPC_MoveChild, 1,
/*17045*/           OPC_CheckInteger, 16, 
/*17047*/           OPC_CheckType, MVT::i32,
/*17049*/           OPC_MoveParent,
/*17050*/           OPC_MoveParent,
/*17051*/           OPC_CheckType, MVT::i32,
/*17053*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17055*/           OPC_EmitInteger, MVT::i32, 14, 
/*17058*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17061*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                    // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*17072*/         /*Scope*/ 30, /*->17103*/
/*17073*/           OPC_RecordChild0, // #1 = $b
/*17074*/           OPC_MoveChild, 1,
/*17076*/           OPC_CheckInteger, 16, 
/*17078*/           OPC_CheckType, MVT::i32,
/*17080*/           OPC_MoveParent,
/*17081*/           OPC_MoveParent,
/*17082*/           OPC_CheckType, MVT::i32,
/*17084*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17086*/           OPC_EmitInteger, MVT::i32, 14, 
/*17089*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17092*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                    // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*17103*/         0, /*End of Scope*/
/*17104*/       /*Scope*/ 40|128,1/*168*/, /*->17274*/
/*17106*/         OPC_RecordChild0, // #0 = $a
/*17107*/         OPC_MoveChild, 1,
/*17109*/         OPC_CheckInteger, 16, 
/*17111*/         OPC_CheckType, MVT::i32,
/*17113*/         OPC_MoveParent,
/*17114*/         OPC_MoveParent,
/*17115*/         OPC_MoveChild, 1,
/*17117*/         OPC_SwitchOpcode /*2 cases */, 100,  TARGET_VAL(ISD::SRA),// ->17221
/*17121*/           OPC_Scope, 43, /*->17166*/ // 2 children in Scope
/*17123*/             OPC_MoveChild, 0,
/*17125*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17128*/             OPC_RecordChild0, // #1 = $b
/*17129*/             OPC_MoveChild, 1,
/*17131*/             OPC_CheckInteger, 16, 
/*17133*/             OPC_CheckType, MVT::i32,
/*17135*/             OPC_MoveParent,
/*17136*/             OPC_MoveParent,
/*17137*/             OPC_MoveChild, 1,
/*17139*/             OPC_CheckInteger, 16, 
/*17141*/             OPC_CheckType, MVT::i32,
/*17143*/             OPC_MoveParent,
/*17144*/             OPC_MoveParent,
/*17145*/             OPC_CheckType, MVT::i32,
/*17147*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17149*/             OPC_EmitInteger, MVT::i32, 14, 
/*17152*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17155*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                      // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*17166*/           /*Scope*/ 53, /*->17220*/
/*17167*/             OPC_RecordChild0, // #1 = $Rm
/*17168*/             OPC_MoveChild, 1,
/*17170*/             OPC_CheckInteger, 16, 
/*17172*/             OPC_CheckType, MVT::i32,
/*17174*/             OPC_MoveParent,
/*17175*/             OPC_MoveParent,
/*17176*/             OPC_CheckType, MVT::i32,
/*17178*/             OPC_Scope, 19, /*->17199*/ // 2 children in Scope
/*17180*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17182*/               OPC_EmitInteger, MVT::i32, 14, 
/*17185*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17188*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17199*/             /*Scope*/ 19, /*->17219*/
/*17200*/               OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17202*/               OPC_EmitInteger, MVT::i32, 14, 
/*17205*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17208*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17219*/             0, /*End of Scope*/
/*17220*/           0, /*End of Scope*/
                  /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17273
/*17224*/           OPC_RecordChild0, // #1 = $Rm
/*17225*/           OPC_MoveChild, 1,
/*17227*/           OPC_CheckValueType, MVT::i16,
/*17229*/           OPC_MoveParent,
/*17230*/           OPC_MoveParent,
/*17231*/           OPC_Scope, 19, /*->17252*/ // 2 children in Scope
/*17233*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17235*/             OPC_EmitInteger, MVT::i32, 14, 
/*17238*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17241*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17252*/           /*Scope*/ 19, /*->17272*/
/*17253*/             OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17255*/             OPC_EmitInteger, MVT::i32, 14, 
/*17258*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17261*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17272*/           0, /*End of Scope*/
                  0, // EndSwitchOpcode
/*17274*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17341
/*17278*/       OPC_RecordChild0, // #0 = $Rn
/*17279*/       OPC_MoveChild, 1,
/*17281*/       OPC_CheckValueType, MVT::i16,
/*17283*/       OPC_MoveParent,
/*17284*/       OPC_MoveParent,
/*17285*/       OPC_MoveChild, 1,
/*17287*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17290*/       OPC_RecordChild0, // #1 = $Rm
/*17291*/       OPC_MoveChild, 1,
/*17293*/       OPC_CheckInteger, 16, 
/*17295*/       OPC_CheckType, MVT::i32,
/*17297*/       OPC_MoveParent,
/*17298*/       OPC_MoveParent,
/*17299*/       OPC_Scope, 19, /*->17320*/ // 2 children in Scope
/*17301*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17303*/         OPC_EmitInteger, MVT::i32, 14, 
/*17306*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17309*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17320*/       /*Scope*/ 19, /*->17340*/
/*17321*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17323*/         OPC_EmitInteger, MVT::i32, 14, 
/*17326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17329*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17340*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17342*/   /*Scope*/ 41, /*->17384*/
/*17343*/     OPC_RecordChild0, // #0 = $a
/*17344*/     OPC_MoveChild, 0,
/*17346*/     OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17348*/     OPC_MoveParent,
/*17349*/     OPC_MoveChild, 1,
/*17351*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17354*/     OPC_RecordChild0, // #1 = $b
/*17355*/     OPC_MoveChild, 1,
/*17357*/     OPC_CheckInteger, 16, 
/*17359*/     OPC_CheckType, MVT::i32,
/*17361*/     OPC_MoveParent,
/*17362*/     OPC_MoveParent,
/*17363*/     OPC_CheckType, MVT::i32,
/*17365*/     OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17367*/     OPC_EmitInteger, MVT::i32, 14, 
/*17370*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17373*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
              // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*17384*/   /*Scope*/ 107, /*->17492*/
/*17385*/     OPC_MoveChild, 0,
/*17387*/     OPC_SwitchOpcode /*2 cases */, 36,  TARGET_VAL(ISD::SRA),// ->17427
/*17391*/       OPC_RecordChild0, // #0 = $a
/*17392*/       OPC_MoveChild, 1,
/*17394*/       OPC_CheckInteger, 16, 
/*17396*/       OPC_CheckType, MVT::i32,
/*17398*/       OPC_MoveParent,
/*17399*/       OPC_MoveParent,
/*17400*/       OPC_RecordChild1, // #1 = $b
/*17401*/       OPC_MoveChild, 1,
/*17403*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17405*/       OPC_MoveParent,
/*17406*/       OPC_CheckType, MVT::i32,
/*17408*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17410*/       OPC_EmitInteger, MVT::i32, 14, 
/*17413*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17416*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
              /*SwitchOpcode*/ 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17491
/*17430*/       OPC_RecordChild0, // #0 = $Rn
/*17431*/       OPC_MoveChild, 1,
/*17433*/       OPC_CheckValueType, MVT::i16,
/*17435*/       OPC_MoveParent,
/*17436*/       OPC_MoveParent,
/*17437*/       OPC_MoveChild, 1,
/*17439*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*17442*/       OPC_RecordChild0, // #1 = $Rm
/*17443*/       OPC_MoveChild, 1,
/*17445*/       OPC_CheckValueType, MVT::i16,
/*17447*/       OPC_MoveParent,
/*17448*/       OPC_MoveParent,
/*17449*/       OPC_Scope, 19, /*->17470*/ // 2 children in Scope
/*17451*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17453*/         OPC_EmitInteger, MVT::i32, 14, 
/*17456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17459*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17470*/       /*Scope*/ 19, /*->17490*/
/*17471*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17473*/         OPC_EmitInteger, MVT::i32, 14, 
/*17476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17490*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17492*/   /*Scope*/ 3|128,1/*131*/, /*->17625*/
/*17494*/     OPC_RecordChild0, // #0 = $Vn
/*17495*/     OPC_MoveChild, 1,
/*17497*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17500*/     OPC_RecordChild0, // #1 = $Vm
/*17501*/     OPC_Scope, 60, /*->17563*/ // 2 children in Scope
/*17503*/       OPC_CheckChild0Type, MVT::v4i16,
/*17505*/       OPC_RecordChild1, // #2 = $lane
/*17506*/       OPC_MoveChild, 1,
/*17508*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17511*/       OPC_MoveParent,
/*17512*/       OPC_MoveParent,
/*17513*/       OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->17538
/*17516*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17518*/         OPC_EmitConvertToTarget, 2,
/*17520*/         OPC_EmitInteger, MVT::i32, 14, 
/*17523*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17526*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v8i16,// ->17562
/*17540*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17542*/         OPC_EmitConvertToTarget, 2,
/*17544*/         OPC_EmitInteger, MVT::i32, 14, 
/*17547*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17550*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*17563*/     /*Scope*/ 60, /*->17624*/
/*17564*/       OPC_CheckChild0Type, MVT::v2i32,
/*17566*/       OPC_RecordChild1, // #2 = $lane
/*17567*/       OPC_MoveChild, 1,
/*17569*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17572*/       OPC_MoveParent,
/*17573*/       OPC_MoveParent,
/*17574*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->17599
/*17577*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17579*/         OPC_EmitConvertToTarget, 2,
/*17581*/         OPC_EmitInteger, MVT::i32, 14, 
/*17584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17587*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i32,// ->17623
/*17601*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17603*/         OPC_EmitConvertToTarget, 2,
/*17605*/         OPC_EmitInteger, MVT::i32, 14, 
/*17608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17611*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*17624*/     0, /*End of Scope*/
/*17625*/   /*Scope*/ 4|128,1/*132*/, /*->17759*/
/*17627*/     OPC_MoveChild, 0,
/*17629*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17632*/     OPC_RecordChild0, // #0 = $Vm
/*17633*/     OPC_Scope, 61, /*->17696*/ // 2 children in Scope
/*17635*/       OPC_CheckChild0Type, MVT::v4i16,
/*17637*/       OPC_RecordChild1, // #1 = $lane
/*17638*/       OPC_MoveChild, 1,
/*17640*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17643*/       OPC_MoveParent,
/*17644*/       OPC_MoveParent,
/*17645*/       OPC_RecordChild1, // #2 = $Vn
/*17646*/       OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->17671
/*17649*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17651*/         OPC_EmitConvertToTarget, 1,
/*17653*/         OPC_EmitInteger, MVT::i32, 14, 
/*17656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17659*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v8i16,// ->17695
/*17673*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17675*/         OPC_EmitConvertToTarget, 1,
/*17677*/         OPC_EmitInteger, MVT::i32, 14, 
/*17680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17683*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*17696*/     /*Scope*/ 61, /*->17758*/
/*17697*/       OPC_CheckChild0Type, MVT::v2i32,
/*17699*/       OPC_RecordChild1, // #1 = $lane
/*17700*/       OPC_MoveChild, 1,
/*17702*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17705*/       OPC_MoveParent,
/*17706*/       OPC_MoveParent,
/*17707*/       OPC_RecordChild1, // #2 = $Vn
/*17708*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->17733
/*17711*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17713*/         OPC_EmitConvertToTarget, 1,
/*17715*/         OPC_EmitInteger, MVT::i32, 14, 
/*17718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17721*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i32,// ->17757
/*17735*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17737*/         OPC_EmitConvertToTarget, 1,
/*17739*/         OPC_EmitInteger, MVT::i32, 14, 
/*17742*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17745*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*17758*/     0, /*End of Scope*/
/*17759*/   /*Scope*/ 109, /*->17869*/
/*17760*/     OPC_RecordChild0, // #0 = $src1
/*17761*/     OPC_MoveChild, 1,
/*17763*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17766*/     OPC_RecordChild0, // #1 = $src2
/*17767*/     OPC_Scope, 49, /*->17818*/ // 2 children in Scope
/*17769*/       OPC_CheckChild0Type, MVT::v8i16,
/*17771*/       OPC_RecordChild1, // #2 = $lane
/*17772*/       OPC_MoveChild, 1,
/*17774*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17777*/       OPC_MoveParent,
/*17778*/       OPC_MoveParent,
/*17779*/       OPC_CheckType, MVT::v8i16,
/*17781*/       OPC_EmitConvertToTarget, 2,
/*17783*/       OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*17786*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*17795*/       OPC_EmitConvertToTarget, 2,
/*17797*/       OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*17800*/       OPC_EmitInteger, MVT::i32, 14, 
/*17803*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17806*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*17818*/     /*Scope*/ 49, /*->17868*/
/*17819*/       OPC_CheckChild0Type, MVT::v4i32,
/*17821*/       OPC_RecordChild1, // #2 = $lane
/*17822*/       OPC_MoveChild, 1,
/*17824*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17827*/       OPC_MoveParent,
/*17828*/       OPC_MoveParent,
/*17829*/       OPC_CheckType, MVT::v4i32,
/*17831*/       OPC_EmitConvertToTarget, 2,
/*17833*/       OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*17836*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*17845*/       OPC_EmitConvertToTarget, 2,
/*17847*/       OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*17850*/       OPC_EmitInteger, MVT::i32, 14, 
/*17853*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17856*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*17868*/     0, /*End of Scope*/
/*17869*/   /*Scope*/ 110, /*->17980*/
/*17870*/     OPC_MoveChild, 0,
/*17872*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17875*/     OPC_RecordChild0, // #0 = $src2
/*17876*/     OPC_Scope, 50, /*->17928*/ // 2 children in Scope
/*17878*/       OPC_CheckChild0Type, MVT::v8i16,
/*17880*/       OPC_RecordChild1, // #1 = $lane
/*17881*/       OPC_MoveChild, 1,
/*17883*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17886*/       OPC_MoveParent,
/*17887*/       OPC_MoveParent,
/*17888*/       OPC_RecordChild1, // #2 = $src1
/*17889*/       OPC_CheckType, MVT::v8i16,
/*17891*/       OPC_EmitConvertToTarget, 1,
/*17893*/       OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*17896*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*17905*/       OPC_EmitConvertToTarget, 1,
/*17907*/       OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*17910*/       OPC_EmitInteger, MVT::i32, 14, 
/*17913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17916*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*17928*/     /*Scope*/ 50, /*->17979*/
/*17929*/       OPC_CheckChild0Type, MVT::v4i32,
/*17931*/       OPC_RecordChild1, // #1 = $lane
/*17932*/       OPC_MoveChild, 1,
/*17934*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17937*/       OPC_MoveParent,
/*17938*/       OPC_MoveParent,
/*17939*/       OPC_RecordChild1, // #2 = $src1
/*17940*/       OPC_CheckType, MVT::v4i32,
/*17942*/       OPC_EmitConvertToTarget, 1,
/*17944*/       OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*17947*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*17956*/       OPC_EmitConvertToTarget, 1,
/*17958*/       OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*17961*/       OPC_EmitInteger, MVT::i32, 14, 
/*17964*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17967*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*17979*/     0, /*End of Scope*/
/*17980*/   /*Scope*/ 7|128,2/*263*/, /*->18245*/
/*17982*/     OPC_RecordChild0, // #0 = $a
/*17983*/     OPC_Scope, 32, /*->18017*/ // 2 children in Scope
/*17985*/       OPC_MoveChild, 0,
/*17987*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17989*/       OPC_MoveParent,
/*17990*/       OPC_RecordChild1, // #1 = $b
/*17991*/       OPC_MoveChild, 1,
/*17993*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17995*/       OPC_MoveParent,
/*17996*/       OPC_CheckType, MVT::i32,
/*17998*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*18000*/       OPC_EmitInteger, MVT::i32, 14, 
/*18003*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18006*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*18017*/     /*Scope*/ 97|128,1/*225*/, /*->18244*/
/*18019*/       OPC_RecordChild1, // #1 = $Rm
/*18020*/       OPC_SwitchType /*7 cases */, 94,  MVT::i32,// ->18117
/*18023*/         OPC_Scope, 23, /*->18048*/ // 4 children in Scope
/*18025*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18027*/           OPC_EmitInteger, MVT::i32, 14, 
/*18030*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18033*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18036*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*18048*/         /*Scope*/ 23, /*->18072*/
/*18049*/           OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*18051*/           OPC_EmitInteger, MVT::i32, 14, 
/*18054*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18057*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18060*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*18072*/         /*Scope*/ 23, /*->18096*/
/*18073*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18075*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18078*/           OPC_EmitInteger, MVT::i32, 14, 
/*18081*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18084*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18096*/         /*Scope*/ 19, /*->18116*/
/*18097*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18099*/           OPC_EmitInteger, MVT::i32, 14, 
/*18102*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18105*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18116*/         0, /*End of Scope*/
                /*SwitchType*/ 19,  MVT::v8i8,// ->18138
/*18119*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18121*/         OPC_EmitInteger, MVT::i32, 14, 
/*18124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18127*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 19,  MVT::v4i16,// ->18159
/*18140*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18142*/         OPC_EmitInteger, MVT::i32, 14, 
/*18145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18148*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 19,  MVT::v2i32,// ->18180
/*18161*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18163*/         OPC_EmitInteger, MVT::i32, 14, 
/*18166*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18169*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 19,  MVT::v16i8,// ->18201
/*18182*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18184*/         OPC_EmitInteger, MVT::i32, 14, 
/*18187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18190*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 19,  MVT::v8i16,// ->18222
/*18203*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18205*/         OPC_EmitInteger, MVT::i32, 14, 
/*18208*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18211*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 19,  MVT::v4i32,// ->18243
/*18224*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18226*/         OPC_EmitInteger, MVT::i32, 14, 
/*18229*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18232*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*18244*/     0, /*End of Scope*/
/*18245*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 36|128,19/*2468*/,  TARGET_VAL(ISD::AND),// ->20718
/*18250*/   OPC_Scope, 69, /*->18321*/ // 30 children in Scope
/*18252*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18257*/     OPC_MoveChild, 0,
/*18259*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*18262*/     OPC_RecordChild0, // #0 = $Src
/*18263*/     OPC_MoveChild, 1,
/*18265*/     OPC_CheckInteger, 8, 
/*18267*/     OPC_CheckType, MVT::i32,
/*18269*/     OPC_MoveParent,
/*18270*/     OPC_MoveParent,
/*18271*/     OPC_CheckType, MVT::i32,
/*18273*/     OPC_Scope, 22, /*->18297*/ // 2 children in Scope
/*18275*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18277*/       OPC_EmitInteger, MVT::i32, 1, 
/*18280*/       OPC_EmitInteger, MVT::i32, 14, 
/*18283*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18286*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*18297*/     /*Scope*/ 22, /*->18320*/
/*18298*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18300*/       OPC_EmitInteger, MVT::i32, 1, 
/*18303*/       OPC_EmitInteger, MVT::i32, 14, 
/*18306*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18309*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*18320*/     0, /*End of Scope*/
/*18321*/   /*Scope*/ 47, /*->18369*/
/*18322*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18325*/     OPC_MoveChild, 0,
/*18327*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18330*/     OPC_RecordChild0, // #0 = $Rm
/*18331*/     OPC_RecordChild1, // #1 = $rot
/*18332*/     OPC_MoveChild, 1,
/*18334*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18337*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18339*/     OPC_CheckType, MVT::i32,
/*18341*/     OPC_MoveParent,
/*18342*/     OPC_MoveParent,
/*18343*/     OPC_CheckType, MVT::i32,
/*18345*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18347*/     OPC_EmitConvertToTarget, 1,
/*18349*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18352*/     OPC_EmitInteger, MVT::i32, 14, 
/*18355*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18358*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18369*/   /*Scope*/ 48, /*->18418*/
/*18370*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18374*/     OPC_MoveChild, 0,
/*18376*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18379*/     OPC_RecordChild0, // #0 = $Rm
/*18380*/     OPC_RecordChild1, // #1 = $rot
/*18381*/     OPC_MoveChild, 1,
/*18383*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18386*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18388*/     OPC_CheckType, MVT::i32,
/*18390*/     OPC_MoveParent,
/*18391*/     OPC_MoveParent,
/*18392*/     OPC_CheckType, MVT::i32,
/*18394*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18396*/     OPC_EmitConvertToTarget, 1,
/*18398*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18401*/     OPC_EmitInteger, MVT::i32, 14, 
/*18404*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18407*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18418*/   /*Scope*/ 49, /*->18468*/
/*18419*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18424*/     OPC_MoveChild, 0,
/*18426*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18429*/     OPC_RecordChild0, // #0 = $Rm
/*18430*/     OPC_RecordChild1, // #1 = $rot
/*18431*/     OPC_MoveChild, 1,
/*18433*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18436*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18438*/     OPC_CheckType, MVT::i32,
/*18440*/     OPC_MoveParent,
/*18441*/     OPC_MoveParent,
/*18442*/     OPC_CheckType, MVT::i32,
/*18444*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18446*/     OPC_EmitConvertToTarget, 1,
/*18448*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18451*/     OPC_EmitInteger, MVT::i32, 14, 
/*18454*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18457*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18468*/   /*Scope*/ 47, /*->18516*/
/*18469*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18472*/     OPC_MoveChild, 0,
/*18474*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18477*/     OPC_RecordChild0, // #0 = $Rm
/*18478*/     OPC_RecordChild1, // #1 = $rot
/*18479*/     OPC_MoveChild, 1,
/*18481*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18484*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18486*/     OPC_CheckType, MVT::i32,
/*18488*/     OPC_MoveParent,
/*18489*/     OPC_MoveParent,
/*18490*/     OPC_CheckType, MVT::i32,
/*18492*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18494*/     OPC_EmitConvertToTarget, 1,
/*18496*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18499*/     OPC_EmitInteger, MVT::i32, 14, 
/*18502*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18505*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18516*/   /*Scope*/ 48, /*->18565*/
/*18517*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18521*/     OPC_MoveChild, 0,
/*18523*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18526*/     OPC_RecordChild0, // #0 = $Rm
/*18527*/     OPC_RecordChild1, // #1 = $rot
/*18528*/     OPC_MoveChild, 1,
/*18530*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18533*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18535*/     OPC_CheckType, MVT::i32,
/*18537*/     OPC_MoveParent,
/*18538*/     OPC_MoveParent,
/*18539*/     OPC_CheckType, MVT::i32,
/*18541*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18543*/     OPC_EmitConvertToTarget, 1,
/*18545*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18548*/     OPC_EmitInteger, MVT::i32, 14, 
/*18551*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18554*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18565*/   /*Scope*/ 49, /*->18615*/
/*18566*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18571*/     OPC_MoveChild, 0,
/*18573*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18576*/     OPC_RecordChild0, // #0 = $Rm
/*18577*/     OPC_RecordChild1, // #1 = $rot
/*18578*/     OPC_MoveChild, 1,
/*18580*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18583*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18585*/     OPC_CheckType, MVT::i32,
/*18587*/     OPC_MoveParent,
/*18588*/     OPC_MoveParent,
/*18589*/     OPC_CheckType, MVT::i32,
/*18591*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18593*/     OPC_EmitConvertToTarget, 1,
/*18595*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18598*/     OPC_EmitInteger, MVT::i32, 14, 
/*18601*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18604*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18615*/   /*Scope*/ 28, /*->18644*/
/*18616*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18619*/     OPC_RecordChild0, // #0 = $Src
/*18620*/     OPC_CheckType, MVT::i32,
/*18622*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18624*/     OPC_EmitInteger, MVT::i32, 0, 
/*18627*/     OPC_EmitInteger, MVT::i32, 14, 
/*18630*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18633*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
              // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*18644*/   /*Scope*/ 29, /*->18674*/
/*18645*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18649*/     OPC_RecordChild0, // #0 = $Src
/*18650*/     OPC_CheckType, MVT::i32,
/*18652*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18654*/     OPC_EmitInteger, MVT::i32, 0, 
/*18657*/     OPC_EmitInteger, MVT::i32, 14, 
/*18660*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18663*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
              // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*18674*/   /*Scope*/ 30, /*->18705*/
/*18675*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18680*/     OPC_RecordChild0, // #0 = $Src
/*18681*/     OPC_CheckType, MVT::i32,
/*18683*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18685*/     OPC_EmitInteger, MVT::i32, 0, 
/*18688*/     OPC_EmitInteger, MVT::i32, 14, 
/*18691*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18694*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
              // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*18705*/   /*Scope*/ 28, /*->18734*/
/*18706*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18709*/     OPC_RecordChild0, // #0 = $Rm
/*18710*/     OPC_CheckType, MVT::i32,
/*18712*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18714*/     OPC_EmitInteger, MVT::i32, 0, 
/*18717*/     OPC_EmitInteger, MVT::i32, 14, 
/*18720*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18723*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*18734*/   /*Scope*/ 29, /*->18764*/
/*18735*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18739*/     OPC_RecordChild0, // #0 = $Rm
/*18740*/     OPC_CheckType, MVT::i32,
/*18742*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18744*/     OPC_EmitInteger, MVT::i32, 0, 
/*18747*/     OPC_EmitInteger, MVT::i32, 14, 
/*18750*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18753*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*18764*/   /*Scope*/ 30, /*->18795*/
/*18765*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18770*/     OPC_RecordChild0, // #0 = $Rm
/*18771*/     OPC_CheckType, MVT::i32,
/*18773*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18775*/     OPC_EmitInteger, MVT::i32, 0, 
/*18778*/     OPC_EmitInteger, MVT::i32, 14, 
/*18781*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18784*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*18795*/   /*Scope*/ 52, /*->18848*/
/*18796*/     OPC_RecordChild0, // #0 = $Rn
/*18797*/     OPC_MoveChild, 1,
/*18799*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18802*/     OPC_RecordChild0, // #1 = $shift
/*18803*/     OPC_MoveChild, 1,
/*18805*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18816*/     OPC_MoveParent,
/*18817*/     OPC_MoveParent,
/*18818*/     OPC_CheckType, MVT::i32,
/*18820*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18822*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*18825*/     OPC_EmitInteger, MVT::i32, 14, 
/*18828*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18831*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18834*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18848*/   /*Scope*/ 52, /*->18901*/
/*18849*/     OPC_MoveChild, 0,
/*18851*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18854*/     OPC_RecordChild0, // #0 = $shift
/*18855*/     OPC_MoveChild, 1,
/*18857*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18868*/     OPC_MoveParent,
/*18869*/     OPC_MoveParent,
/*18870*/     OPC_RecordChild1, // #1 = $Rn
/*18871*/     OPC_CheckType, MVT::i32,
/*18873*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18875*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*18878*/     OPC_EmitInteger, MVT::i32, 14, 
/*18881*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18884*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18887*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18901*/   /*Scope*/ 82, /*->18984*/
/*18902*/     OPC_RecordChild0, // #0 = $Rn
/*18903*/     OPC_MoveChild, 1,
/*18905*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18908*/     OPC_RecordChild0, // #1 = $shift
/*18909*/     OPC_MoveChild, 1,
/*18911*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18922*/     OPC_MoveParent,
/*18923*/     OPC_MoveParent,
/*18924*/     OPC_CheckType, MVT::i32,
/*18926*/     OPC_Scope, 27, /*->18955*/ // 2 children in Scope
/*18928*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18930*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*18933*/       OPC_EmitInteger, MVT::i32, 14, 
/*18936*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18939*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18942*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18955*/     /*Scope*/ 27, /*->18983*/
/*18956*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18958*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*18961*/       OPC_EmitInteger, MVT::i32, 14, 
/*18964*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18970*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18983*/     0, /*End of Scope*/
/*18984*/   /*Scope*/ 82, /*->19067*/
/*18985*/     OPC_MoveChild, 0,
/*18987*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18990*/     OPC_RecordChild0, // #0 = $shift
/*18991*/     OPC_MoveChild, 1,
/*18993*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19004*/     OPC_MoveParent,
/*19005*/     OPC_MoveParent,
/*19006*/     OPC_RecordChild1, // #1 = $Rn
/*19007*/     OPC_CheckType, MVT::i32,
/*19009*/     OPC_Scope, 27, /*->19038*/ // 2 children in Scope
/*19011*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19013*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*19016*/       OPC_EmitInteger, MVT::i32, 14, 
/*19019*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19022*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19025*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19038*/     /*Scope*/ 27, /*->19066*/
/*19039*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19041*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19044*/       OPC_EmitInteger, MVT::i32, 14, 
/*19047*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19050*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19053*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19066*/     0, /*End of Scope*/
/*19067*/   /*Scope*/ 102|128,1/*230*/, /*->19299*/
/*19069*/     OPC_RecordChild0, // #0 = $Rn
/*19070*/     OPC_Scope, 31, /*->19103*/ // 4 children in Scope
/*19072*/       OPC_RecordChild1, // #1 = $shift
/*19073*/       OPC_CheckType, MVT::i32,
/*19075*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19077*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*19080*/       OPC_EmitInteger, MVT::i32, 14, 
/*19083*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19086*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19089*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19103*/     /*Scope*/ 105, /*->19209*/
/*19104*/       OPC_MoveChild, 1,
/*19106*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19109*/       OPC_RecordChild0, // #1 = $imm
/*19110*/       OPC_MoveChild, 0,
/*19112*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19115*/       OPC_Scope, 45, /*->19162*/ // 2 children in Scope
/*19117*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*19119*/         OPC_MoveParent,
/*19120*/         OPC_MoveChild, 1,
/*19122*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19133*/         OPC_MoveParent,
/*19134*/         OPC_MoveParent,
/*19135*/         OPC_CheckType, MVT::i32,
/*19137*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19139*/         OPC_EmitConvertToTarget, 1,
/*19141*/         OPC_EmitInteger, MVT::i32, 14, 
/*19144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19150*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19162*/       /*Scope*/ 45, /*->19208*/
/*19163*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19165*/         OPC_MoveParent,
/*19166*/         OPC_MoveChild, 1,
/*19168*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19179*/         OPC_MoveParent,
/*19180*/         OPC_MoveParent,
/*19181*/         OPC_CheckType, MVT::i32,
/*19183*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19185*/         OPC_EmitConvertToTarget, 1,
/*19187*/         OPC_EmitInteger, MVT::i32, 14, 
/*19190*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19208*/       0, /*End of Scope*/
/*19209*/     /*Scope*/ 31, /*->19241*/
/*19210*/       OPC_RecordChild1, // #1 = $Rn
/*19211*/       OPC_CheckType, MVT::i32,
/*19213*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19215*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*19218*/       OPC_EmitInteger, MVT::i32, 14, 
/*19221*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19224*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19227*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19241*/     /*Scope*/ 56, /*->19298*/
/*19242*/       OPC_MoveChild, 1,
/*19244*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19247*/       OPC_MoveChild, 0,
/*19249*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19260*/       OPC_MoveParent,
/*19261*/       OPC_RecordChild1, // #1 = $imm
/*19262*/       OPC_MoveChild, 1,
/*19264*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19267*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19269*/       OPC_MoveParent,
/*19270*/       OPC_MoveParent,
/*19271*/       OPC_CheckType, MVT::i32,
/*19273*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19275*/       OPC_EmitConvertToTarget, 1,
/*19277*/       OPC_EmitInteger, MVT::i32, 14, 
/*19280*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19283*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19286*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19298*/     0, /*End of Scope*/
/*19299*/   /*Scope*/ 113, /*->19413*/
/*19300*/     OPC_MoveChild, 0,
/*19302*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19305*/     OPC_Scope, 52, /*->19359*/ // 2 children in Scope
/*19307*/       OPC_RecordChild0, // #0 = $imm
/*19308*/       OPC_MoveChild, 0,
/*19310*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19313*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19315*/       OPC_MoveParent,
/*19316*/       OPC_MoveChild, 1,
/*19318*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19329*/       OPC_MoveParent,
/*19330*/       OPC_MoveParent,
/*19331*/       OPC_RecordChild1, // #1 = $Rn
/*19332*/       OPC_CheckType, MVT::i32,
/*19334*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19336*/       OPC_EmitConvertToTarget, 0,
/*19338*/       OPC_EmitInteger, MVT::i32, 14, 
/*19341*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19344*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19347*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19359*/     /*Scope*/ 52, /*->19412*/
/*19360*/       OPC_MoveChild, 0,
/*19362*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19373*/       OPC_MoveParent,
/*19374*/       OPC_RecordChild1, // #0 = $imm
/*19375*/       OPC_MoveChild, 1,
/*19377*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19380*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19382*/       OPC_MoveParent,
/*19383*/       OPC_MoveParent,
/*19384*/       OPC_RecordChild1, // #1 = $Rn
/*19385*/       OPC_CheckType, MVT::i32,
/*19387*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19389*/       OPC_EmitConvertToTarget, 0,
/*19391*/       OPC_EmitInteger, MVT::i32, 14, 
/*19394*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19400*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19412*/     0, /*End of Scope*/
/*19413*/   /*Scope*/ 57, /*->19471*/
/*19414*/     OPC_RecordChild0, // #0 = $Rn
/*19415*/     OPC_MoveChild, 1,
/*19417*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19420*/     OPC_MoveChild, 0,
/*19422*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19433*/     OPC_MoveParent,
/*19434*/     OPC_RecordChild1, // #1 = $imm
/*19435*/     OPC_MoveChild, 1,
/*19437*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19440*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19442*/     OPC_MoveParent,
/*19443*/     OPC_MoveParent,
/*19444*/     OPC_CheckType, MVT::i32,
/*19446*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19448*/     OPC_EmitConvertToTarget, 1,
/*19450*/     OPC_EmitInteger, MVT::i32, 14, 
/*19453*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19456*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19459*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19471*/   /*Scope*/ 113, /*->19585*/
/*19472*/     OPC_MoveChild, 0,
/*19474*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19477*/     OPC_Scope, 52, /*->19531*/ // 2 children in Scope
/*19479*/       OPC_RecordChild0, // #0 = $imm
/*19480*/       OPC_MoveChild, 0,
/*19482*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19485*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19487*/       OPC_MoveParent,
/*19488*/       OPC_MoveChild, 1,
/*19490*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19501*/       OPC_MoveParent,
/*19502*/       OPC_MoveParent,
/*19503*/       OPC_RecordChild1, // #1 = $Rn
/*19504*/       OPC_CheckType, MVT::i32,
/*19506*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19508*/       OPC_EmitConvertToTarget, 0,
/*19510*/       OPC_EmitInteger, MVT::i32, 14, 
/*19513*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19516*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19519*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19531*/     /*Scope*/ 52, /*->19584*/
/*19532*/       OPC_MoveChild, 0,
/*19534*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19545*/       OPC_MoveParent,
/*19546*/       OPC_RecordChild1, // #0 = $imm
/*19547*/       OPC_MoveChild, 1,
/*19549*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19552*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19554*/       OPC_MoveParent,
/*19555*/       OPC_MoveParent,
/*19556*/       OPC_RecordChild1, // #1 = $Rn
/*19557*/       OPC_CheckType, MVT::i32,
/*19559*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19561*/       OPC_EmitConvertToTarget, 0,
/*19563*/       OPC_EmitInteger, MVT::i32, 14, 
/*19566*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19572*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19584*/     0, /*End of Scope*/
/*19585*/   /*Scope*/ 91|128,1/*219*/, /*->19806*/
/*19587*/     OPC_RecordChild0, // #0 = $Rn
/*19588*/     OPC_Scope, 117, /*->19707*/ // 2 children in Scope
/*19590*/       OPC_RecordChild1, // #1 = $shift
/*19591*/       OPC_CheckType, MVT::i32,
/*19593*/       OPC_Scope, 27, /*->19622*/ // 4 children in Scope
/*19595*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19597*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*19600*/         OPC_EmitInteger, MVT::i32, 14, 
/*19603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19609*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19622*/       /*Scope*/ 27, /*->19650*/
/*19623*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19625*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19628*/         OPC_EmitInteger, MVT::i32, 14, 
/*19631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19637*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19650*/       /*Scope*/ 27, /*->19678*/
/*19651*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19653*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*19656*/         OPC_EmitInteger, MVT::i32, 14, 
/*19659*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19662*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19665*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19678*/       /*Scope*/ 27, /*->19706*/
/*19679*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19681*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19684*/         OPC_EmitInteger, MVT::i32, 14, 
/*19687*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19693*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19706*/       0, /*End of Scope*/
/*19707*/     /*Scope*/ 97, /*->19805*/
/*19708*/       OPC_MoveChild, 1,
/*19710*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19713*/       OPC_RecordChild0, // #1 = $Rm
/*19714*/       OPC_MoveChild, 1,
/*19716*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19727*/       OPC_MoveParent,
/*19728*/       OPC_MoveParent,
/*19729*/       OPC_CheckType, MVT::i32,
/*19731*/       OPC_Scope, 23, /*->19756*/ // 3 children in Scope
/*19733*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19735*/         OPC_EmitInteger, MVT::i32, 14, 
/*19738*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19744*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19756*/       /*Scope*/ 23, /*->19780*/
/*19757*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19759*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19762*/         OPC_EmitInteger, MVT::i32, 14, 
/*19765*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19768*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19780*/       /*Scope*/ 23, /*->19804*/
/*19781*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19783*/         OPC_EmitInteger, MVT::i32, 14, 
/*19786*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19792*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19804*/       0, /*End of Scope*/
/*19805*/     0, /*End of Scope*/
/*19806*/   /*Scope*/ 98, /*->19905*/
/*19807*/     OPC_MoveChild, 0,
/*19809*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19812*/     OPC_RecordChild0, // #0 = $Rm
/*19813*/     OPC_MoveChild, 1,
/*19815*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19826*/     OPC_MoveParent,
/*19827*/     OPC_MoveParent,
/*19828*/     OPC_RecordChild1, // #1 = $Rn
/*19829*/     OPC_CheckType, MVT::i32,
/*19831*/     OPC_Scope, 23, /*->19856*/ // 3 children in Scope
/*19833*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19835*/       OPC_EmitInteger, MVT::i32, 14, 
/*19838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19841*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19844*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19856*/     /*Scope*/ 23, /*->19880*/
/*19857*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19859*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19862*/       OPC_EmitInteger, MVT::i32, 14, 
/*19865*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19868*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19880*/     /*Scope*/ 23, /*->19904*/
/*19881*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19883*/       OPC_EmitInteger, MVT::i32, 14, 
/*19886*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19889*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19892*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19904*/     0, /*End of Scope*/
/*19905*/   /*Scope*/ 0|128,1/*128*/, /*->20035*/
/*19907*/     OPC_RecordChild0, // #0 = $Vn
/*19908*/     OPC_MoveChild, 1,
/*19910*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19913*/     OPC_Scope, 73, /*->19988*/ // 2 children in Scope
/*19915*/       OPC_RecordChild0, // #1 = $Vm
/*19916*/       OPC_MoveChild, 1,
/*19918*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19921*/       OPC_MoveChild, 0,
/*19923*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19926*/       OPC_MoveChild, 0,
/*19928*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19931*/       OPC_MoveParent,
/*19932*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*19934*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->19961
/*19937*/         OPC_MoveParent,
/*19938*/         OPC_MoveParent,
/*19939*/         OPC_MoveParent,
/*19940*/         OPC_CheckType, MVT::v2i32,
/*19942*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19944*/         OPC_EmitInteger, MVT::i32, 14, 
/*19947*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19950*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->19987
/*19963*/         OPC_MoveParent,
/*19964*/         OPC_MoveParent,
/*19965*/         OPC_MoveParent,
/*19966*/         OPC_CheckType, MVT::v4i32,
/*19968*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19970*/         OPC_EmitInteger, MVT::i32, 14, 
/*19973*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19976*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*19988*/     /*Scope*/ 45, /*->20034*/
/*19989*/       OPC_MoveChild, 0,
/*19991*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19994*/       OPC_MoveChild, 0,
/*19996*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19999*/       OPC_MoveChild, 0,
/*20001*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20004*/       OPC_MoveParent,
/*20005*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*20007*/       OPC_CheckType, MVT::v8i8,
/*20009*/       OPC_MoveParent,
/*20010*/       OPC_MoveParent,
/*20011*/       OPC_RecordChild1, // #1 = $Vm
/*20012*/       OPC_MoveParent,
/*20013*/       OPC_CheckType, MVT::v2i32,
/*20015*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20017*/       OPC_EmitInteger, MVT::i32, 14, 
/*20020*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20023*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20034*/     0, /*End of Scope*/
/*20035*/   /*Scope*/ 101, /*->20137*/
/*20036*/     OPC_MoveChild, 0,
/*20038*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20041*/     OPC_Scope, 46, /*->20089*/ // 2 children in Scope
/*20043*/       OPC_RecordChild0, // #0 = $Vm
/*20044*/       OPC_MoveChild, 1,
/*20046*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20049*/       OPC_MoveChild, 0,
/*20051*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20054*/       OPC_MoveChild, 0,
/*20056*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20059*/       OPC_MoveParent,
/*20060*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*20062*/       OPC_CheckType, MVT::v8i8,
/*20064*/       OPC_MoveParent,
/*20065*/       OPC_MoveParent,
/*20066*/       OPC_MoveParent,
/*20067*/       OPC_RecordChild1, // #1 = $Vn
/*20068*/       OPC_CheckType, MVT::v2i32,
/*20070*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20072*/       OPC_EmitInteger, MVT::i32, 14, 
/*20075*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20078*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20089*/     /*Scope*/ 46, /*->20136*/
/*20090*/       OPC_MoveChild, 0,
/*20092*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20095*/       OPC_MoveChild, 0,
/*20097*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20100*/       OPC_MoveChild, 0,
/*20102*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20105*/       OPC_MoveParent,
/*20106*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*20108*/       OPC_CheckType, MVT::v8i8,
/*20110*/       OPC_MoveParent,
/*20111*/       OPC_MoveParent,
/*20112*/       OPC_RecordChild1, // #0 = $Vm
/*20113*/       OPC_MoveParent,
/*20114*/       OPC_RecordChild1, // #1 = $Vn
/*20115*/       OPC_CheckType, MVT::v2i32,
/*20117*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20119*/       OPC_EmitInteger, MVT::i32, 14, 
/*20122*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20125*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20136*/     0, /*End of Scope*/
/*20137*/   /*Scope*/ 51, /*->20189*/
/*20138*/     OPC_RecordChild0, // #0 = $Vn
/*20139*/     OPC_MoveChild, 1,
/*20141*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20144*/     OPC_MoveChild, 0,
/*20146*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20149*/     OPC_MoveChild, 0,
/*20151*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20154*/     OPC_MoveChild, 0,
/*20156*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20159*/     OPC_MoveParent,
/*20160*/     OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*20162*/     OPC_CheckType, MVT::v16i8,
/*20164*/     OPC_MoveParent,
/*20165*/     OPC_MoveParent,
/*20166*/     OPC_RecordChild1, // #1 = $Vm
/*20167*/     OPC_MoveParent,
/*20168*/     OPC_CheckType, MVT::v4i32,
/*20170*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20172*/     OPC_EmitInteger, MVT::i32, 14, 
/*20175*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20178*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20189*/   /*Scope*/ 101, /*->20291*/
/*20190*/     OPC_MoveChild, 0,
/*20192*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20195*/     OPC_Scope, 46, /*->20243*/ // 2 children in Scope
/*20197*/       OPC_RecordChild0, // #0 = $Vm
/*20198*/       OPC_MoveChild, 1,
/*20200*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20203*/       OPC_MoveChild, 0,
/*20205*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20208*/       OPC_MoveChild, 0,
/*20210*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20213*/       OPC_MoveParent,
/*20214*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*20216*/       OPC_CheckType, MVT::v16i8,
/*20218*/       OPC_MoveParent,
/*20219*/       OPC_MoveParent,
/*20220*/       OPC_MoveParent,
/*20221*/       OPC_RecordChild1, // #1 = $Vn
/*20222*/       OPC_CheckType, MVT::v4i32,
/*20224*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20226*/       OPC_EmitInteger, MVT::i32, 14, 
/*20229*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20232*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20243*/     /*Scope*/ 46, /*->20290*/
/*20244*/       OPC_MoveChild, 0,
/*20246*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20249*/       OPC_MoveChild, 0,
/*20251*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20254*/       OPC_MoveChild, 0,
/*20256*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20259*/       OPC_MoveParent,
/*20260*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*20262*/       OPC_CheckType, MVT::v16i8,
/*20264*/       OPC_MoveParent,
/*20265*/       OPC_MoveParent,
/*20266*/       OPC_RecordChild1, // #0 = $Vm
/*20267*/       OPC_MoveParent,
/*20268*/       OPC_RecordChild1, // #1 = $Vn
/*20269*/       OPC_CheckType, MVT::v4i32,
/*20271*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20273*/       OPC_EmitInteger, MVT::i32, 14, 
/*20276*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20279*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20290*/     0, /*End of Scope*/
/*20291*/   /*Scope*/ 24, /*->20316*/
/*20292*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*20295*/     OPC_RecordChild0, // #0 = $Rm
/*20296*/     OPC_CheckType, MVT::i32,
/*20298*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*20300*/     OPC_EmitInteger, MVT::i32, 14, 
/*20303*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20306*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
              // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*20316*/   /*Scope*/ 25, /*->20342*/
/*20317*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*20321*/     OPC_RecordChild0, // #0 = $Rm
/*20322*/     OPC_CheckType, MVT::i32,
/*20324*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*20326*/     OPC_EmitInteger, MVT::i32, 14, 
/*20329*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20332*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
              // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*20342*/   /*Scope*/ 117|128,2/*373*/, /*->20717*/
/*20344*/     OPC_RecordChild0, // #0 = $src
/*20345*/     OPC_Scope, 39, /*->20386*/ // 3 children in Scope
/*20347*/       OPC_RecordChild1, // #1 = $imm
/*20348*/       OPC_MoveChild, 1,
/*20350*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20353*/       OPC_CheckPredicate, 20, // Predicate_t2_so_imm_not
/*20355*/       OPC_MoveParent,
/*20356*/       OPC_CheckType, MVT::i32,
/*20358*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20360*/       OPC_EmitConvertToTarget, 1,
/*20362*/       OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*20365*/       OPC_EmitInteger, MVT::i32, 14, 
/*20368*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20371*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20374*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*20386*/     /*Scope*/ 44, /*->20431*/
/*20387*/       OPC_MoveChild, 0,
/*20389*/       OPC_CheckPredicate, 21, // Predicate_top16Zero
/*20391*/       OPC_MoveParent,
/*20392*/       OPC_RecordChild1, // #1 = $imm
/*20393*/       OPC_MoveChild, 1,
/*20395*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20398*/       OPC_CheckPredicate, 22, // Predicate_t2_so_imm_notSext
/*20400*/       OPC_MoveParent,
/*20401*/       OPC_CheckType, MVT::i32,
/*20403*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20405*/       OPC_EmitConvertToTarget, 1,
/*20407*/       OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*20410*/       OPC_EmitInteger, MVT::i32, 14, 
/*20413*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20416*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20419*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*20431*/     /*Scope*/ 27|128,2/*283*/, /*->20716*/
/*20433*/       OPC_RecordChild1, // #1 = $imm
/*20434*/       OPC_Scope, 29|128,1/*157*/, /*->20594*/ // 4 children in Scope
/*20437*/         OPC_MoveChild, 1,
/*20439*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20442*/         OPC_Scope, 30, /*->20474*/ // 5 children in Scope
/*20444*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*20446*/           OPC_MoveParent,
/*20447*/           OPC_CheckType, MVT::i32,
/*20449*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20451*/           OPC_EmitConvertToTarget, 1,
/*20453*/           OPC_EmitInteger, MVT::i32, 14, 
/*20456*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20459*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20462*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*20474*/         /*Scope*/ 26, /*->20501*/
/*20475*/           OPC_CheckPredicate, 23, // Predicate_bf_inv_mask_imm
/*20477*/           OPC_MoveParent,
/*20478*/           OPC_CheckType, MVT::i32,
/*20480*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*20482*/           OPC_EmitConvertToTarget, 1,
/*20484*/           OPC_EmitInteger, MVT::i32, 14, 
/*20487*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20490*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*20501*/         /*Scope*/ 33, /*->20535*/
/*20502*/           OPC_CheckPredicate, 24, // Predicate_so_imm_not
/*20504*/           OPC_MoveParent,
/*20505*/           OPC_CheckType, MVT::i32,
/*20507*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20509*/           OPC_EmitConvertToTarget, 1,
/*20511*/           OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*20514*/           OPC_EmitInteger, MVT::i32, 14, 
/*20517*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20520*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20523*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*20535*/         /*Scope*/ 30, /*->20566*/
/*20536*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*20538*/           OPC_MoveParent,
/*20539*/           OPC_CheckType, MVT::i32,
/*20541*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20543*/           OPC_EmitConvertToTarget, 1,
/*20545*/           OPC_EmitInteger, MVT::i32, 14, 
/*20548*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20551*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20554*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*20566*/         /*Scope*/ 26, /*->20593*/
/*20567*/           OPC_CheckPredicate, 23, // Predicate_bf_inv_mask_imm
/*20569*/           OPC_MoveParent,
/*20570*/           OPC_CheckType, MVT::i32,
/*20572*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20574*/           OPC_EmitConvertToTarget, 1,
/*20576*/           OPC_EmitInteger, MVT::i32, 14, 
/*20579*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20582*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*20593*/         0, /*End of Scope*/
/*20594*/       /*Scope*/ 76, /*->20671*/
/*20595*/         OPC_CheckType, MVT::i32,
/*20597*/         OPC_Scope, 23, /*->20622*/ // 3 children in Scope
/*20599*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20601*/           OPC_EmitInteger, MVT::i32, 14, 
/*20604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20607*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20610*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20622*/         /*Scope*/ 23, /*->20646*/
/*20623*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20625*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20628*/           OPC_EmitInteger, MVT::i32, 14, 
/*20631*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20634*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20646*/         /*Scope*/ 23, /*->20670*/
/*20647*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20649*/           OPC_EmitInteger, MVT::i32, 14, 
/*20652*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20655*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20658*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20670*/         0, /*End of Scope*/
/*20671*/       /*Scope*/ 21, /*->20693*/
/*20672*/         OPC_CheckType, MVT::v2i32,
/*20674*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20676*/         OPC_EmitInteger, MVT::i32, 14, 
/*20679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20682*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20693*/       /*Scope*/ 21, /*->20715*/
/*20694*/         OPC_CheckType, MVT::v4i32,
/*20696*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20698*/         OPC_EmitInteger, MVT::i32, 14, 
/*20701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20704*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20715*/       0, /*End of Scope*/
/*20716*/     0, /*End of Scope*/
/*20717*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119|128,5/*759*/,  TARGET_VAL(ISD::SRA),// ->21481
/*20722*/   OPC_Scope, 38|128,3/*422*/, /*->21147*/ // 5 children in Scope
/*20725*/     OPC_MoveChild, 0,
/*20727*/     OPC_SwitchOpcode /*2 cases */, 126|128,2/*382*/,  TARGET_VAL(ISD::MUL),// ->21114
/*20732*/       OPC_Scope, 57, /*->20791*/ // 6 children in Scope
/*20734*/         OPC_RecordChild0, // #0 = $a
/*20735*/         OPC_MoveChild, 1,
/*20737*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20740*/         OPC_MoveChild, 0,
/*20742*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*20745*/         OPC_RecordChild0, // #1 = $b
/*20746*/         OPC_MoveChild, 1,
/*20748*/         OPC_CheckInteger, 16, 
/*20750*/         OPC_CheckType, MVT::i32,
/*20752*/         OPC_MoveParent,
/*20753*/         OPC_MoveParent,
/*20754*/         OPC_MoveChild, 1,
/*20756*/         OPC_CheckInteger, 16, 
/*20758*/         OPC_CheckType, MVT::i32,
/*20760*/         OPC_MoveParent,
/*20761*/         OPC_MoveParent,
/*20762*/         OPC_MoveParent,
/*20763*/         OPC_MoveChild, 1,
/*20765*/         OPC_CheckInteger, 16, 
/*20767*/         OPC_CheckType, MVT::i32,
/*20769*/         OPC_MoveParent,
/*20770*/         OPC_CheckType, MVT::i32,
/*20772*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20774*/         OPC_EmitInteger, MVT::i32, 14, 
/*20777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20780*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*20791*/       /*Scope*/ 57, /*->20849*/
/*20792*/         OPC_MoveChild, 0,
/*20794*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20797*/         OPC_MoveChild, 0,
/*20799*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*20802*/         OPC_RecordChild0, // #0 = $b
/*20803*/         OPC_MoveChild, 1,
/*20805*/         OPC_CheckInteger, 16, 
/*20807*/         OPC_CheckType, MVT::i32,
/*20809*/         OPC_MoveParent,
/*20810*/         OPC_MoveParent,
/*20811*/         OPC_MoveChild, 1,
/*20813*/         OPC_CheckInteger, 16, 
/*20815*/         OPC_CheckType, MVT::i32,
/*20817*/         OPC_MoveParent,
/*20818*/         OPC_MoveParent,
/*20819*/         OPC_RecordChild1, // #1 = $a
/*20820*/         OPC_MoveParent,
/*20821*/         OPC_MoveChild, 1,
/*20823*/         OPC_CheckInteger, 16, 
/*20825*/         OPC_CheckType, MVT::i32,
/*20827*/         OPC_MoveParent,
/*20828*/         OPC_CheckType, MVT::i32,
/*20830*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20832*/         OPC_EmitInteger, MVT::i32, 14, 
/*20835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*20849*/       /*Scope*/ 67, /*->20917*/
/*20850*/         OPC_RecordChild0, // #0 = $Rn
/*20851*/         OPC_MoveChild, 1,
/*20853*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20856*/         OPC_RecordChild0, // #1 = $Rm
/*20857*/         OPC_MoveChild, 1,
/*20859*/         OPC_CheckInteger, 16, 
/*20861*/         OPC_CheckType, MVT::i32,
/*20863*/         OPC_MoveParent,
/*20864*/         OPC_MoveParent,
/*20865*/         OPC_MoveParent,
/*20866*/         OPC_MoveChild, 1,
/*20868*/         OPC_CheckInteger, 16, 
/*20870*/         OPC_CheckType, MVT::i32,
/*20872*/         OPC_MoveParent,
/*20873*/         OPC_CheckType, MVT::i32,
/*20875*/         OPC_Scope, 19, /*->20896*/ // 2 children in Scope
/*20877*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20879*/           OPC_EmitInteger, MVT::i32, 14, 
/*20882*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20885*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20896*/         /*Scope*/ 19, /*->20916*/
/*20897*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*20899*/           OPC_EmitInteger, MVT::i32, 14, 
/*20902*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20905*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20916*/         0, /*End of Scope*/
/*20917*/       /*Scope*/ 67, /*->20985*/
/*20918*/         OPC_MoveChild, 0,
/*20920*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20923*/         OPC_RecordChild0, // #0 = $Rm
/*20924*/         OPC_MoveChild, 1,
/*20926*/         OPC_CheckInteger, 16, 
/*20928*/         OPC_CheckType, MVT::i32,
/*20930*/         OPC_MoveParent,
/*20931*/         OPC_MoveParent,
/*20932*/         OPC_RecordChild1, // #1 = $Rn
/*20933*/         OPC_MoveParent,
/*20934*/         OPC_MoveChild, 1,
/*20936*/         OPC_CheckInteger, 16, 
/*20938*/         OPC_CheckType, MVT::i32,
/*20940*/         OPC_MoveParent,
/*20941*/         OPC_CheckType, MVT::i32,
/*20943*/         OPC_Scope, 19, /*->20964*/ // 2 children in Scope
/*20945*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20947*/           OPC_EmitInteger, MVT::i32, 14, 
/*20950*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20953*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20964*/         /*Scope*/ 19, /*->20984*/
/*20965*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*20967*/           OPC_EmitInteger, MVT::i32, 14, 
/*20970*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20973*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20984*/         0, /*End of Scope*/
/*20985*/       /*Scope*/ 63, /*->21049*/
/*20986*/         OPC_RecordChild0, // #0 = $Rn
/*20987*/         OPC_MoveChild, 1,
/*20989*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*20992*/         OPC_RecordChild0, // #1 = $Rm
/*20993*/         OPC_MoveChild, 1,
/*20995*/         OPC_CheckValueType, MVT::i16,
/*20997*/         OPC_MoveParent,
/*20998*/         OPC_MoveParent,
/*20999*/         OPC_MoveParent,
/*21000*/         OPC_MoveChild, 1,
/*21002*/         OPC_CheckInteger, 16, 
/*21004*/         OPC_CheckType, MVT::i32,
/*21006*/         OPC_MoveParent,
/*21007*/         OPC_Scope, 19, /*->21028*/ // 2 children in Scope
/*21009*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21011*/           OPC_EmitInteger, MVT::i32, 14, 
/*21014*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21017*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21028*/         /*Scope*/ 19, /*->21048*/
/*21029*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21031*/           OPC_EmitInteger, MVT::i32, 14, 
/*21034*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21037*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21048*/         0, /*End of Scope*/
/*21049*/       /*Scope*/ 63, /*->21113*/
/*21050*/         OPC_MoveChild, 0,
/*21052*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*21055*/         OPC_RecordChild0, // #0 = $Rm
/*21056*/         OPC_MoveChild, 1,
/*21058*/         OPC_CheckValueType, MVT::i16,
/*21060*/         OPC_MoveParent,
/*21061*/         OPC_MoveParent,
/*21062*/         OPC_RecordChild1, // #1 = $Rn
/*21063*/         OPC_MoveParent,
/*21064*/         OPC_MoveChild, 1,
/*21066*/         OPC_CheckInteger, 16, 
/*21068*/         OPC_CheckType, MVT::i32,
/*21070*/         OPC_MoveParent,
/*21071*/         OPC_Scope, 19, /*->21092*/ // 2 children in Scope
/*21073*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21075*/           OPC_EmitInteger, MVT::i32, 14, 
/*21078*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21081*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21092*/         /*Scope*/ 19, /*->21112*/
/*21093*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21095*/           OPC_EmitInteger, MVT::i32, 14, 
/*21098*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21101*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21112*/         0, /*End of Scope*/
/*21113*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 29,  TARGET_VAL(ISD::BSWAP),// ->21146
/*21117*/       OPC_RecordChild0, // #0 = $Rm
/*21118*/       OPC_MoveParent,
/*21119*/       OPC_MoveChild, 1,
/*21121*/       OPC_CheckInteger, 16, 
/*21123*/       OPC_CheckType, MVT::i32,
/*21125*/       OPC_MoveParent,
/*21126*/       OPC_CheckType, MVT::i32,
/*21128*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*21130*/       OPC_EmitInteger, MVT::i32, 14, 
/*21133*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21136*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*21147*/   /*Scope*/ 30, /*->21178*/
/*21148*/     OPC_RecordNode, // #0 = $src
/*21149*/     OPC_CheckType, MVT::i32,
/*21151*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21153*/     OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*21156*/     OPC_EmitInteger, MVT::i32, 14, 
/*21159*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21162*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21165*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*21178*/   /*Scope*/ 8|128,1/*136*/, /*->21316*/
/*21180*/     OPC_MoveChild, 0,
/*21182*/     OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->21261
/*21186*/       OPC_RecordChild0, // #0 = $a
/*21187*/       OPC_Scope, 35, /*->21224*/ // 2 children in Scope
/*21189*/         OPC_RecordChild1, // #1 = $b
/*21190*/         OPC_MoveChild, 1,
/*21192*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*21194*/         OPC_MoveParent,
/*21195*/         OPC_MoveParent,
/*21196*/         OPC_MoveChild, 1,
/*21198*/         OPC_CheckInteger, 16, 
/*21200*/         OPC_CheckType, MVT::i32,
/*21202*/         OPC_MoveParent,
/*21203*/         OPC_CheckType, MVT::i32,
/*21205*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21207*/         OPC_EmitInteger, MVT::i32, 14, 
/*21210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21213*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21224*/       /*Scope*/ 35, /*->21260*/
/*21225*/         OPC_MoveChild, 0,
/*21227*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*21229*/         OPC_MoveParent,
/*21230*/         OPC_RecordChild1, // #1 = $a
/*21231*/         OPC_MoveParent,
/*21232*/         OPC_MoveChild, 1,
/*21234*/         OPC_CheckInteger, 16, 
/*21236*/         OPC_CheckType, MVT::i32,
/*21238*/         OPC_MoveParent,
/*21239*/         OPC_CheckType, MVT::i32,
/*21241*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21243*/         OPC_EmitInteger, MVT::i32, 14, 
/*21246*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21249*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21260*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 51,  TARGET_VAL(ISD::BSWAP),// ->21315
/*21264*/       OPC_RecordChild0, // #0 = $Rm
/*21265*/       OPC_MoveParent,
/*21266*/       OPC_MoveChild, 1,
/*21268*/       OPC_CheckInteger, 16, 
/*21270*/       OPC_CheckType, MVT::i32,
/*21272*/       OPC_MoveParent,
/*21273*/       OPC_CheckType, MVT::i32,
/*21275*/       OPC_Scope, 18, /*->21295*/ // 2 children in Scope
/*21277*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*21279*/         OPC_EmitInteger, MVT::i32, 14, 
/*21282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21285*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*21295*/       /*Scope*/ 18, /*->21314*/
/*21296*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21298*/         OPC_EmitInteger, MVT::i32, 14, 
/*21301*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21304*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*21314*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*21316*/   /*Scope*/ 29, /*->21346*/
/*21317*/     OPC_RecordNode, // #0 = $src
/*21318*/     OPC_CheckType, MVT::i32,
/*21320*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21322*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*21325*/     OPC_EmitInteger, MVT::i32, 14, 
/*21328*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21331*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21334*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*21346*/   /*Scope*/ 4|128,1/*132*/, /*->21480*/
/*21348*/     OPC_RecordChild0, // #0 = $Rm
/*21349*/     OPC_RecordChild1, // #1 = $imm5
/*21350*/     OPC_Scope, 72, /*->21424*/ // 2 children in Scope
/*21352*/       OPC_MoveChild, 1,
/*21354*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21357*/       OPC_CheckPredicate, 25, // Predicate_imm_sr
/*21359*/       OPC_CheckType, MVT::i32,
/*21361*/       OPC_MoveParent,
/*21362*/       OPC_CheckType, MVT::i32,
/*21364*/       OPC_Scope, 28, /*->21394*/ // 2 children in Scope
/*21366*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21368*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21371*/         OPC_EmitConvertToTarget, 1,
/*21373*/         OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*21376*/         OPC_EmitInteger, MVT::i32, 14, 
/*21379*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21382*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                  // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*21394*/       /*Scope*/ 28, /*->21423*/
/*21395*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21397*/         OPC_EmitConvertToTarget, 1,
/*21399*/         OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*21402*/         OPC_EmitInteger, MVT::i32, 14, 
/*21405*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21411*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*21423*/       0, /*End of Scope*/
/*21424*/     /*Scope*/ 54, /*->21479*/
/*21425*/       OPC_CheckChild1Type, MVT::i32,
/*21427*/       OPC_CheckType, MVT::i32,
/*21429*/       OPC_Scope, 23, /*->21454*/ // 2 children in Scope
/*21431*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21433*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21436*/         OPC_EmitInteger, MVT::i32, 14, 
/*21439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21442*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*21454*/       /*Scope*/ 23, /*->21478*/
/*21455*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21457*/         OPC_EmitInteger, MVT::i32, 14, 
/*21460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21466*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21478*/       0, /*End of Scope*/
/*21479*/     0, /*End of Scope*/
/*21480*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78|128,4/*590*/,  TARGET_VAL(ISD::INTRINSIC_VOID),// ->22075
/*21485*/   OPC_RecordNode,   // #0 = 'intrinsic_void' chained node
/*21486*/   OPC_MoveChild, 1,
/*21488*/   OPC_Scope, 111, /*->21601*/ // 7 children in Scope
/*21490*/     OPC_CheckInteger, 3, 
/*21492*/     OPC_MoveParent,
/*21493*/     OPC_RecordChild2, // #1 = $cop
/*21494*/     OPC_MoveChild, 2,
/*21496*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21499*/     OPC_MoveParent,
/*21500*/     OPC_RecordChild3, // #2 = $opc1
/*21501*/     OPC_MoveChild, 3,
/*21503*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21506*/     OPC_MoveParent,
/*21507*/     OPC_RecordChild4, // #3 = $CRd
/*21508*/     OPC_MoveChild, 4,
/*21510*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21513*/     OPC_MoveParent,
/*21514*/     OPC_RecordChild5, // #4 = $CRn
/*21515*/     OPC_MoveChild, 5,
/*21517*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21520*/     OPC_MoveParent,
/*21521*/     OPC_RecordChild6, // #5 = $CRm
/*21522*/     OPC_MoveChild, 6,
/*21524*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21527*/     OPC_MoveParent,
/*21528*/     OPC_RecordChild7, // #6 = $opc2
/*21529*/     OPC_MoveChild, 7,
/*21531*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21534*/     OPC_MoveParent,
/*21535*/     OPC_Scope, 35, /*->21572*/ // 2 children in Scope
/*21537*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21539*/       OPC_EmitMergeInputChains1_0,
/*21540*/       OPC_EmitConvertToTarget, 1,
/*21542*/       OPC_EmitConvertToTarget, 2,
/*21544*/       OPC_EmitConvertToTarget, 3,
/*21546*/       OPC_EmitConvertToTarget, 4,
/*21548*/       OPC_EmitConvertToTarget, 5,
/*21550*/       OPC_EmitConvertToTarget, 6,
/*21552*/       OPC_EmitInteger, MVT::i32, 14, 
/*21555*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21558*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                // Src: (intrinsic_void 3:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21572*/     /*Scope*/ 27, /*->21600*/
/*21573*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21575*/       OPC_EmitMergeInputChains1_0,
/*21576*/       OPC_EmitConvertToTarget, 1,
/*21578*/       OPC_EmitConvertToTarget, 2,
/*21580*/       OPC_EmitConvertToTarget, 3,
/*21582*/       OPC_EmitConvertToTarget, 4,
/*21584*/       OPC_EmitConvertToTarget, 5,
/*21586*/       OPC_EmitConvertToTarget, 6,
/*21588*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCDP), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 3:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (tCDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21600*/     0, /*End of Scope*/
/*21601*/   /*Scope*/ 103, /*->21705*/
/*21602*/     OPC_CheckInteger, 4, 
/*21604*/     OPC_MoveParent,
/*21605*/     OPC_RecordChild2, // #1 = $cop
/*21606*/     OPC_MoveChild, 2,
/*21608*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21611*/     OPC_MoveParent,
/*21612*/     OPC_RecordChild3, // #2 = $opc1
/*21613*/     OPC_MoveChild, 3,
/*21615*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21618*/     OPC_MoveParent,
/*21619*/     OPC_RecordChild4, // #3 = $CRd
/*21620*/     OPC_MoveChild, 4,
/*21622*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21625*/     OPC_MoveParent,
/*21626*/     OPC_RecordChild5, // #4 = $CRn
/*21627*/     OPC_MoveChild, 5,
/*21629*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21632*/     OPC_MoveParent,
/*21633*/     OPC_RecordChild6, // #5 = $CRm
/*21634*/     OPC_MoveChild, 6,
/*21636*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21639*/     OPC_MoveParent,
/*21640*/     OPC_RecordChild7, // #6 = $opc2
/*21641*/     OPC_MoveChild, 7,
/*21643*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21646*/     OPC_MoveParent,
/*21647*/     OPC_Scope, 27, /*->21676*/ // 2 children in Scope
/*21649*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21651*/       OPC_EmitMergeInputChains1_0,
/*21652*/       OPC_EmitConvertToTarget, 1,
/*21654*/       OPC_EmitConvertToTarget, 2,
/*21656*/       OPC_EmitConvertToTarget, 3,
/*21658*/       OPC_EmitConvertToTarget, 4,
/*21660*/       OPC_EmitConvertToTarget, 5,
/*21662*/       OPC_EmitConvertToTarget, 6,
/*21664*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 4:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21676*/     /*Scope*/ 27, /*->21704*/
/*21677*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21679*/       OPC_EmitMergeInputChains1_0,
/*21680*/       OPC_EmitConvertToTarget, 1,
/*21682*/       OPC_EmitConvertToTarget, 2,
/*21684*/       OPC_EmitConvertToTarget, 3,
/*21686*/       OPC_EmitConvertToTarget, 4,
/*21688*/       OPC_EmitConvertToTarget, 5,
/*21690*/       OPC_EmitConvertToTarget, 6,
/*21692*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 4:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21704*/     0, /*End of Scope*/
/*21705*/   /*Scope*/ 101, /*->21807*/
/*21706*/     OPC_CheckInteger, 7, 
/*21708*/     OPC_MoveParent,
/*21709*/     OPC_RecordChild2, // #1 = $cop
/*21710*/     OPC_MoveChild, 2,
/*21712*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21715*/     OPC_MoveParent,
/*21716*/     OPC_RecordChild3, // #2 = $opc1
/*21717*/     OPC_MoveChild, 3,
/*21719*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21722*/     OPC_MoveParent,
/*21723*/     OPC_RecordChild4, // #3 = $Rt
/*21724*/     OPC_RecordChild5, // #4 = $CRn
/*21725*/     OPC_MoveChild, 5,
/*21727*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21730*/     OPC_MoveParent,
/*21731*/     OPC_RecordChild6, // #5 = $CRm
/*21732*/     OPC_MoveChild, 6,
/*21734*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21737*/     OPC_MoveParent,
/*21738*/     OPC_RecordChild7, // #6 = $opc2
/*21739*/     OPC_MoveChild, 7,
/*21741*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21744*/     OPC_MoveParent,
/*21745*/     OPC_Scope, 33, /*->21780*/ // 2 children in Scope
/*21747*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21749*/       OPC_EmitMergeInputChains1_0,
/*21750*/       OPC_EmitConvertToTarget, 1,
/*21752*/       OPC_EmitConvertToTarget, 2,
/*21754*/       OPC_EmitConvertToTarget, 4,
/*21756*/       OPC_EmitConvertToTarget, 5,
/*21758*/       OPC_EmitConvertToTarget, 6,
/*21760*/       OPC_EmitInteger, MVT::i32, 14, 
/*21763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21766*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                // Src: (intrinsic_void 7:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21780*/     /*Scope*/ 25, /*->21806*/
/*21781*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21783*/       OPC_EmitMergeInputChains1_0,
/*21784*/       OPC_EmitConvertToTarget, 1,
/*21786*/       OPC_EmitConvertToTarget, 2,
/*21788*/       OPC_EmitConvertToTarget, 4,
/*21790*/       OPC_EmitConvertToTarget, 5,
/*21792*/       OPC_EmitConvertToTarget, 6,
/*21794*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 7:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21806*/     0, /*End of Scope*/
/*21807*/   /*Scope*/ 93, /*->21901*/
/*21808*/     OPC_CheckInteger, 8, 
/*21810*/     OPC_MoveParent,
/*21811*/     OPC_RecordChild2, // #1 = $cop
/*21812*/     OPC_MoveChild, 2,
/*21814*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21817*/     OPC_MoveParent,
/*21818*/     OPC_RecordChild3, // #2 = $opc1
/*21819*/     OPC_MoveChild, 3,
/*21821*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21824*/     OPC_MoveParent,
/*21825*/     OPC_RecordChild4, // #3 = $Rt
/*21826*/     OPC_RecordChild5, // #4 = $CRn
/*21827*/     OPC_MoveChild, 5,
/*21829*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21832*/     OPC_MoveParent,
/*21833*/     OPC_RecordChild6, // #5 = $CRm
/*21834*/     OPC_MoveChild, 6,
/*21836*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21839*/     OPC_MoveParent,
/*21840*/     OPC_RecordChild7, // #6 = $opc2
/*21841*/     OPC_MoveChild, 7,
/*21843*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21846*/     OPC_MoveParent,
/*21847*/     OPC_Scope, 25, /*->21874*/ // 2 children in Scope
/*21849*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21851*/       OPC_EmitMergeInputChains1_0,
/*21852*/       OPC_EmitConvertToTarget, 1,
/*21854*/       OPC_EmitConvertToTarget, 2,
/*21856*/       OPC_EmitConvertToTarget, 4,
/*21858*/       OPC_EmitConvertToTarget, 5,
/*21860*/       OPC_EmitConvertToTarget, 6,
/*21862*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 8:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21874*/     /*Scope*/ 25, /*->21900*/
/*21875*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21877*/       OPC_EmitMergeInputChains1_0,
/*21878*/       OPC_EmitConvertToTarget, 1,
/*21880*/       OPC_EmitConvertToTarget, 2,
/*21882*/       OPC_EmitConvertToTarget, 4,
/*21884*/       OPC_EmitConvertToTarget, 5,
/*21886*/       OPC_EmitConvertToTarget, 6,
/*21888*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 8:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21900*/     0, /*End of Scope*/
/*21901*/   /*Scope*/ 78, /*->21980*/
/*21902*/     OPC_CheckInteger, 9, 
/*21904*/     OPC_MoveParent,
/*21905*/     OPC_RecordChild2, // #1 = $cop
/*21906*/     OPC_MoveChild, 2,
/*21908*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21911*/     OPC_MoveParent,
/*21912*/     OPC_RecordChild3, // #2 = $opc1
/*21913*/     OPC_MoveChild, 3,
/*21915*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21918*/     OPC_MoveParent,
/*21919*/     OPC_RecordChild4, // #3 = $Rt
/*21920*/     OPC_RecordChild5, // #4 = $Rt2
/*21921*/     OPC_RecordChild6, // #5 = $CRm
/*21922*/     OPC_MoveChild, 6,
/*21924*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21927*/     OPC_MoveParent,
/*21928*/     OPC_Scope, 28, /*->21958*/ // 2 children in Scope
/*21930*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21932*/       OPC_EmitMergeInputChains1_0,
/*21933*/       OPC_EmitConvertToTarget, 1,
/*21935*/       OPC_EmitConvertToTarget, 2,
/*21937*/       OPC_EmitConvertToTarget, 5,
/*21939*/       OPC_EmitInteger, MVT::i32, 14, 
/*21942*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21945*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                // Src: (intrinsic_void 9:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*21958*/     /*Scope*/ 20, /*->21979*/
/*21959*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21961*/       OPC_EmitMergeInputChains1_0,
/*21962*/       OPC_EmitConvertToTarget, 1,
/*21964*/       OPC_EmitConvertToTarget, 2,
/*21966*/       OPC_EmitConvertToTarget, 5,
/*21968*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 9:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*21979*/     0, /*End of Scope*/
/*21980*/   /*Scope*/ 70, /*->22051*/
/*21981*/     OPC_CheckInteger, 10, 
/*21983*/     OPC_MoveParent,
/*21984*/     OPC_RecordChild2, // #1 = $cop
/*21985*/     OPC_MoveChild, 2,
/*21987*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21990*/     OPC_MoveParent,
/*21991*/     OPC_RecordChild3, // #2 = $opc1
/*21992*/     OPC_MoveChild, 3,
/*21994*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21997*/     OPC_MoveParent,
/*21998*/     OPC_RecordChild4, // #3 = $Rt
/*21999*/     OPC_RecordChild5, // #4 = $Rt2
/*22000*/     OPC_RecordChild6, // #5 = $CRm
/*22001*/     OPC_MoveChild, 6,
/*22003*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22006*/     OPC_MoveParent,
/*22007*/     OPC_Scope, 20, /*->22029*/ // 2 children in Scope
/*22009*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22011*/       OPC_EmitMergeInputChains1_0,
/*22012*/       OPC_EmitConvertToTarget, 1,
/*22014*/       OPC_EmitConvertToTarget, 2,
/*22016*/       OPC_EmitConvertToTarget, 5,
/*22018*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 10:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22029*/     /*Scope*/ 20, /*->22050*/
/*22030*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22032*/       OPC_EmitMergeInputChains1_0,
/*22033*/       OPC_EmitConvertToTarget, 1,
/*22035*/       OPC_EmitConvertToTarget, 2,
/*22037*/       OPC_EmitConvertToTarget, 5,
/*22039*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 10:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22050*/     0, /*End of Scope*/
/*22051*/   /*Scope*/ 22, /*->22074*/
/*22052*/     OPC_CheckInteger, 119, 
/*22054*/     OPC_MoveParent,
/*22055*/     OPC_RecordChild2, // #1 = $src
/*22056*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*22058*/     OPC_EmitMergeInputChains1_0,
/*22059*/     OPC_EmitInteger, MVT::i32, 14, 
/*22062*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22065*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (intrinsic_void 119:iPTR, GPR:i32:$src) - Complexity = 8
              // Dst: (VMSR GPR:i32:$src)
/*22074*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,2/*351*/,  TARGET_VAL(ARMISD::PRELOAD),// ->22430
/*22079*/   OPC_RecordNode,   // #0 = 'ARMPreload' chained node
/*22080*/   OPC_RecordChild1, // #1 = $shift
/*22081*/   OPC_CheckChild1Type, MVT::i32,
/*22083*/   OPC_MoveChild, 2,
/*22085*/   OPC_CheckType, MVT::i32,
/*22087*/   OPC_Scope, 22|128,1/*150*/, /*->22240*/ // 2 children in Scope
/*22090*/     OPC_CheckInteger, 1, 
/*22092*/     OPC_MoveParent,
/*22093*/     OPC_MoveChild, 3,
/*22095*/     OPC_Scope, 34, /*->22131*/ // 2 children in Scope
/*22097*/       OPC_CheckInteger, 1, 
/*22099*/       OPC_MoveParent,
/*22100*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22102*/       OPC_Scope, 13, /*->22117*/ // 2 children in Scope
/*22104*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22107*/         OPC_EmitMergeInputChains1_0,
/*22108*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*22117*/       /*Scope*/ 12, /*->22130*/
/*22118*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22121*/         OPC_EmitMergeInputChains1_0,
/*22122*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*22130*/       0, /*End of Scope*/
/*22131*/     /*Scope*/ 107, /*->22239*/
/*22132*/       OPC_CheckInteger, 0, 
/*22134*/       OPC_MoveParent,
/*22135*/       OPC_Scope, 15, /*->22152*/ // 4 children in Scope
/*22137*/         OPC_CheckPatternPredicate, 17, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*22139*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22142*/         OPC_EmitMergeInputChains1_0,
/*22143*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*22152*/       /*Scope*/ 23, /*->22176*/
/*22153*/         OPC_CheckPatternPredicate, 18, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22155*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22158*/         OPC_EmitMergeInputChains1_0,
/*22159*/         OPC_EmitInteger, MVT::i32, 14, 
/*22162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22165*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*22176*/       /*Scope*/ 14, /*->22191*/
/*22177*/         OPC_CheckPatternPredicate, 17, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*22179*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22182*/         OPC_EmitMergeInputChains1_0,
/*22183*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                  // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*22191*/       /*Scope*/ 46, /*->22238*/
/*22192*/         OPC_CheckPatternPredicate, 18, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22194*/         OPC_Scope, 20, /*->22216*/ // 2 children in Scope
/*22196*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22199*/           OPC_EmitMergeInputChains1_0,
/*22200*/           OPC_EmitInteger, MVT::i32, 14, 
/*22203*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22206*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*22216*/         /*Scope*/ 20, /*->22237*/
/*22217*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22220*/           OPC_EmitMergeInputChains1_0,
/*22221*/           OPC_EmitInteger, MVT::i32, 14, 
/*22224*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22227*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*22237*/         0, /*End of Scope*/
/*22238*/       0, /*End of Scope*/
/*22239*/     0, /*End of Scope*/
/*22240*/   /*Scope*/ 59|128,1/*187*/, /*->22429*/
/*22242*/     OPC_CheckInteger, 0, 
/*22244*/     OPC_MoveParent,
/*22245*/     OPC_MoveChild, 3,
/*22247*/     OPC_Scope, 107, /*->22356*/ // 2 children in Scope
/*22249*/       OPC_CheckInteger, 1, 
/*22251*/       OPC_MoveParent,
/*22252*/       OPC_Scope, 15, /*->22269*/ // 4 children in Scope
/*22254*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22256*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22259*/         OPC_EmitMergeInputChains1_0,
/*22260*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*22269*/       /*Scope*/ 23, /*->22293*/
/*22270*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22272*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22275*/         OPC_EmitMergeInputChains1_0,
/*22276*/         OPC_EmitInteger, MVT::i32, 14, 
/*22279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22282*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*22293*/       /*Scope*/ 14, /*->22308*/
/*22294*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22296*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22299*/         OPC_EmitMergeInputChains1_0,
/*22300*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*22308*/       /*Scope*/ 46, /*->22355*/
/*22309*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22311*/         OPC_Scope, 20, /*->22333*/ // 2 children in Scope
/*22313*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22316*/           OPC_EmitMergeInputChains1_0,
/*22317*/           OPC_EmitInteger, MVT::i32, 14, 
/*22320*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22323*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*22333*/         /*Scope*/ 20, /*->22354*/
/*22334*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22337*/           OPC_EmitMergeInputChains1_0,
/*22338*/           OPC_EmitInteger, MVT::i32, 14, 
/*22341*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22344*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*22354*/         0, /*End of Scope*/
/*22355*/       0, /*End of Scope*/
/*22356*/     /*Scope*/ 71, /*->22428*/
/*22357*/       OPC_CheckInteger, 0, 
/*22359*/       OPC_MoveParent,
/*22360*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22362*/       OPC_Scope, 21, /*->22385*/ // 3 children in Scope
/*22364*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22367*/         OPC_EmitMergeInputChains1_0,
/*22368*/         OPC_EmitInteger, MVT::i32, 14, 
/*22371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22374*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*22385*/       /*Scope*/ 20, /*->22406*/
/*22386*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22389*/         OPC_EmitMergeInputChains1_0,
/*22390*/         OPC_EmitInteger, MVT::i32, 14, 
/*22393*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22396*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*22406*/       /*Scope*/ 20, /*->22427*/
/*22407*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22410*/         OPC_EmitMergeInputChains1_0,
/*22411*/         OPC_EmitInteger, MVT::i32, 14, 
/*22414*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22417*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*22427*/       0, /*End of Scope*/
/*22428*/     0, /*End of Scope*/
/*22429*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::BR_JT),// ->22581
/*22434*/   OPC_RecordNode,   // #0 = 'ARMbrjt' chained node
/*22435*/   OPC_Scope, 93, /*->22530*/ // 2 children in Scope
/*22437*/     OPC_MoveChild, 1,
/*22439*/     OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::LOAD),// ->22492
/*22443*/       OPC_RecordMemRef,
/*22444*/       OPC_RecordNode, // #1 = 'ld' chained node
/*22445*/       OPC_CheckFoldableChainNode,
/*22446*/       OPC_RecordChild1, // #2 = $target
/*22447*/       OPC_CheckChild1Type, MVT::i32,
/*22449*/       OPC_CheckPredicate, 26, // Predicate_unindexedload
/*22451*/       OPC_CheckPredicate, 27, // Predicate_load
/*22453*/       OPC_CheckType, MVT::i32,
/*22455*/       OPC_MoveParent,
/*22456*/       OPC_RecordChild2, // #3 = $jt
/*22457*/       OPC_MoveChild, 2,
/*22459*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*22462*/       OPC_MoveParent,
/*22463*/       OPC_RecordChild3, // #4 = $id
/*22464*/       OPC_MoveChild, 3,
/*22466*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22469*/       OPC_MoveParent,
/*22470*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22472*/       OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectAddrMode2:$target #5 #6 #7
/*22475*/       OPC_EmitMergeInputChains, 2, 0, 1, 
/*22479*/       OPC_EmitConvertToTarget, 4,
/*22481*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 5, 6, 7, 3, 8, 
                // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 25
                // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
              /*SwitchOpcode*/ 34,  TARGET_VAL(ISD::ADD),// ->22529
/*22495*/       OPC_RecordChild0, // #1 = $target
/*22496*/       OPC_RecordChild1, // #2 = $idx
/*22497*/       OPC_CheckType, MVT::i32,
/*22499*/       OPC_MoveParent,
/*22500*/       OPC_RecordChild2, // #3 = $jt
/*22501*/       OPC_MoveChild, 2,
/*22503*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*22506*/       OPC_MoveParent,
/*22507*/       OPC_RecordChild3, // #4 = $id
/*22508*/       OPC_MoveChild, 3,
/*22510*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22513*/       OPC_MoveParent,
/*22514*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22516*/       OPC_EmitMergeInputChains1_0,
/*22517*/       OPC_EmitConvertToTarget, 4,
/*22519*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                    0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
                // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 12
                // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt, (imm:i32):$id)
              0, // EndSwitchOpcode
/*22530*/   /*Scope*/ 49, /*->22580*/
/*22531*/     OPC_RecordChild1, // #1 = $target
/*22532*/     OPC_CheckChild1Type, MVT::i32,
/*22534*/     OPC_RecordChild2, // #2 = $jt
/*22535*/     OPC_MoveChild, 2,
/*22537*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*22540*/     OPC_MoveParent,
/*22541*/     OPC_RecordChild3, // #3 = $id
/*22542*/     OPC_MoveChild, 3,
/*22544*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22547*/     OPC_MoveParent,
/*22548*/     OPC_Scope, 14, /*->22564*/ // 2 children in Scope
/*22550*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22552*/       OPC_EmitMergeInputChains1_0,
/*22553*/       OPC_EmitConvertToTarget, 3,
/*22555*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*22564*/     /*Scope*/ 14, /*->22579*/
/*22565*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*22567*/       OPC_EmitMergeInputChains1_0,
/*22568*/       OPC_EmitConvertToTarget, 3,
/*22570*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*22579*/     0, /*End of Scope*/
/*22580*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 50|128,17/*2226*/,  TARGET_VAL(ISD::STORE),// ->24811
/*22585*/   OPC_RecordMemRef,
/*22586*/   OPC_RecordNode,   // #0 = 'ist' chained node
/*22587*/   OPC_Scope, 85|128,2/*341*/, /*->22931*/ // 4 children in Scope
/*22590*/     OPC_MoveChild, 1,
/*22592*/     OPC_SwitchOpcode /*2 cases */, 91|128,1/*219*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->22816
/*22597*/       OPC_RecordChild0, // #1 = $Vd
/*22598*/       OPC_Scope, 53, /*->22653*/ // 4 children in Scope
/*22600*/         OPC_CheckChild0Type, MVT::v8i8,
/*22602*/         OPC_RecordChild1, // #2 = $lane
/*22603*/         OPC_MoveChild, 1,
/*22605*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22608*/         OPC_MoveParent,
/*22609*/         OPC_MoveParent,
/*22610*/         OPC_RecordChild2, // #3 = $Rn
/*22611*/         OPC_RecordChild3, // #4 = $Rm
/*22612*/         OPC_CheckChild3Type, MVT::i32,
/*22614*/         OPC_CheckPredicate, 28, // Predicate_itruncstore
/*22616*/         OPC_CheckPredicate, 29, // Predicate_post_truncst
/*22618*/         OPC_CheckPredicate, 30, // Predicate_post_truncsti8
/*22620*/         OPC_CheckType, MVT::i32,
/*22622*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22624*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*22627*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*22630*/         OPC_EmitMergeInputChains1_0,
/*22631*/         OPC_EmitConvertToTarget, 2,
/*22633*/         OPC_EmitInteger, MVT::i32, 14, 
/*22636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*22653*/       /*Scope*/ 53, /*->22707*/
/*22654*/         OPC_CheckChild0Type, MVT::v4i16,
/*22656*/         OPC_RecordChild1, // #2 = $lane
/*22657*/         OPC_MoveChild, 1,
/*22659*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22662*/         OPC_MoveParent,
/*22663*/         OPC_MoveParent,
/*22664*/         OPC_RecordChild2, // #3 = $Rn
/*22665*/         OPC_RecordChild3, // #4 = $Rm
/*22666*/         OPC_CheckChild3Type, MVT::i32,
/*22668*/         OPC_CheckPredicate, 28, // Predicate_itruncstore
/*22670*/         OPC_CheckPredicate, 29, // Predicate_post_truncst
/*22672*/         OPC_CheckPredicate, 31, // Predicate_post_truncsti16
/*22674*/         OPC_CheckType, MVT::i32,
/*22676*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22678*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*22681*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*22684*/         OPC_EmitMergeInputChains1_0,
/*22685*/         OPC_EmitConvertToTarget, 2,
/*22687*/         OPC_EmitInteger, MVT::i32, 14, 
/*22690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22693*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*22707*/       /*Scope*/ 53, /*->22761*/
/*22708*/         OPC_CheckChild0Type, MVT::v16i8,
/*22710*/         OPC_RecordChild1, // #2 = $lane
/*22711*/         OPC_MoveChild, 1,
/*22713*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22716*/         OPC_MoveParent,
/*22717*/         OPC_MoveParent,
/*22718*/         OPC_RecordChild2, // #3 = $addr
/*22719*/         OPC_RecordChild3, // #4 = $offset
/*22720*/         OPC_CheckChild3Type, MVT::i32,
/*22722*/         OPC_CheckPredicate, 28, // Predicate_itruncstore
/*22724*/         OPC_CheckPredicate, 29, // Predicate_post_truncst
/*22726*/         OPC_CheckPredicate, 30, // Predicate_post_truncsti8
/*22728*/         OPC_CheckType, MVT::i32,
/*22730*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22732*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*22735*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*22738*/         OPC_EmitMergeInputChains1_0,
/*22739*/         OPC_EmitConvertToTarget, 2,
/*22741*/         OPC_EmitInteger, MVT::i32, 14, 
/*22744*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22747*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*22761*/       /*Scope*/ 53, /*->22815*/
/*22762*/         OPC_CheckChild0Type, MVT::v8i16,
/*22764*/         OPC_RecordChild1, // #2 = $lane
/*22765*/         OPC_MoveChild, 1,
/*22767*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22770*/         OPC_MoveParent,
/*22771*/         OPC_MoveParent,
/*22772*/         OPC_RecordChild2, // #3 = $addr
/*22773*/         OPC_RecordChild3, // #4 = $offset
/*22774*/         OPC_CheckChild3Type, MVT::i32,
/*22776*/         OPC_CheckPredicate, 28, // Predicate_itruncstore
/*22778*/         OPC_CheckPredicate, 29, // Predicate_post_truncst
/*22780*/         OPC_CheckPredicate, 31, // Predicate_post_truncsti16
/*22782*/         OPC_CheckType, MVT::i32,
/*22784*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22786*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*22789*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*22792*/         OPC_EmitMergeInputChains1_0,
/*22793*/         OPC_EmitConvertToTarget, 2,
/*22795*/         OPC_EmitInteger, MVT::i32, 14, 
/*22798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22801*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*22815*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 111,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->22930
/*22819*/       OPC_RecordChild0, // #1 = $Vd
/*22820*/       OPC_Scope, 53, /*->22875*/ // 2 children in Scope
/*22822*/         OPC_CheckChild0Type, MVT::v2i32,
/*22824*/         OPC_RecordChild1, // #2 = $lane
/*22825*/         OPC_MoveChild, 1,
/*22827*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22830*/         OPC_MoveParent,
/*22831*/         OPC_CheckType, MVT::i32,
/*22833*/         OPC_MoveParent,
/*22834*/         OPC_RecordChild2, // #3 = $Rn
/*22835*/         OPC_RecordChild3, // #4 = $Rm
/*22836*/         OPC_CheckChild3Type, MVT::i32,
/*22838*/         OPC_CheckPredicate, 32, // Predicate_istore
/*22840*/         OPC_CheckPredicate, 33, // Predicate_post_store
/*22842*/         OPC_CheckType, MVT::i32,
/*22844*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22846*/         OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*22849*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*22852*/         OPC_EmitMergeInputChains1_0,
/*22853*/         OPC_EmitConvertToTarget, 2,
/*22855*/         OPC_EmitInteger, MVT::i32, 14, 
/*22858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*22875*/       /*Scope*/ 53, /*->22929*/
/*22876*/         OPC_CheckChild0Type, MVT::v4i32,
/*22878*/         OPC_RecordChild1, // #2 = $lane
/*22879*/         OPC_MoveChild, 1,
/*22881*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22884*/         OPC_MoveParent,
/*22885*/         OPC_CheckType, MVT::i32,
/*22887*/         OPC_MoveParent,
/*22888*/         OPC_RecordChild2, // #3 = $addr
/*22889*/         OPC_RecordChild3, // #4 = $offset
/*22890*/         OPC_CheckChild3Type, MVT::i32,
/*22892*/         OPC_CheckPredicate, 32, // Predicate_istore
/*22894*/         OPC_CheckPredicate, 33, // Predicate_post_store
/*22896*/         OPC_CheckType, MVT::i32,
/*22898*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22900*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*22903*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*22906*/         OPC_EmitMergeInputChains1_0,
/*22907*/         OPC_EmitConvertToTarget, 2,
/*22909*/         OPC_EmitInteger, MVT::i32, 14, 
/*22912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22915*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*22929*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*22931*/   /*Scope*/ 5|128,2/*261*/, /*->23194*/
/*22933*/     OPC_RecordChild1, // #1 = $src
/*22934*/     OPC_CheckChild1Type, MVT::i32,
/*22936*/     OPC_RecordChild2, // #2 = $addr
/*22937*/     OPC_Scope, 89, /*->23028*/ // 2 children in Scope
/*22939*/       OPC_CheckChild2Type, MVT::i32,
/*22941*/       OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*22943*/       OPC_Scope, 25, /*->22970*/ // 2 children in Scope
/*22945*/         OPC_CheckPredicate, 35, // Predicate_store
/*22947*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22949*/         OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*22952*/         OPC_EmitMergeInputChains1_0,
/*22953*/         OPC_EmitInteger, MVT::i32, 14, 
/*22956*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22959*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                  // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*22970*/       /*Scope*/ 56, /*->23027*/
/*22971*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*22973*/         OPC_Scope, 25, /*->23000*/ // 2 children in Scope
/*22975*/           OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*22977*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22979*/           OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*22982*/           OPC_EmitMergeInputChains1_0,
/*22983*/           OPC_EmitInteger, MVT::i32, 14, 
/*22986*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22989*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                    // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*23000*/         /*Scope*/ 25, /*->23026*/
/*23001*/           OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23003*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23005*/           OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*23008*/           OPC_EmitMergeInputChains1_0,
/*23009*/           OPC_EmitInteger, MVT::i32, 14, 
/*23012*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23015*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                    // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*23026*/         0, /*End of Scope*/
/*23027*/       0, /*End of Scope*/
/*23028*/     /*Scope*/ 35|128,1/*163*/, /*->23193*/
/*23030*/       OPC_RecordChild3, // #3 = $offset
/*23031*/       OPC_CheckChild3Type, MVT::i32,
/*23033*/       OPC_CheckType, MVT::i32,
/*23035*/       OPC_Scope, 59, /*->23096*/ // 2 children in Scope
/*23037*/         OPC_CheckPredicate, 32, // Predicate_istore
/*23039*/         OPC_CheckPredicate, 33, // Predicate_post_store
/*23041*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23043*/         OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23046*/         OPC_Scope, 23, /*->23071*/ // 2 children in Scope
/*23048*/           OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*23051*/           OPC_EmitMergeInputChains1_0,
/*23052*/           OPC_EmitInteger, MVT::i32, 14, 
/*23055*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23058*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*23071*/         /*Scope*/ 23, /*->23095*/
/*23072*/           OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*23075*/           OPC_EmitMergeInputChains1_0,
/*23076*/           OPC_EmitInteger, MVT::i32, 14, 
/*23079*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23082*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*23095*/         0, /*End of Scope*/
/*23096*/       /*Scope*/ 95, /*->23192*/
/*23097*/         OPC_CheckPredicate, 28, // Predicate_itruncstore
/*23099*/         OPC_CheckPredicate, 29, // Predicate_post_truncst
/*23101*/         OPC_Scope, 57, /*->23160*/ // 2 children in Scope
/*23103*/           OPC_CheckPredicate, 30, // Predicate_post_truncsti8
/*23105*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23107*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23110*/           OPC_Scope, 23, /*->23135*/ // 2 children in Scope
/*23112*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*23115*/             OPC_EmitMergeInputChains1_0,
/*23116*/             OPC_EmitInteger, MVT::i32, 14, 
/*23119*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23122*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*23135*/           /*Scope*/ 23, /*->23159*/
/*23136*/             OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*23139*/             OPC_EmitMergeInputChains1_0,
/*23140*/             OPC_EmitInteger, MVT::i32, 14, 
/*23143*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23146*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*23159*/           0, /*End of Scope*/
/*23160*/         /*Scope*/ 30, /*->23191*/
/*23161*/           OPC_CheckPredicate, 31, // Predicate_post_truncsti16
/*23163*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23165*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23168*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*23171*/           OPC_EmitMergeInputChains1_0,
/*23172*/           OPC_EmitInteger, MVT::i32, 14, 
/*23175*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23178*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                    // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*23191*/         0, /*End of Scope*/
/*23192*/       0, /*End of Scope*/
/*23193*/     0, /*End of Scope*/
/*23194*/   /*Scope*/ 126|128,2/*382*/, /*->23578*/
/*23196*/     OPC_MoveChild, 1,
/*23198*/     OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->23390
/*23203*/       OPC_RecordChild0, // #1 = $Vd
/*23204*/       OPC_Scope, 45, /*->23251*/ // 4 children in Scope
/*23206*/         OPC_CheckChild0Type, MVT::v8i8,
/*23208*/         OPC_RecordChild1, // #2 = $lane
/*23209*/         OPC_MoveChild, 1,
/*23211*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23214*/         OPC_MoveParent,
/*23215*/         OPC_MoveParent,
/*23216*/         OPC_RecordChild2, // #3 = $Rn
/*23217*/         OPC_CheckChild2Type, MVT::i32,
/*23219*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23221*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*23223*/         OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23225*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23227*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*23230*/         OPC_EmitMergeInputChains1_0,
/*23231*/         OPC_EmitConvertToTarget, 2,
/*23233*/         OPC_EmitInteger, MVT::i32, 14, 
/*23236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23239*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*23251*/       /*Scope*/ 45, /*->23297*/
/*23252*/         OPC_CheckChild0Type, MVT::v4i16,
/*23254*/         OPC_RecordChild1, // #2 = $lane
/*23255*/         OPC_MoveChild, 1,
/*23257*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23260*/         OPC_MoveParent,
/*23261*/         OPC_MoveParent,
/*23262*/         OPC_RecordChild2, // #3 = $Rn
/*23263*/         OPC_CheckChild2Type, MVT::i32,
/*23265*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23267*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*23269*/         OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*23271*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23273*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*23276*/         OPC_EmitMergeInputChains1_0,
/*23277*/         OPC_EmitConvertToTarget, 2,
/*23279*/         OPC_EmitInteger, MVT::i32, 14, 
/*23282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23285*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*23297*/       /*Scope*/ 45, /*->23343*/
/*23298*/         OPC_CheckChild0Type, MVT::v16i8,
/*23300*/         OPC_RecordChild1, // #2 = $lane
/*23301*/         OPC_MoveChild, 1,
/*23303*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23306*/         OPC_MoveParent,
/*23307*/         OPC_MoveParent,
/*23308*/         OPC_RecordChild2, // #3 = $addr
/*23309*/         OPC_CheckChild2Type, MVT::i32,
/*23311*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23313*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*23315*/         OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23317*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23319*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23322*/         OPC_EmitMergeInputChains1_0,
/*23323*/         OPC_EmitConvertToTarget, 2,
/*23325*/         OPC_EmitInteger, MVT::i32, 14, 
/*23328*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23331*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*23343*/       /*Scope*/ 45, /*->23389*/
/*23344*/         OPC_CheckChild0Type, MVT::v8i16,
/*23346*/         OPC_RecordChild1, // #2 = $lane
/*23347*/         OPC_MoveChild, 1,
/*23349*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23352*/         OPC_MoveParent,
/*23353*/         OPC_MoveParent,
/*23354*/         OPC_RecordChild2, // #3 = $addr
/*23355*/         OPC_CheckChild2Type, MVT::i32,
/*23357*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23359*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*23361*/         OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*23363*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23365*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23368*/         OPC_EmitMergeInputChains1_0,
/*23369*/         OPC_EmitConvertToTarget, 2,
/*23371*/         OPC_EmitInteger, MVT::i32, 14, 
/*23374*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23377*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*23389*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->23577
/*23394*/       OPC_RecordChild0, // #1 = $Vd
/*23395*/       OPC_Scope, 45, /*->23442*/ // 4 children in Scope
/*23397*/         OPC_CheckChild0Type, MVT::v2i32,
/*23399*/         OPC_RecordChild1, // #2 = $lane
/*23400*/         OPC_MoveChild, 1,
/*23402*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23405*/         OPC_MoveParent,
/*23406*/         OPC_CheckType, MVT::i32,
/*23408*/         OPC_MoveParent,
/*23409*/         OPC_RecordChild2, // #3 = $Rn
/*23410*/         OPC_CheckChild2Type, MVT::i32,
/*23412*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23414*/         OPC_CheckPredicate, 35, // Predicate_store
/*23416*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23418*/         OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*23421*/         OPC_EmitMergeInputChains1_0,
/*23422*/         OPC_EmitConvertToTarget, 2,
/*23424*/         OPC_EmitInteger, MVT::i32, 14, 
/*23427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23430*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*23442*/       /*Scope*/ 45, /*->23488*/
/*23443*/         OPC_CheckChild0Type, MVT::v4i32,
/*23445*/         OPC_RecordChild1, // #2 = $lane
/*23446*/         OPC_MoveChild, 1,
/*23448*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23451*/         OPC_MoveParent,
/*23452*/         OPC_CheckType, MVT::i32,
/*23454*/         OPC_MoveParent,
/*23455*/         OPC_RecordChild2, // #3 = $addr
/*23456*/         OPC_CheckChild2Type, MVT::i32,
/*23458*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23460*/         OPC_CheckPredicate, 35, // Predicate_store
/*23462*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23464*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23467*/         OPC_EmitMergeInputChains1_0,
/*23468*/         OPC_EmitConvertToTarget, 2,
/*23470*/         OPC_EmitInteger, MVT::i32, 14, 
/*23473*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23476*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*23488*/       /*Scope*/ 43, /*->23532*/
/*23489*/         OPC_CheckChild0Type, MVT::v2f32,
/*23491*/         OPC_RecordChild1, // #2 = $lane
/*23492*/         OPC_MoveChild, 1,
/*23494*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23497*/         OPC_MoveParent,
/*23498*/         OPC_CheckType, MVT::f32,
/*23500*/         OPC_MoveParent,
/*23501*/         OPC_RecordChild2, // #3 = $addr
/*23502*/         OPC_CheckChild2Type, MVT::i32,
/*23504*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23506*/         OPC_CheckPredicate, 35, // Predicate_store
/*23508*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23511*/         OPC_EmitMergeInputChains1_0,
/*23512*/         OPC_EmitConvertToTarget, 2,
/*23514*/         OPC_EmitInteger, MVT::i32, 14, 
/*23517*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23520*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*23532*/       /*Scope*/ 43, /*->23576*/
/*23533*/         OPC_CheckChild0Type, MVT::v4f32,
/*23535*/         OPC_RecordChild1, // #2 = $lane
/*23536*/         OPC_MoveChild, 1,
/*23538*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23541*/         OPC_MoveParent,
/*23542*/         OPC_CheckType, MVT::f32,
/*23544*/         OPC_MoveParent,
/*23545*/         OPC_RecordChild2, // #3 = $addr
/*23546*/         OPC_CheckChild2Type, MVT::i32,
/*23548*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23550*/         OPC_CheckPredicate, 35, // Predicate_store
/*23552*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23555*/         OPC_EmitMergeInputChains1_0,
/*23556*/         OPC_EmitConvertToTarget, 2,
/*23558*/         OPC_EmitInteger, MVT::i32, 14, 
/*23561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23564*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*23576*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23578*/   /*Scope*/ 78|128,9/*1230*/, /*->24810*/
/*23580*/     OPC_RecordChild1, // #1 = $Rt
/*23581*/     OPC_Scope, 47|128,7/*943*/, /*->24527*/ // 4 children in Scope
/*23584*/       OPC_CheckChild1Type, MVT::i32,
/*23586*/       OPC_RecordChild2, // #2 = $shift
/*23587*/       OPC_Scope, 50|128,1/*178*/, /*->23768*/ // 4 children in Scope
/*23590*/         OPC_CheckChild2Type, MVT::i32,
/*23592*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23594*/         OPC_Scope, 26, /*->23622*/ // 4 children in Scope
/*23596*/           OPC_CheckPredicate, 35, // Predicate_store
/*23598*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23600*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*23603*/           OPC_EmitMergeInputChains1_0,
/*23604*/           OPC_EmitInteger, MVT::i32, 14, 
/*23607*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23610*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*23622*/         /*Scope*/ 58, /*->23681*/
/*23623*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*23625*/           OPC_Scope, 26, /*->23653*/ // 2 children in Scope
/*23627*/             OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23629*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23631*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*23634*/             OPC_EmitMergeInputChains1_0,
/*23635*/             OPC_EmitInteger, MVT::i32, 14, 
/*23638*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23641*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*23653*/           /*Scope*/ 26, /*->23680*/
/*23654*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*23656*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23658*/             OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*23661*/             OPC_EmitMergeInputChains1_0,
/*23662*/             OPC_EmitInteger, MVT::i32, 14, 
/*23665*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23668*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*23680*/           0, /*End of Scope*/
/*23681*/         /*Scope*/ 26, /*->23708*/
/*23682*/           OPC_CheckPredicate, 35, // Predicate_store
/*23684*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23686*/           OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*23689*/           OPC_EmitMergeInputChains1_0,
/*23690*/           OPC_EmitInteger, MVT::i32, 14, 
/*23693*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23696*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*23708*/         /*Scope*/ 58, /*->23767*/
/*23709*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*23711*/           OPC_Scope, 26, /*->23739*/ // 2 children in Scope
/*23713*/             OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23715*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23717*/             OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*23720*/             OPC_EmitMergeInputChains1_0,
/*23721*/             OPC_EmitInteger, MVT::i32, 14, 
/*23724*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23727*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*23739*/           /*Scope*/ 26, /*->23766*/
/*23740*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*23742*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23744*/             OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*23747*/             OPC_EmitMergeInputChains1_0,
/*23748*/             OPC_EmitInteger, MVT::i32, 14, 
/*23751*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23754*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*23766*/           0, /*End of Scope*/
/*23767*/         0, /*End of Scope*/
/*23768*/       /*Scope*/ 106, /*->23875*/
/*23769*/         OPC_RecordChild3, // #3 = $offset
/*23770*/         OPC_CheckChild3Type, MVT::i32,
/*23772*/         OPC_CheckType, MVT::i32,
/*23774*/         OPC_Scope, 31, /*->23807*/ // 2 children in Scope
/*23776*/           OPC_CheckPredicate, 32, // Predicate_istore
/*23778*/           OPC_CheckPredicate, 33, // Predicate_post_store
/*23780*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23782*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*23785*/           OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*23788*/           OPC_EmitMergeInputChains1_0,
/*23789*/           OPC_EmitInteger, MVT::i32, 14, 
/*23792*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23795*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                    // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23807*/         /*Scope*/ 66, /*->23874*/
/*23808*/           OPC_CheckPredicate, 28, // Predicate_itruncstore
/*23810*/           OPC_CheckPredicate, 29, // Predicate_post_truncst
/*23812*/           OPC_Scope, 29, /*->23843*/ // 2 children in Scope
/*23814*/             OPC_CheckPredicate, 31, // Predicate_post_truncsti16
/*23816*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23818*/             OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*23821*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*23824*/             OPC_EmitMergeInputChains1_0,
/*23825*/             OPC_EmitInteger, MVT::i32, 14, 
/*23828*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23831*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23843*/           /*Scope*/ 29, /*->23873*/
/*23844*/             OPC_CheckPredicate, 30, // Predicate_post_truncsti8
/*23846*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23848*/             OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*23851*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*23854*/             OPC_EmitMergeInputChains1_0,
/*23855*/             OPC_EmitInteger, MVT::i32, 14, 
/*23858*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23861*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23873*/           0, /*End of Scope*/
/*23874*/         0, /*End of Scope*/
/*23875*/       /*Scope*/ 19|128,3/*403*/, /*->24280*/
/*23877*/         OPC_CheckChild2Type, MVT::i32,
/*23879*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23881*/         OPC_Scope, 25, /*->23908*/ // 6 children in Scope
/*23883*/           OPC_CheckPredicate, 35, // Predicate_store
/*23885*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23887*/           OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*23890*/           OPC_EmitMergeInputChains1_0,
/*23891*/           OPC_EmitInteger, MVT::i32, 14, 
/*23894*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23897*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                    // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*23908*/         /*Scope*/ 27, /*->23936*/
/*23909*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*23911*/           OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23913*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23915*/           OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*23918*/           OPC_EmitMergeInputChains1_0,
/*23919*/           OPC_EmitInteger, MVT::i32, 14, 
/*23922*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23925*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                    // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*23936*/         /*Scope*/ 50, /*->23987*/
/*23937*/           OPC_CheckPredicate, 35, // Predicate_store
/*23939*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23941*/           OPC_Scope, 21, /*->23964*/ // 2 children in Scope
/*23943*/             OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeRI5S4:$addr #3 #4
/*23946*/             OPC_EmitMergeInputChains1_0,
/*23947*/             OPC_EmitInteger, MVT::i32, 14, 
/*23950*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23953*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)
/*23964*/           /*Scope*/ 21, /*->23986*/
/*23965*/             OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*23968*/             OPC_EmitMergeInputChains1_0,
/*23969*/             OPC_EmitInteger, MVT::i32, 14, 
/*23972*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23975*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*23986*/           0, /*End of Scope*/
/*23987*/         /*Scope*/ 106, /*->24094*/
/*23988*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*23990*/           OPC_Scope, 50, /*->24042*/ // 2 children in Scope
/*23992*/             OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23994*/             OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23996*/             OPC_Scope, 21, /*->24019*/ // 2 children in Scope
/*23998*/               OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeRI5S1:$addr #3 #4
/*24001*/               OPC_EmitMergeInputChains1_0,
/*24002*/               OPC_EmitInteger, MVT::i32, 14, 
/*24005*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24008*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)
/*24019*/             /*Scope*/ 21, /*->24041*/
/*24020*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*24023*/               OPC_EmitMergeInputChains1_0,
/*24024*/               OPC_EmitInteger, MVT::i32, 14, 
/*24027*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24030*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*24041*/             0, /*End of Scope*/
/*24042*/           /*Scope*/ 50, /*->24093*/
/*24043*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*24045*/             OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24047*/             OPC_Scope, 21, /*->24070*/ // 2 children in Scope
/*24049*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*24052*/               OPC_EmitMergeInputChains1_0,
/*24053*/               OPC_EmitInteger, MVT::i32, 14, 
/*24056*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24059*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)
/*24070*/             /*Scope*/ 21, /*->24092*/
/*24071*/               OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*24074*/               OPC_EmitMergeInputChains1_0,
/*24075*/               OPC_EmitInteger, MVT::i32, 14, 
/*24078*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24081*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*24092*/             0, /*End of Scope*/
/*24093*/           0, /*End of Scope*/
/*24094*/         /*Scope*/ 77, /*->24172*/
/*24095*/           OPC_CheckPredicate, 35, // Predicate_store
/*24097*/           OPC_Scope, 23, /*->24122*/ // 2 children in Scope
/*24099*/             OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24101*/             OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*24104*/             OPC_EmitMergeInputChains1_0,
/*24105*/             OPC_EmitInteger, MVT::i32, 14, 
/*24108*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24111*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*24122*/           /*Scope*/ 48, /*->24171*/
/*24123*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24125*/             OPC_Scope, 21, /*->24148*/ // 2 children in Scope
/*24127*/               OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24130*/               OPC_EmitMergeInputChains1_0,
/*24131*/               OPC_EmitInteger, MVT::i32, 14, 
/*24134*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24137*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24148*/             /*Scope*/ 21, /*->24170*/
/*24149*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24152*/               OPC_EmitMergeInputChains1_0,
/*24153*/               OPC_EmitInteger, MVT::i32, 14, 
/*24156*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24159*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24170*/             0, /*End of Scope*/
/*24171*/           0, /*End of Scope*/
/*24172*/         /*Scope*/ 106, /*->24279*/
/*24173*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*24175*/           OPC_Scope, 50, /*->24227*/ // 2 children in Scope
/*24177*/             OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*24179*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24181*/             OPC_Scope, 21, /*->24204*/ // 2 children in Scope
/*24183*/               OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24186*/               OPC_EmitMergeInputChains1_0,
/*24187*/               OPC_EmitInteger, MVT::i32, 14, 
/*24190*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24193*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24204*/             /*Scope*/ 21, /*->24226*/
/*24205*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24208*/               OPC_EmitMergeInputChains1_0,
/*24209*/               OPC_EmitInteger, MVT::i32, 14, 
/*24212*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24215*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24226*/             0, /*End of Scope*/
/*24227*/           /*Scope*/ 50, /*->24278*/
/*24228*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*24230*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24232*/             OPC_Scope, 21, /*->24255*/ // 2 children in Scope
/*24234*/               OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24237*/               OPC_EmitMergeInputChains1_0,
/*24238*/               OPC_EmitInteger, MVT::i32, 14, 
/*24241*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24244*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24255*/             /*Scope*/ 21, /*->24277*/
/*24256*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24259*/               OPC_EmitMergeInputChains1_0,
/*24260*/               OPC_EmitInteger, MVT::i32, 14, 
/*24263*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24266*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24277*/             0, /*End of Scope*/
/*24278*/           0, /*End of Scope*/
/*24279*/         0, /*End of Scope*/
/*24280*/       /*Scope*/ 116|128,1/*244*/, /*->24526*/
/*24282*/         OPC_RecordChild3, // #3 = $offset
/*24283*/         OPC_CheckChild3Type, MVT::i32,
/*24285*/         OPC_CheckType, MVT::i32,
/*24287*/         OPC_Scope, 56, /*->24345*/ // 4 children in Scope
/*24289*/           OPC_CheckPredicate, 32, // Predicate_istore
/*24291*/           OPC_CheckPredicate, 39, // Predicate_pre_store
/*24293*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24295*/           OPC_Scope, 23, /*->24320*/ // 2 children in Scope
/*24297*/             OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*24300*/             OPC_EmitMergeInputChains1_0,
/*24301*/             OPC_EmitInteger, MVT::i32, 14, 
/*24304*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24307*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*24320*/           /*Scope*/ 23, /*->24344*/
/*24321*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*24324*/             OPC_EmitMergeInputChains1_0,
/*24325*/             OPC_EmitInteger, MVT::i32, 14, 
/*24328*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24331*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*24344*/           0, /*End of Scope*/
/*24345*/         /*Scope*/ 89, /*->24435*/
/*24346*/           OPC_CheckPredicate, 28, // Predicate_itruncstore
/*24348*/           OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*24350*/           OPC_Scope, 54, /*->24406*/ // 2 children in Scope
/*24352*/             OPC_CheckPredicate, 41, // Predicate_pre_truncsti8
/*24354*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24356*/             OPC_Scope, 23, /*->24381*/ // 2 children in Scope
/*24358*/               OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*24361*/               OPC_EmitMergeInputChains1_0,
/*24362*/               OPC_EmitInteger, MVT::i32, 14, 
/*24365*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24368*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                        // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*24381*/             /*Scope*/ 23, /*->24405*/
/*24382*/               OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*24385*/               OPC_EmitMergeInputChains1_0,
/*24386*/               OPC_EmitInteger, MVT::i32, 14, 
/*24389*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24392*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                        // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*24405*/             0, /*End of Scope*/
/*24406*/           /*Scope*/ 27, /*->24434*/
/*24407*/             OPC_CheckPredicate, 42, // Predicate_pre_truncsti16
/*24409*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24411*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*24414*/             OPC_EmitMergeInputChains1_0,
/*24415*/             OPC_EmitInteger, MVT::i32, 14, 
/*24418*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24421*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                      // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*24434*/           0, /*End of Scope*/
/*24435*/         /*Scope*/ 28, /*->24464*/
/*24436*/           OPC_CheckPredicate, 32, // Predicate_istore
/*24438*/           OPC_CheckPredicate, 39, // Predicate_pre_store
/*24440*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24442*/           OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24445*/           OPC_EmitMergeInputChains1_0,
/*24446*/           OPC_EmitInteger, MVT::i32, 14, 
/*24449*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24452*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                    // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                    // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24464*/         /*Scope*/ 60, /*->24525*/
/*24465*/           OPC_CheckPredicate, 28, // Predicate_itruncstore
/*24467*/           OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*24469*/           OPC_Scope, 26, /*->24497*/ // 2 children in Scope
/*24471*/             OPC_CheckPredicate, 41, // Predicate_pre_truncsti8
/*24473*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24475*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24478*/             OPC_EmitMergeInputChains1_0,
/*24479*/             OPC_EmitInteger, MVT::i32, 14, 
/*24482*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24485*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                      // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24497*/           /*Scope*/ 26, /*->24524*/
/*24498*/             OPC_CheckPredicate, 42, // Predicate_pre_truncsti16
/*24500*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24502*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24505*/             OPC_EmitMergeInputChains1_0,
/*24506*/             OPC_EmitInteger, MVT::i32, 14, 
/*24509*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24512*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                      // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24524*/           0, /*End of Scope*/
/*24525*/         0, /*End of Scope*/
/*24526*/       0, /*End of Scope*/
/*24527*/     /*Scope*/ 115, /*->24643*/
/*24528*/       OPC_CheckChild1Type, MVT::f64,
/*24530*/       OPC_RecordChild2, // #2 = $addr
/*24531*/       OPC_CheckChild2Type, MVT::i32,
/*24533*/       OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*24535*/       OPC_CheckPredicate, 35, // Predicate_store
/*24537*/       OPC_Scope, 25, /*->24564*/ // 4 children in Scope
/*24539*/         OPC_CheckPredicate, 43, // Predicate_alignedstore32
/*24541*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*24543*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*24546*/         OPC_EmitMergeInputChains1_0,
/*24547*/         OPC_EmitInteger, MVT::i32, 14, 
/*24550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24553*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                  // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*24564*/       /*Scope*/ 25, /*->24590*/
/*24565*/         OPC_CheckPredicate, 44, // Predicate_hword_alignedstore
/*24567*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*24569*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24572*/         OPC_EmitMergeInputChains1_0,
/*24573*/         OPC_EmitInteger, MVT::i32, 14, 
/*24576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24579*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                  // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*24590*/       /*Scope*/ 25, /*->24616*/
/*24591*/         OPC_CheckPredicate, 45, // Predicate_byte_alignedstore
/*24593*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*24595*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24598*/         OPC_EmitMergeInputChains1_0,
/*24599*/         OPC_EmitInteger, MVT::i32, 14, 
/*24602*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24605*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                  // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*24616*/       /*Scope*/ 25, /*->24642*/
/*24617*/         OPC_CheckPredicate, 46, // Predicate_non_word_alignedstore
/*24619*/         OPC_CheckPatternPredicate, 22, // (TLI.isBigEndian())
/*24621*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24624*/         OPC_EmitMergeInputChains1_0,
/*24625*/         OPC_EmitInteger, MVT::i32, 14, 
/*24628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24631*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                  // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*24642*/       0, /*End of Scope*/
/*24643*/     /*Scope*/ 32, /*->24676*/
/*24644*/       OPC_CheckChild1Type, MVT::f32,
/*24646*/       OPC_RecordChild2, // #2 = $addr
/*24647*/       OPC_CheckChild2Type, MVT::i32,
/*24649*/       OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*24651*/       OPC_CheckPredicate, 35, // Predicate_store
/*24653*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*24655*/       OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*24658*/       OPC_EmitMergeInputChains1_0,
/*24659*/       OPC_EmitInteger, MVT::i32, 14, 
/*24662*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24665*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*24676*/     /*Scope*/ 3|128,1/*131*/, /*->24809*/
/*24678*/       OPC_CheckChild1Type, MVT::v2f64,
/*24680*/       OPC_RecordChild2, // #2 = $addr
/*24681*/       OPC_CheckChild2Type, MVT::i32,
/*24683*/       OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*24685*/       OPC_CheckPredicate, 35, // Predicate_store
/*24687*/       OPC_Scope, 23, /*->24712*/ // 5 children in Scope
/*24689*/         OPC_CheckPredicate, 47, // Predicate_dword_alignedstore
/*24691*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24694*/         OPC_EmitMergeInputChains1_0,
/*24695*/         OPC_EmitInteger, MVT::i32, 14, 
/*24698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24701*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                  // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*24712*/       /*Scope*/ 23, /*->24736*/
/*24713*/         OPC_CheckPredicate, 48, // Predicate_word_alignedstore
/*24715*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24718*/         OPC_EmitMergeInputChains1_0,
/*24719*/         OPC_EmitInteger, MVT::i32, 14, 
/*24722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24725*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                  // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*24736*/       /*Scope*/ 25, /*->24762*/
/*24737*/         OPC_CheckPredicate, 44, // Predicate_hword_alignedstore
/*24739*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*24741*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24744*/         OPC_EmitMergeInputChains1_0,
/*24745*/         OPC_EmitInteger, MVT::i32, 14, 
/*24748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24751*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                  // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*24762*/       /*Scope*/ 25, /*->24788*/
/*24763*/         OPC_CheckPredicate, 45, // Predicate_byte_alignedstore
/*24765*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*24767*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24770*/         OPC_EmitMergeInputChains1_0,
/*24771*/         OPC_EmitInteger, MVT::i32, 14, 
/*24774*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24777*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                  // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*24788*/       /*Scope*/ 19, /*->24808*/
/*24789*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*24791*/         OPC_EmitMergeInputChains1_0,
/*24792*/         OPC_EmitInteger, MVT::i32, 14, 
/*24795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                  // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*24808*/       0, /*End of Scope*/
/*24809*/     0, /*End of Scope*/
/*24810*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 77|128,11/*1485*/,  TARGET_VAL(ARMISD::CMPZ),// ->26300
/*24815*/   OPC_Scope, 6|128,1/*134*/, /*->24952*/ // 12 children in Scope
/*24818*/     OPC_MoveChild, 0,
/*24820*/     OPC_SwitchOpcode /*2 cases */, 62,  TARGET_VAL(ISD::AND),// ->24886
/*24824*/       OPC_RecordChild0, // #0 = $Rn
/*24825*/       OPC_RecordChild1, // #1 = $shift
/*24826*/       OPC_CheckPredicate, 49, // Predicate_and_su
/*24828*/       OPC_CheckType, MVT::i32,
/*24830*/       OPC_MoveParent,
/*24831*/       OPC_MoveChild, 1,
/*24833*/       OPC_CheckInteger, 0, 
/*24835*/       OPC_MoveParent,
/*24836*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24838*/       OPC_Scope, 22, /*->24862*/ // 2 children in Scope
/*24840*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24843*/         OPC_EmitInteger, MVT::i32, 14, 
/*24846*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24849*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24862*/       /*Scope*/ 22, /*->24885*/
/*24863*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24866*/         OPC_EmitInteger, MVT::i32, 14, 
/*24869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24872*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24885*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::XOR),// ->24951
/*24889*/       OPC_RecordChild0, // #0 = $Rn
/*24890*/       OPC_RecordChild1, // #1 = $shift
/*24891*/       OPC_CheckPredicate, 50, // Predicate_xor_su
/*24893*/       OPC_CheckType, MVT::i32,
/*24895*/       OPC_MoveParent,
/*24896*/       OPC_MoveChild, 1,
/*24898*/       OPC_CheckInteger, 0, 
/*24900*/       OPC_MoveParent,
/*24901*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24903*/       OPC_Scope, 22, /*->24927*/ // 2 children in Scope
/*24905*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24908*/         OPC_EmitInteger, MVT::i32, 14, 
/*24911*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24914*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24927*/       /*Scope*/ 22, /*->24950*/
/*24928*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24931*/         OPC_EmitInteger, MVT::i32, 14, 
/*24934*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24937*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24950*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*24952*/   /*Scope*/ 39, /*->24992*/
/*24953*/     OPC_RecordChild0, // #0 = $Rn
/*24954*/     OPC_CheckChild0Type, MVT::i32,
/*24956*/     OPC_MoveChild, 1,
/*24958*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24961*/     OPC_MoveChild, 0,
/*24963*/     OPC_CheckInteger, 0, 
/*24965*/     OPC_MoveParent,
/*24966*/     OPC_RecordChild1, // #1 = $shift
/*24967*/     OPC_MoveParent,
/*24968*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24970*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24973*/     OPC_EmitInteger, MVT::i32, 14, 
/*24976*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24979*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
              // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24992*/   /*Scope*/ 11|128,2/*267*/, /*->25261*/
/*24994*/     OPC_MoveChild, 0,
/*24996*/     OPC_SwitchOpcode /*3 cases */, 34,  TARGET_VAL(ISD::SUB),// ->25034
/*25000*/       OPC_MoveChild, 0,
/*25002*/       OPC_CheckInteger, 0, 
/*25004*/       OPC_MoveParent,
/*25005*/       OPC_RecordChild1, // #0 = $shift
/*25006*/       OPC_CheckType, MVT::i32,
/*25008*/       OPC_MoveParent,
/*25009*/       OPC_RecordChild1, // #1 = $Rn
/*25010*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25012*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*25015*/       OPC_EmitInteger, MVT::i32, 14, 
/*25018*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25021*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
              /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::AND),// ->25147
/*25037*/       OPC_RecordChild0, // #0 = $Rn
/*25038*/       OPC_RecordChild1, // #1 = $shift
/*25039*/       OPC_CheckPredicate, 49, // Predicate_and_su
/*25041*/       OPC_CheckType, MVT::i32,
/*25043*/       OPC_MoveParent,
/*25044*/       OPC_MoveChild, 1,
/*25046*/       OPC_CheckInteger, 0, 
/*25048*/       OPC_MoveParent,
/*25049*/       OPC_Scope, 23, /*->25074*/ // 4 children in Scope
/*25051*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25053*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25056*/         OPC_EmitInteger, MVT::i32, 14, 
/*25059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25062*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25074*/       /*Scope*/ 23, /*->25098*/
/*25075*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25077*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25080*/         OPC_EmitInteger, MVT::i32, 14, 
/*25083*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25086*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25098*/       /*Scope*/ 23, /*->25122*/
/*25099*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25101*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25104*/         OPC_EmitInteger, MVT::i32, 14, 
/*25107*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25110*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25122*/       /*Scope*/ 23, /*->25146*/
/*25123*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25125*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25128*/         OPC_EmitInteger, MVT::i32, 14, 
/*25131*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25134*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25146*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::XOR),// ->25260
/*25150*/       OPC_RecordChild0, // #0 = $Rn
/*25151*/       OPC_RecordChild1, // #1 = $shift
/*25152*/       OPC_CheckPredicate, 50, // Predicate_xor_su
/*25154*/       OPC_CheckType, MVT::i32,
/*25156*/       OPC_MoveParent,
/*25157*/       OPC_MoveChild, 1,
/*25159*/       OPC_CheckInteger, 0, 
/*25161*/       OPC_MoveParent,
/*25162*/       OPC_Scope, 23, /*->25187*/ // 4 children in Scope
/*25164*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25166*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25169*/         OPC_EmitInteger, MVT::i32, 14, 
/*25172*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25175*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25187*/       /*Scope*/ 23, /*->25211*/
/*25188*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25190*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25193*/         OPC_EmitInteger, MVT::i32, 14, 
/*25196*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25199*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25211*/       /*Scope*/ 23, /*->25235*/
/*25212*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25214*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25217*/         OPC_EmitInteger, MVT::i32, 14, 
/*25220*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25223*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25235*/       /*Scope*/ 23, /*->25259*/
/*25236*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25238*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25241*/         OPC_EmitInteger, MVT::i32, 14, 
/*25244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25247*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25259*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*25261*/   /*Scope*/ 65, /*->25327*/
/*25262*/     OPC_RecordChild0, // #0 = $Rn
/*25263*/     OPC_CheckChild0Type, MVT::i32,
/*25265*/     OPC_MoveChild, 1,
/*25267*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25270*/     OPC_MoveChild, 0,
/*25272*/     OPC_CheckInteger, 0, 
/*25274*/     OPC_MoveParent,
/*25275*/     OPC_RecordChild1, // #1 = $shift
/*25276*/     OPC_MoveParent,
/*25277*/     OPC_Scope, 23, /*->25302*/ // 2 children in Scope
/*25279*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25281*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25284*/       OPC_EmitInteger, MVT::i32, 14, 
/*25287*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25290*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25302*/     /*Scope*/ 23, /*->25326*/
/*25303*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25305*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25308*/       OPC_EmitInteger, MVT::i32, 14, 
/*25311*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25314*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25326*/     0, /*End of Scope*/
/*25327*/   /*Scope*/ 103|128,1/*231*/, /*->25560*/
/*25329*/     OPC_MoveChild, 0,
/*25331*/     OPC_SwitchOpcode /*3 cases */, 60,  TARGET_VAL(ISD::SUB),// ->25395
/*25335*/       OPC_MoveChild, 0,
/*25337*/       OPC_CheckInteger, 0, 
/*25339*/       OPC_MoveParent,
/*25340*/       OPC_RecordChild1, // #0 = $shift
/*25341*/       OPC_CheckType, MVT::i32,
/*25343*/       OPC_MoveParent,
/*25344*/       OPC_RecordChild1, // #1 = $Rn
/*25345*/       OPC_Scope, 23, /*->25370*/ // 2 children in Scope
/*25347*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25349*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25352*/         OPC_EmitInteger, MVT::i32, 14, 
/*25355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25358*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25370*/       /*Scope*/ 23, /*->25394*/
/*25371*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25373*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25376*/         OPC_EmitInteger, MVT::i32, 14, 
/*25379*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25382*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25394*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::AND),// ->25477
/*25398*/       OPC_RecordChild0, // #0 = $Rn
/*25399*/       OPC_RecordChild1, // #1 = $imm
/*25400*/       OPC_MoveChild, 1,
/*25402*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25405*/       OPC_Scope, 34, /*->25441*/ // 2 children in Scope
/*25407*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*25409*/         OPC_MoveParent,
/*25410*/         OPC_CheckPredicate, 49, // Predicate_and_su
/*25412*/         OPC_CheckType, MVT::i32,
/*25414*/         OPC_MoveParent,
/*25415*/         OPC_MoveChild, 1,
/*25417*/         OPC_CheckInteger, 0, 
/*25419*/         OPC_MoveParent,
/*25420*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25422*/         OPC_EmitConvertToTarget, 1,
/*25424*/         OPC_EmitInteger, MVT::i32, 14, 
/*25427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25430*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25441*/       /*Scope*/ 34, /*->25476*/
/*25442*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*25444*/         OPC_MoveParent,
/*25445*/         OPC_CheckPredicate, 49, // Predicate_and_su
/*25447*/         OPC_CheckType, MVT::i32,
/*25449*/         OPC_MoveParent,
/*25450*/         OPC_MoveChild, 1,
/*25452*/         OPC_CheckInteger, 0, 
/*25454*/         OPC_MoveParent,
/*25455*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25457*/         OPC_EmitConvertToTarget, 1,
/*25459*/         OPC_EmitInteger, MVT::i32, 14, 
/*25462*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25465*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*25476*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::XOR),// ->25559
/*25480*/       OPC_RecordChild0, // #0 = $Rn
/*25481*/       OPC_RecordChild1, // #1 = $imm
/*25482*/       OPC_MoveChild, 1,
/*25484*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25487*/       OPC_Scope, 34, /*->25523*/ // 2 children in Scope
/*25489*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*25491*/         OPC_MoveParent,
/*25492*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*25494*/         OPC_CheckType, MVT::i32,
/*25496*/         OPC_MoveParent,
/*25497*/         OPC_MoveChild, 1,
/*25499*/         OPC_CheckInteger, 0, 
/*25501*/         OPC_MoveParent,
/*25502*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25504*/         OPC_EmitConvertToTarget, 1,
/*25506*/         OPC_EmitInteger, MVT::i32, 14, 
/*25509*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25512*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25523*/       /*Scope*/ 34, /*->25558*/
/*25524*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*25526*/         OPC_MoveParent,
/*25527*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*25529*/         OPC_CheckType, MVT::i32,
/*25531*/         OPC_MoveParent,
/*25532*/         OPC_MoveChild, 1,
/*25534*/         OPC_CheckInteger, 0, 
/*25536*/         OPC_MoveParent,
/*25537*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25539*/         OPC_EmitConvertToTarget, 1,
/*25541*/         OPC_EmitInteger, MVT::i32, 14, 
/*25544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25547*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*25558*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*25560*/   /*Scope*/ 76, /*->25637*/
/*25561*/     OPC_RecordChild0, // #0 = $src
/*25562*/     OPC_CheckChild0Type, MVT::i32,
/*25564*/     OPC_RecordChild1, // #1 = $rhs
/*25565*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25567*/     OPC_Scope, 22, /*->25591*/ // 3 children in Scope
/*25569*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*25572*/       OPC_EmitInteger, MVT::i32, 14, 
/*25575*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25578*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*25591*/     /*Scope*/ 22, /*->25614*/
/*25592*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*25595*/       OPC_EmitInteger, MVT::i32, 14, 
/*25598*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25601*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*25614*/     /*Scope*/ 21, /*->25636*/
/*25615*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*25618*/       OPC_EmitInteger, MVT::i32, 14, 
/*25621*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25624*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*25636*/     0, /*End of Scope*/
/*25637*/   /*Scope*/ 95, /*->25733*/
/*25638*/     OPC_MoveChild, 0,
/*25640*/     OPC_SwitchOpcode /*2 cases */, 54,  TARGET_VAL(ISD::AND),// ->25698
/*25644*/       OPC_RecordChild0, // #0 = $Rn
/*25645*/       OPC_RecordChild1, // #1 = $Rm
/*25646*/       OPC_CheckPredicate, 49, // Predicate_and_su
/*25648*/       OPC_CheckType, MVT::i32,
/*25650*/       OPC_MoveParent,
/*25651*/       OPC_MoveChild, 1,
/*25653*/       OPC_CheckInteger, 0, 
/*25655*/       OPC_MoveParent,
/*25656*/       OPC_Scope, 19, /*->25677*/ // 2 children in Scope
/*25658*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25660*/         OPC_EmitInteger, MVT::i32, 14, 
/*25663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25666*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*25677*/       /*Scope*/ 19, /*->25697*/
/*25678*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25680*/         OPC_EmitInteger, MVT::i32, 14, 
/*25683*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25686*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25697*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 31,  TARGET_VAL(ISD::XOR),// ->25732
/*25701*/       OPC_RecordChild0, // #0 = $Rn
/*25702*/       OPC_RecordChild1, // #1 = $Rm
/*25703*/       OPC_CheckPredicate, 50, // Predicate_xor_su
/*25705*/       OPC_CheckType, MVT::i32,
/*25707*/       OPC_MoveParent,
/*25708*/       OPC_MoveChild, 1,
/*25710*/       OPC_CheckInteger, 0, 
/*25712*/       OPC_MoveParent,
/*25713*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25715*/       OPC_EmitInteger, MVT::i32, 14, 
/*25718*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25721*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*25733*/   /*Scope*/ 27, /*->25761*/
/*25734*/     OPC_RecordChild0, // #0 = $lhs
/*25735*/     OPC_CheckChild0Type, MVT::i32,
/*25737*/     OPC_RecordChild1, // #1 = $rhs
/*25738*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25740*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*25743*/     OPC_EmitInteger, MVT::i32, 14, 
/*25746*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25749*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*25761*/   /*Scope*/ 102, /*->25864*/
/*25762*/     OPC_MoveChild, 0,
/*25764*/     OPC_SwitchOpcode /*2 cases */, 46,  TARGET_VAL(ISD::AND),// ->25814
/*25768*/       OPC_RecordChild0, // #0 = $Rn
/*25769*/       OPC_RecordChild1, // #1 = $Rm
/*25770*/       OPC_CheckPredicate, 49, // Predicate_and_su
/*25772*/       OPC_CheckType, MVT::i32,
/*25774*/       OPC_MoveParent,
/*25775*/       OPC_MoveChild, 1,
/*25777*/       OPC_CheckInteger, 0, 
/*25779*/       OPC_MoveParent,
/*25780*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25782*/       OPC_EmitInteger, MVT::i32, 14, 
/*25785*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25788*/       OPC_Scope, 11, /*->25801*/ // 2 children in Scope
/*25790*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25801*/       /*Scope*/ 11, /*->25813*/
/*25802*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25813*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::XOR),// ->25863
/*25817*/       OPC_RecordChild0, // #0 = $Rn
/*25818*/       OPC_RecordChild1, // #1 = $Rm
/*25819*/       OPC_CheckPredicate, 50, // Predicate_xor_su
/*25821*/       OPC_CheckType, MVT::i32,
/*25823*/       OPC_MoveParent,
/*25824*/       OPC_MoveChild, 1,
/*25826*/       OPC_CheckInteger, 0, 
/*25828*/       OPC_MoveParent,
/*25829*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25831*/       OPC_EmitInteger, MVT::i32, 14, 
/*25834*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25837*/       OPC_Scope, 11, /*->25850*/ // 2 children in Scope
/*25839*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25850*/       /*Scope*/ 11, /*->25862*/
/*25851*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25862*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*25864*/   /*Scope*/ 4|128,1/*132*/, /*->25998*/
/*25866*/     OPC_RecordChild0, // #0 = $rhs
/*25867*/     OPC_CheckChild0Type, MVT::i32,
/*25869*/     OPC_Scope, 51, /*->25922*/ // 2 children in Scope
/*25871*/       OPC_RecordChild1, // #1 = $src
/*25872*/       OPC_Scope, 23, /*->25897*/ // 2 children in Scope
/*25874*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25876*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*25879*/         OPC_EmitInteger, MVT::i32, 14, 
/*25882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25885*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*25897*/       /*Scope*/ 23, /*->25921*/
/*25898*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25900*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*25903*/         OPC_EmitInteger, MVT::i32, 14, 
/*25906*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25909*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                  // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*25921*/       0, /*End of Scope*/
/*25922*/     /*Scope*/ 74, /*->25997*/
/*25923*/       OPC_MoveChild, 1,
/*25925*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25928*/       OPC_MoveChild, 0,
/*25930*/       OPC_CheckInteger, 0, 
/*25932*/       OPC_MoveParent,
/*25933*/       OPC_RecordChild1, // #1 = $Rm
/*25934*/       OPC_MoveParent,
/*25935*/       OPC_Scope, 19, /*->25956*/ // 3 children in Scope
/*25937*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25939*/         OPC_EmitInteger, MVT::i32, 14, 
/*25942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25945*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*25956*/       /*Scope*/ 19, /*->25976*/
/*25957*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25959*/         OPC_EmitInteger, MVT::i32, 14, 
/*25962*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25965*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25976*/       /*Scope*/ 19, /*->25996*/
/*25977*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25979*/         OPC_EmitInteger, MVT::i32, 14, 
/*25982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25985*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25996*/       0, /*End of Scope*/
/*25997*/     0, /*End of Scope*/
/*25998*/   /*Scope*/ 77, /*->26076*/
/*25999*/     OPC_MoveChild, 0,
/*26001*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*26004*/     OPC_MoveChild, 0,
/*26006*/     OPC_CheckInteger, 0, 
/*26008*/     OPC_MoveParent,
/*26009*/     OPC_RecordChild1, // #0 = $Rm
/*26010*/     OPC_CheckType, MVT::i32,
/*26012*/     OPC_MoveParent,
/*26013*/     OPC_RecordChild1, // #1 = $Rn
/*26014*/     OPC_Scope, 19, /*->26035*/ // 3 children in Scope
/*26016*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26018*/       OPC_EmitInteger, MVT::i32, 14, 
/*26021*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26024*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26035*/     /*Scope*/ 19, /*->26055*/
/*26036*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26038*/       OPC_EmitInteger, MVT::i32, 14, 
/*26041*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26044*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26055*/     /*Scope*/ 19, /*->26075*/
/*26056*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26058*/       OPC_EmitInteger, MVT::i32, 14, 
/*26061*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26064*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26075*/     0, /*End of Scope*/
/*26076*/   /*Scope*/ 93|128,1/*221*/, /*->26299*/
/*26078*/     OPC_RecordChild0, // #0 = $src
/*26079*/     OPC_CheckChild0Type, MVT::i32,
/*26081*/     OPC_RecordChild1, // #1 = $imm
/*26082*/     OPC_Scope, 10|128,1/*138*/, /*->26223*/ // 4 children in Scope
/*26085*/       OPC_MoveChild, 1,
/*26087*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26090*/       OPC_Scope, 24, /*->26116*/ // 5 children in Scope
/*26092*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*26094*/         OPC_MoveParent,
/*26095*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26097*/         OPC_EmitConvertToTarget, 1,
/*26099*/         OPC_EmitInteger, MVT::i32, 14, 
/*26102*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26105*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm)
/*26116*/       /*Scope*/ 27, /*->26144*/
/*26117*/         OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*26119*/         OPC_MoveParent,
/*26120*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26122*/         OPC_EmitConvertToTarget, 1,
/*26124*/         OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*26127*/         OPC_EmitInteger, MVT::i32, 14, 
/*26130*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26133*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*26144*/       /*Scope*/ 24, /*->26169*/
/*26145*/         OPC_CheckPredicate, 51, // Predicate_imm0_255
/*26147*/         OPC_MoveParent,
/*26148*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26150*/         OPC_EmitConvertToTarget, 1,
/*26152*/         OPC_EmitInteger, MVT::i32, 14, 
/*26155*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26158*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*26169*/       /*Scope*/ 24, /*->26194*/
/*26170*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*26172*/         OPC_MoveParent,
/*26173*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26175*/         OPC_EmitConvertToTarget, 1,
/*26177*/         OPC_EmitInteger, MVT::i32, 14, 
/*26180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26183*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*26194*/       /*Scope*/ 27, /*->26222*/
/*26195*/         OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*26197*/         OPC_MoveParent,
/*26198*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26200*/         OPC_EmitConvertToTarget, 1,
/*26202*/         OPC_EmitNodeXForm, 6, 2, // t2_so_imm_neg_XFORM
/*26205*/         OPC_EmitInteger, MVT::i32, 14, 
/*26208*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26211*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*26222*/       0, /*End of Scope*/
/*26223*/     /*Scope*/ 19, /*->26243*/
/*26224*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26226*/       OPC_EmitInteger, MVT::i32, 14, 
/*26229*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26232*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*26243*/     /*Scope*/ 19, /*->26263*/
/*26244*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26246*/       OPC_EmitInteger, MVT::i32, 14, 
/*26249*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26252*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26263*/     /*Scope*/ 34, /*->26298*/
/*26264*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26266*/       OPC_EmitInteger, MVT::i32, 14, 
/*26269*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26272*/       OPC_Scope, 11, /*->26285*/ // 2 children in Scope
/*26274*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*26285*/       /*Scope*/ 11, /*->26297*/
/*26286*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*26297*/       0, /*End of Scope*/
/*26298*/     0, /*End of Scope*/
/*26299*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 113|128,37/*4849*/,  TARGET_VAL(ISD::LOAD),// ->31153
/*26304*/   OPC_RecordMemRef,
/*26305*/   OPC_RecordNode,   // #0 = 'ld' chained node
/*26306*/   OPC_Scope, 74|128,1/*202*/, /*->26511*/ // 5 children in Scope
/*26309*/     OPC_RecordChild1, // #1 = $addr
/*26310*/     OPC_CheckChild1Type, MVT::i32,
/*26312*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*26314*/     OPC_CheckType, MVT::i32,
/*26316*/     OPC_Scope, 25, /*->26343*/ // 3 children in Scope
/*26318*/       OPC_CheckPredicate, 27, // Predicate_load
/*26320*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26322*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26325*/       OPC_EmitMergeInputChains1_0,
/*26326*/       OPC_EmitInteger, MVT::i32, 14, 
/*26329*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26332*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*26343*/     /*Scope*/ 56, /*->26400*/
/*26344*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*26346*/       OPC_Scope, 25, /*->26373*/ // 2 children in Scope
/*26348*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*26350*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26352*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26355*/         OPC_EmitMergeInputChains1_0,
/*26356*/         OPC_EmitInteger, MVT::i32, 14, 
/*26359*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26362*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*26373*/       /*Scope*/ 25, /*->26399*/
/*26374*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26376*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26378*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26381*/         OPC_EmitMergeInputChains1_0,
/*26382*/         OPC_EmitInteger, MVT::i32, 14, 
/*26385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                  // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*26399*/       0, /*End of Scope*/
/*26400*/     /*Scope*/ 109, /*->26510*/
/*26401*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*26403*/       OPC_Scope, 25, /*->26430*/ // 3 children in Scope
/*26405*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*26407*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26409*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26412*/         OPC_EmitMergeInputChains1_0,
/*26413*/         OPC_EmitInteger, MVT::i32, 14, 
/*26416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26419*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*26430*/       /*Scope*/ 52, /*->26483*/
/*26431*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*26433*/         OPC_Scope, 23, /*->26458*/ // 2 children in Scope
/*26435*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26437*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26440*/           OPC_EmitMergeInputChains1_0,
/*26441*/           OPC_EmitInteger, MVT::i32, 14, 
/*26444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26447*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*26458*/         /*Scope*/ 23, /*->26482*/
/*26459*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26461*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26464*/           OPC_EmitMergeInputChains1_0,
/*26465*/           OPC_EmitInteger, MVT::i32, 14, 
/*26468*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26471*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*26482*/         0, /*End of Scope*/
/*26483*/       /*Scope*/ 25, /*->26509*/
/*26484*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*26486*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26488*/         OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26491*/         OPC_EmitMergeInputChains1_0,
/*26492*/         OPC_EmitInteger, MVT::i32, 14, 
/*26495*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26498*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*26509*/       0, /*End of Scope*/
/*26510*/     0, /*End of Scope*/
/*26511*/   /*Scope*/ 30, /*->26542*/
/*26512*/     OPC_MoveChild, 1,
/*26514*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::WrapperPIC),
/*26517*/     OPC_RecordChild0, // #1 = $addr
/*26518*/     OPC_MoveChild, 0,
/*26520*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*26523*/     OPC_MoveParent,
/*26524*/     OPC_MoveParent,
/*26525*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*26527*/     OPC_CheckPredicate, 27, // Predicate_load
/*26529*/     OPC_CheckType, MVT::i32,
/*26531*/     OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*26533*/     OPC_EmitMergeInputChains1_0,
/*26534*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
              // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*26542*/   /*Scope*/ 37|128,16/*2085*/, /*->28629*/
/*26544*/     OPC_RecordChild1, // #1 = $shift
/*26545*/     OPC_CheckChild1Type, MVT::i32,
/*26547*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*26549*/     OPC_CheckType, MVT::i32,
/*26551*/     OPC_Scope, 26, /*->26579*/ // 24 children in Scope
/*26553*/       OPC_CheckPredicate, 27, // Predicate_load
/*26555*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26557*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26560*/       OPC_EmitMergeInputChains1_0,
/*26561*/       OPC_EmitInteger, MVT::i32, 14, 
/*26564*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26567*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*26579*/     /*Scope*/ 58, /*->26638*/
/*26580*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*26582*/       OPC_Scope, 26, /*->26610*/ // 2 children in Scope
/*26584*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26586*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26588*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26591*/         OPC_EmitMergeInputChains1_0,
/*26592*/         OPC_EmitInteger, MVT::i32, 14, 
/*26595*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26598*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*26610*/       /*Scope*/ 26, /*->26637*/
/*26611*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*26613*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26615*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26618*/         OPC_EmitMergeInputChains1_0,
/*26619*/         OPC_EmitInteger, MVT::i32, 14, 
/*26622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26625*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26637*/       0, /*End of Scope*/
/*26638*/     /*Scope*/ 58, /*->26697*/
/*26639*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*26641*/       OPC_Scope, 26, /*->26669*/ // 2 children in Scope
/*26643*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*26645*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26647*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26650*/         OPC_EmitMergeInputChains1_0,
/*26651*/         OPC_EmitInteger, MVT::i32, 14, 
/*26654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26657*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*26669*/       /*Scope*/ 26, /*->26696*/
/*26670*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*26672*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26674*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26677*/         OPC_EmitMergeInputChains1_0,
/*26678*/         OPC_EmitInteger, MVT::i32, 14, 
/*26681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26684*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*26696*/       0, /*End of Scope*/
/*26697*/     /*Scope*/ 28, /*->26726*/
/*26698*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*26700*/       OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*26702*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26704*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26707*/       OPC_EmitMergeInputChains1_0,
/*26708*/       OPC_EmitInteger, MVT::i32, 14, 
/*26711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26714*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26726*/     /*Scope*/ 85, /*->26812*/
/*26727*/       OPC_CheckPredicate, 59, // Predicate_extload
/*26729*/       OPC_Scope, 26, /*->26757*/ // 3 children in Scope
/*26731*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*26733*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26735*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26738*/         OPC_EmitMergeInputChains1_0,
/*26739*/         OPC_EmitInteger, MVT::i32, 14, 
/*26742*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26745*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26757*/       /*Scope*/ 26, /*->26784*/
/*26758*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*26760*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26762*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26765*/         OPC_EmitMergeInputChains1_0,
/*26766*/         OPC_EmitInteger, MVT::i32, 14, 
/*26769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26772*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26784*/       /*Scope*/ 26, /*->26811*/
/*26785*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*26787*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26789*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26792*/         OPC_EmitMergeInputChains1_0,
/*26793*/         OPC_EmitInteger, MVT::i32, 14, 
/*26796*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26799*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26811*/       0, /*End of Scope*/
/*26812*/     /*Scope*/ 26, /*->26839*/
/*26813*/       OPC_CheckPredicate, 27, // Predicate_load
/*26815*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26817*/       OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26820*/       OPC_EmitMergeInputChains1_0,
/*26821*/       OPC_EmitInteger, MVT::i32, 14, 
/*26824*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26827*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*26839*/     /*Scope*/ 58, /*->26898*/
/*26840*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*26842*/       OPC_Scope, 26, /*->26870*/ // 2 children in Scope
/*26844*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*26846*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26848*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26851*/         OPC_EmitMergeInputChains1_0,
/*26852*/         OPC_EmitInteger, MVT::i32, 14, 
/*26855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26858*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*26870*/       /*Scope*/ 26, /*->26897*/
/*26871*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26873*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26875*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26878*/         OPC_EmitMergeInputChains1_0,
/*26879*/         OPC_EmitInteger, MVT::i32, 14, 
/*26882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26885*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26897*/       0, /*End of Scope*/
/*26898*/     /*Scope*/ 58, /*->26957*/
/*26899*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*26901*/       OPC_Scope, 26, /*->26929*/ // 2 children in Scope
/*26903*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*26905*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26907*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26910*/         OPC_EmitMergeInputChains1_0,
/*26911*/         OPC_EmitInteger, MVT::i32, 14, 
/*26914*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26917*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*26929*/       /*Scope*/ 26, /*->26956*/
/*26930*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*26932*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26934*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26937*/         OPC_EmitMergeInputChains1_0,
/*26938*/         OPC_EmitInteger, MVT::i32, 14, 
/*26941*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26944*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*26956*/       0, /*End of Scope*/
/*26957*/     /*Scope*/ 28, /*->26986*/
/*26958*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*26960*/       OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*26962*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26964*/       OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26967*/       OPC_EmitMergeInputChains1_0,
/*26968*/       OPC_EmitInteger, MVT::i32, 14, 
/*26971*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26974*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26986*/     /*Scope*/ 85, /*->27072*/
/*26987*/       OPC_CheckPredicate, 59, // Predicate_extload
/*26989*/       OPC_Scope, 26, /*->27017*/ // 3 children in Scope
/*26991*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*26993*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26995*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26998*/         OPC_EmitMergeInputChains1_0,
/*26999*/         OPC_EmitInteger, MVT::i32, 14, 
/*27002*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27005*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*27017*/       /*Scope*/ 26, /*->27044*/
/*27018*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*27020*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27022*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27025*/         OPC_EmitMergeInputChains1_0,
/*27026*/         OPC_EmitInteger, MVT::i32, 14, 
/*27029*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27032*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*27044*/       /*Scope*/ 26, /*->27071*/
/*27045*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*27047*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27049*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27052*/         OPC_EmitMergeInputChains1_0,
/*27053*/         OPC_EmitInteger, MVT::i32, 14, 
/*27056*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27059*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*27071*/       0, /*End of Scope*/
/*27072*/     /*Scope*/ 25, /*->27098*/
/*27073*/       OPC_CheckPredicate, 27, // Predicate_load
/*27075*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27077*/       OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27080*/       OPC_EmitMergeInputChains1_0,
/*27081*/       OPC_EmitInteger, MVT::i32, 14, 
/*27084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27087*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*27098*/     /*Scope*/ 56, /*->27155*/
/*27099*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*27101*/       OPC_Scope, 25, /*->27128*/ // 2 children in Scope
/*27103*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27105*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27107*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27110*/         OPC_EmitMergeInputChains1_0,
/*27111*/         OPC_EmitInteger, MVT::i32, 14, 
/*27114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27117*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27128*/       /*Scope*/ 25, /*->27154*/
/*27129*/         OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*27131*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27133*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27136*/         OPC_EmitMergeInputChains1_0,
/*27137*/         OPC_EmitInteger, MVT::i32, 14, 
/*27140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27143*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27154*/       0, /*End of Scope*/
/*27155*/     /*Scope*/ 107, /*->27263*/
/*27156*/       OPC_CheckPredicate, 59, // Predicate_extload
/*27158*/       OPC_Scope, 25, /*->27185*/ // 3 children in Scope
/*27160*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*27162*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27164*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27167*/         OPC_EmitMergeInputChains1_0,
/*27168*/         OPC_EmitInteger, MVT::i32, 14, 
/*27171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27174*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27185*/       /*Scope*/ 50, /*->27236*/
/*27186*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*27188*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27190*/         OPC_Scope, 21, /*->27213*/ // 2 children in Scope
/*27192*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27195*/           OPC_EmitMergeInputChains1_0,
/*27196*/           OPC_EmitInteger, MVT::i32, 14, 
/*27199*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27202*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27213*/         /*Scope*/ 21, /*->27235*/
/*27214*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27217*/           OPC_EmitMergeInputChains1_0,
/*27218*/           OPC_EmitInteger, MVT::i32, 14, 
/*27221*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27224*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*27235*/         0, /*End of Scope*/
/*27236*/       /*Scope*/ 25, /*->27262*/
/*27237*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*27239*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27241*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27244*/         OPC_EmitMergeInputChains1_0,
/*27245*/         OPC_EmitInteger, MVT::i32, 14, 
/*27248*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27251*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*27262*/       0, /*End of Scope*/
/*27263*/     /*Scope*/ 50, /*->27314*/
/*27264*/       OPC_CheckPredicate, 27, // Predicate_load
/*27266*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27268*/       OPC_Scope, 21, /*->27291*/ // 2 children in Scope
/*27270*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$addr #2 #3
/*27273*/         OPC_EmitMergeInputChains1_0,
/*27274*/         OPC_EmitInteger, MVT::i32, 14, 
/*27277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27280*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$addr)
/*27291*/       /*Scope*/ 21, /*->27313*/
/*27292*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*27295*/         OPC_EmitMergeInputChains1_0,
/*27296*/         OPC_EmitInteger, MVT::i32, 14, 
/*27299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27302*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*27313*/       0, /*End of Scope*/
/*27314*/     /*Scope*/ 106, /*->27421*/
/*27315*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*27317*/       OPC_Scope, 50, /*->27369*/ // 2 children in Scope
/*27319*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27321*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27323*/         OPC_Scope, 21, /*->27346*/ // 2 children in Scope
/*27325*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27328*/           OPC_EmitMergeInputChains1_0,
/*27329*/           OPC_EmitInteger, MVT::i32, 14, 
/*27332*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27335*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27346*/         /*Scope*/ 21, /*->27368*/
/*27347*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27350*/           OPC_EmitMergeInputChains1_0,
/*27351*/           OPC_EmitInteger, MVT::i32, 14, 
/*27354*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27357*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27368*/         0, /*End of Scope*/
/*27369*/       /*Scope*/ 50, /*->27420*/
/*27370*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*27372*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27374*/         OPC_Scope, 21, /*->27397*/ // 2 children in Scope
/*27376*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*27379*/           OPC_EmitMergeInputChains1_0,
/*27380*/           OPC_EmitInteger, MVT::i32, 14, 
/*27383*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27386*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*27397*/         /*Scope*/ 21, /*->27419*/
/*27398*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27401*/           OPC_EmitMergeInputChains1_0,
/*27402*/           OPC_EmitInteger, MVT::i32, 14, 
/*27405*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27408*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27419*/         0, /*End of Scope*/
/*27420*/       0, /*End of Scope*/
/*27421*/     /*Scope*/ 25, /*->27447*/
/*27422*/       OPC_CheckPredicate, 27, // Predicate_load
/*27424*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27426*/       OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27429*/       OPC_EmitMergeInputChains1_0,
/*27430*/       OPC_EmitInteger, MVT::i32, 14, 
/*27433*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27436*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27447*/     /*Scope*/ 52, /*->27500*/
/*27448*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*27450*/       OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*27452*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27454*/       OPC_Scope, 21, /*->27477*/ // 2 children in Scope
/*27456*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27459*/         OPC_EmitMergeInputChains1_0,
/*27460*/         OPC_EmitInteger, MVT::i32, 14, 
/*27463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27466*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27477*/       /*Scope*/ 21, /*->27499*/
/*27478*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27481*/         OPC_EmitMergeInputChains1_0,
/*27482*/         OPC_EmitInteger, MVT::i32, 14, 
/*27485*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27488*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27499*/       0, /*End of Scope*/
/*27500*/     /*Scope*/ 29|128,1/*157*/, /*->27659*/
/*27502*/       OPC_CheckPredicate, 59, // Predicate_extload
/*27504*/       OPC_Scope, 50, /*->27556*/ // 3 children in Scope
/*27506*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*27508*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27510*/         OPC_Scope, 21, /*->27533*/ // 2 children in Scope
/*27512*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27515*/           OPC_EmitMergeInputChains1_0,
/*27516*/           OPC_EmitInteger, MVT::i32, 14, 
/*27519*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27522*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27533*/         /*Scope*/ 21, /*->27555*/
/*27534*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27537*/           OPC_EmitMergeInputChains1_0,
/*27538*/           OPC_EmitInteger, MVT::i32, 14, 
/*27541*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27544*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27555*/         0, /*End of Scope*/
/*27556*/       /*Scope*/ 50, /*->27607*/
/*27557*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*27559*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27561*/         OPC_Scope, 21, /*->27584*/ // 2 children in Scope
/*27563*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27566*/           OPC_EmitMergeInputChains1_0,
/*27567*/           OPC_EmitInteger, MVT::i32, 14, 
/*27570*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27573*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27584*/         /*Scope*/ 21, /*->27606*/
/*27585*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27588*/           OPC_EmitMergeInputChains1_0,
/*27589*/           OPC_EmitInteger, MVT::i32, 14, 
/*27592*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27595*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27606*/         0, /*End of Scope*/
/*27607*/       /*Scope*/ 50, /*->27658*/
/*27608*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*27610*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27612*/         OPC_Scope, 21, /*->27635*/ // 2 children in Scope
/*27614*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*27617*/           OPC_EmitMergeInputChains1_0,
/*27618*/           OPC_EmitInteger, MVT::i32, 14, 
/*27621*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27624*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*27635*/         /*Scope*/ 21, /*->27657*/
/*27636*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27639*/           OPC_EmitMergeInputChains1_0,
/*27640*/           OPC_EmitInteger, MVT::i32, 14, 
/*27643*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27646*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27657*/         0, /*End of Scope*/
/*27658*/       0, /*End of Scope*/
/*27659*/     /*Scope*/ 50, /*->27710*/
/*27660*/       OPC_CheckPredicate, 27, // Predicate_load
/*27662*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27664*/       OPC_Scope, 21, /*->27687*/ // 2 children in Scope
/*27666*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27669*/         OPC_EmitMergeInputChains1_0,
/*27670*/         OPC_EmitInteger, MVT::i32, 14, 
/*27673*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27676*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*27687*/       /*Scope*/ 21, /*->27709*/
/*27688*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27691*/         OPC_EmitMergeInputChains1_0,
/*27692*/         OPC_EmitInteger, MVT::i32, 14, 
/*27695*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27698*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*27709*/       0, /*End of Scope*/
/*27710*/     /*Scope*/ 106, /*->27817*/
/*27711*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*27713*/       OPC_Scope, 50, /*->27765*/ // 2 children in Scope
/*27715*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*27717*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27719*/         OPC_Scope, 21, /*->27742*/ // 2 children in Scope
/*27721*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27724*/           OPC_EmitMergeInputChains1_0,
/*27725*/           OPC_EmitInteger, MVT::i32, 14, 
/*27728*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27731*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*27742*/         /*Scope*/ 21, /*->27764*/
/*27743*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27746*/           OPC_EmitMergeInputChains1_0,
/*27747*/           OPC_EmitInteger, MVT::i32, 14, 
/*27750*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27753*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27764*/         0, /*End of Scope*/
/*27765*/       /*Scope*/ 50, /*->27816*/
/*27766*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27768*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27770*/         OPC_Scope, 21, /*->27793*/ // 2 children in Scope
/*27772*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27775*/           OPC_EmitMergeInputChains1_0,
/*27776*/           OPC_EmitInteger, MVT::i32, 14, 
/*27779*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27782*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27793*/         /*Scope*/ 21, /*->27815*/
/*27794*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27797*/           OPC_EmitMergeInputChains1_0,
/*27798*/           OPC_EmitInteger, MVT::i32, 14, 
/*27801*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27804*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27815*/         0, /*End of Scope*/
/*27816*/       0, /*End of Scope*/
/*27817*/     /*Scope*/ 106, /*->27924*/
/*27818*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*27820*/       OPC_Scope, 50, /*->27872*/ // 2 children in Scope
/*27822*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*27824*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27826*/         OPC_Scope, 21, /*->27849*/ // 2 children in Scope
/*27828*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27831*/           OPC_EmitMergeInputChains1_0,
/*27832*/           OPC_EmitInteger, MVT::i32, 14, 
/*27835*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27838*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*27849*/         /*Scope*/ 21, /*->27871*/
/*27850*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27853*/           OPC_EmitMergeInputChains1_0,
/*27854*/           OPC_EmitInteger, MVT::i32, 14, 
/*27857*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27860*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27871*/         0, /*End of Scope*/
/*27872*/       /*Scope*/ 50, /*->27923*/
/*27873*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*27875*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27877*/         OPC_Scope, 21, /*->27900*/ // 2 children in Scope
/*27879*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27882*/           OPC_EmitMergeInputChains1_0,
/*27883*/           OPC_EmitInteger, MVT::i32, 14, 
/*27886*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27889*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*27900*/         /*Scope*/ 21, /*->27922*/
/*27901*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27904*/           OPC_EmitMergeInputChains1_0,
/*27905*/           OPC_EmitInteger, MVT::i32, 14, 
/*27908*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27911*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27922*/         0, /*End of Scope*/
/*27923*/       0, /*End of Scope*/
/*27924*/     /*Scope*/ 52, /*->27977*/
/*27925*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*27927*/       OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*27929*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27931*/       OPC_Scope, 21, /*->27954*/ // 2 children in Scope
/*27933*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27936*/         OPC_EmitMergeInputChains1_0,
/*27937*/         OPC_EmitInteger, MVT::i32, 14, 
/*27940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27943*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27954*/       /*Scope*/ 21, /*->27976*/
/*27955*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27958*/         OPC_EmitMergeInputChains1_0,
/*27959*/         OPC_EmitInteger, MVT::i32, 14, 
/*27962*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27965*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27976*/       0, /*End of Scope*/
/*27977*/     /*Scope*/ 29|128,1/*157*/, /*->28136*/
/*27979*/       OPC_CheckPredicate, 59, // Predicate_extload
/*27981*/       OPC_Scope, 50, /*->28033*/ // 3 children in Scope
/*27983*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*27985*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27987*/         OPC_Scope, 21, /*->28010*/ // 2 children in Scope
/*27989*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27992*/           OPC_EmitMergeInputChains1_0,
/*27993*/           OPC_EmitInteger, MVT::i32, 14, 
/*27996*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27999*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28010*/         /*Scope*/ 21, /*->28032*/
/*28011*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28014*/           OPC_EmitMergeInputChains1_0,
/*28015*/           OPC_EmitInteger, MVT::i32, 14, 
/*28018*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28021*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28032*/         0, /*End of Scope*/
/*28033*/       /*Scope*/ 50, /*->28084*/
/*28034*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*28036*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28038*/         OPC_Scope, 21, /*->28061*/ // 2 children in Scope
/*28040*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28043*/           OPC_EmitMergeInputChains1_0,
/*28044*/           OPC_EmitInteger, MVT::i32, 14, 
/*28047*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28050*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28061*/         /*Scope*/ 21, /*->28083*/
/*28062*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28065*/           OPC_EmitMergeInputChains1_0,
/*28066*/           OPC_EmitInteger, MVT::i32, 14, 
/*28069*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28072*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28083*/         0, /*End of Scope*/
/*28084*/       /*Scope*/ 50, /*->28135*/
/*28085*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*28087*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28089*/         OPC_Scope, 21, /*->28112*/ // 2 children in Scope
/*28091*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28094*/           OPC_EmitMergeInputChains1_0,
/*28095*/           OPC_EmitInteger, MVT::i32, 14, 
/*28098*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28101*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*28112*/         /*Scope*/ 21, /*->28134*/
/*28113*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28116*/           OPC_EmitMergeInputChains1_0,
/*28117*/           OPC_EmitInteger, MVT::i32, 14, 
/*28120*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28123*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*28134*/         0, /*End of Scope*/
/*28135*/       0, /*End of Scope*/
/*28136*/     /*Scope*/ 106|128,3/*490*/, /*->28628*/
/*28138*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*28140*/       OPC_Scope, 88, /*->28230*/ // 4 children in Scope
/*28142*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*28144*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*28146*/         OPC_Scope, 40, /*->28188*/ // 2 children in Scope
/*28148*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28151*/           OPC_EmitMergeInputChains1_0,
/*28152*/           OPC_EmitInteger, MVT::i32, 14, 
/*28155*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28158*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28169*/           OPC_EmitInteger, MVT::i32, 14, 
/*28172*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28175*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28185*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*28188*/         /*Scope*/ 40, /*->28229*/
/*28189*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28192*/           OPC_EmitMergeInputChains1_0,
/*28193*/           OPC_EmitInteger, MVT::i32, 14, 
/*28196*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28199*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28210*/           OPC_EmitInteger, MVT::i32, 14, 
/*28213*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28216*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28226*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr))
/*28229*/         0, /*End of Scope*/
/*28230*/       /*Scope*/ 88, /*->28319*/
/*28231*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*28233*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*28235*/         OPC_Scope, 40, /*->28277*/ // 2 children in Scope
/*28237*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28240*/           OPC_EmitMergeInputChains1_0,
/*28241*/           OPC_EmitInteger, MVT::i32, 14, 
/*28244*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28247*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28258*/           OPC_EmitInteger, MVT::i32, 14, 
/*28261*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28264*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28274*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*28277*/         /*Scope*/ 40, /*->28318*/
/*28278*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28281*/           OPC_EmitMergeInputChains1_0,
/*28282*/           OPC_EmitInteger, MVT::i32, 14, 
/*28285*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28288*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28299*/           OPC_EmitInteger, MVT::i32, 14, 
/*28302*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28305*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28315*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*28318*/         0, /*End of Scope*/
/*28319*/       /*Scope*/ 24|128,1/*152*/, /*->28473*/
/*28321*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*28323*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28325*/         OPC_Scope, 72, /*->28399*/ // 2 children in Scope
/*28327*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28330*/           OPC_EmitMergeInputChains1_0,
/*28331*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28334*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28337*/           OPC_EmitInteger, MVT::i32, 14, 
/*28340*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28343*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28354*/           OPC_EmitInteger, MVT::i32, 24, 
/*28357*/           OPC_EmitInteger, MVT::i32, 14, 
/*28360*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28363*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28375*/           OPC_EmitInteger, MVT::i32, 24, 
/*28378*/           OPC_EmitInteger, MVT::i32, 14, 
/*28381*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28384*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28396*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr), 24:i32), 24:i32)
/*28399*/         /*Scope*/ 72, /*->28472*/
/*28400*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28403*/           OPC_EmitMergeInputChains1_0,
/*28404*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28407*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28410*/           OPC_EmitInteger, MVT::i32, 14, 
/*28413*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28416*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28427*/           OPC_EmitInteger, MVT::i32, 24, 
/*28430*/           OPC_EmitInteger, MVT::i32, 14, 
/*28433*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28436*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28448*/           OPC_EmitInteger, MVT::i32, 24, 
/*28451*/           OPC_EmitInteger, MVT::i32, 14, 
/*28454*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28457*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28469*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*28472*/         0, /*End of Scope*/
/*28473*/       /*Scope*/ 24|128,1/*152*/, /*->28627*/
/*28475*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*28477*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28479*/         OPC_Scope, 72, /*->28553*/ // 2 children in Scope
/*28481*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28484*/           OPC_EmitMergeInputChains1_0,
/*28485*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28488*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28491*/           OPC_EmitInteger, MVT::i32, 14, 
/*28494*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28497*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28508*/           OPC_EmitInteger, MVT::i32, 16, 
/*28511*/           OPC_EmitInteger, MVT::i32, 14, 
/*28514*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28517*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28529*/           OPC_EmitInteger, MVT::i32, 16, 
/*28532*/           OPC_EmitInteger, MVT::i32, 14, 
/*28535*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28538*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28550*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr), 16:i32), 16:i32)
/*28553*/         /*Scope*/ 72, /*->28626*/
/*28554*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28557*/           OPC_EmitMergeInputChains1_0,
/*28558*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28561*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28564*/           OPC_EmitInteger, MVT::i32, 14, 
/*28567*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28570*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28581*/           OPC_EmitInteger, MVT::i32, 16, 
/*28584*/           OPC_EmitInteger, MVT::i32, 14, 
/*28587*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28590*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28602*/           OPC_EmitInteger, MVT::i32, 16, 
/*28605*/           OPC_EmitInteger, MVT::i32, 14, 
/*28608*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28611*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28623*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*28626*/         0, /*End of Scope*/
/*28627*/       0, /*End of Scope*/
/*28628*/     0, /*End of Scope*/
/*28629*/   /*Scope*/ 1|128,2/*257*/, /*->28888*/
/*28631*/     OPC_MoveChild, 1,
/*28633*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*28636*/     OPC_RecordChild0, // #1 = $addr
/*28637*/     OPC_MoveChild, 0,
/*28639*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*28642*/     OPC_MoveParent,
/*28643*/     OPC_MoveParent,
/*28644*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*28646*/     OPC_CheckType, MVT::i32,
/*28648*/     OPC_Scope, 44, /*->28694*/ // 5 children in Scope
/*28650*/       OPC_CheckPredicate, 27, // Predicate_load
/*28652*/       OPC_Scope, 19, /*->28673*/ // 2 children in Scope
/*28654*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28656*/         OPC_EmitMergeInputChains1_0,
/*28657*/         OPC_EmitInteger, MVT::i32, 14, 
/*28660*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28663*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*28673*/       /*Scope*/ 19, /*->28693*/
/*28674*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28676*/         OPC_EmitMergeInputChains1_0,
/*28677*/         OPC_EmitInteger, MVT::i32, 14, 
/*28680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28683*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*28693*/       0, /*End of Scope*/
/*28694*/     /*Scope*/ 48, /*->28743*/
/*28695*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*28697*/       OPC_Scope, 21, /*->28720*/ // 2 children in Scope
/*28699*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*28701*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28703*/         OPC_EmitMergeInputChains1_0,
/*28704*/         OPC_EmitInteger, MVT::i32, 14, 
/*28707*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28710*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*28720*/       /*Scope*/ 21, /*->28742*/
/*28721*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*28723*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28725*/         OPC_EmitMergeInputChains1_0,
/*28726*/         OPC_EmitInteger, MVT::i32, 14, 
/*28729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28732*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28742*/       0, /*End of Scope*/
/*28743*/     /*Scope*/ 48, /*->28792*/
/*28744*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*28746*/       OPC_Scope, 21, /*->28769*/ // 2 children in Scope
/*28748*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*28750*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28752*/         OPC_EmitMergeInputChains1_0,
/*28753*/         OPC_EmitInteger, MVT::i32, 14, 
/*28756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28759*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                  // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*28769*/       /*Scope*/ 21, /*->28791*/
/*28770*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*28772*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28774*/         OPC_EmitMergeInputChains1_0,
/*28775*/         OPC_EmitInteger, MVT::i32, 14, 
/*28778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28781*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                  // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*28791*/       0, /*End of Scope*/
/*28792*/     /*Scope*/ 23, /*->28816*/
/*28793*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*28795*/       OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*28797*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28799*/       OPC_EmitMergeInputChains1_0,
/*28800*/       OPC_EmitInteger, MVT::i32, 14, 
/*28803*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28806*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28816*/     /*Scope*/ 70, /*->28887*/
/*28817*/       OPC_CheckPredicate, 59, // Predicate_extload
/*28819*/       OPC_Scope, 21, /*->28842*/ // 3 children in Scope
/*28821*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*28823*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28825*/         OPC_EmitMergeInputChains1_0,
/*28826*/         OPC_EmitInteger, MVT::i32, 14, 
/*28829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28832*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28842*/       /*Scope*/ 21, /*->28864*/
/*28843*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*28845*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28847*/         OPC_EmitMergeInputChains1_0,
/*28848*/         OPC_EmitInteger, MVT::i32, 14, 
/*28851*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28854*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28864*/       /*Scope*/ 21, /*->28886*/
/*28865*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*28867*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28869*/         OPC_EmitMergeInputChains1_0,
/*28870*/         OPC_EmitInteger, MVT::i32, 14, 
/*28873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28876*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*28886*/       0, /*End of Scope*/
/*28887*/     0, /*End of Scope*/
/*28888*/   /*Scope*/ 86|128,17/*2262*/, /*->31152*/
/*28890*/     OPC_RecordChild1, // #1 = $addr
/*28891*/     OPC_CheckChild1Type, MVT::i32,
/*28893*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*28895*/     OPC_Scope, 12|128,1/*140*/, /*->29038*/ // 29 children in Scope
/*28898*/       OPC_CheckPredicate, 27, // Predicate_load
/*28900*/       OPC_SwitchType /*2 cases */, 109,  MVT::f64,// ->29012
/*28903*/         OPC_Scope, 25, /*->28930*/ // 2 children in Scope
/*28905*/           OPC_CheckPredicate, 63, // Predicate_alignedload32
/*28907*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*28909*/           OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28912*/           OPC_EmitMergeInputChains1_0,
/*28913*/           OPC_EmitInteger, MVT::i32, 14, 
/*28916*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28919*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                    // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*28930*/         /*Scope*/ 80, /*->29011*/
/*28931*/           OPC_Scope, 25, /*->28958*/ // 3 children in Scope
/*28933*/             OPC_CheckPredicate, 64, // Predicate_hword_alignedload
/*28935*/             OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*28937*/             OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28940*/             OPC_EmitMergeInputChains1_0,
/*28941*/             OPC_EmitInteger, MVT::i32, 14, 
/*28944*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28947*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                      // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*28958*/           /*Scope*/ 25, /*->28984*/
/*28959*/             OPC_CheckPredicate, 65, // Predicate_byte_alignedload
/*28961*/             OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*28963*/             OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28966*/             OPC_EmitMergeInputChains1_0,
/*28967*/             OPC_EmitInteger, MVT::i32, 14, 
/*28970*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28973*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                      // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*28984*/           /*Scope*/ 25, /*->29010*/
/*28985*/             OPC_CheckPredicate, 66, // Predicate_non_word_alignedload
/*28987*/             OPC_CheckPatternPredicate, 22, // (TLI.isBigEndian())
/*28989*/             OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28992*/             OPC_EmitMergeInputChains1_0,
/*28993*/             OPC_EmitInteger, MVT::i32, 14, 
/*28996*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28999*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                      // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*29010*/           0, /*End of Scope*/
/*29011*/         0, /*End of Scope*/
                /*SwitchType*/ 23,  MVT::f32,// ->29037
/*29014*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*29016*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*29019*/         OPC_EmitMergeInputChains1_0,
/*29020*/         OPC_EmitInteger, MVT::i32, 14, 
/*29023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29026*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (VLDRS:f32 addrmode5:i32:$addr)
                0, // EndSwitchType
/*29038*/     /*Scope*/ 46, /*->29085*/
/*29039*/       OPC_CheckPredicate, 59, // Predicate_extload
/*29041*/       OPC_CheckPredicate, 67, // Predicate_extloadvi8
/*29043*/       OPC_CheckType, MVT::v8i16,
/*29045*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29048*/       OPC_EmitMergeInputChains1_0,
/*29049*/       OPC_EmitInteger, MVT::i32, 14, 
/*29052*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29055*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29066*/       OPC_EmitInteger, MVT::i32, 14, 
/*29069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29072*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29082*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29085*/     /*Scope*/ 46, /*->29132*/
/*29086*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*29088*/       OPC_CheckPredicate, 68, // Predicate_zextloadvi8
/*29090*/       OPC_CheckType, MVT::v8i16,
/*29092*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29095*/       OPC_EmitMergeInputChains1_0,
/*29096*/       OPC_EmitInteger, MVT::i32, 14, 
/*29099*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29102*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29113*/       OPC_EmitInteger, MVT::i32, 14, 
/*29116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29119*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29129*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29132*/     /*Scope*/ 46, /*->29179*/
/*29133*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*29135*/       OPC_CheckPredicate, 69, // Predicate_sextloadvi8
/*29137*/       OPC_CheckType, MVT::v8i16,
/*29139*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29142*/       OPC_EmitMergeInputChains1_0,
/*29143*/       OPC_EmitInteger, MVT::i32, 14, 
/*29146*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29149*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29160*/       OPC_EmitInteger, MVT::i32, 14, 
/*29163*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29166*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29176*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29179*/     /*Scope*/ 46, /*->29226*/
/*29180*/       OPC_CheckPredicate, 59, // Predicate_extload
/*29182*/       OPC_CheckPredicate, 70, // Predicate_extloadvi16
/*29184*/       OPC_CheckType, MVT::v4i32,
/*29186*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29189*/       OPC_EmitMergeInputChains1_0,
/*29190*/       OPC_EmitInteger, MVT::i32, 14, 
/*29193*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29196*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29207*/       OPC_EmitInteger, MVT::i32, 14, 
/*29210*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29213*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29223*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29226*/     /*Scope*/ 46, /*->29273*/
/*29227*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*29229*/       OPC_CheckPredicate, 71, // Predicate_zextloadvi16
/*29231*/       OPC_CheckType, MVT::v4i32,
/*29233*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29236*/       OPC_EmitMergeInputChains1_0,
/*29237*/       OPC_EmitInteger, MVT::i32, 14, 
/*29240*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29243*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29254*/       OPC_EmitInteger, MVT::i32, 14, 
/*29257*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29260*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29270*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29273*/     /*Scope*/ 46, /*->29320*/
/*29274*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*29276*/       OPC_CheckPredicate, 72, // Predicate_sextloadvi16
/*29278*/       OPC_CheckType, MVT::v4i32,
/*29280*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29283*/       OPC_EmitMergeInputChains1_0,
/*29284*/       OPC_EmitInteger, MVT::i32, 14, 
/*29287*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29290*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29301*/       OPC_EmitInteger, MVT::i32, 14, 
/*29304*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29307*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29317*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29320*/     /*Scope*/ 46, /*->29367*/
/*29321*/       OPC_CheckPredicate, 59, // Predicate_extload
/*29323*/       OPC_CheckPredicate, 73, // Predicate_extloadvi32
/*29325*/       OPC_CheckType, MVT::v2i64,
/*29327*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29330*/       OPC_EmitMergeInputChains1_0,
/*29331*/       OPC_EmitInteger, MVT::i32, 14, 
/*29334*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29337*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29348*/       OPC_EmitInteger, MVT::i32, 14, 
/*29351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29354*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29364*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29367*/     /*Scope*/ 46, /*->29414*/
/*29368*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*29370*/       OPC_CheckPredicate, 74, // Predicate_zextloadvi32
/*29372*/       OPC_CheckType, MVT::v2i64,
/*29374*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29377*/       OPC_EmitMergeInputChains1_0,
/*29378*/       OPC_EmitInteger, MVT::i32, 14, 
/*29381*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29384*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29395*/       OPC_EmitInteger, MVT::i32, 14, 
/*29398*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29401*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29411*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29414*/     /*Scope*/ 46, /*->29461*/
/*29415*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*29417*/       OPC_CheckPredicate, 75, // Predicate_sextloadvi32
/*29419*/       OPC_CheckType, MVT::v2i64,
/*29421*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29424*/       OPC_EmitMergeInputChains1_0,
/*29425*/       OPC_EmitInteger, MVT::i32, 14, 
/*29428*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29431*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29442*/       OPC_EmitInteger, MVT::i32, 14, 
/*29445*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29448*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29458*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29461*/     /*Scope*/ 67, /*->29529*/
/*29462*/       OPC_CheckPredicate, 59, // Predicate_extload
/*29464*/       OPC_CheckPredicate, 67, // Predicate_extloadvi8
/*29466*/       OPC_CheckType, MVT::v4i16,
/*29468*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29471*/       OPC_EmitMergeInputChains1_0,
/*29472*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29479*/       OPC_EmitInteger, MVT::i32, 0, 
/*29482*/       OPC_EmitInteger, MVT::i32, 14, 
/*29485*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29488*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29501*/       OPC_EmitInteger, MVT::i32, 14, 
/*29504*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29507*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29517*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29520*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29529*/     /*Scope*/ 67, /*->29597*/
/*29530*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*29532*/       OPC_CheckPredicate, 68, // Predicate_zextloadvi8
/*29534*/       OPC_CheckType, MVT::v4i16,
/*29536*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29539*/       OPC_EmitMergeInputChains1_0,
/*29540*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29547*/       OPC_EmitInteger, MVT::i32, 0, 
/*29550*/       OPC_EmitInteger, MVT::i32, 14, 
/*29553*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29556*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29569*/       OPC_EmitInteger, MVT::i32, 14, 
/*29572*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29575*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29585*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29588*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29597*/     /*Scope*/ 67, /*->29665*/
/*29598*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*29600*/       OPC_CheckPredicate, 69, // Predicate_sextloadvi8
/*29602*/       OPC_CheckType, MVT::v4i16,
/*29604*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29607*/       OPC_EmitMergeInputChains1_0,
/*29608*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29615*/       OPC_EmitInteger, MVT::i32, 0, 
/*29618*/       OPC_EmitInteger, MVT::i32, 14, 
/*29621*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29624*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29637*/       OPC_EmitInteger, MVT::i32, 14, 
/*29640*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29643*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29653*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29656*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29665*/     /*Scope*/ 67, /*->29733*/
/*29666*/       OPC_CheckPredicate, 59, // Predicate_extload
/*29668*/       OPC_CheckPredicate, 70, // Predicate_extloadvi16
/*29670*/       OPC_CheckType, MVT::v2i32,
/*29672*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29675*/       OPC_EmitMergeInputChains1_0,
/*29676*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29683*/       OPC_EmitInteger, MVT::i32, 0, 
/*29686*/       OPC_EmitInteger, MVT::i32, 14, 
/*29689*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29692*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29705*/       OPC_EmitInteger, MVT::i32, 14, 
/*29708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29711*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29721*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29724*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29733*/     /*Scope*/ 67, /*->29801*/
/*29734*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*29736*/       OPC_CheckPredicate, 71, // Predicate_zextloadvi16
/*29738*/       OPC_CheckType, MVT::v2i32,
/*29740*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29743*/       OPC_EmitMergeInputChains1_0,
/*29744*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29751*/       OPC_EmitInteger, MVT::i32, 0, 
/*29754*/       OPC_EmitInteger, MVT::i32, 14, 
/*29757*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29760*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29773*/       OPC_EmitInteger, MVT::i32, 14, 
/*29776*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29779*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29789*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29792*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29801*/     /*Scope*/ 67, /*->29869*/
/*29802*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*29804*/       OPC_CheckPredicate, 72, // Predicate_sextloadvi16
/*29806*/       OPC_CheckType, MVT::v2i32,
/*29808*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29811*/       OPC_EmitMergeInputChains1_0,
/*29812*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29819*/       OPC_EmitInteger, MVT::i32, 0, 
/*29822*/       OPC_EmitInteger, MVT::i32, 14, 
/*29825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29828*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29841*/       OPC_EmitInteger, MVT::i32, 14, 
/*29844*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29847*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29857*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29860*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29869*/     /*Scope*/ 86, /*->29956*/
/*29870*/       OPC_CheckPredicate, 59, // Predicate_extload
/*29872*/       OPC_CheckPredicate, 67, // Predicate_extloadvi8
/*29874*/       OPC_CheckType, MVT::v4i32,
/*29876*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29879*/       OPC_EmitMergeInputChains1_0,
/*29880*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29887*/       OPC_EmitInteger, MVT::i32, 0, 
/*29890*/       OPC_EmitInteger, MVT::i32, 14, 
/*29893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29896*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29909*/       OPC_EmitInteger, MVT::i32, 14, 
/*29912*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29915*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29925*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29928*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29937*/       OPC_EmitInteger, MVT::i32, 14, 
/*29940*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29943*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29953*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29956*/     /*Scope*/ 86, /*->30043*/
/*29957*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*29959*/       OPC_CheckPredicate, 68, // Predicate_zextloadvi8
/*29961*/       OPC_CheckType, MVT::v4i32,
/*29963*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29966*/       OPC_EmitMergeInputChains1_0,
/*29967*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29974*/       OPC_EmitInteger, MVT::i32, 0, 
/*29977*/       OPC_EmitInteger, MVT::i32, 14, 
/*29980*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29983*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29996*/       OPC_EmitInteger, MVT::i32, 14, 
/*29999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30002*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30012*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30015*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30024*/       OPC_EmitInteger, MVT::i32, 14, 
/*30027*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30030*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30040*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30043*/     /*Scope*/ 86, /*->30130*/
/*30044*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*30046*/       OPC_CheckPredicate, 69, // Predicate_sextloadvi8
/*30048*/       OPC_CheckType, MVT::v4i32,
/*30050*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30053*/       OPC_EmitMergeInputChains1_0,
/*30054*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30061*/       OPC_EmitInteger, MVT::i32, 0, 
/*30064*/       OPC_EmitInteger, MVT::i32, 14, 
/*30067*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30070*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30083*/       OPC_EmitInteger, MVT::i32, 14, 
/*30086*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30089*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30099*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30102*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30111*/       OPC_EmitInteger, MVT::i32, 14, 
/*30114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30117*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30127*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30130*/     /*Scope*/ 86, /*->30217*/
/*30131*/       OPC_CheckPredicate, 59, // Predicate_extload
/*30133*/       OPC_CheckPredicate, 70, // Predicate_extloadvi16
/*30135*/       OPC_CheckType, MVT::v2i64,
/*30137*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30140*/       OPC_EmitMergeInputChains1_0,
/*30141*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30148*/       OPC_EmitInteger, MVT::i32, 0, 
/*30151*/       OPC_EmitInteger, MVT::i32, 14, 
/*30154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30157*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30170*/       OPC_EmitInteger, MVT::i32, 14, 
/*30173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30176*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30186*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30189*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30198*/       OPC_EmitInteger, MVT::i32, 14, 
/*30201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30204*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30214*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30217*/     /*Scope*/ 86, /*->30304*/
/*30218*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*30220*/       OPC_CheckPredicate, 71, // Predicate_zextloadvi16
/*30222*/       OPC_CheckType, MVT::v2i64,
/*30224*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30227*/       OPC_EmitMergeInputChains1_0,
/*30228*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30235*/       OPC_EmitInteger, MVT::i32, 0, 
/*30238*/       OPC_EmitInteger, MVT::i32, 14, 
/*30241*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30244*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30257*/       OPC_EmitInteger, MVT::i32, 14, 
/*30260*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30263*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30273*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30276*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30285*/       OPC_EmitInteger, MVT::i32, 14, 
/*30288*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30291*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30301*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30304*/     /*Scope*/ 86, /*->30391*/
/*30305*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*30307*/       OPC_CheckPredicate, 72, // Predicate_sextloadvi16
/*30309*/       OPC_CheckType, MVT::v2i64,
/*30311*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30314*/       OPC_EmitMergeInputChains1_0,
/*30315*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30322*/       OPC_EmitInteger, MVT::i32, 0, 
/*30325*/       OPC_EmitInteger, MVT::i32, 14, 
/*30328*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30331*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30344*/       OPC_EmitInteger, MVT::i32, 14, 
/*30347*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30350*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30360*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30363*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30372*/       OPC_EmitInteger, MVT::i32, 14, 
/*30375*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30378*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30388*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30391*/     /*Scope*/ 95, /*->30487*/
/*30392*/       OPC_CheckPredicate, 59, // Predicate_extload
/*30394*/       OPC_CheckPredicate, 67, // Predicate_extloadvi8
/*30396*/       OPC_CheckType, MVT::v2i32,
/*30398*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30401*/       OPC_EmitMergeInputChains1_0,
/*30402*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30409*/       OPC_EmitInteger, MVT::i32, 0, 
/*30412*/       OPC_EmitInteger, MVT::i32, 14, 
/*30415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30418*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30431*/       OPC_EmitInteger, MVT::i32, 14, 
/*30434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30437*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30447*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30450*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30459*/       OPC_EmitInteger, MVT::i32, 14, 
/*30462*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30465*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30475*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30478*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30487*/     /*Scope*/ 95, /*->30583*/
/*30488*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*30490*/       OPC_CheckPredicate, 68, // Predicate_zextloadvi8
/*30492*/       OPC_CheckType, MVT::v2i32,
/*30494*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30497*/       OPC_EmitMergeInputChains1_0,
/*30498*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30505*/       OPC_EmitInteger, MVT::i32, 0, 
/*30508*/       OPC_EmitInteger, MVT::i32, 14, 
/*30511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30514*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30527*/       OPC_EmitInteger, MVT::i32, 14, 
/*30530*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30533*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30543*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30546*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30555*/       OPC_EmitInteger, MVT::i32, 14, 
/*30558*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30561*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30571*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30574*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30583*/     /*Scope*/ 95, /*->30679*/
/*30584*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*30586*/       OPC_CheckPredicate, 69, // Predicate_sextloadvi8
/*30588*/       OPC_CheckType, MVT::v2i32,
/*30590*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30593*/       OPC_EmitMergeInputChains1_0,
/*30594*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30601*/       OPC_EmitInteger, MVT::i32, 0, 
/*30604*/       OPC_EmitInteger, MVT::i32, 14, 
/*30607*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30610*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30623*/       OPC_EmitInteger, MVT::i32, 14, 
/*30626*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30629*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30639*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30642*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30651*/       OPC_EmitInteger, MVT::i32, 14, 
/*30654*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30657*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30667*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30670*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30679*/     /*Scope*/ 114, /*->30794*/
/*30680*/       OPC_CheckPredicate, 59, // Predicate_extload
/*30682*/       OPC_CheckPredicate, 67, // Predicate_extloadvi8
/*30684*/       OPC_CheckType, MVT::v2i64,
/*30686*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30689*/       OPC_EmitMergeInputChains1_0,
/*30690*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30697*/       OPC_EmitInteger, MVT::i32, 0, 
/*30700*/       OPC_EmitInteger, MVT::i32, 14, 
/*30703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30706*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30719*/       OPC_EmitInteger, MVT::i32, 14, 
/*30722*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30725*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30735*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30738*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30747*/       OPC_EmitInteger, MVT::i32, 14, 
/*30750*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30753*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30763*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30766*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*30775*/       OPC_EmitInteger, MVT::i32, 14, 
/*30778*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30781*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*30791*/       OPC_CompleteMatch, 1, 21, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*30794*/     /*Scope*/ 114, /*->30909*/
/*30795*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*30797*/       OPC_CheckPredicate, 68, // Predicate_zextloadvi8
/*30799*/       OPC_CheckType, MVT::v2i64,
/*30801*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30804*/       OPC_EmitMergeInputChains1_0,
/*30805*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30812*/       OPC_EmitInteger, MVT::i32, 0, 
/*30815*/       OPC_EmitInteger, MVT::i32, 14, 
/*30818*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30821*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30834*/       OPC_EmitInteger, MVT::i32, 14, 
/*30837*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30840*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30850*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30853*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30862*/       OPC_EmitInteger, MVT::i32, 14, 
/*30865*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30868*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30878*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30881*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*30890*/       OPC_EmitInteger, MVT::i32, 14, 
/*30893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30896*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*30906*/       OPC_CompleteMatch, 1, 21, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*30909*/     /*Scope*/ 114, /*->31024*/
/*30910*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*30912*/       OPC_CheckPredicate, 69, // Predicate_sextloadvi8
/*30914*/       OPC_CheckType, MVT::v2i64,
/*30916*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30919*/       OPC_EmitMergeInputChains1_0,
/*30920*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30927*/       OPC_EmitInteger, MVT::i32, 0, 
/*30930*/       OPC_EmitInteger, MVT::i32, 14, 
/*30933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30936*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30949*/       OPC_EmitInteger, MVT::i32, 14, 
/*30952*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30955*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30965*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30968*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30977*/       OPC_EmitInteger, MVT::i32, 14, 
/*30980*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30983*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30993*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30996*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*31005*/       OPC_EmitInteger, MVT::i32, 14, 
/*31008*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31011*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*31021*/       OPC_CompleteMatch, 1, 21, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*31024*/     /*Scope*/ 126, /*->31151*/
/*31025*/       OPC_CheckPredicate, 27, // Predicate_load
/*31027*/       OPC_CheckType, MVT::v2f64,
/*31029*/       OPC_Scope, 23, /*->31054*/ // 5 children in Scope
/*31031*/         OPC_CheckPredicate, 76, // Predicate_dword_alignedload
/*31033*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31036*/         OPC_EmitMergeInputChains1_0,
/*31037*/         OPC_EmitInteger, MVT::i32, 14, 
/*31040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31043*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                  // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*31054*/       /*Scope*/ 23, /*->31078*/
/*31055*/         OPC_CheckPredicate, 77, // Predicate_word_alignedload
/*31057*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31060*/         OPC_EmitMergeInputChains1_0,
/*31061*/         OPC_EmitInteger, MVT::i32, 14, 
/*31064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31067*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                  // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*31078*/       /*Scope*/ 25, /*->31104*/
/*31079*/         OPC_CheckPredicate, 64, // Predicate_hword_alignedload
/*31081*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*31083*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31086*/         OPC_EmitMergeInputChains1_0,
/*31087*/         OPC_EmitInteger, MVT::i32, 14, 
/*31090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31093*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                  // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*31104*/       /*Scope*/ 25, /*->31130*/
/*31105*/         OPC_CheckPredicate, 65, // Predicate_byte_alignedload
/*31107*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*31109*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31112*/         OPC_EmitMergeInputChains1_0,
/*31113*/         OPC_EmitInteger, MVT::i32, 14, 
/*31116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31119*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                  // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*31130*/       /*Scope*/ 19, /*->31150*/
/*31131*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*31133*/         OPC_EmitMergeInputChains1_0,
/*31134*/         OPC_EmitInteger, MVT::i32, 14, 
/*31137*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31140*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                  // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*31150*/       0, /*End of Scope*/
/*31151*/     0, /*End of Scope*/
/*31152*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->31356
/*31157*/   OPC_RecordNode,   // #0 = 'intrinsic_w_chain' chained node
/*31158*/   OPC_MoveChild, 1,
/*31160*/   OPC_Scope, 100, /*->31262*/ // 2 children in Scope
/*31162*/     OPC_CheckInteger, 11, 
/*31164*/     OPC_MoveParent,
/*31165*/     OPC_RecordChild2, // #1 = $cop
/*31166*/     OPC_MoveChild, 2,
/*31168*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31171*/     OPC_MoveParent,
/*31172*/     OPC_RecordChild3, // #2 = $opc1
/*31173*/     OPC_MoveChild, 3,
/*31175*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31178*/     OPC_MoveParent,
/*31179*/     OPC_RecordChild4, // #3 = $CRn
/*31180*/     OPC_MoveChild, 4,
/*31182*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31185*/     OPC_MoveParent,
/*31186*/     OPC_RecordChild5, // #4 = $CRm
/*31187*/     OPC_MoveChild, 5,
/*31189*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31192*/     OPC_MoveParent,
/*31193*/     OPC_RecordChild6, // #5 = $opc2
/*31194*/     OPC_MoveChild, 6,
/*31196*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31199*/     OPC_MoveParent,
/*31200*/     OPC_Scope, 33, /*->31235*/ // 2 children in Scope
/*31202*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31204*/       OPC_EmitMergeInputChains1_0,
/*31205*/       OPC_EmitConvertToTarget, 1,
/*31207*/       OPC_EmitConvertToTarget, 2,
/*31209*/       OPC_EmitConvertToTarget, 3,
/*31211*/       OPC_EmitConvertToTarget, 4,
/*31213*/       OPC_EmitConvertToTarget, 5,
/*31215*/       OPC_EmitInteger, MVT::i32, 14, 
/*31218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31221*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_w_chain:i32 11:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*31235*/     /*Scope*/ 25, /*->31261*/
/*31236*/       OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*31238*/       OPC_EmitMergeInputChains1_0,
/*31239*/       OPC_EmitConvertToTarget, 1,
/*31241*/       OPC_EmitConvertToTarget, 2,
/*31243*/       OPC_EmitConvertToTarget, 3,
/*31245*/       OPC_EmitConvertToTarget, 4,
/*31247*/       OPC_EmitConvertToTarget, 5,
/*31249*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 11:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*31261*/     0, /*End of Scope*/
/*31262*/   /*Scope*/ 92, /*->31355*/
/*31263*/     OPC_CheckInteger, 12, 
/*31265*/     OPC_MoveParent,
/*31266*/     OPC_RecordChild2, // #1 = $cop
/*31267*/     OPC_MoveChild, 2,
/*31269*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31272*/     OPC_MoveParent,
/*31273*/     OPC_RecordChild3, // #2 = $opc1
/*31274*/     OPC_MoveChild, 3,
/*31276*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31279*/     OPC_MoveParent,
/*31280*/     OPC_RecordChild4, // #3 = $CRn
/*31281*/     OPC_MoveChild, 4,
/*31283*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31286*/     OPC_MoveParent,
/*31287*/     OPC_RecordChild5, // #4 = $CRm
/*31288*/     OPC_MoveChild, 5,
/*31290*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31293*/     OPC_MoveParent,
/*31294*/     OPC_RecordChild6, // #5 = $opc2
/*31295*/     OPC_MoveChild, 6,
/*31297*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31300*/     OPC_MoveParent,
/*31301*/     OPC_Scope, 25, /*->31328*/ // 2 children in Scope
/*31303*/       OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*31305*/       OPC_EmitMergeInputChains1_0,
/*31306*/       OPC_EmitConvertToTarget, 1,
/*31308*/       OPC_EmitConvertToTarget, 2,
/*31310*/       OPC_EmitConvertToTarget, 3,
/*31312*/       OPC_EmitConvertToTarget, 4,
/*31314*/       OPC_EmitConvertToTarget, 5,
/*31316*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 12:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*31328*/     /*Scope*/ 25, /*->31354*/
/*31329*/       OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*31331*/       OPC_EmitMergeInputChains1_0,
/*31332*/       OPC_EmitConvertToTarget, 1,
/*31334*/       OPC_EmitConvertToTarget, 2,
/*31336*/       OPC_EmitConvertToTarget, 3,
/*31338*/       OPC_EmitConvertToTarget, 4,
/*31340*/       OPC_EmitConvertToTarget, 5,
/*31342*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 12:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*31354*/     0, /*End of Scope*/
/*31355*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 5|128,7/*901*/,  TARGET_VAL(ISD::XOR),// ->32261
/*31360*/   OPC_Scope, 87|128,1/*215*/, /*->31578*/ // 5 children in Scope
/*31363*/     OPC_RecordChild0, // #0 = $shift
/*31364*/     OPC_Scope, 100, /*->31466*/ // 3 children in Scope
/*31366*/       OPC_MoveChild, 1,
/*31368*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31379*/       OPC_MoveParent,
/*31380*/       OPC_CheckType, MVT::i32,
/*31382*/       OPC_Scope, 27, /*->31411*/ // 3 children in Scope
/*31384*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31386*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*31389*/         OPC_EmitInteger, MVT::i32, 14, 
/*31392*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31395*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31398*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                  // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*31411*/       /*Scope*/ 26, /*->31438*/
/*31412*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31414*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*31417*/         OPC_EmitInteger, MVT::i32, 14, 
/*31420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31423*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31426*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                  // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*31438*/       /*Scope*/ 26, /*->31465*/
/*31439*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31441*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*31444*/         OPC_EmitInteger, MVT::i32, 14, 
/*31447*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31453*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                  // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*31465*/       0, /*End of Scope*/
/*31466*/     /*Scope*/ 61, /*->31528*/
/*31467*/       OPC_RecordChild1, // #1 = $shift
/*31468*/       OPC_CheckType, MVT::i32,
/*31470*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31472*/       OPC_Scope, 26, /*->31500*/ // 2 children in Scope
/*31474*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*31477*/         OPC_EmitInteger, MVT::i32, 14, 
/*31480*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31486*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*31500*/       /*Scope*/ 26, /*->31527*/
/*31501*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*31504*/         OPC_EmitInteger, MVT::i32, 14, 
/*31507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*31527*/       0, /*End of Scope*/
/*31528*/     /*Scope*/ 48, /*->31577*/
/*31529*/       OPC_MoveChild, 0,
/*31531*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31534*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*31536*/       OPC_MoveParent,
/*31537*/       OPC_MoveChild, 1,
/*31539*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31550*/       OPC_MoveParent,
/*31551*/       OPC_CheckType, MVT::i32,
/*31553*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31555*/       OPC_EmitConvertToTarget, 0,
/*31557*/       OPC_EmitInteger, MVT::i32, 14, 
/*31560*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31566*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*31577*/     0, /*End of Scope*/
/*31578*/   /*Scope*/ 49, /*->31628*/
/*31579*/     OPC_MoveChild, 0,
/*31581*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31592*/     OPC_MoveParent,
/*31593*/     OPC_RecordChild1, // #0 = $imm
/*31594*/     OPC_MoveChild, 1,
/*31596*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31599*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*31601*/     OPC_MoveParent,
/*31602*/     OPC_CheckType, MVT::i32,
/*31604*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31606*/     OPC_EmitConvertToTarget, 0,
/*31608*/     OPC_EmitInteger, MVT::i32, 14, 
/*31611*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31614*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31617*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
              // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*31628*/   /*Scope*/ 102|128,1/*230*/, /*->31860*/
/*31630*/     OPC_RecordChild0, // #0 = $Rn
/*31631*/     OPC_Scope, 117, /*->31750*/ // 2 children in Scope
/*31633*/       OPC_RecordChild1, // #1 = $shift
/*31634*/       OPC_CheckType, MVT::i32,
/*31636*/       OPC_Scope, 27, /*->31665*/ // 4 children in Scope
/*31638*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31640*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*31643*/         OPC_EmitInteger, MVT::i32, 14, 
/*31646*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31652*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*31665*/       /*Scope*/ 27, /*->31693*/
/*31666*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31668*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*31671*/         OPC_EmitInteger, MVT::i32, 14, 
/*31674*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31680*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*31693*/       /*Scope*/ 27, /*->31721*/
/*31694*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31696*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*31699*/         OPC_EmitInteger, MVT::i32, 14, 
/*31702*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31708*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*31721*/       /*Scope*/ 27, /*->31749*/
/*31722*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31724*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*31727*/         OPC_EmitInteger, MVT::i32, 14, 
/*31730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31736*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*31749*/       0, /*End of Scope*/
/*31750*/     /*Scope*/ 108, /*->31859*/
/*31751*/       OPC_MoveChild, 1,
/*31753*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*31756*/       OPC_MoveChild, 0,
/*31758*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*31761*/       OPC_MoveChild, 0,
/*31763*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*31766*/       OPC_MoveParent,
/*31767*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*31769*/       OPC_SwitchType /*2 cases */, 42,  MVT::v8i8,// ->31814
/*31772*/         OPC_MoveParent,
/*31773*/         OPC_MoveParent,
/*31774*/         OPC_CheckType, MVT::v2i32,
/*31776*/         OPC_Scope, 18, /*->31796*/ // 2 children in Scope
/*31778*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31780*/           OPC_EmitInteger, MVT::i32, 14, 
/*31783*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31786*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*31796*/         /*Scope*/ 16, /*->31813*/
/*31797*/           OPC_EmitInteger, MVT::i32, 14, 
/*31800*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31803*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*31813*/         0, /*End of Scope*/
                /*SwitchType*/ 42,  MVT::v16i8,// ->31858
/*31816*/         OPC_MoveParent,
/*31817*/         OPC_MoveParent,
/*31818*/         OPC_CheckType, MVT::v4i32,
/*31820*/         OPC_Scope, 18, /*->31840*/ // 2 children in Scope
/*31822*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31824*/           OPC_EmitInteger, MVT::i32, 14, 
/*31827*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31830*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*31840*/         /*Scope*/ 16, /*->31857*/
/*31841*/           OPC_EmitInteger, MVT::i32, 14, 
/*31844*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31847*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*31857*/         0, /*End of Scope*/
                0, // EndSwitchType
/*31859*/     0, /*End of Scope*/
/*31860*/   /*Scope*/ 110, /*->31971*/
/*31861*/     OPC_MoveChild, 0,
/*31863*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*31866*/     OPC_MoveChild, 0,
/*31868*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*31871*/     OPC_MoveChild, 0,
/*31873*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*31876*/     OPC_MoveParent,
/*31877*/     OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*31879*/     OPC_SwitchType /*2 cases */, 43,  MVT::v8i8,// ->31925
/*31882*/       OPC_MoveParent,
/*31883*/       OPC_MoveParent,
/*31884*/       OPC_RecordChild1, // #0 = $Vm
/*31885*/       OPC_CheckType, MVT::v2i32,
/*31887*/       OPC_Scope, 18, /*->31907*/ // 2 children in Scope
/*31889*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31891*/         OPC_EmitInteger, MVT::i32, 14, 
/*31894*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31897*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*31907*/       /*Scope*/ 16, /*->31924*/
/*31908*/         OPC_EmitInteger, MVT::i32, 14, 
/*31911*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31914*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*31924*/       0, /*End of Scope*/
              /*SwitchType*/ 43,  MVT::v16i8,// ->31970
/*31927*/       OPC_MoveParent,
/*31928*/       OPC_MoveParent,
/*31929*/       OPC_RecordChild1, // #0 = $Vm
/*31930*/       OPC_CheckType, MVT::v4i32,
/*31932*/       OPC_Scope, 18, /*->31952*/ // 2 children in Scope
/*31934*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*31936*/         OPC_EmitInteger, MVT::i32, 14, 
/*31939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31942*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*31952*/       /*Scope*/ 16, /*->31969*/
/*31953*/         OPC_EmitInteger, MVT::i32, 14, 
/*31956*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31959*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*31969*/       0, /*End of Scope*/
              0, // EndSwitchType
/*31971*/   /*Scope*/ 31|128,2/*287*/, /*->32260*/
/*31973*/     OPC_RecordChild0, // #0 = $Rm
/*31974*/     OPC_Scope, 87, /*->32063*/ // 2 children in Scope
/*31976*/       OPC_MoveChild, 1,
/*31978*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31989*/       OPC_MoveParent,
/*31990*/       OPC_CheckType, MVT::i32,
/*31992*/       OPC_Scope, 22, /*->32016*/ // 3 children in Scope
/*31994*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31996*/         OPC_EmitInteger, MVT::i32, 14, 
/*31999*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32002*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32005*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                  // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*32016*/       /*Scope*/ 22, /*->32039*/
/*32017*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32019*/         OPC_EmitInteger, MVT::i32, 14, 
/*32022*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32025*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32028*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                  // Dst: (MVNr:i32 GPR:i32:$Rm)
/*32039*/       /*Scope*/ 22, /*->32062*/
/*32040*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32042*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*32045*/         OPC_EmitInteger, MVT::i32, 14, 
/*32048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32051*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                  // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*32062*/       0, /*End of Scope*/
/*32063*/     /*Scope*/ 66|128,1/*194*/, /*->32259*/
/*32065*/       OPC_RecordChild1, // #1 = $imm
/*32066*/       OPC_Scope, 69, /*->32137*/ // 4 children in Scope
/*32068*/         OPC_MoveChild, 1,
/*32070*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32073*/         OPC_Scope, 30, /*->32105*/ // 2 children in Scope
/*32075*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*32077*/           OPC_MoveParent,
/*32078*/           OPC_CheckType, MVT::i32,
/*32080*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32082*/           OPC_EmitConvertToTarget, 1,
/*32084*/           OPC_EmitInteger, MVT::i32, 14, 
/*32087*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32090*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32093*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*32105*/         /*Scope*/ 30, /*->32136*/
/*32106*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*32108*/           OPC_MoveParent,
/*32109*/           OPC_CheckType, MVT::i32,
/*32111*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32113*/           OPC_EmitConvertToTarget, 1,
/*32115*/           OPC_EmitInteger, MVT::i32, 14, 
/*32118*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32121*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32124*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*32136*/         0, /*End of Scope*/
/*32137*/       /*Scope*/ 76, /*->32214*/
/*32138*/         OPC_CheckType, MVT::i32,
/*32140*/         OPC_Scope, 23, /*->32165*/ // 3 children in Scope
/*32142*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32144*/           OPC_EmitInteger, MVT::i32, 14, 
/*32147*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32150*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32153*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*32165*/         /*Scope*/ 23, /*->32189*/
/*32166*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32168*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*32171*/           OPC_EmitInteger, MVT::i32, 14, 
/*32174*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32177*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*32189*/         /*Scope*/ 23, /*->32213*/
/*32190*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32192*/           OPC_EmitInteger, MVT::i32, 14, 
/*32195*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32198*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32201*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*32213*/         0, /*End of Scope*/
/*32214*/       /*Scope*/ 21, /*->32236*/
/*32215*/         OPC_CheckType, MVT::v2i32,
/*32217*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*32219*/         OPC_EmitInteger, MVT::i32, 14, 
/*32222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32225*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*32236*/       /*Scope*/ 21, /*->32258*/
/*32237*/         OPC_CheckType, MVT::v4i32,
/*32239*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*32241*/         OPC_EmitInteger, MVT::i32, 14, 
/*32244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32247*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*32258*/       0, /*End of Scope*/
/*32259*/     0, /*End of Scope*/
/*32260*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 41|128,2/*297*/,  TARGET_VAL(ISD::ROTR),// ->32562
/*32265*/   OPC_Scope, 34, /*->32301*/ // 6 children in Scope
/*32267*/     OPC_MoveChild, 0,
/*32269*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*32272*/     OPC_RecordChild0, // #0 = $Rm
/*32273*/     OPC_MoveParent,
/*32274*/     OPC_MoveChild, 1,
/*32276*/     OPC_CheckInteger, 16, 
/*32278*/     OPC_CheckType, MVT::i32,
/*32280*/     OPC_MoveParent,
/*32281*/     OPC_CheckType, MVT::i32,
/*32283*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*32285*/     OPC_EmitInteger, MVT::i32, 14, 
/*32288*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32291*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
              // Dst: (REV16:i32 GPR:i32:$Rm)
/*32301*/   /*Scope*/ 30, /*->32332*/
/*32302*/     OPC_RecordNode, // #0 = $src
/*32303*/     OPC_CheckType, MVT::i32,
/*32305*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32307*/     OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*32310*/     OPC_EmitInteger, MVT::i32, 14, 
/*32313*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32316*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32319*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*32332*/   /*Scope*/ 56, /*->32389*/
/*32333*/     OPC_MoveChild, 0,
/*32335*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*32338*/     OPC_RecordChild0, // #0 = $Rm
/*32339*/     OPC_MoveParent,
/*32340*/     OPC_MoveChild, 1,
/*32342*/     OPC_CheckInteger, 16, 
/*32344*/     OPC_CheckType, MVT::i32,
/*32346*/     OPC_MoveParent,
/*32347*/     OPC_CheckType, MVT::i32,
/*32349*/     OPC_Scope, 18, /*->32369*/ // 2 children in Scope
/*32351*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*32353*/       OPC_EmitInteger, MVT::i32, 14, 
/*32356*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32359*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*32369*/     /*Scope*/ 18, /*->32388*/
/*32370*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32372*/       OPC_EmitInteger, MVT::i32, 14, 
/*32375*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32378*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*32388*/     0, /*End of Scope*/
/*32389*/   /*Scope*/ 43, /*->32433*/
/*32390*/     OPC_RecordChild0, // #0 = $lhs
/*32391*/     OPC_MoveChild, 1,
/*32393*/     OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*32396*/     OPC_RecordChild0, // #1 = $rhs
/*32397*/     OPC_MoveChild, 1,
/*32399*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32402*/     OPC_CheckPredicate, 78, // Predicate_lo5AllOne
/*32404*/     OPC_MoveParent,
/*32405*/     OPC_CheckType, MVT::i32,
/*32407*/     OPC_MoveParent,
/*32408*/     OPC_CheckType, MVT::i32,
/*32410*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32412*/     OPC_EmitInteger, MVT::i32, 14, 
/*32415*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32418*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32421*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
              // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*32433*/   /*Scope*/ 29, /*->32463*/
/*32434*/     OPC_RecordNode, // #0 = $src
/*32435*/     OPC_CheckType, MVT::i32,
/*32437*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32439*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*32442*/     OPC_EmitInteger, MVT::i32, 14, 
/*32445*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32448*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32451*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*32463*/   /*Scope*/ 97, /*->32561*/
/*32464*/     OPC_RecordChild0, // #0 = $Rm
/*32465*/     OPC_RecordChild1, // #1 = $imm
/*32466*/     OPC_Scope, 37, /*->32505*/ // 2 children in Scope
/*32468*/       OPC_MoveChild, 1,
/*32470*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32473*/       OPC_CheckPredicate, 79, // Predicate_imm0_31
/*32475*/       OPC_CheckType, MVT::i32,
/*32477*/       OPC_MoveParent,
/*32478*/       OPC_CheckType, MVT::i32,
/*32480*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32482*/       OPC_EmitConvertToTarget, 1,
/*32484*/       OPC_EmitInteger, MVT::i32, 14, 
/*32487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32490*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32493*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*32505*/     /*Scope*/ 54, /*->32560*/
/*32506*/       OPC_CheckChild1Type, MVT::i32,
/*32508*/       OPC_CheckType, MVT::i32,
/*32510*/       OPC_Scope, 23, /*->32535*/ // 2 children in Scope
/*32512*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32514*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*32517*/         OPC_EmitInteger, MVT::i32, 14, 
/*32520*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32523*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*32535*/       /*Scope*/ 23, /*->32559*/
/*32536*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32538*/         OPC_EmitInteger, MVT::i32, 14, 
/*32541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32547*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*32559*/       0, /*End of Scope*/
/*32560*/     0, /*End of Scope*/
/*32561*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 17|128,4/*529*/,  TARGET_VAL(ISD::ATOMIC_LOAD),// ->33095
/*32566*/   OPC_RecordMemRef,
/*32567*/   OPC_RecordNode,   // #0 = 'atomic_load' chained node
/*32568*/   OPC_RecordChild1, // #1 = $src
/*32569*/   OPC_CheckChild1Type, MVT::i32,
/*32571*/   OPC_CheckType, MVT::i32,
/*32573*/   OPC_Scope, 26, /*->32601*/ // 14 children in Scope
/*32575*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_8
/*32577*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32579*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*32582*/     OPC_EmitMergeInputChains1_0,
/*32583*/     OPC_EmitInteger, MVT::i32, 14, 
/*32586*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32589*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
              // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*32601*/   /*Scope*/ 26, /*->32628*/
/*32602*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_16
/*32604*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32606*/     OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*32609*/     OPC_EmitMergeInputChains1_0,
/*32610*/     OPC_EmitInteger, MVT::i32, 14, 
/*32613*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32616*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
              // Dst: (LDRH:i32 addrmode3:i32:$src)
/*32628*/   /*Scope*/ 26, /*->32655*/
/*32629*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_32
/*32631*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32633*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*32636*/     OPC_EmitMergeInputChains1_0,
/*32637*/     OPC_EmitInteger, MVT::i32, 14, 
/*32640*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32643*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
              // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*32655*/   /*Scope*/ 26, /*->32682*/
/*32656*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_8
/*32658*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32660*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32663*/     OPC_EmitMergeInputChains1_0,
/*32664*/     OPC_EmitInteger, MVT::i32, 14, 
/*32667*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32670*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
              // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*32682*/   /*Scope*/ 26, /*->32709*/
/*32683*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_16
/*32685*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32687*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32690*/     OPC_EmitMergeInputChains1_0,
/*32691*/     OPC_EmitInteger, MVT::i32, 14, 
/*32694*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32697*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
              // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*32709*/   /*Scope*/ 26, /*->32736*/
/*32710*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_32
/*32712*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32714*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32717*/     OPC_EmitMergeInputChains1_0,
/*32718*/     OPC_EmitInteger, MVT::i32, 14, 
/*32721*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32724*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
              // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*32736*/   /*Scope*/ 25, /*->32762*/
/*32737*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_8
/*32739*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32741*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*32744*/     OPC_EmitMergeInputChains1_0,
/*32745*/     OPC_EmitInteger, MVT::i32, 14, 
/*32748*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32751*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
              // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*32762*/   /*Scope*/ 25, /*->32788*/
/*32763*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_32
/*32765*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32767*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*32770*/     OPC_EmitMergeInputChains1_0,
/*32771*/     OPC_EmitInteger, MVT::i32, 14, 
/*32774*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32777*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
              // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*32788*/   /*Scope*/ 50, /*->32839*/
/*32789*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_8
/*32791*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32793*/     OPC_Scope, 21, /*->32816*/ // 2 children in Scope
/*32795*/       OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*32798*/       OPC_EmitMergeInputChains1_0,
/*32799*/       OPC_EmitInteger, MVT::i32, 14, 
/*32802*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32805*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*32816*/     /*Scope*/ 21, /*->32838*/
/*32817*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$src #2 #3
/*32820*/       OPC_EmitMergeInputChains1_0,
/*32821*/       OPC_EmitInteger, MVT::i32, 14, 
/*32824*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32827*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$src)
/*32838*/     0, /*End of Scope*/
/*32839*/   /*Scope*/ 50, /*->32890*/
/*32840*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_16
/*32842*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32844*/     OPC_Scope, 21, /*->32867*/ // 2 children in Scope
/*32846*/       OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*32849*/       OPC_EmitMergeInputChains1_0,
/*32850*/       OPC_EmitInteger, MVT::i32, 14, 
/*32853*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32856*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*32867*/     /*Scope*/ 21, /*->32889*/
/*32868*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$src #2 #3
/*32871*/       OPC_EmitMergeInputChains1_0,
/*32872*/       OPC_EmitInteger, MVT::i32, 14, 
/*32875*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32878*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$src)
/*32889*/     0, /*End of Scope*/
/*32890*/   /*Scope*/ 50, /*->32941*/
/*32891*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_32
/*32893*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32895*/     OPC_Scope, 21, /*->32918*/ // 2 children in Scope
/*32897*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*32900*/       OPC_EmitMergeInputChains1_0,
/*32901*/       OPC_EmitInteger, MVT::i32, 14, 
/*32904*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32907*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*32918*/     /*Scope*/ 21, /*->32940*/
/*32919*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$src #2 #3
/*32922*/       OPC_EmitMergeInputChains1_0,
/*32923*/       OPC_EmitInteger, MVT::i32, 14, 
/*32926*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32929*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$src)
/*32940*/     0, /*End of Scope*/
/*32941*/   /*Scope*/ 50, /*->32992*/
/*32942*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_8
/*32944*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32946*/     OPC_Scope, 21, /*->32969*/ // 2 children in Scope
/*32948*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*32951*/       OPC_EmitMergeInputChains1_0,
/*32952*/       OPC_EmitInteger, MVT::i32, 14, 
/*32955*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32958*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*32969*/     /*Scope*/ 21, /*->32991*/
/*32970*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*32973*/       OPC_EmitMergeInputChains1_0,
/*32974*/       OPC_EmitInteger, MVT::i32, 14, 
/*32977*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32980*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*32991*/     0, /*End of Scope*/
/*32992*/   /*Scope*/ 50, /*->33043*/
/*32993*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_16
/*32995*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32997*/     OPC_Scope, 21, /*->33020*/ // 2 children in Scope
/*32999*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33002*/       OPC_EmitMergeInputChains1_0,
/*33003*/       OPC_EmitInteger, MVT::i32, 14, 
/*33006*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33009*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*33020*/     /*Scope*/ 21, /*->33042*/
/*33021*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33024*/       OPC_EmitMergeInputChains1_0,
/*33025*/       OPC_EmitInteger, MVT::i32, 14, 
/*33028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33031*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*33042*/     0, /*End of Scope*/
/*33043*/   /*Scope*/ 50, /*->33094*/
/*33044*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_32
/*33046*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33048*/     OPC_Scope, 21, /*->33071*/ // 2 children in Scope
/*33050*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33053*/       OPC_EmitMergeInputChains1_0,
/*33054*/       OPC_EmitInteger, MVT::i32, 14, 
/*33057*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33060*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*33071*/     /*Scope*/ 21, /*->33093*/
/*33072*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33075*/       OPC_EmitMergeInputChains1_0,
/*33076*/       OPC_EmitInteger, MVT::i32, 14, 
/*33079*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33082*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*33093*/     0, /*End of Scope*/
/*33094*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18|128,4/*530*/,  TARGET_VAL(ISD::ATOMIC_STORE),// ->33629
/*33099*/   OPC_RecordMemRef,
/*33100*/   OPC_RecordNode,   // #0 = 'atomic_store' chained node
/*33101*/   OPC_RecordChild1, // #1 = $ptr
/*33102*/   OPC_CheckChild1Type, MVT::i32,
/*33104*/   OPC_RecordChild2, // #2 = $val
/*33105*/   OPC_CheckChild2Type, MVT::i32,
/*33107*/   OPC_Scope, 26, /*->33135*/ // 14 children in Scope
/*33109*/     OPC_CheckPredicate, 83, // Predicate_atomic_store_8
/*33111*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33113*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*33116*/     OPC_EmitMergeInputChains1_0,
/*33117*/     OPC_EmitInteger, MVT::i32, 14, 
/*33120*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33123*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
              // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*33135*/   /*Scope*/ 26, /*->33162*/
/*33136*/     OPC_CheckPredicate, 84, // Predicate_atomic_store_16
/*33138*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33140*/     OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*33143*/     OPC_EmitMergeInputChains1_0,
/*33144*/     OPC_EmitInteger, MVT::i32, 14, 
/*33147*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33150*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
              // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*33162*/   /*Scope*/ 26, /*->33189*/
/*33163*/     OPC_CheckPredicate, 85, // Predicate_atomic_store_32
/*33165*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33167*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*33170*/     OPC_EmitMergeInputChains1_0,
/*33171*/     OPC_EmitInteger, MVT::i32, 14, 
/*33174*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33177*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
              // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*33189*/   /*Scope*/ 26, /*->33216*/
/*33190*/     OPC_CheckPredicate, 83, // Predicate_atomic_store_8
/*33192*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33194*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*33197*/     OPC_EmitMergeInputChains1_0,
/*33198*/     OPC_EmitInteger, MVT::i32, 14, 
/*33201*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33204*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
              // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*33216*/   /*Scope*/ 26, /*->33243*/
/*33217*/     OPC_CheckPredicate, 84, // Predicate_atomic_store_16
/*33219*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33221*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*33224*/     OPC_EmitMergeInputChains1_0,
/*33225*/     OPC_EmitInteger, MVT::i32, 14, 
/*33228*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33231*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
              // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*33243*/   /*Scope*/ 26, /*->33270*/
/*33244*/     OPC_CheckPredicate, 85, // Predicate_atomic_store_32
/*33246*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33248*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*33251*/     OPC_EmitMergeInputChains1_0,
/*33252*/     OPC_EmitInteger, MVT::i32, 14, 
/*33255*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33258*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
              // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*33270*/   /*Scope*/ 25, /*->33296*/
/*33271*/     OPC_CheckPredicate, 83, // Predicate_atomic_store_8
/*33273*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33275*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*33278*/     OPC_EmitMergeInputChains1_0,
/*33279*/     OPC_EmitInteger, MVT::i32, 14, 
/*33282*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33285*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
              // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*33296*/   /*Scope*/ 25, /*->33322*/
/*33297*/     OPC_CheckPredicate, 85, // Predicate_atomic_store_32
/*33299*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33301*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*33304*/     OPC_EmitMergeInputChains1_0,
/*33305*/     OPC_EmitInteger, MVT::i32, 14, 
/*33308*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33311*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
              // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*33322*/   /*Scope*/ 50, /*->33373*/
/*33323*/     OPC_CheckPredicate, 83, // Predicate_atomic_store_8
/*33325*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33327*/     OPC_Scope, 21, /*->33350*/ // 2 children in Scope
/*33329*/       OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*33332*/       OPC_EmitMergeInputChains1_0,
/*33333*/       OPC_EmitInteger, MVT::i32, 14, 
/*33336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33339*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*33350*/     /*Scope*/ 21, /*->33372*/
/*33351*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$ptr #3 #4
/*33354*/       OPC_EmitMergeInputChains1_0,
/*33355*/       OPC_EmitInteger, MVT::i32, 14, 
/*33358*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33361*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rrs1:i32:$ptr)
/*33372*/     0, /*End of Scope*/
/*33373*/   /*Scope*/ 50, /*->33424*/
/*33374*/     OPC_CheckPredicate, 84, // Predicate_atomic_store_16
/*33376*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33378*/     OPC_Scope, 21, /*->33401*/ // 2 children in Scope
/*33380*/       OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*33383*/       OPC_EmitMergeInputChains1_0,
/*33384*/       OPC_EmitInteger, MVT::i32, 14, 
/*33387*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33390*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*33401*/     /*Scope*/ 21, /*->33423*/
/*33402*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$ptr #3 #4
/*33405*/       OPC_EmitMergeInputChains1_0,
/*33406*/       OPC_EmitInteger, MVT::i32, 14, 
/*33409*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33412*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rrs2:i32:$ptr)
/*33423*/     0, /*End of Scope*/
/*33424*/   /*Scope*/ 50, /*->33475*/
/*33425*/     OPC_CheckPredicate, 85, // Predicate_atomic_store_32
/*33427*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33429*/     OPC_Scope, 21, /*->33452*/ // 2 children in Scope
/*33431*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*33434*/       OPC_EmitMergeInputChains1_0,
/*33435*/       OPC_EmitInteger, MVT::i32, 14, 
/*33438*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33441*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*33452*/     /*Scope*/ 21, /*->33474*/
/*33453*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$ptr #3 #4
/*33456*/       OPC_EmitMergeInputChains1_0,
/*33457*/       OPC_EmitInteger, MVT::i32, 14, 
/*33460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33463*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rrs4:i32:$ptr)
/*33474*/     0, /*End of Scope*/
/*33475*/   /*Scope*/ 50, /*->33526*/
/*33476*/     OPC_CheckPredicate, 83, // Predicate_atomic_store_8
/*33478*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33480*/     OPC_Scope, 21, /*->33503*/ // 2 children in Scope
/*33482*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*33485*/       OPC_EmitMergeInputChains1_0,
/*33486*/       OPC_EmitInteger, MVT::i32, 14, 
/*33489*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33492*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*33503*/     /*Scope*/ 21, /*->33525*/
/*33504*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*33507*/       OPC_EmitMergeInputChains1_0,
/*33508*/       OPC_EmitInteger, MVT::i32, 14, 
/*33511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33514*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*33525*/     0, /*End of Scope*/
/*33526*/   /*Scope*/ 50, /*->33577*/
/*33527*/     OPC_CheckPredicate, 84, // Predicate_atomic_store_16
/*33529*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33531*/     OPC_Scope, 21, /*->33554*/ // 2 children in Scope
/*33533*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*33536*/       OPC_EmitMergeInputChains1_0,
/*33537*/       OPC_EmitInteger, MVT::i32, 14, 
/*33540*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33543*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*33554*/     /*Scope*/ 21, /*->33576*/
/*33555*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*33558*/       OPC_EmitMergeInputChains1_0,
/*33559*/       OPC_EmitInteger, MVT::i32, 14, 
/*33562*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33565*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*33576*/     0, /*End of Scope*/
/*33577*/   /*Scope*/ 50, /*->33628*/
/*33578*/     OPC_CheckPredicate, 85, // Predicate_atomic_store_32
/*33580*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33582*/     OPC_Scope, 21, /*->33605*/ // 2 children in Scope
/*33584*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*33587*/       OPC_EmitMergeInputChains1_0,
/*33588*/       OPC_EmitInteger, MVT::i32, 14, 
/*33591*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33594*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*33605*/     /*Scope*/ 21, /*->33627*/
/*33606*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*33609*/       OPC_EmitMergeInputChains1_0,
/*33610*/       OPC_EmitInteger, MVT::i32, 14, 
/*33613*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33616*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*33627*/     0, /*End of Scope*/
/*33628*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119,  TARGET_VAL(ARMISD::PIC_ADD),// ->33751
/*33632*/   OPC_Scope, 67, /*->33701*/ // 2 children in Scope
/*33634*/     OPC_MoveChild, 0,
/*33636*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*33639*/     OPC_RecordMemRef,
/*33640*/     OPC_RecordNode, // #0 = 'ld' chained node
/*33641*/     OPC_CheckFoldableChainNode,
/*33642*/     OPC_MoveChild, 1,
/*33644*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*33647*/     OPC_RecordChild0, // #1 = $addr
/*33648*/     OPC_MoveChild, 0,
/*33650*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*33653*/     OPC_MoveParent,
/*33654*/     OPC_MoveParent,
/*33655*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*33657*/     OPC_CheckPredicate, 27, // Predicate_load
/*33659*/     OPC_MoveParent,
/*33660*/     OPC_RecordChild1, // #2 = $cp
/*33661*/     OPC_MoveChild, 1,
/*33663*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33666*/     OPC_MoveParent,
/*33667*/     OPC_CheckType, MVT::i32,
/*33669*/     OPC_Scope, 14, /*->33685*/ // 2 children in Scope
/*33671*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33673*/       OPC_EmitMergeInputChains1_0,
/*33674*/       OPC_EmitConvertToTarget, 2,
/*33676*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*33685*/     /*Scope*/ 14, /*->33700*/
/*33686*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33688*/       OPC_EmitMergeInputChains1_0,
/*33689*/       OPC_EmitConvertToTarget, 2,
/*33691*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*33700*/     0, /*End of Scope*/
/*33701*/   /*Scope*/ 48, /*->33750*/
/*33702*/     OPC_RecordChild0, // #0 = $a
/*33703*/     OPC_RecordChild1, // #1 = $cp
/*33704*/     OPC_MoveChild, 1,
/*33706*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33709*/     OPC_MoveParent,
/*33710*/     OPC_CheckType, MVT::i32,
/*33712*/     OPC_Scope, 21, /*->33735*/ // 2 children in Scope
/*33714*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33716*/       OPC_EmitConvertToTarget, 1,
/*33718*/       OPC_EmitInteger, MVT::i32, 14, 
/*33721*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33724*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*33735*/     /*Scope*/ 13, /*->33749*/
/*33736*/       OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*33738*/       OPC_EmitConvertToTarget, 1,
/*33740*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*33749*/     0, /*End of Scope*/
/*33750*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70,  TARGET_VAL(ARMISD::BCC_i64),// ->33824
/*33754*/   OPC_RecordNode,   // #0 = 'ARMBcci64' chained node
/*33755*/   OPC_RecordChild1, // #1 = $cc
/*33756*/   OPC_MoveChild, 1,
/*33758*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33761*/   OPC_MoveParent,
/*33762*/   OPC_RecordChild2, // #2 = $lhs1
/*33763*/   OPC_RecordChild3, // #3 = $lhs2
/*33764*/   OPC_Scope, 31, /*->33797*/ // 2 children in Scope
/*33766*/     OPC_MoveChild, 4,
/*33768*/     OPC_CheckInteger, 0, 
/*33770*/     OPC_MoveParent,
/*33771*/     OPC_MoveChild, 5,
/*33773*/     OPC_CheckInteger, 0, 
/*33775*/     OPC_MoveParent,
/*33776*/     OPC_RecordChild6, // #4 = $dst
/*33777*/     OPC_MoveChild, 6,
/*33779*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*33782*/     OPC_MoveParent,
/*33783*/     OPC_EmitMergeInputChains1_0,
/*33784*/     OPC_EmitConvertToTarget, 1,
/*33786*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
              // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*33797*/   /*Scope*/ 25, /*->33823*/
/*33798*/     OPC_RecordChild4, // #4 = $rhs1
/*33799*/     OPC_RecordChild5, // #5 = $rhs2
/*33800*/     OPC_RecordChild6, // #6 = $dst
/*33801*/     OPC_MoveChild, 6,
/*33803*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*33806*/     OPC_MoveParent,
/*33807*/     OPC_EmitMergeInputChains1_0,
/*33808*/     OPC_EmitConvertToTarget, 1,
/*33810*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
              // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*33823*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,19/*2447*/,  TARGET_VAL(ISD::SUB),// ->36275
/*33828*/   OPC_Scope, 46|128,1/*174*/, /*->34005*/ // 7 children in Scope
/*33831*/     OPC_RecordChild0, // #0 = $Rn
/*33832*/     OPC_RecordChild1, // #1 = $shift
/*33833*/     OPC_CheckType, MVT::i32,
/*33835*/     OPC_Scope, 110, /*->33947*/ // 2 children in Scope
/*33837*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33839*/       OPC_Scope, 26, /*->33867*/ // 4 children in Scope
/*33841*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*33844*/         OPC_EmitInteger, MVT::i32, 14, 
/*33847*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33853*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*33867*/       /*Scope*/ 26, /*->33894*/
/*33868*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*33871*/         OPC_EmitInteger, MVT::i32, 14, 
/*33874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33880*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*33894*/       /*Scope*/ 25, /*->33920*/
/*33895*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*33898*/         OPC_EmitInteger, MVT::i32, 14, 
/*33901*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33904*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33907*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33920*/       /*Scope*/ 25, /*->33946*/
/*33921*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*33924*/         OPC_EmitInteger, MVT::i32, 14, 
/*33927*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33930*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33933*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33946*/       0, /*End of Scope*/
/*33947*/     /*Scope*/ 56, /*->34004*/
/*33948*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33950*/       OPC_Scope, 25, /*->33977*/ // 2 children in Scope
/*33952*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*33955*/         OPC_EmitInteger, MVT::i32, 14, 
/*33958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33961*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33964*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*33977*/       /*Scope*/ 25, /*->34003*/
/*33978*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*33981*/         OPC_EmitInteger, MVT::i32, 14, 
/*33984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33990*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34003*/       0, /*End of Scope*/
/*34004*/     0, /*End of Scope*/
/*34005*/   /*Scope*/ 66|128,1/*194*/, /*->34201*/
/*34007*/     OPC_MoveChild, 0,
/*34009*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34012*/     OPC_MoveChild, 0,
/*34014*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*34017*/     OPC_MoveChild, 0,
/*34019*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*34022*/     OPC_MoveParent,
/*34023*/     OPC_CheckPredicate, 86, // Predicate_NEONimmAllZerosV
/*34025*/     OPC_SwitchType /*2 cases */, 85,  MVT::v2i32,// ->34113
/*34028*/       OPC_MoveParent,
/*34029*/       OPC_MoveParent,
/*34030*/       OPC_RecordChild1, // #0 = $Vm
/*34031*/       OPC_SwitchType /*2 cases */, 38,  MVT::v8i8,// ->34072
/*34034*/         OPC_Scope, 18, /*->34054*/ // 2 children in Scope
/*34036*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34038*/           OPC_EmitInteger, MVT::i32, 14, 
/*34041*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34044*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*34054*/         /*Scope*/ 16, /*->34071*/
/*34055*/           OPC_EmitInteger, MVT::i32, 14, 
/*34058*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34061*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*34071*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i16,// ->34112
/*34074*/         OPC_Scope, 18, /*->34094*/ // 2 children in Scope
/*34076*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34078*/           OPC_EmitInteger, MVT::i32, 14, 
/*34081*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34084*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*34094*/         /*Scope*/ 16, /*->34111*/
/*34095*/           OPC_EmitInteger, MVT::i32, 14, 
/*34098*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34101*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*34111*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchType*/ 85,  MVT::v4i32,// ->34200
/*34115*/       OPC_MoveParent,
/*34116*/       OPC_MoveParent,
/*34117*/       OPC_RecordChild1, // #0 = $Vm
/*34118*/       OPC_SwitchType /*2 cases */, 38,  MVT::v16i8,// ->34159
/*34121*/         OPC_Scope, 18, /*->34141*/ // 2 children in Scope
/*34123*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34125*/           OPC_EmitInteger, MVT::i32, 14, 
/*34128*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34131*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*34141*/         /*Scope*/ 16, /*->34158*/
/*34142*/           OPC_EmitInteger, MVT::i32, 14, 
/*34145*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34148*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*34158*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v8i16,// ->34199
/*34161*/         OPC_Scope, 18, /*->34181*/ // 2 children in Scope
/*34163*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34165*/           OPC_EmitInteger, MVT::i32, 14, 
/*34168*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34171*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*34181*/         /*Scope*/ 16, /*->34198*/
/*34182*/           OPC_EmitInteger, MVT::i32, 14, 
/*34185*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34188*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*34198*/         0, /*End of Scope*/
                0, // EndSwitchType
              0, // EndSwitchType
/*34201*/   /*Scope*/ 71|128,5/*711*/, /*->34914*/
/*34203*/     OPC_RecordChild0, // #0 = $src1
/*34204*/     OPC_MoveChild, 1,
/*34206*/     OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/,  TARGET_VAL(ISD::MUL),// ->34721
/*34211*/       OPC_Scope, 9|128,1/*137*/, /*->34351*/ // 4 children in Scope
/*34214*/         OPC_RecordChild0, // #1 = $Vn
/*34215*/         OPC_MoveChild, 1,
/*34217*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34220*/         OPC_RecordChild0, // #2 = $Vm
/*34221*/         OPC_Scope, 63, /*->34286*/ // 2 children in Scope
/*34223*/           OPC_CheckChild0Type, MVT::v4i16,
/*34225*/           OPC_RecordChild1, // #3 = $lane
/*34226*/           OPC_MoveChild, 1,
/*34228*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34231*/           OPC_MoveParent,
/*34232*/           OPC_MoveParent,
/*34233*/           OPC_MoveParent,
/*34234*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->34260
/*34237*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34239*/             OPC_EmitConvertToTarget, 3,
/*34241*/             OPC_EmitInteger, MVT::i32, 14, 
/*34244*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34247*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->34285
/*34262*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34264*/             OPC_EmitConvertToTarget, 3,
/*34266*/             OPC_EmitInteger, MVT::i32, 14, 
/*34269*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34272*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*34286*/         /*Scope*/ 63, /*->34350*/
/*34287*/           OPC_CheckChild0Type, MVT::v2i32,
/*34289*/           OPC_RecordChild1, // #3 = $lane
/*34290*/           OPC_MoveChild, 1,
/*34292*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34295*/           OPC_MoveParent,
/*34296*/           OPC_MoveParent,
/*34297*/           OPC_MoveParent,
/*34298*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->34324
/*34301*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34303*/             OPC_EmitConvertToTarget, 3,
/*34305*/             OPC_EmitInteger, MVT::i32, 14, 
/*34308*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34311*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->34349
/*34326*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34328*/             OPC_EmitConvertToTarget, 3,
/*34330*/             OPC_EmitInteger, MVT::i32, 14, 
/*34333*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34336*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*34350*/         0, /*End of Scope*/
/*34351*/       /*Scope*/ 10|128,1/*138*/, /*->34491*/
/*34353*/         OPC_MoveChild, 0,
/*34355*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34358*/         OPC_RecordChild0, // #1 = $Vm
/*34359*/         OPC_Scope, 64, /*->34425*/ // 2 children in Scope
/*34361*/           OPC_CheckChild0Type, MVT::v4i16,
/*34363*/           OPC_RecordChild1, // #2 = $lane
/*34364*/           OPC_MoveChild, 1,
/*34366*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34369*/           OPC_MoveParent,
/*34370*/           OPC_MoveParent,
/*34371*/           OPC_RecordChild1, // #3 = $Vn
/*34372*/           OPC_MoveParent,
/*34373*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->34399
/*34376*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34378*/             OPC_EmitConvertToTarget, 2,
/*34380*/             OPC_EmitInteger, MVT::i32, 14, 
/*34383*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34386*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->34424
/*34401*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34403*/             OPC_EmitConvertToTarget, 2,
/*34405*/             OPC_EmitInteger, MVT::i32, 14, 
/*34408*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34411*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*34425*/         /*Scope*/ 64, /*->34490*/
/*34426*/           OPC_CheckChild0Type, MVT::v2i32,
/*34428*/           OPC_RecordChild1, // #2 = $lane
/*34429*/           OPC_MoveChild, 1,
/*34431*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34434*/           OPC_MoveParent,
/*34435*/           OPC_MoveParent,
/*34436*/           OPC_RecordChild1, // #3 = $Vn
/*34437*/           OPC_MoveParent,
/*34438*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->34464
/*34441*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34443*/             OPC_EmitConvertToTarget, 2,
/*34445*/             OPC_EmitInteger, MVT::i32, 14, 
/*34448*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34451*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->34489
/*34466*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34468*/             OPC_EmitConvertToTarget, 2,
/*34470*/             OPC_EmitInteger, MVT::i32, 14, 
/*34473*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34476*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*34490*/         0, /*End of Scope*/
/*34491*/       /*Scope*/ 113, /*->34605*/
/*34492*/         OPC_RecordChild0, // #1 = $src2
/*34493*/         OPC_MoveChild, 1,
/*34495*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34498*/         OPC_RecordChild0, // #2 = $src3
/*34499*/         OPC_Scope, 51, /*->34552*/ // 2 children in Scope
/*34501*/           OPC_CheckChild0Type, MVT::v8i16,
/*34503*/           OPC_RecordChild1, // #3 = $lane
/*34504*/           OPC_MoveChild, 1,
/*34506*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34509*/           OPC_MoveParent,
/*34510*/           OPC_MoveParent,
/*34511*/           OPC_MoveParent,
/*34512*/           OPC_CheckType, MVT::v8i16,
/*34514*/           OPC_EmitConvertToTarget, 3,
/*34516*/           OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*34519*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*34528*/           OPC_EmitConvertToTarget, 3,
/*34530*/           OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*34533*/           OPC_EmitInteger, MVT::i32, 14, 
/*34536*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34539*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*34552*/         /*Scope*/ 51, /*->34604*/
/*34553*/           OPC_CheckChild0Type, MVT::v4i32,
/*34555*/           OPC_RecordChild1, // #3 = $lane
/*34556*/           OPC_MoveChild, 1,
/*34558*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34561*/           OPC_MoveParent,
/*34562*/           OPC_MoveParent,
/*34563*/           OPC_MoveParent,
/*34564*/           OPC_CheckType, MVT::v4i32,
/*34566*/           OPC_EmitConvertToTarget, 3,
/*34568*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*34571*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*34580*/           OPC_EmitConvertToTarget, 3,
/*34582*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*34585*/           OPC_EmitInteger, MVT::i32, 14, 
/*34588*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34591*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*34604*/         0, /*End of Scope*/
/*34605*/       /*Scope*/ 114, /*->34720*/
/*34606*/         OPC_MoveChild, 0,
/*34608*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34611*/         OPC_RecordChild0, // #1 = $src3
/*34612*/         OPC_Scope, 52, /*->34666*/ // 2 children in Scope
/*34614*/           OPC_CheckChild0Type, MVT::v8i16,
/*34616*/           OPC_RecordChild1, // #2 = $lane
/*34617*/           OPC_MoveChild, 1,
/*34619*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34622*/           OPC_MoveParent,
/*34623*/           OPC_MoveParent,
/*34624*/           OPC_RecordChild1, // #3 = $src2
/*34625*/           OPC_MoveParent,
/*34626*/           OPC_CheckType, MVT::v8i16,
/*34628*/           OPC_EmitConvertToTarget, 2,
/*34630*/           OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*34633*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*34642*/           OPC_EmitConvertToTarget, 2,
/*34644*/           OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*34647*/           OPC_EmitInteger, MVT::i32, 14, 
/*34650*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34653*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*34666*/         /*Scope*/ 52, /*->34719*/
/*34667*/           OPC_CheckChild0Type, MVT::v4i32,
/*34669*/           OPC_RecordChild1, // #2 = $lane
/*34670*/           OPC_MoveChild, 1,
/*34672*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34675*/           OPC_MoveParent,
/*34676*/           OPC_MoveParent,
/*34677*/           OPC_RecordChild1, // #3 = $src2
/*34678*/           OPC_MoveParent,
/*34679*/           OPC_CheckType, MVT::v4i32,
/*34681*/           OPC_EmitConvertToTarget, 2,
/*34683*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*34686*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*34695*/           OPC_EmitConvertToTarget, 2,
/*34697*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*34700*/           OPC_EmitInteger, MVT::i32, 14, 
/*34703*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34706*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*34719*/         0, /*End of Scope*/
/*34720*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->34817
/*34724*/       OPC_RecordChild0, // #1 = $Vn
/*34725*/       OPC_Scope, 44, /*->34771*/ // 2 children in Scope
/*34727*/         OPC_CheckChild0Type, MVT::v4i16,
/*34729*/         OPC_MoveChild, 1,
/*34731*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34734*/         OPC_RecordChild0, // #2 = $Vm
/*34735*/         OPC_CheckChild0Type, MVT::v4i16,
/*34737*/         OPC_RecordChild1, // #3 = $lane
/*34738*/         OPC_MoveChild, 1,
/*34740*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34743*/         OPC_MoveParent,
/*34744*/         OPC_MoveParent,
/*34745*/         OPC_MoveParent,
/*34746*/         OPC_CheckType, MVT::v4i32,
/*34748*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34750*/         OPC_EmitConvertToTarget, 3,
/*34752*/         OPC_EmitInteger, MVT::i32, 14, 
/*34755*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34758*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*34771*/       /*Scope*/ 44, /*->34816*/
/*34772*/         OPC_CheckChild0Type, MVT::v2i32,
/*34774*/         OPC_MoveChild, 1,
/*34776*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34779*/         OPC_RecordChild0, // #2 = $Vm
/*34780*/         OPC_CheckChild0Type, MVT::v2i32,
/*34782*/         OPC_RecordChild1, // #3 = $lane
/*34783*/         OPC_MoveChild, 1,
/*34785*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34788*/         OPC_MoveParent,
/*34789*/         OPC_MoveParent,
/*34790*/         OPC_MoveParent,
/*34791*/         OPC_CheckType, MVT::v2i64,
/*34793*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34795*/         OPC_EmitConvertToTarget, 3,
/*34797*/         OPC_EmitInteger, MVT::i32, 14, 
/*34800*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34803*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*34816*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->34913
/*34820*/       OPC_RecordChild0, // #1 = $Vn
/*34821*/       OPC_Scope, 44, /*->34867*/ // 2 children in Scope
/*34823*/         OPC_CheckChild0Type, MVT::v4i16,
/*34825*/         OPC_MoveChild, 1,
/*34827*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34830*/         OPC_RecordChild0, // #2 = $Vm
/*34831*/         OPC_CheckChild0Type, MVT::v4i16,
/*34833*/         OPC_RecordChild1, // #3 = $lane
/*34834*/         OPC_MoveChild, 1,
/*34836*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34839*/         OPC_MoveParent,
/*34840*/         OPC_MoveParent,
/*34841*/         OPC_MoveParent,
/*34842*/         OPC_CheckType, MVT::v4i32,
/*34844*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34846*/         OPC_EmitConvertToTarget, 3,
/*34848*/         OPC_EmitInteger, MVT::i32, 14, 
/*34851*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34854*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*34867*/       /*Scope*/ 44, /*->34912*/
/*34868*/         OPC_CheckChild0Type, MVT::v2i32,
/*34870*/         OPC_MoveChild, 1,
/*34872*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34875*/         OPC_RecordChild0, // #2 = $Vm
/*34876*/         OPC_CheckChild0Type, MVT::v2i32,
/*34878*/         OPC_RecordChild1, // #3 = $lane
/*34879*/         OPC_MoveChild, 1,
/*34881*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34884*/         OPC_MoveParent,
/*34885*/         OPC_MoveParent,
/*34886*/         OPC_MoveParent,
/*34887*/         OPC_CheckType, MVT::v2i64,
/*34889*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34891*/         OPC_EmitConvertToTarget, 3,
/*34893*/         OPC_EmitInteger, MVT::i32, 14, 
/*34896*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34899*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*34912*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*34914*/   /*Scope*/ 1|128,1/*129*/, /*->35045*/
/*34916*/     OPC_MoveChild, 0,
/*34918*/     OPC_Scope, 95, /*->35015*/ // 2 children in Scope
/*34920*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*34923*/       OPC_MoveChild, 0,
/*34925*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*34928*/       OPC_MoveParent,
/*34929*/       OPC_CheckPredicate, 86, // Predicate_NEONimmAllZerosV
/*34931*/       OPC_MoveParent,
/*34932*/       OPC_RecordChild1, // #0 = $Vm
/*34933*/       OPC_SwitchType /*2 cases */, 38,  MVT::v2i32,// ->34974
/*34936*/         OPC_Scope, 18, /*->34956*/ // 2 children in Scope
/*34938*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34940*/           OPC_EmitInteger, MVT::i32, 14, 
/*34943*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34946*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*34956*/         /*Scope*/ 16, /*->34973*/
/*34957*/           OPC_EmitInteger, MVT::i32, 14, 
/*34960*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34963*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*34973*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i32,// ->35014
/*34976*/         OPC_Scope, 18, /*->34996*/ // 2 children in Scope
/*34978*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34980*/           OPC_EmitInteger, MVT::i32, 14, 
/*34983*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34986*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*34996*/         /*Scope*/ 16, /*->35013*/
/*34997*/           OPC_EmitInteger, MVT::i32, 14, 
/*35000*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35003*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*35013*/         0, /*End of Scope*/
                0, // EndSwitchType
/*35015*/     /*Scope*/ 28, /*->35044*/
/*35016*/       OPC_CheckInteger, 0, 
/*35018*/       OPC_MoveParent,
/*35019*/       OPC_RecordChild1, // #0 = $Rn
/*35020*/       OPC_CheckType, MVT::i32,
/*35022*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35024*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*35027*/       OPC_EmitInteger, MVT::i32, 14, 
/*35030*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35033*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*35044*/     0, /*End of Scope*/
/*35045*/   /*Scope*/ 53|128,1/*181*/, /*->35228*/
/*35047*/     OPC_RecordChild0, // #0 = $Rn
/*35048*/     OPC_Scope, 36, /*->35086*/ // 4 children in Scope
/*35050*/       OPC_RecordChild1, // #1 = $imm
/*35051*/       OPC_MoveChild, 1,
/*35053*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35056*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*35058*/       OPC_MoveParent,
/*35059*/       OPC_CheckType, MVT::i32,
/*35061*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35063*/       OPC_EmitConvertToTarget, 1,
/*35065*/       OPC_EmitInteger, MVT::i32, 14, 
/*35068*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35071*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35074*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35086*/     /*Scope*/ 36, /*->35123*/
/*35087*/       OPC_MoveChild, 0,
/*35089*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35092*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*35094*/       OPC_MoveParent,
/*35095*/       OPC_RecordChild1, // #1 = $Rn
/*35096*/       OPC_CheckType, MVT::i32,
/*35098*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35100*/       OPC_EmitConvertToTarget, 0,
/*35102*/       OPC_EmitInteger, MVT::i32, 14, 
/*35105*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35111*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35123*/     /*Scope*/ 66, /*->35190*/
/*35124*/       OPC_RecordChild1, // #1 = $imm
/*35125*/       OPC_MoveChild, 1,
/*35127*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35130*/       OPC_Scope, 30, /*->35162*/ // 2 children in Scope
/*35132*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*35134*/         OPC_MoveParent,
/*35135*/         OPC_CheckType, MVT::i32,
/*35137*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35139*/         OPC_EmitConvertToTarget, 1,
/*35141*/         OPC_EmitInteger, MVT::i32, 14, 
/*35144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35150*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*35162*/       /*Scope*/ 26, /*->35189*/
/*35163*/         OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*35165*/         OPC_MoveParent,
/*35166*/         OPC_CheckType, MVT::i32,
/*35168*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35170*/         OPC_EmitConvertToTarget, 1,
/*35172*/         OPC_EmitInteger, MVT::i32, 14, 
/*35175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35178*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35189*/       0, /*End of Scope*/
/*35190*/     /*Scope*/ 36, /*->35227*/
/*35191*/       OPC_MoveChild, 0,
/*35193*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35196*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*35198*/       OPC_MoveParent,
/*35199*/       OPC_RecordChild1, // #1 = $Rn
/*35200*/       OPC_CheckType, MVT::i32,
/*35202*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35204*/       OPC_EmitConvertToTarget, 0,
/*35206*/       OPC_EmitInteger, MVT::i32, 14, 
/*35209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35215*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*35227*/     0, /*End of Scope*/
/*35228*/   /*Scope*/ 92|128,1/*220*/, /*->35450*/
/*35230*/     OPC_MoveChild, 0,
/*35232*/     OPC_SwitchOpcode /*2 cases */, 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->35341
/*35236*/       OPC_RecordChild0, // #0 = $Vn
/*35237*/       OPC_Scope, 33, /*->35272*/ // 3 children in Scope
/*35239*/         OPC_CheckChild0Type, MVT::v8i8,
/*35241*/         OPC_MoveParent,
/*35242*/         OPC_MoveChild, 1,
/*35244*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*35247*/         OPC_RecordChild0, // #1 = $Vm
/*35248*/         OPC_CheckChild0Type, MVT::v8i8,
/*35250*/         OPC_MoveParent,
/*35251*/         OPC_CheckType, MVT::v8i16,
/*35253*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35255*/         OPC_EmitInteger, MVT::i32, 14, 
/*35258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35261*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*35272*/       /*Scope*/ 33, /*->35306*/
/*35273*/         OPC_CheckChild0Type, MVT::v4i16,
/*35275*/         OPC_MoveParent,
/*35276*/         OPC_MoveChild, 1,
/*35278*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*35281*/         OPC_RecordChild0, // #1 = $Vm
/*35282*/         OPC_CheckChild0Type, MVT::v4i16,
/*35284*/         OPC_MoveParent,
/*35285*/         OPC_CheckType, MVT::v4i32,
/*35287*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35289*/         OPC_EmitInteger, MVT::i32, 14, 
/*35292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35295*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*35306*/       /*Scope*/ 33, /*->35340*/
/*35307*/         OPC_CheckChild0Type, MVT::v2i32,
/*35309*/         OPC_MoveParent,
/*35310*/         OPC_MoveChild, 1,
/*35312*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*35315*/         OPC_RecordChild0, // #1 = $Vm
/*35316*/         OPC_CheckChild0Type, MVT::v2i32,
/*35318*/         OPC_MoveParent,
/*35319*/         OPC_CheckType, MVT::v2i64,
/*35321*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35323*/         OPC_EmitInteger, MVT::i32, 14, 
/*35326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35329*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35340*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->35449
/*35344*/       OPC_RecordChild0, // #0 = $Vn
/*35345*/       OPC_Scope, 33, /*->35380*/ // 3 children in Scope
/*35347*/         OPC_CheckChild0Type, MVT::v8i8,
/*35349*/         OPC_MoveParent,
/*35350*/         OPC_MoveChild, 1,
/*35352*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35355*/         OPC_RecordChild0, // #1 = $Vm
/*35356*/         OPC_CheckChild0Type, MVT::v8i8,
/*35358*/         OPC_MoveParent,
/*35359*/         OPC_CheckType, MVT::v8i16,
/*35361*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35363*/         OPC_EmitInteger, MVT::i32, 14, 
/*35366*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35369*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*35380*/       /*Scope*/ 33, /*->35414*/
/*35381*/         OPC_CheckChild0Type, MVT::v4i16,
/*35383*/         OPC_MoveParent,
/*35384*/         OPC_MoveChild, 1,
/*35386*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35389*/         OPC_RecordChild0, // #1 = $Vm
/*35390*/         OPC_CheckChild0Type, MVT::v4i16,
/*35392*/         OPC_MoveParent,
/*35393*/         OPC_CheckType, MVT::v4i32,
/*35395*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35397*/         OPC_EmitInteger, MVT::i32, 14, 
/*35400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35403*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*35414*/       /*Scope*/ 33, /*->35448*/
/*35415*/         OPC_CheckChild0Type, MVT::v2i32,
/*35417*/         OPC_MoveParent,
/*35418*/         OPC_MoveChild, 1,
/*35420*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35423*/         OPC_RecordChild0, // #1 = $Vm
/*35424*/         OPC_CheckChild0Type, MVT::v2i32,
/*35426*/         OPC_MoveParent,
/*35427*/         OPC_CheckType, MVT::v2i64,
/*35429*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35431*/         OPC_EmitInteger, MVT::i32, 14, 
/*35434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35437*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35448*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*35450*/   /*Scope*/ 54|128,6/*822*/, /*->36274*/
/*35452*/     OPC_RecordChild0, // #0 = $Ra
/*35453*/     OPC_Scope, 84, /*->35539*/ // 4 children in Scope
/*35455*/       OPC_MoveChild, 1,
/*35457*/       OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::MUL),// ->35510
/*35461*/         OPC_RecordChild0, // #1 = $Rn
/*35462*/         OPC_RecordChild1, // #2 = $Rm
/*35463*/         OPC_MoveParent,
/*35464*/         OPC_CheckType, MVT::i32,
/*35466*/         OPC_Scope, 20, /*->35488*/ // 2 children in Scope
/*35468*/           OPC_CheckPatternPredicate, 27, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps())
/*35470*/           OPC_EmitInteger, MVT::i32, 14, 
/*35473*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35476*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*35488*/         /*Scope*/ 20, /*->35509*/
/*35489*/           OPC_CheckPatternPredicate, 11, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*35491*/           OPC_EmitInteger, MVT::i32, 14, 
/*35494*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35497*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*35509*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 25,  TARGET_VAL(ISD::MULHS),// ->35538
/*35513*/         OPC_RecordChild0, // #1 = $Rn
/*35514*/         OPC_RecordChild1, // #2 = $Rm
/*35515*/         OPC_MoveParent,
/*35516*/         OPC_CheckType, MVT::i32,
/*35518*/         OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*35520*/         OPC_EmitInteger, MVT::i32, 14, 
/*35523*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35526*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                0, // EndSwitchOpcode
/*35539*/     /*Scope*/ 77, /*->35617*/
/*35540*/       OPC_RecordChild1, // #1 = $Rm
/*35541*/       OPC_CheckType, MVT::i32,
/*35543*/       OPC_Scope, 23, /*->35568*/ // 3 children in Scope
/*35545*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35547*/         OPC_EmitInteger, MVT::i32, 14, 
/*35550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35553*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35556*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35568*/       /*Scope*/ 23, /*->35592*/
/*35569*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35571*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*35574*/         OPC_EmitInteger, MVT::i32, 14, 
/*35577*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35580*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*35592*/       /*Scope*/ 23, /*->35616*/
/*35593*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35595*/         OPC_EmitInteger, MVT::i32, 14, 
/*35598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35601*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35604*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*35616*/       0, /*End of Scope*/
/*35617*/     /*Scope*/ 97|128,3/*481*/, /*->36100*/
/*35619*/       OPC_MoveChild, 1,
/*35621*/       OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->35763
/*35626*/         OPC_RecordChild0, // #1 = $Vn
/*35627*/         OPC_RecordChild1, // #2 = $Vm
/*35628*/         OPC_MoveParent,
/*35629*/         OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->35652
/*35632*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35634*/           OPC_EmitInteger, MVT::i32, 14, 
/*35637*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35640*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i16,// ->35674
/*35654*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35656*/           OPC_EmitInteger, MVT::i32, 14, 
/*35659*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35662*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v2i32,// ->35696
/*35676*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35678*/           OPC_EmitInteger, MVT::i32, 14, 
/*35681*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35684*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 20,  MVT::v16i8,// ->35718
/*35698*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35700*/           OPC_EmitInteger, MVT::i32, 14, 
/*35703*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35706*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v8i16,// ->35740
/*35720*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35722*/           OPC_EmitInteger, MVT::i32, 14, 
/*35725*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35728*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i32,// ->35762
/*35742*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35744*/           OPC_EmitInteger, MVT::i32, 14, 
/*35747*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35750*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->35850
/*35766*/         OPC_RecordChild0, // #1 = $Vn
/*35767*/         OPC_Scope, 26, /*->35795*/ // 3 children in Scope
/*35769*/           OPC_CheckChild0Type, MVT::v8i8,
/*35771*/           OPC_RecordChild1, // #2 = $Vm
/*35772*/           OPC_MoveParent,
/*35773*/           OPC_CheckType, MVT::v8i16,
/*35775*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35777*/           OPC_EmitInteger, MVT::i32, 14, 
/*35780*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35783*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*35795*/         /*Scope*/ 26, /*->35822*/
/*35796*/           OPC_CheckChild0Type, MVT::v4i16,
/*35798*/           OPC_RecordChild1, // #2 = $Vm
/*35799*/           OPC_MoveParent,
/*35800*/           OPC_CheckType, MVT::v4i32,
/*35802*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35804*/           OPC_EmitInteger, MVT::i32, 14, 
/*35807*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35810*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*35822*/         /*Scope*/ 26, /*->35849*/
/*35823*/           OPC_CheckChild0Type, MVT::v2i32,
/*35825*/           OPC_RecordChild1, // #2 = $Vm
/*35826*/           OPC_MoveParent,
/*35827*/           OPC_CheckType, MVT::v2i64,
/*35829*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35831*/           OPC_EmitInteger, MVT::i32, 14, 
/*35834*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35837*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35849*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->35937
/*35853*/         OPC_RecordChild0, // #1 = $Vn
/*35854*/         OPC_Scope, 26, /*->35882*/ // 3 children in Scope
/*35856*/           OPC_CheckChild0Type, MVT::v8i8,
/*35858*/           OPC_RecordChild1, // #2 = $Vm
/*35859*/           OPC_MoveParent,
/*35860*/           OPC_CheckType, MVT::v8i16,
/*35862*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35864*/           OPC_EmitInteger, MVT::i32, 14, 
/*35867*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35870*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*35882*/         /*Scope*/ 26, /*->35909*/
/*35883*/           OPC_CheckChild0Type, MVT::v4i16,
/*35885*/           OPC_RecordChild1, // #2 = $Vm
/*35886*/           OPC_MoveParent,
/*35887*/           OPC_CheckType, MVT::v4i32,
/*35889*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35891*/           OPC_EmitInteger, MVT::i32, 14, 
/*35894*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35897*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*35909*/         /*Scope*/ 26, /*->35936*/
/*35910*/           OPC_CheckChild0Type, MVT::v2i32,
/*35912*/           OPC_RecordChild1, // #2 = $Vm
/*35913*/           OPC_MoveParent,
/*35914*/           OPC_CheckType, MVT::v2i64,
/*35916*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35918*/           OPC_EmitInteger, MVT::i32, 14, 
/*35921*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35924*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35936*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->36018
/*35940*/         OPC_RecordChild0, // #1 = $Vm
/*35941*/         OPC_Scope, 24, /*->35967*/ // 3 children in Scope
/*35943*/           OPC_CheckChild0Type, MVT::v8i8,
/*35945*/           OPC_MoveParent,
/*35946*/           OPC_CheckType, MVT::v8i16,
/*35948*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35950*/           OPC_EmitInteger, MVT::i32, 14, 
/*35953*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35956*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*35967*/         /*Scope*/ 24, /*->35992*/
/*35968*/           OPC_CheckChild0Type, MVT::v4i16,
/*35970*/           OPC_MoveParent,
/*35971*/           OPC_CheckType, MVT::v4i32,
/*35973*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35975*/           OPC_EmitInteger, MVT::i32, 14, 
/*35978*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35981*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*35992*/         /*Scope*/ 24, /*->36017*/
/*35993*/           OPC_CheckChild0Type, MVT::v2i32,
/*35995*/           OPC_MoveParent,
/*35996*/           OPC_CheckType, MVT::v2i64,
/*35998*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36000*/           OPC_EmitInteger, MVT::i32, 14, 
/*36003*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36006*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*36017*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->36099
/*36021*/         OPC_RecordChild0, // #1 = $Vm
/*36022*/         OPC_Scope, 24, /*->36048*/ // 3 children in Scope
/*36024*/           OPC_CheckChild0Type, MVT::v8i8,
/*36026*/           OPC_MoveParent,
/*36027*/           OPC_CheckType, MVT::v8i16,
/*36029*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36031*/           OPC_EmitInteger, MVT::i32, 14, 
/*36034*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36037*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*36048*/         /*Scope*/ 24, /*->36073*/
/*36049*/           OPC_CheckChild0Type, MVT::v4i16,
/*36051*/           OPC_MoveParent,
/*36052*/           OPC_CheckType, MVT::v4i32,
/*36054*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36056*/           OPC_EmitInteger, MVT::i32, 14, 
/*36059*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36062*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*36073*/         /*Scope*/ 24, /*->36098*/
/*36074*/           OPC_CheckChild0Type, MVT::v2i32,
/*36076*/           OPC_MoveParent,
/*36077*/           OPC_CheckType, MVT::v2i64,
/*36079*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36081*/           OPC_EmitInteger, MVT::i32, 14, 
/*36084*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36087*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*36098*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*36100*/     /*Scope*/ 43|128,1/*171*/, /*->36273*/
/*36102*/       OPC_RecordChild1, // #1 = $Vm
/*36103*/       OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->36125
/*36106*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36108*/         OPC_EmitInteger, MVT::i32, 14, 
/*36111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36114*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 19,  MVT::v4i16,// ->36146
/*36127*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36129*/         OPC_EmitInteger, MVT::i32, 14, 
/*36132*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36135*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 19,  MVT::v2i32,// ->36167
/*36148*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36150*/         OPC_EmitInteger, MVT::i32, 14, 
/*36153*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36156*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 19,  MVT::v16i8,// ->36188
/*36169*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36171*/         OPC_EmitInteger, MVT::i32, 14, 
/*36174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36177*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 19,  MVT::v8i16,// ->36209
/*36190*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36192*/         OPC_EmitInteger, MVT::i32, 14, 
/*36195*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36198*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 19,  MVT::v4i32,// ->36230
/*36211*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36213*/         OPC_EmitInteger, MVT::i32, 14, 
/*36216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36219*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                /*SwitchType*/ 19,  MVT::v1i64,// ->36251
/*36232*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36234*/         OPC_EmitInteger, MVT::i32, 14, 
/*36237*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36240*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                /*SwitchType*/ 19,  MVT::v2i64,// ->36272
/*36253*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36255*/         OPC_EmitInteger, MVT::i32, 14, 
/*36258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36261*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                0, // EndSwitchType
/*36273*/     0, /*End of Scope*/
/*36274*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 90|128,3/*474*/,  TARGET_VAL(ARMISD::ADDC),// ->36753
/*36279*/   OPC_RecordChild0, // #0 = $Rn
/*36280*/   OPC_RecordChild1, // #1 = $shift
/*36281*/   OPC_Scope, 27|128,1/*155*/, /*->36439*/ // 3 children in Scope
/*36284*/     OPC_CheckType, MVT::i32,
/*36286*/     OPC_Scope, 75, /*->36363*/ // 4 children in Scope
/*36288*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36290*/       OPC_Scope, 23, /*->36315*/ // 3 children in Scope
/*36292*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*36295*/         OPC_EmitInteger, MVT::i32, 14, 
/*36298*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36301*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*36315*/       /*Scope*/ 23, /*->36339*/
/*36316*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*36319*/         OPC_EmitInteger, MVT::i32, 14, 
/*36322*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36325*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*36339*/       /*Scope*/ 22, /*->36362*/
/*36340*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*36343*/         OPC_EmitInteger, MVT::i32, 14, 
/*36346*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36349*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*36362*/       0, /*End of Scope*/
/*36363*/     /*Scope*/ 24, /*->36388*/
/*36364*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36366*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36369*/       OPC_EmitInteger, MVT::i32, 14, 
/*36372*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36375*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36388*/     /*Scope*/ 24, /*->36413*/
/*36389*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36391*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*36394*/       OPC_EmitInteger, MVT::i32, 14, 
/*36397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36400*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*36413*/     /*Scope*/ 24, /*->36438*/
/*36414*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36416*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36419*/       OPC_EmitInteger, MVT::i32, 14, 
/*36422*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36425*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36438*/     0, /*End of Scope*/
/*36439*/   /*Scope*/ 120|128,1/*248*/, /*->36689*/
/*36441*/     OPC_MoveChild, 1,
/*36443*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36446*/     OPC_Scope, 30, /*->36478*/ // 6 children in Scope
/*36448*/       OPC_CheckPredicate, 2, // Predicate_imm0_255_neg
/*36450*/       OPC_MoveParent,
/*36451*/       OPC_CheckType, MVT::i32,
/*36453*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36455*/       OPC_EmitConvertToTarget, 1,
/*36457*/       OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*36460*/       OPC_EmitInteger, MVT::i32, 14, 
/*36463*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36466*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_neg>>:$imm))
/*36478*/     /*Scope*/ 27, /*->36506*/
/*36479*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*36481*/       OPC_MoveParent,
/*36482*/       OPC_CheckType, MVT::i32,
/*36484*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36486*/       OPC_EmitConvertToTarget, 1,
/*36488*/       OPC_EmitInteger, MVT::i32, 14, 
/*36491*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36494*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36506*/     /*Scope*/ 30, /*->36537*/
/*36507*/       OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*36509*/       OPC_MoveParent,
/*36510*/       OPC_CheckType, MVT::i32,
/*36512*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36514*/       OPC_EmitConvertToTarget, 1,
/*36516*/       OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*36519*/       OPC_EmitInteger, MVT::i32, 14, 
/*36522*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36525*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*36537*/     /*Scope*/ 27, /*->36565*/
/*36538*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*36540*/       OPC_MoveParent,
/*36541*/       OPC_CheckType, MVT::i32,
/*36543*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36545*/       OPC_EmitConvertToTarget, 1,
/*36547*/       OPC_EmitInteger, MVT::i32, 14, 
/*36550*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36553*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*36565*/     /*Scope*/ 30, /*->36596*/
/*36566*/       OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*36568*/       OPC_MoveParent,
/*36569*/       OPC_CheckType, MVT::i32,
/*36571*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36573*/       OPC_EmitConvertToTarget, 1,
/*36575*/       OPC_EmitNodeXForm, 6, 2, // t2_so_imm_neg_XFORM
/*36578*/       OPC_EmitInteger, MVT::i32, 14, 
/*36581*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36584*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*36596*/     /*Scope*/ 91, /*->36688*/
/*36597*/       OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*36599*/       OPC_MoveParent,
/*36600*/       OPC_CheckType, MVT::i32,
/*36602*/       OPC_Scope, 41, /*->36645*/ // 2 children in Scope
/*36604*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*36606*/         OPC_EmitConvertToTarget, 1,
/*36608*/         OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*36611*/         OPC_EmitInteger, MVT::i32, 14, 
/*36614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36617*/         OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*36627*/         OPC_EmitInteger, MVT::i32, 14, 
/*36630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36633*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*36645*/       /*Scope*/ 41, /*->36687*/
/*36646*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36648*/         OPC_EmitConvertToTarget, 1,
/*36650*/         OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*36653*/         OPC_EmitInteger, MVT::i32, 14, 
/*36656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36659*/         OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*36669*/         OPC_EmitInteger, MVT::i32, 14, 
/*36672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36675*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*36687*/       0, /*End of Scope*/
/*36688*/     0, /*End of Scope*/
/*36689*/   /*Scope*/ 62, /*->36752*/
/*36690*/     OPC_CheckType, MVT::i32,
/*36692*/     OPC_Scope, 20, /*->36714*/ // 2 children in Scope
/*36694*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36696*/       OPC_EmitInteger, MVT::i32, 14, 
/*36699*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36702*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36714*/     /*Scope*/ 36, /*->36751*/
/*36715*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36717*/       OPC_EmitInteger, MVT::i32, 14, 
/*36720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36723*/       OPC_Scope, 12, /*->36737*/ // 2 children in Scope
/*36725*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*36737*/       /*Scope*/ 12, /*->36750*/
/*36738*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*36750*/       0, /*End of Scope*/
/*36751*/     0, /*End of Scope*/
/*36752*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 91|128,2/*347*/,  TARGET_VAL(ARMISD::SUBC),// ->37104
/*36757*/   OPC_RecordChild0, // #0 = $Rn
/*36758*/   OPC_Scope, 64|128,1/*192*/, /*->36953*/ // 5 children in Scope
/*36761*/     OPC_RecordChild1, // #1 = $shift
/*36762*/     OPC_Scope, 26|128,1/*154*/, /*->36919*/ // 2 children in Scope
/*36765*/       OPC_CheckType, MVT::i32,
/*36767*/       OPC_Scope, 98, /*->36867*/ // 2 children in Scope
/*36769*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36771*/         OPC_Scope, 23, /*->36796*/ // 4 children in Scope
/*36773*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*36776*/           OPC_EmitInteger, MVT::i32, 14, 
/*36779*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36782*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*36796*/         /*Scope*/ 23, /*->36820*/
/*36797*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*36800*/           OPC_EmitInteger, MVT::i32, 14, 
/*36803*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36806*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*36820*/         /*Scope*/ 22, /*->36843*/
/*36821*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*36824*/           OPC_EmitInteger, MVT::i32, 14, 
/*36827*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36830*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*36843*/         /*Scope*/ 22, /*->36866*/
/*36844*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*36847*/           OPC_EmitInteger, MVT::i32, 14, 
/*36850*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36853*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*36866*/         0, /*End of Scope*/
/*36867*/       /*Scope*/ 50, /*->36918*/
/*36868*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36870*/         OPC_Scope, 22, /*->36894*/ // 2 children in Scope
/*36872*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36875*/           OPC_EmitInteger, MVT::i32, 14, 
/*36878*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36881*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36894*/         /*Scope*/ 22, /*->36917*/
/*36895*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36898*/           OPC_EmitInteger, MVT::i32, 14, 
/*36901*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36904*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36917*/         0, /*End of Scope*/
/*36918*/       0, /*End of Scope*/
/*36919*/     /*Scope*/ 32, /*->36952*/
/*36920*/       OPC_MoveChild, 1,
/*36922*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36925*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*36927*/       OPC_MoveParent,
/*36928*/       OPC_CheckType, MVT::i32,
/*36930*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36932*/       OPC_EmitConvertToTarget, 1,
/*36934*/       OPC_EmitInteger, MVT::i32, 14, 
/*36937*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36940*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36952*/     0, /*End of Scope*/
/*36953*/   /*Scope*/ 33, /*->36987*/
/*36954*/     OPC_MoveChild, 0,
/*36956*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36959*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*36961*/     OPC_MoveParent,
/*36962*/     OPC_RecordChild1, // #1 = $Rn
/*36963*/     OPC_CheckType, MVT::i32,
/*36965*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36967*/     OPC_EmitConvertToTarget, 0,
/*36969*/     OPC_EmitInteger, MVT::i32, 14, 
/*36972*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36975*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
              // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36987*/   /*Scope*/ 33, /*->37021*/
/*36988*/     OPC_RecordChild1, // #1 = $imm
/*36989*/     OPC_MoveChild, 1,
/*36991*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36994*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*36996*/     OPC_MoveParent,
/*36997*/     OPC_CheckType, MVT::i32,
/*36999*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37001*/     OPC_EmitConvertToTarget, 1,
/*37003*/     OPC_EmitInteger, MVT::i32, 14, 
/*37006*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37009*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
              // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*37021*/   /*Scope*/ 33, /*->37055*/
/*37022*/     OPC_MoveChild, 0,
/*37024*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37027*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*37029*/     OPC_MoveParent,
/*37030*/     OPC_RecordChild1, // #1 = $Rn
/*37031*/     OPC_CheckType, MVT::i32,
/*37033*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37035*/     OPC_EmitConvertToTarget, 0,
/*37037*/     OPC_EmitInteger, MVT::i32, 14, 
/*37040*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37043*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
              // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*37055*/   /*Scope*/ 47, /*->37103*/
/*37056*/     OPC_RecordChild1, // #1 = $Rm
/*37057*/     OPC_CheckType, MVT::i32,
/*37059*/     OPC_Scope, 20, /*->37081*/ // 2 children in Scope
/*37061*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37063*/       OPC_EmitInteger, MVT::i32, 14, 
/*37066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37069*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*37081*/     /*Scope*/ 20, /*->37102*/
/*37082*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37084*/       OPC_EmitInteger, MVT::i32, 14, 
/*37087*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37090*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*37102*/     0, /*End of Scope*/
/*37103*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 91|128,3/*475*/,  TARGET_VAL(ARMISD::ADDE),// ->37583
/*37108*/   OPC_RecordChild0, // #0 = $Rn
/*37109*/   OPC_RecordChild1, // #1 = $shift
/*37110*/   OPC_Scope, 103, /*->37215*/ // 3 children in Scope
/*37112*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*37113*/     OPC_CheckType, MVT::i32,
/*37115*/     OPC_Scope, 65, /*->37182*/ // 2 children in Scope
/*37117*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37119*/       OPC_Scope, 30, /*->37151*/ // 2 children in Scope
/*37121*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*37124*/         OPC_EmitInteger, MVT::i32, 14, 
/*37127*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37130*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37133*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37136*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                  // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                  // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*37151*/       /*Scope*/ 29, /*->37181*/
/*37152*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*37155*/         OPC_EmitInteger, MVT::i32, 14, 
/*37158*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37161*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37164*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37167*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                  // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*37181*/       0, /*End of Scope*/
/*37182*/     /*Scope*/ 31, /*->37214*/
/*37183*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37185*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*37188*/       OPC_EmitInteger, MVT::i32, 14, 
/*37191*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37194*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37197*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37200*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*37214*/     0, /*End of Scope*/
/*37215*/   /*Scope*/ 47|128,2/*303*/, /*->37520*/
/*37217*/     OPC_MoveChild, 1,
/*37219*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37222*/     OPC_Scope, 38, /*->37262*/ // 6 children in Scope
/*37224*/       OPC_CheckPredicate, 87, // Predicate_imm0_255_not
/*37226*/       OPC_MoveParent,
/*37227*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37228*/       OPC_CheckType, MVT::i32,
/*37230*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37232*/       OPC_EmitConvertToTarget, 1,
/*37234*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*37237*/       OPC_EmitInteger, MVT::i32, 14, 
/*37240*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37243*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37246*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37249*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*37262*/     /*Scope*/ 35, /*->37298*/
/*37263*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*37265*/       OPC_MoveParent,
/*37266*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37267*/       OPC_CheckType, MVT::i32,
/*37269*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37271*/       OPC_EmitConvertToTarget, 1,
/*37273*/       OPC_EmitInteger, MVT::i32, 14, 
/*37276*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37279*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37282*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37285*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37298*/     /*Scope*/ 38, /*->37337*/
/*37299*/       OPC_CheckPredicate, 24, // Predicate_so_imm_not
/*37301*/       OPC_MoveParent,
/*37302*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37303*/       OPC_CheckType, MVT::i32,
/*37305*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37307*/       OPC_EmitConvertToTarget, 1,
/*37309*/       OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*37312*/       OPC_EmitInteger, MVT::i32, 14, 
/*37315*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37318*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37321*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37324*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*37337*/     /*Scope*/ 35, /*->37373*/
/*37338*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*37340*/       OPC_MoveParent,
/*37341*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37342*/       OPC_CheckType, MVT::i32,
/*37344*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37346*/       OPC_EmitConvertToTarget, 1,
/*37348*/       OPC_EmitInteger, MVT::i32, 14, 
/*37351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37357*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37360*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*37373*/     /*Scope*/ 38, /*->37412*/
/*37374*/       OPC_CheckPredicate, 20, // Predicate_t2_so_imm_not
/*37376*/       OPC_MoveParent,
/*37377*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37378*/       OPC_CheckType, MVT::i32,
/*37380*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37382*/       OPC_EmitConvertToTarget, 1,
/*37384*/       OPC_EmitNodeXForm, 8, 3, // t2_so_imm_not_XFORM
/*37387*/       OPC_EmitInteger, MVT::i32, 14, 
/*37390*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37393*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37396*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37399*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*37412*/     /*Scope*/ 106, /*->37519*/
/*37413*/       OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*37415*/       OPC_MoveParent,
/*37416*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37417*/       OPC_CheckType, MVT::i32,
/*37419*/       OPC_Scope, 48, /*->37469*/ // 2 children in Scope
/*37421*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37423*/         OPC_EmitConvertToTarget, 1,
/*37425*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*37428*/         OPC_EmitInteger, MVT::i32, 14, 
/*37431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37434*/         OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*37444*/         OPC_EmitInteger, MVT::i32, 14, 
/*37447*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37453*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37456*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*37469*/       /*Scope*/ 48, /*->37518*/
/*37470*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37472*/         OPC_EmitConvertToTarget, 1,
/*37474*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*37477*/         OPC_EmitInteger, MVT::i32, 14, 
/*37480*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37483*/         OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*37493*/         OPC_EmitInteger, MVT::i32, 14, 
/*37496*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37502*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37505*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*37518*/       0, /*End of Scope*/
/*37519*/     0, /*End of Scope*/
/*37520*/   /*Scope*/ 61, /*->37582*/
/*37521*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*37522*/     OPC_CheckType, MVT::i32,
/*37524*/     OPC_Scope, 27, /*->37553*/ // 2 children in Scope
/*37526*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37528*/       OPC_EmitInteger, MVT::i32, 14, 
/*37531*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37534*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37537*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37540*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*37553*/     /*Scope*/ 27, /*->37581*/
/*37554*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37556*/       OPC_EmitInteger, MVT::i32, 14, 
/*37559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37562*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37565*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37568*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*37581*/     0, /*End of Scope*/
/*37582*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 108|128,2/*364*/,  TARGET_VAL(ARMISD::SUBE),// ->37951
/*37587*/   OPC_RecordChild0, // #0 = $Rn
/*37588*/   OPC_Scope, 82|128,1/*210*/, /*->37801*/ // 3 children in Scope
/*37591*/     OPC_RecordChild1, // #1 = $shift
/*37592*/     OPC_Scope, 36|128,1/*164*/, /*->37759*/ // 2 children in Scope
/*37595*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37596*/       OPC_CheckType, MVT::i32,
/*37598*/       OPC_Scope, 126, /*->37726*/ // 2 children in Scope
/*37600*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37602*/         OPC_Scope, 30, /*->37634*/ // 4 children in Scope
/*37604*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*37607*/           OPC_EmitInteger, MVT::i32, 14, 
/*37610*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37613*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37616*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37619*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*37634*/         /*Scope*/ 30, /*->37665*/
/*37635*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*37638*/           OPC_EmitInteger, MVT::i32, 14, 
/*37641*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37644*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37647*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37650*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                    // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*37665*/         /*Scope*/ 29, /*->37695*/
/*37666*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*37669*/           OPC_EmitInteger, MVT::i32, 14, 
/*37672*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37675*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37678*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37681*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*37695*/         /*Scope*/ 29, /*->37725*/
/*37696*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*37699*/           OPC_EmitInteger, MVT::i32, 14, 
/*37702*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37705*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37708*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37711*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                    // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*37725*/         0, /*End of Scope*/
/*37726*/       /*Scope*/ 31, /*->37758*/
/*37727*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37729*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*37732*/         OPC_EmitInteger, MVT::i32, 14, 
/*37735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37738*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37741*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37744*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*37758*/       0, /*End of Scope*/
/*37759*/     /*Scope*/ 40, /*->37800*/
/*37760*/       OPC_MoveChild, 1,
/*37762*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37765*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*37767*/       OPC_MoveParent,
/*37768*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37769*/       OPC_CheckType, MVT::i32,
/*37771*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37773*/       OPC_EmitConvertToTarget, 1,
/*37775*/       OPC_EmitInteger, MVT::i32, 14, 
/*37778*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37781*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37784*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37787*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37800*/     0, /*End of Scope*/
/*37801*/   /*Scope*/ 41, /*->37843*/
/*37802*/     OPC_MoveChild, 0,
/*37804*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37807*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*37809*/     OPC_MoveParent,
/*37810*/     OPC_RecordChild1, // #1 = $Rn
/*37811*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*37812*/     OPC_CheckType, MVT::i32,
/*37814*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37816*/     OPC_EmitConvertToTarget, 0,
/*37818*/     OPC_EmitInteger, MVT::i32, 14, 
/*37821*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37824*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37827*/     OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37830*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
              // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
              // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37843*/   /*Scope*/ 106, /*->37950*/
/*37844*/     OPC_RecordChild1, // #1 = $imm
/*37845*/     OPC_Scope, 40, /*->37887*/ // 2 children in Scope
/*37847*/       OPC_MoveChild, 1,
/*37849*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37852*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*37854*/       OPC_MoveParent,
/*37855*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37856*/       OPC_CheckType, MVT::i32,
/*37858*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37860*/       OPC_EmitConvertToTarget, 1,
/*37862*/       OPC_EmitInteger, MVT::i32, 14, 
/*37865*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37871*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37874*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*37887*/     /*Scope*/ 61, /*->37949*/
/*37888*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37889*/       OPC_CheckType, MVT::i32,
/*37891*/       OPC_Scope, 27, /*->37920*/ // 2 children in Scope
/*37893*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37895*/         OPC_EmitInteger, MVT::i32, 14, 
/*37898*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37901*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37904*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37907*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*37920*/       /*Scope*/ 27, /*->37948*/
/*37921*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37923*/         OPC_EmitInteger, MVT::i32, 14, 
/*37926*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37929*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37932*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37935*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*37948*/       0, /*End of Scope*/
/*37949*/     0, /*End of Scope*/
/*37950*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 24|128,2/*280*/,  TARGET_VAL(ARMISD::CMP),// ->38235
/*37955*/   OPC_RecordChild0, // #0 = $Rn
/*37956*/   OPC_CheckChild0Type, MVT::i32,
/*37958*/   OPC_RecordChild1, // #1 = $shift
/*37959*/   OPC_Scope, 49, /*->38010*/ // 6 children in Scope
/*37961*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37963*/     OPC_Scope, 22, /*->37987*/ // 2 children in Scope
/*37965*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*37968*/       OPC_EmitInteger, MVT::i32, 14, 
/*37971*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37974*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*37987*/     /*Scope*/ 21, /*->38009*/
/*37988*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*37991*/       OPC_EmitInteger, MVT::i32, 14, 
/*37994*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37997*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38009*/     0, /*End of Scope*/
/*38010*/   /*Scope*/ 23, /*->38034*/
/*38011*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38013*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*38016*/     OPC_EmitInteger, MVT::i32, 14, 
/*38019*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38022*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38034*/   /*Scope*/ 10|128,1/*138*/, /*->38174*/
/*38036*/     OPC_MoveChild, 1,
/*38038*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38041*/     OPC_Scope, 24, /*->38067*/ // 5 children in Scope
/*38043*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*38045*/       OPC_MoveParent,
/*38046*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38048*/       OPC_EmitConvertToTarget, 1,
/*38050*/       OPC_EmitInteger, MVT::i32, 14, 
/*38053*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38056*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38067*/     /*Scope*/ 27, /*->38095*/
/*38068*/       OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*38070*/       OPC_MoveParent,
/*38071*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38073*/       OPC_EmitConvertToTarget, 1,
/*38075*/       OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*38078*/       OPC_EmitInteger, MVT::i32, 14, 
/*38081*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38084*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*38095*/     /*Scope*/ 24, /*->38120*/
/*38096*/       OPC_CheckPredicate, 51, // Predicate_imm0_255
/*38098*/       OPC_MoveParent,
/*38099*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38101*/       OPC_EmitConvertToTarget, 1,
/*38103*/       OPC_EmitInteger, MVT::i32, 14, 
/*38106*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38109*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*38120*/     /*Scope*/ 24, /*->38145*/
/*38121*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*38123*/       OPC_MoveParent,
/*38124*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38126*/       OPC_EmitConvertToTarget, 1,
/*38128*/       OPC_EmitInteger, MVT::i32, 14, 
/*38131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38134*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*38145*/     /*Scope*/ 27, /*->38173*/
/*38146*/       OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*38148*/       OPC_MoveParent,
/*38149*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38151*/       OPC_EmitConvertToTarget, 1,
/*38153*/       OPC_EmitNodeXForm, 6, 2, // t2_so_imm_neg_XFORM
/*38156*/       OPC_EmitInteger, MVT::i32, 14, 
/*38159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*38173*/     0, /*End of Scope*/
/*38174*/   /*Scope*/ 19, /*->38194*/
/*38175*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38177*/     OPC_EmitInteger, MVT::i32, 14, 
/*38180*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38183*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*38194*/   /*Scope*/ 19, /*->38214*/
/*38195*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38197*/     OPC_EmitInteger, MVT::i32, 14, 
/*38200*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38203*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38214*/   /*Scope*/ 19, /*->38234*/
/*38215*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38217*/     OPC_EmitInteger, MVT::i32, 14, 
/*38220*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38223*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*38234*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78,  TARGET_VAL(ARMISD::CMN),// ->38316
/*38238*/   OPC_RecordChild0, // #0 = $Rn
/*38239*/   OPC_CheckChild0Type, MVT::i32,
/*38241*/   OPC_Scope, 41, /*->38284*/ // 2 children in Scope
/*38243*/     OPC_MoveChild, 1,
/*38245*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*38248*/     OPC_MoveChild, 0,
/*38250*/     OPC_CheckInteger, 0, 
/*38252*/     OPC_MoveParent,
/*38253*/     OPC_RecordChild1, // #1 = $imm
/*38254*/     OPC_MoveChild, 1,
/*38256*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38259*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*38261*/     OPC_MoveParent,
/*38262*/     OPC_MoveParent,
/*38263*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38265*/     OPC_EmitConvertToTarget, 1,
/*38267*/     OPC_EmitInteger, MVT::i32, 14, 
/*38270*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38273*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*38284*/   /*Scope*/ 30, /*->38315*/
/*38285*/     OPC_RecordChild1, // #1 = $imm
/*38286*/     OPC_MoveChild, 1,
/*38288*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38291*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*38293*/     OPC_MoveParent,
/*38294*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38296*/     OPC_EmitConvertToTarget, 1,
/*38298*/     OPC_EmitInteger, MVT::i32, 14, 
/*38301*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38304*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
              // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38315*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 64|128,1/*192*/,  TARGET_VAL(ISD::SHL),// ->38512
/*38320*/   OPC_Scope, 58, /*->38380*/ // 2 children in Scope
/*38322*/     OPC_RecordNode, // #0 = $src
/*38323*/     OPC_CheckType, MVT::i32,
/*38325*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38327*/     OPC_Scope, 25, /*->38354*/ // 2 children in Scope
/*38329*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*38332*/       OPC_EmitInteger, MVT::i32, 14, 
/*38335*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38341*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*38354*/     /*Scope*/ 24, /*->38379*/
/*38355*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*38358*/       OPC_EmitInteger, MVT::i32, 14, 
/*38361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38364*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38367*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*38379*/     0, /*End of Scope*/
/*38380*/   /*Scope*/ 1|128,1/*129*/, /*->38511*/
/*38382*/     OPC_RecordChild0, // #0 = $Rm
/*38383*/     OPC_RecordChild1, // #1 = $imm
/*38384*/     OPC_Scope, 69, /*->38455*/ // 2 children in Scope
/*38386*/       OPC_MoveChild, 1,
/*38388*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38391*/       OPC_CheckType, MVT::i32,
/*38393*/       OPC_Scope, 30, /*->38425*/ // 2 children in Scope
/*38395*/         OPC_CheckPredicate, 79, // Predicate_imm0_31
/*38397*/         OPC_MoveParent,
/*38398*/         OPC_CheckType, MVT::i32,
/*38400*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38402*/         OPC_EmitConvertToTarget, 1,
/*38404*/         OPC_EmitInteger, MVT::i32, 14, 
/*38407*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38413*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*38425*/       /*Scope*/ 28, /*->38454*/
/*38426*/         OPC_MoveParent,
/*38427*/         OPC_CheckType, MVT::i32,
/*38429*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38431*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38434*/         OPC_EmitConvertToTarget, 1,
/*38436*/         OPC_EmitInteger, MVT::i32, 14, 
/*38439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38442*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*38454*/       0, /*End of Scope*/
/*38455*/     /*Scope*/ 54, /*->38510*/
/*38456*/       OPC_CheckChild1Type, MVT::i32,
/*38458*/       OPC_CheckType, MVT::i32,
/*38460*/       OPC_Scope, 23, /*->38485*/ // 2 children in Scope
/*38462*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38464*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38467*/         OPC_EmitInteger, MVT::i32, 14, 
/*38470*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38473*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38485*/       /*Scope*/ 23, /*->38509*/
/*38486*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38488*/         OPC_EmitInteger, MVT::i32, 14, 
/*38491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38494*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38497*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38509*/       0, /*End of Scope*/
/*38510*/     0, /*End of Scope*/
/*38511*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 67|128,1/*195*/,  TARGET_VAL(ISD::SRL),// ->38711
/*38516*/   OPC_Scope, 58, /*->38576*/ // 2 children in Scope
/*38518*/     OPC_RecordNode, // #0 = $src
/*38519*/     OPC_CheckType, MVT::i32,
/*38521*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38523*/     OPC_Scope, 25, /*->38550*/ // 2 children in Scope
/*38525*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*38528*/       OPC_EmitInteger, MVT::i32, 14, 
/*38531*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38534*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38537*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*38550*/     /*Scope*/ 24, /*->38575*/
/*38551*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*38554*/       OPC_EmitInteger, MVT::i32, 14, 
/*38557*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38560*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38563*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*38575*/     0, /*End of Scope*/
/*38576*/   /*Scope*/ 4|128,1/*132*/, /*->38710*/
/*38578*/     OPC_RecordChild0, // #0 = $Rm
/*38579*/     OPC_RecordChild1, // #1 = $imm5
/*38580*/     OPC_Scope, 72, /*->38654*/ // 2 children in Scope
/*38582*/       OPC_MoveChild, 1,
/*38584*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38587*/       OPC_CheckPredicate, 25, // Predicate_imm_sr
/*38589*/       OPC_CheckType, MVT::i32,
/*38591*/       OPC_MoveParent,
/*38592*/       OPC_CheckType, MVT::i32,
/*38594*/       OPC_Scope, 28, /*->38624*/ // 2 children in Scope
/*38596*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38598*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38601*/         OPC_EmitConvertToTarget, 1,
/*38603*/         OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*38606*/         OPC_EmitInteger, MVT::i32, 14, 
/*38609*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38612*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                  // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*38624*/       /*Scope*/ 28, /*->38653*/
/*38625*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38627*/         OPC_EmitConvertToTarget, 1,
/*38629*/         OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*38632*/         OPC_EmitInteger, MVT::i32, 14, 
/*38635*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38638*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38641*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*38653*/       0, /*End of Scope*/
/*38654*/     /*Scope*/ 54, /*->38709*/
/*38655*/       OPC_CheckChild1Type, MVT::i32,
/*38657*/       OPC_CheckType, MVT::i32,
/*38659*/       OPC_Scope, 23, /*->38684*/ // 2 children in Scope
/*38661*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38663*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38666*/         OPC_EmitInteger, MVT::i32, 14, 
/*38669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38672*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38684*/       /*Scope*/ 23, /*->38708*/
/*38685*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38687*/         OPC_EmitInteger, MVT::i32, 14, 
/*38690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38696*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38708*/       0, /*End of Scope*/
/*38709*/     0, /*End of Scope*/
/*38710*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 65|128,84/*10817*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->49532
/*38715*/   OPC_MoveChild, 0,
/*38717*/   OPC_Scope, 65, /*->38784*/ // 75 children in Scope
/*38719*/     OPC_CheckInteger, 120, 
/*38721*/     OPC_MoveParent,
/*38722*/     OPC_RecordChild1, // #0 = $a
/*38723*/     OPC_RecordChild2, // #1 = $pos
/*38724*/     OPC_MoveChild, 2,
/*38726*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38729*/     OPC_MoveParent,
/*38730*/     OPC_Scope, 25, /*->38757*/ // 2 children in Scope
/*38732*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*38734*/       OPC_EmitConvertToTarget, 1,
/*38736*/       OPC_EmitInteger, MVT::i32, 0, 
/*38739*/       OPC_EmitInteger, MVT::i32, 14, 
/*38742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38745*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 120:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (SSAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*38757*/     /*Scope*/ 25, /*->38783*/
/*38758*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38760*/       OPC_EmitConvertToTarget, 1,
/*38762*/       OPC_EmitInteger, MVT::i32, 0, 
/*38765*/       OPC_EmitInteger, MVT::i32, 14, 
/*38768*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38771*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 120:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*38783*/     0, /*End of Scope*/
/*38784*/   /*Scope*/ 65, /*->38850*/
/*38785*/     OPC_CheckInteger, 123, 
/*38787*/     OPC_MoveParent,
/*38788*/     OPC_RecordChild1, // #0 = $a
/*38789*/     OPC_RecordChild2, // #1 = $pos
/*38790*/     OPC_MoveChild, 2,
/*38792*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38795*/     OPC_MoveParent,
/*38796*/     OPC_Scope, 25, /*->38823*/ // 2 children in Scope
/*38798*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*38800*/       OPC_EmitConvertToTarget, 1,
/*38802*/       OPC_EmitInteger, MVT::i32, 0, 
/*38805*/       OPC_EmitInteger, MVT::i32, 14, 
/*38808*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38811*/       OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 123:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (USAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*38823*/     /*Scope*/ 25, /*->38849*/
/*38824*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38826*/       OPC_EmitConvertToTarget, 1,
/*38828*/       OPC_EmitInteger, MVT::i32, 0, 
/*38831*/       OPC_EmitInteger, MVT::i32, 14, 
/*38834*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38837*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 123:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*38849*/     0, /*End of Scope*/
/*38850*/   /*Scope*/ 55|128,5/*695*/, /*->39547*/
/*38852*/     OPC_CheckInteger, 64, 
/*38854*/     OPC_MoveParent,
/*38855*/     OPC_Scope, 55|128,1/*183*/, /*->39041*/ // 5 children in Scope
/*38858*/       OPC_RecordChild1, // #0 = $Vn
/*38859*/       OPC_Scope, 44, /*->38905*/ // 4 children in Scope
/*38861*/         OPC_CheckChild1Type, MVT::v4i16,
/*38863*/         OPC_MoveChild, 2,
/*38865*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38868*/         OPC_RecordChild0, // #1 = $Vm
/*38869*/         OPC_CheckChild0Type, MVT::v4i16,
/*38871*/         OPC_RecordChild1, // #2 = $lane
/*38872*/         OPC_MoveChild, 1,
/*38874*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38877*/         OPC_MoveParent,
/*38878*/         OPC_CheckType, MVT::v4i16,
/*38880*/         OPC_MoveParent,
/*38881*/         OPC_CheckType, MVT::v4i16,
/*38883*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38885*/         OPC_EmitConvertToTarget, 2,
/*38887*/         OPC_EmitInteger, MVT::i32, 14, 
/*38890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38893*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 64:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*38905*/       /*Scope*/ 44, /*->38950*/
/*38906*/         OPC_CheckChild1Type, MVT::v2i32,
/*38908*/         OPC_MoveChild, 2,
/*38910*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38913*/         OPC_RecordChild0, // #1 = $Vm
/*38914*/         OPC_CheckChild0Type, MVT::v2i32,
/*38916*/         OPC_RecordChild1, // #2 = $lane
/*38917*/         OPC_MoveChild, 1,
/*38919*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38922*/         OPC_MoveParent,
/*38923*/         OPC_CheckType, MVT::v2i32,
/*38925*/         OPC_MoveParent,
/*38926*/         OPC_CheckType, MVT::v2i32,
/*38928*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38930*/         OPC_EmitConvertToTarget, 2,
/*38932*/         OPC_EmitInteger, MVT::i32, 14, 
/*38935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38938*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 64:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*38950*/       /*Scope*/ 44, /*->38995*/
/*38951*/         OPC_CheckChild1Type, MVT::v8i16,
/*38953*/         OPC_MoveChild, 2,
/*38955*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38958*/         OPC_RecordChild0, // #1 = $Vm
/*38959*/         OPC_CheckChild0Type, MVT::v4i16,
/*38961*/         OPC_RecordChild1, // #2 = $lane
/*38962*/         OPC_MoveChild, 1,
/*38964*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38967*/         OPC_MoveParent,
/*38968*/         OPC_CheckType, MVT::v8i16,
/*38970*/         OPC_MoveParent,
/*38971*/         OPC_CheckType, MVT::v8i16,
/*38973*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38975*/         OPC_EmitConvertToTarget, 2,
/*38977*/         OPC_EmitInteger, MVT::i32, 14, 
/*38980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38983*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 64:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*38995*/       /*Scope*/ 44, /*->39040*/
/*38996*/         OPC_CheckChild1Type, MVT::v4i32,
/*38998*/         OPC_MoveChild, 2,
/*39000*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39003*/         OPC_RecordChild0, // #1 = $Vm
/*39004*/         OPC_CheckChild0Type, MVT::v2i32,
/*39006*/         OPC_RecordChild1, // #2 = $lane
/*39007*/         OPC_MoveChild, 1,
/*39009*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39012*/         OPC_MoveParent,
/*39013*/         OPC_CheckType, MVT::v4i32,
/*39015*/         OPC_MoveParent,
/*39016*/         OPC_CheckType, MVT::v4i32,
/*39018*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39020*/         OPC_EmitConvertToTarget, 2,
/*39022*/         OPC_EmitInteger, MVT::i32, 14, 
/*39025*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39028*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39040*/       0, /*End of Scope*/
/*39041*/     /*Scope*/ 24|128,1/*152*/, /*->39195*/
/*39043*/       OPC_MoveChild, 1,
/*39045*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39048*/       OPC_RecordChild0, // #0 = $Vm
/*39049*/       OPC_Scope, 71, /*->39122*/ // 2 children in Scope
/*39051*/         OPC_CheckChild0Type, MVT::v4i16,
/*39053*/         OPC_RecordChild1, // #1 = $lane
/*39054*/         OPC_MoveChild, 1,
/*39056*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39059*/         OPC_MoveParent,
/*39060*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->39091
/*39063*/           OPC_MoveParent,
/*39064*/           OPC_RecordChild2, // #2 = $Vn
/*39065*/           OPC_CheckChild2Type, MVT::v4i16,
/*39067*/           OPC_CheckType, MVT::v4i16,
/*39069*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39071*/           OPC_EmitConvertToTarget, 1,
/*39073*/           OPC_EmitInteger, MVT::i32, 14, 
/*39076*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39079*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 64:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->39121
/*39093*/           OPC_MoveParent,
/*39094*/           OPC_RecordChild2, // #2 = $Vn
/*39095*/           OPC_CheckChild2Type, MVT::v8i16,
/*39097*/           OPC_CheckType, MVT::v8i16,
/*39099*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39101*/           OPC_EmitConvertToTarget, 1,
/*39103*/           OPC_EmitInteger, MVT::i32, 14, 
/*39106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39109*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 64:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*39122*/       /*Scope*/ 71, /*->39194*/
/*39123*/         OPC_CheckChild0Type, MVT::v2i32,
/*39125*/         OPC_RecordChild1, // #1 = $lane
/*39126*/         OPC_MoveChild, 1,
/*39128*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39131*/         OPC_MoveParent,
/*39132*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->39163
/*39135*/           OPC_MoveParent,
/*39136*/           OPC_RecordChild2, // #2 = $Vn
/*39137*/           OPC_CheckChild2Type, MVT::v2i32,
/*39139*/           OPC_CheckType, MVT::v2i32,
/*39141*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39143*/           OPC_EmitConvertToTarget, 1,
/*39145*/           OPC_EmitInteger, MVT::i32, 14, 
/*39148*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39151*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 64:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->39193
/*39165*/           OPC_MoveParent,
/*39166*/           OPC_RecordChild2, // #2 = $Vn
/*39167*/           OPC_CheckChild2Type, MVT::v4i32,
/*39169*/           OPC_CheckType, MVT::v4i32,
/*39171*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39173*/           OPC_EmitConvertToTarget, 1,
/*39175*/           OPC_EmitInteger, MVT::i32, 14, 
/*39178*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39181*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 64:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*39194*/       0, /*End of Scope*/
/*39195*/     /*Scope*/ 123, /*->39319*/
/*39196*/       OPC_RecordChild1, // #0 = $src1
/*39197*/       OPC_Scope, 59, /*->39258*/ // 2 children in Scope
/*39199*/         OPC_CheckChild1Type, MVT::v8i16,
/*39201*/         OPC_MoveChild, 2,
/*39203*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39206*/         OPC_RecordChild0, // #1 = $src2
/*39207*/         OPC_CheckChild0Type, MVT::v8i16,
/*39209*/         OPC_RecordChild1, // #2 = $lane
/*39210*/         OPC_MoveChild, 1,
/*39212*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39215*/         OPC_MoveParent,
/*39216*/         OPC_CheckType, MVT::v8i16,
/*39218*/         OPC_MoveParent,
/*39219*/         OPC_CheckType, MVT::v8i16,
/*39221*/         OPC_EmitConvertToTarget, 2,
/*39223*/         OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*39226*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*39235*/         OPC_EmitConvertToTarget, 2,
/*39237*/         OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*39240*/         OPC_EmitInteger, MVT::i32, 14, 
/*39243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39246*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 64:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39258*/       /*Scope*/ 59, /*->39318*/
/*39259*/         OPC_CheckChild1Type, MVT::v4i32,
/*39261*/         OPC_MoveChild, 2,
/*39263*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39266*/         OPC_RecordChild0, // #1 = $src2
/*39267*/         OPC_CheckChild0Type, MVT::v4i32,
/*39269*/         OPC_RecordChild1, // #2 = $lane
/*39270*/         OPC_MoveChild, 1,
/*39272*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39275*/         OPC_MoveParent,
/*39276*/         OPC_CheckType, MVT::v4i32,
/*39278*/         OPC_MoveParent,
/*39279*/         OPC_CheckType, MVT::v4i32,
/*39281*/         OPC_EmitConvertToTarget, 2,
/*39283*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*39286*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*39295*/         OPC_EmitConvertToTarget, 2,
/*39297*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*39300*/         OPC_EmitInteger, MVT::i32, 14, 
/*39303*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39306*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39318*/       0, /*End of Scope*/
/*39319*/     /*Scope*/ 118, /*->39438*/
/*39320*/       OPC_MoveChild, 1,
/*39322*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39325*/       OPC_RecordChild0, // #0 = $src2
/*39326*/       OPC_Scope, 54, /*->39382*/ // 2 children in Scope
/*39328*/         OPC_CheckChild0Type, MVT::v8i16,
/*39330*/         OPC_RecordChild1, // #1 = $lane
/*39331*/         OPC_MoveChild, 1,
/*39333*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39336*/         OPC_MoveParent,
/*39337*/         OPC_CheckType, MVT::v8i16,
/*39339*/         OPC_MoveParent,
/*39340*/         OPC_RecordChild2, // #2 = $src1
/*39341*/         OPC_CheckChild2Type, MVT::v8i16,
/*39343*/         OPC_CheckType, MVT::v8i16,
/*39345*/         OPC_EmitConvertToTarget, 1,
/*39347*/         OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*39350*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*39359*/         OPC_EmitConvertToTarget, 1,
/*39361*/         OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*39364*/         OPC_EmitInteger, MVT::i32, 14, 
/*39367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 64:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39382*/       /*Scope*/ 54, /*->39437*/
/*39383*/         OPC_CheckChild0Type, MVT::v4i32,
/*39385*/         OPC_RecordChild1, // #1 = $lane
/*39386*/         OPC_MoveChild, 1,
/*39388*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39391*/         OPC_MoveParent,
/*39392*/         OPC_CheckType, MVT::v4i32,
/*39394*/         OPC_MoveParent,
/*39395*/         OPC_RecordChild2, // #2 = $src1
/*39396*/         OPC_CheckChild2Type, MVT::v4i32,
/*39398*/         OPC_CheckType, MVT::v4i32,
/*39400*/         OPC_EmitConvertToTarget, 1,
/*39402*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*39405*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*39414*/         OPC_EmitConvertToTarget, 1,
/*39416*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*39419*/         OPC_EmitInteger, MVT::i32, 14, 
/*39422*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39425*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39437*/       0, /*End of Scope*/
/*39438*/     /*Scope*/ 107, /*->39546*/
/*39439*/       OPC_RecordChild1, // #0 = $Vn
/*39440*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->39467
/*39443*/         OPC_CheckChild1Type, MVT::v4i16,
/*39445*/         OPC_RecordChild2, // #1 = $Vm
/*39446*/         OPC_CheckChild2Type, MVT::v4i16,
/*39448*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39450*/         OPC_EmitInteger, MVT::i32, 14, 
/*39453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39456*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 64:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->39493
/*39469*/         OPC_CheckChild1Type, MVT::v2i32,
/*39471*/         OPC_RecordChild2, // #1 = $Vm
/*39472*/         OPC_CheckChild2Type, MVT::v2i32,
/*39474*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39476*/         OPC_EmitInteger, MVT::i32, 14, 
/*39479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39482*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 64:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->39519
/*39495*/         OPC_CheckChild1Type, MVT::v8i16,
/*39497*/         OPC_RecordChild2, // #1 = $Vm
/*39498*/         OPC_CheckChild2Type, MVT::v8i16,
/*39500*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39502*/         OPC_EmitInteger, MVT::i32, 14, 
/*39505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 64:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->39545
/*39521*/         OPC_CheckChild1Type, MVT::v4i32,
/*39523*/         OPC_RecordChild2, // #1 = $Vm
/*39524*/         OPC_CheckChild2Type, MVT::v4i32,
/*39526*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39528*/         OPC_EmitInteger, MVT::i32, 14, 
/*39531*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39534*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*39546*/     0, /*End of Scope*/
/*39547*/   /*Scope*/ 55|128,5/*695*/, /*->40244*/
/*39549*/     OPC_CheckInteger, 70, 
/*39551*/     OPC_MoveParent,
/*39552*/     OPC_Scope, 55|128,1/*183*/, /*->39738*/ // 5 children in Scope
/*39555*/       OPC_RecordChild1, // #0 = $Vn
/*39556*/       OPC_Scope, 44, /*->39602*/ // 4 children in Scope
/*39558*/         OPC_CheckChild1Type, MVT::v4i16,
/*39560*/         OPC_MoveChild, 2,
/*39562*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39565*/         OPC_RecordChild0, // #1 = $Vm
/*39566*/         OPC_CheckChild0Type, MVT::v4i16,
/*39568*/         OPC_RecordChild1, // #2 = $lane
/*39569*/         OPC_MoveChild, 1,
/*39571*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39574*/         OPC_MoveParent,
/*39575*/         OPC_CheckType, MVT::v4i16,
/*39577*/         OPC_MoveParent,
/*39578*/         OPC_CheckType, MVT::v4i16,
/*39580*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39582*/         OPC_EmitConvertToTarget, 2,
/*39584*/         OPC_EmitInteger, MVT::i32, 14, 
/*39587*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39590*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 70:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39602*/       /*Scope*/ 44, /*->39647*/
/*39603*/         OPC_CheckChild1Type, MVT::v2i32,
/*39605*/         OPC_MoveChild, 2,
/*39607*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39610*/         OPC_RecordChild0, // #1 = $Vm
/*39611*/         OPC_CheckChild0Type, MVT::v2i32,
/*39613*/         OPC_RecordChild1, // #2 = $lane
/*39614*/         OPC_MoveChild, 1,
/*39616*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39619*/         OPC_MoveParent,
/*39620*/         OPC_CheckType, MVT::v2i32,
/*39622*/         OPC_MoveParent,
/*39623*/         OPC_CheckType, MVT::v2i32,
/*39625*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39627*/         OPC_EmitConvertToTarget, 2,
/*39629*/         OPC_EmitInteger, MVT::i32, 14, 
/*39632*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39635*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 70:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39647*/       /*Scope*/ 44, /*->39692*/
/*39648*/         OPC_CheckChild1Type, MVT::v8i16,
/*39650*/         OPC_MoveChild, 2,
/*39652*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39655*/         OPC_RecordChild0, // #1 = $Vm
/*39656*/         OPC_CheckChild0Type, MVT::v4i16,
/*39658*/         OPC_RecordChild1, // #2 = $lane
/*39659*/         OPC_MoveChild, 1,
/*39661*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39664*/         OPC_MoveParent,
/*39665*/         OPC_CheckType, MVT::v8i16,
/*39667*/         OPC_MoveParent,
/*39668*/         OPC_CheckType, MVT::v8i16,
/*39670*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39672*/         OPC_EmitConvertToTarget, 2,
/*39674*/         OPC_EmitInteger, MVT::i32, 14, 
/*39677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39680*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 70:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39692*/       /*Scope*/ 44, /*->39737*/
/*39693*/         OPC_CheckChild1Type, MVT::v4i32,
/*39695*/         OPC_MoveChild, 2,
/*39697*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39700*/         OPC_RecordChild0, // #1 = $Vm
/*39701*/         OPC_CheckChild0Type, MVT::v2i32,
/*39703*/         OPC_RecordChild1, // #2 = $lane
/*39704*/         OPC_MoveChild, 1,
/*39706*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39709*/         OPC_MoveParent,
/*39710*/         OPC_CheckType, MVT::v4i32,
/*39712*/         OPC_MoveParent,
/*39713*/         OPC_CheckType, MVT::v4i32,
/*39715*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39717*/         OPC_EmitConvertToTarget, 2,
/*39719*/         OPC_EmitInteger, MVT::i32, 14, 
/*39722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39725*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 70:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39737*/       0, /*End of Scope*/
/*39738*/     /*Scope*/ 24|128,1/*152*/, /*->39892*/
/*39740*/       OPC_MoveChild, 1,
/*39742*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39745*/       OPC_RecordChild0, // #0 = $Vm
/*39746*/       OPC_Scope, 71, /*->39819*/ // 2 children in Scope
/*39748*/         OPC_CheckChild0Type, MVT::v4i16,
/*39750*/         OPC_RecordChild1, // #1 = $lane
/*39751*/         OPC_MoveChild, 1,
/*39753*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39756*/         OPC_MoveParent,
/*39757*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->39788
/*39760*/           OPC_MoveParent,
/*39761*/           OPC_RecordChild2, // #2 = $Vn
/*39762*/           OPC_CheckChild2Type, MVT::v4i16,
/*39764*/           OPC_CheckType, MVT::v4i16,
/*39766*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39768*/           OPC_EmitConvertToTarget, 1,
/*39770*/           OPC_EmitInteger, MVT::i32, 14, 
/*39773*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39776*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 70:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->39818
/*39790*/           OPC_MoveParent,
/*39791*/           OPC_RecordChild2, // #2 = $Vn
/*39792*/           OPC_CheckChild2Type, MVT::v8i16,
/*39794*/           OPC_CheckType, MVT::v8i16,
/*39796*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39798*/           OPC_EmitConvertToTarget, 1,
/*39800*/           OPC_EmitInteger, MVT::i32, 14, 
/*39803*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39806*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 70:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*39819*/       /*Scope*/ 71, /*->39891*/
/*39820*/         OPC_CheckChild0Type, MVT::v2i32,
/*39822*/         OPC_RecordChild1, // #1 = $lane
/*39823*/         OPC_MoveChild, 1,
/*39825*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39828*/         OPC_MoveParent,
/*39829*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->39860
/*39832*/           OPC_MoveParent,
/*39833*/           OPC_RecordChild2, // #2 = $Vn
/*39834*/           OPC_CheckChild2Type, MVT::v2i32,
/*39836*/           OPC_CheckType, MVT::v2i32,
/*39838*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39840*/           OPC_EmitConvertToTarget, 1,
/*39842*/           OPC_EmitInteger, MVT::i32, 14, 
/*39845*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39848*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 70:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->39890
/*39862*/           OPC_MoveParent,
/*39863*/           OPC_RecordChild2, // #2 = $Vn
/*39864*/           OPC_CheckChild2Type, MVT::v4i32,
/*39866*/           OPC_CheckType, MVT::v4i32,
/*39868*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39870*/           OPC_EmitConvertToTarget, 1,
/*39872*/           OPC_EmitInteger, MVT::i32, 14, 
/*39875*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39878*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 70:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*39891*/       0, /*End of Scope*/
/*39892*/     /*Scope*/ 123, /*->40016*/
/*39893*/       OPC_RecordChild1, // #0 = $src1
/*39894*/       OPC_Scope, 59, /*->39955*/ // 2 children in Scope
/*39896*/         OPC_CheckChild1Type, MVT::v8i16,
/*39898*/         OPC_MoveChild, 2,
/*39900*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39903*/         OPC_RecordChild0, // #1 = $src2
/*39904*/         OPC_CheckChild0Type, MVT::v8i16,
/*39906*/         OPC_RecordChild1, // #2 = $lane
/*39907*/         OPC_MoveChild, 1,
/*39909*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39912*/         OPC_MoveParent,
/*39913*/         OPC_CheckType, MVT::v8i16,
/*39915*/         OPC_MoveParent,
/*39916*/         OPC_CheckType, MVT::v8i16,
/*39918*/         OPC_EmitConvertToTarget, 2,
/*39920*/         OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*39923*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*39932*/         OPC_EmitConvertToTarget, 2,
/*39934*/         OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*39937*/         OPC_EmitInteger, MVT::i32, 14, 
/*39940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39943*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 70:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39955*/       /*Scope*/ 59, /*->40015*/
/*39956*/         OPC_CheckChild1Type, MVT::v4i32,
/*39958*/         OPC_MoveChild, 2,
/*39960*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39963*/         OPC_RecordChild0, // #1 = $src2
/*39964*/         OPC_CheckChild0Type, MVT::v4i32,
/*39966*/         OPC_RecordChild1, // #2 = $lane
/*39967*/         OPC_MoveChild, 1,
/*39969*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39972*/         OPC_MoveParent,
/*39973*/         OPC_CheckType, MVT::v4i32,
/*39975*/         OPC_MoveParent,
/*39976*/         OPC_CheckType, MVT::v4i32,
/*39978*/         OPC_EmitConvertToTarget, 2,
/*39980*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*39983*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*39992*/         OPC_EmitConvertToTarget, 2,
/*39994*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*39997*/         OPC_EmitInteger, MVT::i32, 14, 
/*40000*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40003*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 70:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40015*/       0, /*End of Scope*/
/*40016*/     /*Scope*/ 118, /*->40135*/
/*40017*/       OPC_MoveChild, 1,
/*40019*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40022*/       OPC_RecordChild0, // #0 = $src2
/*40023*/       OPC_Scope, 54, /*->40079*/ // 2 children in Scope
/*40025*/         OPC_CheckChild0Type, MVT::v8i16,
/*40027*/         OPC_RecordChild1, // #1 = $lane
/*40028*/         OPC_MoveChild, 1,
/*40030*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40033*/         OPC_MoveParent,
/*40034*/         OPC_CheckType, MVT::v8i16,
/*40036*/         OPC_MoveParent,
/*40037*/         OPC_RecordChild2, // #2 = $src1
/*40038*/         OPC_CheckChild2Type, MVT::v8i16,
/*40040*/         OPC_CheckType, MVT::v8i16,
/*40042*/         OPC_EmitConvertToTarget, 1,
/*40044*/         OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*40047*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*40056*/         OPC_EmitConvertToTarget, 1,
/*40058*/         OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*40061*/         OPC_EmitInteger, MVT::i32, 14, 
/*40064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40067*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 70:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40079*/       /*Scope*/ 54, /*->40134*/
/*40080*/         OPC_CheckChild0Type, MVT::v4i32,
/*40082*/         OPC_RecordChild1, // #1 = $lane
/*40083*/         OPC_MoveChild, 1,
/*40085*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40088*/         OPC_MoveParent,
/*40089*/         OPC_CheckType, MVT::v4i32,
/*40091*/         OPC_MoveParent,
/*40092*/         OPC_RecordChild2, // #2 = $src1
/*40093*/         OPC_CheckChild2Type, MVT::v4i32,
/*40095*/         OPC_CheckType, MVT::v4i32,
/*40097*/         OPC_EmitConvertToTarget, 1,
/*40099*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*40102*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*40111*/         OPC_EmitConvertToTarget, 1,
/*40113*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*40116*/         OPC_EmitInteger, MVT::i32, 14, 
/*40119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40122*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 70:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40134*/       0, /*End of Scope*/
/*40135*/     /*Scope*/ 107, /*->40243*/
/*40136*/       OPC_RecordChild1, // #0 = $Vn
/*40137*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->40164
/*40140*/         OPC_CheckChild1Type, MVT::v4i16,
/*40142*/         OPC_RecordChild2, // #1 = $Vm
/*40143*/         OPC_CheckChild2Type, MVT::v4i16,
/*40145*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40147*/         OPC_EmitInteger, MVT::i32, 14, 
/*40150*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40153*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 70:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->40190
/*40166*/         OPC_CheckChild1Type, MVT::v2i32,
/*40168*/         OPC_RecordChild2, // #1 = $Vm
/*40169*/         OPC_CheckChild2Type, MVT::v2i32,
/*40171*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40173*/         OPC_EmitInteger, MVT::i32, 14, 
/*40176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40179*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 70:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->40216
/*40192*/         OPC_CheckChild1Type, MVT::v8i16,
/*40194*/         OPC_RecordChild2, // #1 = $Vm
/*40195*/         OPC_CheckChild2Type, MVT::v8i16,
/*40197*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40199*/         OPC_EmitInteger, MVT::i32, 14, 
/*40202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40205*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 70:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->40242
/*40218*/         OPC_CheckChild1Type, MVT::v4i32,
/*40220*/         OPC_RecordChild2, // #1 = $Vm
/*40221*/         OPC_CheckChild2Type, MVT::v4i32,
/*40223*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40225*/         OPC_EmitInteger, MVT::i32, 14, 
/*40228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40231*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 70:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*40243*/     0, /*End of Scope*/
/*40244*/   /*Scope*/ 116|128,1/*244*/, /*->40490*/
/*40246*/     OPC_CheckInteger, 65, 
/*40248*/     OPC_MoveParent,
/*40249*/     OPC_Scope, 93, /*->40344*/ // 3 children in Scope
/*40251*/       OPC_RecordChild1, // #0 = $Vn
/*40252*/       OPC_Scope, 44, /*->40298*/ // 2 children in Scope
/*40254*/         OPC_CheckChild1Type, MVT::v4i16,
/*40256*/         OPC_MoveChild, 2,
/*40258*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40261*/         OPC_RecordChild0, // #1 = $Vm
/*40262*/         OPC_CheckChild0Type, MVT::v4i16,
/*40264*/         OPC_RecordChild1, // #2 = $lane
/*40265*/         OPC_MoveChild, 1,
/*40267*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40270*/         OPC_MoveParent,
/*40271*/         OPC_CheckType, MVT::v4i16,
/*40273*/         OPC_MoveParent,
/*40274*/         OPC_CheckType, MVT::v4i32,
/*40276*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40278*/         OPC_EmitConvertToTarget, 2,
/*40280*/         OPC_EmitInteger, MVT::i32, 14, 
/*40283*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40286*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 65:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40298*/       /*Scope*/ 44, /*->40343*/
/*40299*/         OPC_CheckChild1Type, MVT::v2i32,
/*40301*/         OPC_MoveChild, 2,
/*40303*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40306*/         OPC_RecordChild0, // #1 = $Vm
/*40307*/         OPC_CheckChild0Type, MVT::v2i32,
/*40309*/         OPC_RecordChild1, // #2 = $lane
/*40310*/         OPC_MoveChild, 1,
/*40312*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40315*/         OPC_MoveParent,
/*40316*/         OPC_CheckType, MVT::v2i32,
/*40318*/         OPC_MoveParent,
/*40319*/         OPC_CheckType, MVT::v2i64,
/*40321*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40323*/         OPC_EmitConvertToTarget, 2,
/*40325*/         OPC_EmitInteger, MVT::i32, 14, 
/*40328*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40331*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 65:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40343*/       0, /*End of Scope*/
/*40344*/     /*Scope*/ 88, /*->40433*/
/*40345*/       OPC_MoveChild, 1,
/*40347*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40350*/       OPC_RecordChild0, // #0 = $Vm
/*40351*/       OPC_Scope, 39, /*->40392*/ // 2 children in Scope
/*40353*/         OPC_CheckChild0Type, MVT::v4i16,
/*40355*/         OPC_RecordChild1, // #1 = $lane
/*40356*/         OPC_MoveChild, 1,
/*40358*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40361*/         OPC_MoveParent,
/*40362*/         OPC_CheckType, MVT::v4i16,
/*40364*/         OPC_MoveParent,
/*40365*/         OPC_RecordChild2, // #2 = $Vn
/*40366*/         OPC_CheckChild2Type, MVT::v4i16,
/*40368*/         OPC_CheckType, MVT::v4i32,
/*40370*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40372*/         OPC_EmitConvertToTarget, 1,
/*40374*/         OPC_EmitInteger, MVT::i32, 14, 
/*40377*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40380*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 65:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40392*/       /*Scope*/ 39, /*->40432*/
/*40393*/         OPC_CheckChild0Type, MVT::v2i32,
/*40395*/         OPC_RecordChild1, // #1 = $lane
/*40396*/         OPC_MoveChild, 1,
/*40398*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40401*/         OPC_MoveParent,
/*40402*/         OPC_CheckType, MVT::v2i32,
/*40404*/         OPC_MoveParent,
/*40405*/         OPC_RecordChild2, // #2 = $Vn
/*40406*/         OPC_CheckChild2Type, MVT::v2i32,
/*40408*/         OPC_CheckType, MVT::v2i64,
/*40410*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40412*/         OPC_EmitConvertToTarget, 1,
/*40414*/         OPC_EmitInteger, MVT::i32, 14, 
/*40417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40420*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 65:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40432*/       0, /*End of Scope*/
/*40433*/     /*Scope*/ 55, /*->40489*/
/*40434*/       OPC_RecordChild1, // #0 = $Vn
/*40435*/       OPC_SwitchType /*2 cases */, 24,  MVT::v4i32,// ->40462
/*40438*/         OPC_CheckChild1Type, MVT::v4i16,
/*40440*/         OPC_RecordChild2, // #1 = $Vm
/*40441*/         OPC_CheckChild2Type, MVT::v4i16,
/*40443*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40445*/         OPC_EmitInteger, MVT::i32, 14, 
/*40448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40451*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 65:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i64,// ->40488
/*40464*/         OPC_CheckChild1Type, MVT::v2i32,
/*40466*/         OPC_RecordChild2, // #1 = $Vm
/*40467*/         OPC_CheckChild2Type, MVT::v2i32,
/*40469*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40471*/         OPC_EmitInteger, MVT::i32, 14, 
/*40474*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40477*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 65:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*40489*/     0, /*End of Scope*/
/*40490*/   /*Scope*/ 62|128,2/*318*/, /*->40810*/
/*40492*/     OPC_CheckInteger, 62, 
/*40494*/     OPC_MoveParent,
/*40495*/     OPC_RecordChild1, // #0 = $src1
/*40496*/     OPC_Scope, 77, /*->40575*/ // 4 children in Scope
/*40498*/       OPC_CheckChild1Type, MVT::v4i32,
/*40500*/       OPC_RecordChild2, // #1 = $Vn
/*40501*/       OPC_CheckChild2Type, MVT::v4i16,
/*40503*/       OPC_Scope, 43, /*->40548*/ // 2 children in Scope
/*40505*/         OPC_MoveChild, 3,
/*40507*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40510*/         OPC_RecordChild0, // #2 = $Vm
/*40511*/         OPC_CheckChild0Type, MVT::v4i16,
/*40513*/         OPC_RecordChild1, // #3 = $lane
/*40514*/         OPC_MoveChild, 1,
/*40516*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40519*/         OPC_MoveParent,
/*40520*/         OPC_CheckType, MVT::v4i16,
/*40522*/         OPC_MoveParent,
/*40523*/         OPC_CheckType, MVT::v4i32,
/*40525*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40527*/         OPC_EmitConvertToTarget, 3,
/*40529*/         OPC_EmitInteger, MVT::i32, 14, 
/*40532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40535*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40548*/       /*Scope*/ 25, /*->40574*/
/*40549*/         OPC_RecordChild3, // #2 = $Vm
/*40550*/         OPC_CheckChild3Type, MVT::v4i16,
/*40552*/         OPC_CheckType, MVT::v4i32,
/*40554*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40556*/         OPC_EmitInteger, MVT::i32, 14, 
/*40559*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40562*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40574*/       0, /*End of Scope*/
/*40575*/     /*Scope*/ 77, /*->40653*/
/*40576*/       OPC_CheckChild1Type, MVT::v2i64,
/*40578*/       OPC_RecordChild2, // #1 = $Vn
/*40579*/       OPC_CheckChild2Type, MVT::v2i32,
/*40581*/       OPC_Scope, 43, /*->40626*/ // 2 children in Scope
/*40583*/         OPC_MoveChild, 3,
/*40585*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40588*/         OPC_RecordChild0, // #2 = $Vm
/*40589*/         OPC_CheckChild0Type, MVT::v2i32,
/*40591*/         OPC_RecordChild1, // #3 = $lane
/*40592*/         OPC_MoveChild, 1,
/*40594*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40597*/         OPC_MoveParent,
/*40598*/         OPC_CheckType, MVT::v2i32,
/*40600*/         OPC_MoveParent,
/*40601*/         OPC_CheckType, MVT::v2i64,
/*40603*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40605*/         OPC_EmitConvertToTarget, 3,
/*40607*/         OPC_EmitInteger, MVT::i32, 14, 
/*40610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40613*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40626*/       /*Scope*/ 25, /*->40652*/
/*40627*/         OPC_RecordChild3, // #2 = $Vm
/*40628*/         OPC_CheckChild3Type, MVT::v2i32,
/*40630*/         OPC_CheckType, MVT::v2i64,
/*40632*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40634*/         OPC_EmitInteger, MVT::i32, 14, 
/*40637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40640*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40652*/       0, /*End of Scope*/
/*40653*/     /*Scope*/ 77, /*->40731*/
/*40654*/       OPC_CheckChild1Type, MVT::v4i16,
/*40656*/       OPC_RecordChild2, // #1 = $src1
/*40657*/       OPC_CheckChild2Type, MVT::v4i32,
/*40659*/       OPC_Scope, 43, /*->40704*/ // 2 children in Scope
/*40661*/         OPC_MoveChild, 3,
/*40663*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40666*/         OPC_RecordChild0, // #2 = $Vm
/*40667*/         OPC_CheckChild0Type, MVT::v4i16,
/*40669*/         OPC_RecordChild1, // #3 = $lane
/*40670*/         OPC_MoveChild, 1,
/*40672*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40675*/         OPC_MoveParent,
/*40676*/         OPC_CheckType, MVT::v4i16,
/*40678*/         OPC_MoveParent,
/*40679*/         OPC_CheckType, MVT::v4i32,
/*40681*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40683*/         OPC_EmitConvertToTarget, 3,
/*40685*/         OPC_EmitInteger, MVT::i32, 14, 
/*40688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40691*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40704*/       /*Scope*/ 25, /*->40730*/
/*40705*/         OPC_RecordChild3, // #2 = $Vm
/*40706*/         OPC_CheckChild3Type, MVT::v4i16,
/*40708*/         OPC_CheckType, MVT::v4i32,
/*40710*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40712*/         OPC_EmitInteger, MVT::i32, 14, 
/*40715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40718*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40730*/       0, /*End of Scope*/
/*40731*/     /*Scope*/ 77, /*->40809*/
/*40732*/       OPC_CheckChild1Type, MVT::v2i32,
/*40734*/       OPC_RecordChild2, // #1 = $src1
/*40735*/       OPC_CheckChild2Type, MVT::v2i64,
/*40737*/       OPC_Scope, 43, /*->40782*/ // 2 children in Scope
/*40739*/         OPC_MoveChild, 3,
/*40741*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40744*/         OPC_RecordChild0, // #2 = $Vm
/*40745*/         OPC_CheckChild0Type, MVT::v2i32,
/*40747*/         OPC_RecordChild1, // #3 = $lane
/*40748*/         OPC_MoveChild, 1,
/*40750*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40753*/         OPC_MoveParent,
/*40754*/         OPC_CheckType, MVT::v2i32,
/*40756*/         OPC_MoveParent,
/*40757*/         OPC_CheckType, MVT::v2i64,
/*40759*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40761*/         OPC_EmitConvertToTarget, 3,
/*40763*/         OPC_EmitInteger, MVT::i32, 14, 
/*40766*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40769*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40782*/       /*Scope*/ 25, /*->40808*/
/*40783*/         OPC_RecordChild3, // #2 = $Vm
/*40784*/         OPC_CheckChild3Type, MVT::v2i32,
/*40786*/         OPC_CheckType, MVT::v2i64,
/*40788*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40790*/         OPC_EmitInteger, MVT::i32, 14, 
/*40793*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40796*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40808*/       0, /*End of Scope*/
/*40809*/     0, /*End of Scope*/
/*40810*/   /*Scope*/ 62|128,2/*318*/, /*->41130*/
/*40812*/     OPC_CheckInteger, 63, 
/*40814*/     OPC_MoveParent,
/*40815*/     OPC_RecordChild1, // #0 = $src1
/*40816*/     OPC_Scope, 77, /*->40895*/ // 4 children in Scope
/*40818*/       OPC_CheckChild1Type, MVT::v4i32,
/*40820*/       OPC_RecordChild2, // #1 = $Vn
/*40821*/       OPC_CheckChild2Type, MVT::v4i16,
/*40823*/       OPC_Scope, 43, /*->40868*/ // 2 children in Scope
/*40825*/         OPC_MoveChild, 3,
/*40827*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40830*/         OPC_RecordChild0, // #2 = $Vm
/*40831*/         OPC_CheckChild0Type, MVT::v4i16,
/*40833*/         OPC_RecordChild1, // #3 = $lane
/*40834*/         OPC_MoveChild, 1,
/*40836*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40839*/         OPC_MoveParent,
/*40840*/         OPC_CheckType, MVT::v4i16,
/*40842*/         OPC_MoveParent,
/*40843*/         OPC_CheckType, MVT::v4i32,
/*40845*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40847*/         OPC_EmitConvertToTarget, 3,
/*40849*/         OPC_EmitInteger, MVT::i32, 14, 
/*40852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40855*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40868*/       /*Scope*/ 25, /*->40894*/
/*40869*/         OPC_RecordChild3, // #2 = $Vm
/*40870*/         OPC_CheckChild3Type, MVT::v4i16,
/*40872*/         OPC_CheckType, MVT::v4i32,
/*40874*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40876*/         OPC_EmitInteger, MVT::i32, 14, 
/*40879*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40882*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40894*/       0, /*End of Scope*/
/*40895*/     /*Scope*/ 77, /*->40973*/
/*40896*/       OPC_CheckChild1Type, MVT::v2i64,
/*40898*/       OPC_RecordChild2, // #1 = $Vn
/*40899*/       OPC_CheckChild2Type, MVT::v2i32,
/*40901*/       OPC_Scope, 43, /*->40946*/ // 2 children in Scope
/*40903*/         OPC_MoveChild, 3,
/*40905*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40908*/         OPC_RecordChild0, // #2 = $Vm
/*40909*/         OPC_CheckChild0Type, MVT::v2i32,
/*40911*/         OPC_RecordChild1, // #3 = $lane
/*40912*/         OPC_MoveChild, 1,
/*40914*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40917*/         OPC_MoveParent,
/*40918*/         OPC_CheckType, MVT::v2i32,
/*40920*/         OPC_MoveParent,
/*40921*/         OPC_CheckType, MVT::v2i64,
/*40923*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40925*/         OPC_EmitConvertToTarget, 3,
/*40927*/         OPC_EmitInteger, MVT::i32, 14, 
/*40930*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40933*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 63:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40946*/       /*Scope*/ 25, /*->40972*/
/*40947*/         OPC_RecordChild3, // #2 = $Vm
/*40948*/         OPC_CheckChild3Type, MVT::v2i32,
/*40950*/         OPC_CheckType, MVT::v2i64,
/*40952*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40954*/         OPC_EmitInteger, MVT::i32, 14, 
/*40957*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40960*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 63:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40972*/       0, /*End of Scope*/
/*40973*/     /*Scope*/ 77, /*->41051*/
/*40974*/       OPC_CheckChild1Type, MVT::v4i16,
/*40976*/       OPC_RecordChild2, // #1 = $src1
/*40977*/       OPC_CheckChild2Type, MVT::v4i32,
/*40979*/       OPC_Scope, 43, /*->41024*/ // 2 children in Scope
/*40981*/         OPC_MoveChild, 3,
/*40983*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40986*/         OPC_RecordChild0, // #2 = $Vm
/*40987*/         OPC_CheckChild0Type, MVT::v4i16,
/*40989*/         OPC_RecordChild1, // #3 = $lane
/*40990*/         OPC_MoveChild, 1,
/*40992*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40995*/         OPC_MoveParent,
/*40996*/         OPC_CheckType, MVT::v4i16,
/*40998*/         OPC_MoveParent,
/*40999*/         OPC_CheckType, MVT::v4i32,
/*41001*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41003*/         OPC_EmitConvertToTarget, 3,
/*41005*/         OPC_EmitInteger, MVT::i32, 14, 
/*41008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41011*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41024*/       /*Scope*/ 25, /*->41050*/
/*41025*/         OPC_RecordChild3, // #2 = $Vm
/*41026*/         OPC_CheckChild3Type, MVT::v4i16,
/*41028*/         OPC_CheckType, MVT::v4i32,
/*41030*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41032*/         OPC_EmitInteger, MVT::i32, 14, 
/*41035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41038*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41050*/       0, /*End of Scope*/
/*41051*/     /*Scope*/ 77, /*->41129*/
/*41052*/       OPC_CheckChild1Type, MVT::v2i32,
/*41054*/       OPC_RecordChild2, // #1 = $src1
/*41055*/       OPC_CheckChild2Type, MVT::v2i64,
/*41057*/       OPC_Scope, 43, /*->41102*/ // 2 children in Scope
/*41059*/         OPC_MoveChild, 3,
/*41061*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41064*/         OPC_RecordChild0, // #2 = $Vm
/*41065*/         OPC_CheckChild0Type, MVT::v2i32,
/*41067*/         OPC_RecordChild1, // #3 = $lane
/*41068*/         OPC_MoveChild, 1,
/*41070*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41073*/         OPC_MoveParent,
/*41074*/         OPC_CheckType, MVT::v2i32,
/*41076*/         OPC_MoveParent,
/*41077*/         OPC_CheckType, MVT::v2i64,
/*41079*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41081*/         OPC_EmitConvertToTarget, 3,
/*41083*/         OPC_EmitInteger, MVT::i32, 14, 
/*41086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41089*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 63:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41102*/       /*Scope*/ 25, /*->41128*/
/*41103*/         OPC_RecordChild3, // #2 = $Vm
/*41104*/         OPC_CheckChild3Type, MVT::v2i32,
/*41106*/         OPC_CheckType, MVT::v2i64,
/*41108*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41110*/         OPC_EmitInteger, MVT::i32, 14, 
/*41113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41116*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 63:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41128*/       0, /*End of Scope*/
/*41129*/     0, /*End of Scope*/
/*41130*/   /*Scope*/ 72, /*->41203*/
/*41131*/     OPC_CheckInteger, 25, 
/*41133*/     OPC_MoveParent,
/*41134*/     OPC_RecordChild1, // #0 = $Vm
/*41135*/     OPC_Scope, 32, /*->41169*/ // 2 children in Scope
/*41137*/       OPC_CheckChild1Type, MVT::v2f32,
/*41139*/       OPC_RecordChild2, // #1 = $SIMM
/*41140*/       OPC_MoveChild, 2,
/*41142*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41145*/       OPC_MoveParent,
/*41146*/       OPC_CheckType, MVT::v2i32,
/*41148*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41150*/       OPC_EmitConvertToTarget, 1,
/*41152*/       OPC_EmitInteger, MVT::i32, 14, 
/*41155*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41158*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 25:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*41169*/     /*Scope*/ 32, /*->41202*/
/*41170*/       OPC_CheckChild1Type, MVT::v4f32,
/*41172*/       OPC_RecordChild2, // #1 = $SIMM
/*41173*/       OPC_MoveChild, 2,
/*41175*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41178*/       OPC_MoveParent,
/*41179*/       OPC_CheckType, MVT::v4i32,
/*41181*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41183*/       OPC_EmitConvertToTarget, 1,
/*41185*/       OPC_EmitInteger, MVT::i32, 14, 
/*41188*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41191*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 25:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*41202*/     0, /*End of Scope*/
/*41203*/   /*Scope*/ 72, /*->41276*/
/*41204*/     OPC_CheckInteger, 26, 
/*41206*/     OPC_MoveParent,
/*41207*/     OPC_RecordChild1, // #0 = $Vm
/*41208*/     OPC_Scope, 32, /*->41242*/ // 2 children in Scope
/*41210*/       OPC_CheckChild1Type, MVT::v2f32,
/*41212*/       OPC_RecordChild2, // #1 = $SIMM
/*41213*/       OPC_MoveChild, 2,
/*41215*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41218*/       OPC_MoveParent,
/*41219*/       OPC_CheckType, MVT::v2i32,
/*41221*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41223*/       OPC_EmitConvertToTarget, 1,
/*41225*/       OPC_EmitInteger, MVT::i32, 14, 
/*41228*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41231*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 26:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*41242*/     /*Scope*/ 32, /*->41275*/
/*41243*/       OPC_CheckChild1Type, MVT::v4f32,
/*41245*/       OPC_RecordChild2, // #1 = $SIMM
/*41246*/       OPC_MoveChild, 2,
/*41248*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41251*/       OPC_MoveParent,
/*41252*/       OPC_CheckType, MVT::v4i32,
/*41254*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41256*/       OPC_EmitConvertToTarget, 1,
/*41258*/       OPC_EmitInteger, MVT::i32, 14, 
/*41261*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41264*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 26:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*41275*/     0, /*End of Scope*/
/*41276*/   /*Scope*/ 72, /*->41349*/
/*41277*/     OPC_CheckInteger, 28, 
/*41279*/     OPC_MoveParent,
/*41280*/     OPC_RecordChild1, // #0 = $Vm
/*41281*/     OPC_Scope, 32, /*->41315*/ // 2 children in Scope
/*41283*/       OPC_CheckChild1Type, MVT::v2i32,
/*41285*/       OPC_RecordChild2, // #1 = $SIMM
/*41286*/       OPC_MoveChild, 2,
/*41288*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41291*/       OPC_MoveParent,
/*41292*/       OPC_CheckType, MVT::v2f32,
/*41294*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41296*/       OPC_EmitConvertToTarget, 1,
/*41298*/       OPC_EmitInteger, MVT::i32, 14, 
/*41301*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41304*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 28:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*41315*/     /*Scope*/ 32, /*->41348*/
/*41316*/       OPC_CheckChild1Type, MVT::v4i32,
/*41318*/       OPC_RecordChild2, // #1 = $SIMM
/*41319*/       OPC_MoveChild, 2,
/*41321*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41324*/       OPC_MoveParent,
/*41325*/       OPC_CheckType, MVT::v4f32,
/*41327*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41329*/       OPC_EmitConvertToTarget, 1,
/*41331*/       OPC_EmitInteger, MVT::i32, 14, 
/*41334*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41337*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 28:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*41348*/     0, /*End of Scope*/
/*41349*/   /*Scope*/ 72, /*->41422*/
/*41350*/     OPC_CheckInteger, 29, 
/*41352*/     OPC_MoveParent,
/*41353*/     OPC_RecordChild1, // #0 = $Vm
/*41354*/     OPC_Scope, 32, /*->41388*/ // 2 children in Scope
/*41356*/       OPC_CheckChild1Type, MVT::v2i32,
/*41358*/       OPC_RecordChild2, // #1 = $SIMM
/*41359*/       OPC_MoveChild, 2,
/*41361*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41364*/       OPC_MoveParent,
/*41365*/       OPC_CheckType, MVT::v2f32,
/*41367*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41369*/       OPC_EmitConvertToTarget, 1,
/*41371*/       OPC_EmitInteger, MVT::i32, 14, 
/*41374*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41377*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 29:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*41388*/     /*Scope*/ 32, /*->41421*/
/*41389*/       OPC_CheckChild1Type, MVT::v4i32,
/*41391*/       OPC_RecordChild2, // #1 = $SIMM
/*41392*/       OPC_MoveChild, 2,
/*41394*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41397*/       OPC_MoveParent,
/*41398*/       OPC_CheckType, MVT::v4f32,
/*41400*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41402*/       OPC_EmitConvertToTarget, 1,
/*41404*/       OPC_EmitInteger, MVT::i32, 14, 
/*41407*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41410*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 29:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*41421*/     0, /*End of Scope*/
/*41422*/   /*Scope*/ 47, /*->41470*/
/*41423*/     OPC_CheckInteger, 117, 
/*41425*/     OPC_MoveParent,
/*41426*/     OPC_RecordChild1, // #0 = $Rm
/*41427*/     OPC_RecordChild2, // #1 = $Rn
/*41428*/     OPC_Scope, 19, /*->41449*/ // 2 children in Scope
/*41430*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41432*/       OPC_EmitInteger, MVT::i32, 14, 
/*41435*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41438*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 117:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*41449*/     /*Scope*/ 19, /*->41469*/
/*41450*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*41452*/       OPC_EmitInteger, MVT::i32, 14, 
/*41455*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41458*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 117:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*41469*/     0, /*End of Scope*/
/*41470*/   /*Scope*/ 47, /*->41518*/
/*41471*/     OPC_CheckInteger, 118, 
/*41473*/     OPC_MoveParent,
/*41474*/     OPC_RecordChild1, // #0 = $Rm
/*41475*/     OPC_RecordChild2, // #1 = $Rn
/*41476*/     OPC_Scope, 19, /*->41497*/ // 2 children in Scope
/*41478*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41480*/       OPC_EmitInteger, MVT::i32, 14, 
/*41483*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41486*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 118:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*41497*/     /*Scope*/ 19, /*->41517*/
/*41498*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*41500*/       OPC_EmitInteger, MVT::i32, 14, 
/*41503*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41506*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 118:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*41517*/     0, /*End of Scope*/
/*41518*/   /*Scope*/ 20, /*->41539*/
/*41519*/     OPC_CheckInteger, 5, 
/*41521*/     OPC_MoveParent,
/*41522*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*41524*/     OPC_EmitInteger, MVT::i32, 14, 
/*41527*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41530*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 5:iPTR) - Complexity = 8
              // Dst: (VMRS:i32)
/*41539*/   /*Scope*/ 48, /*->41588*/
/*41540*/     OPC_CheckInteger, 124, 
/*41542*/     OPC_MoveParent,
/*41543*/     OPC_RecordChild1, // #0 = $Dm
/*41544*/     OPC_Scope, 20, /*->41566*/ // 2 children in Scope
/*41546*/       OPC_CheckChild1Type, MVT::f64,
/*41548*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*41550*/       OPC_EmitInteger, MVT::i32, 14, 
/*41553*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41556*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 124:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*41566*/     /*Scope*/ 20, /*->41587*/
/*41567*/       OPC_CheckChild1Type, MVT::f32,
/*41569*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*41571*/       OPC_EmitInteger, MVT::i32, 14, 
/*41574*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41577*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 124:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*41587*/     0, /*End of Scope*/
/*41588*/   /*Scope*/ 48, /*->41637*/
/*41589*/     OPC_CheckInteger, 125, 
/*41591*/     OPC_MoveParent,
/*41592*/     OPC_RecordChild1, // #0 = $Dm
/*41593*/     OPC_Scope, 20, /*->41615*/ // 2 children in Scope
/*41595*/       OPC_CheckChild1Type, MVT::f64,
/*41597*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*41599*/       OPC_EmitInteger, MVT::i32, 14, 
/*41602*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41605*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 125:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*41615*/     /*Scope*/ 20, /*->41636*/
/*41616*/       OPC_CheckChild1Type, MVT::f32,
/*41618*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*41620*/       OPC_EmitInteger, MVT::i32, 14, 
/*41623*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41626*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 125:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*41636*/     0, /*End of Scope*/
/*41637*/   /*Scope*/ 34|128,1/*162*/, /*->41801*/
/*41639*/     OPC_CheckInteger, 31, 
/*41641*/     OPC_MoveParent,
/*41642*/     OPC_RecordChild1, // #0 = $Vn
/*41643*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->41670
/*41646*/       OPC_CheckChild1Type, MVT::v4i16,
/*41648*/       OPC_RecordChild2, // #1 = $Vm
/*41649*/       OPC_CheckChild2Type, MVT::v4i16,
/*41651*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41653*/       OPC_EmitInteger, MVT::i32, 14, 
/*41656*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41659*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 31:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41696
/*41672*/       OPC_CheckChild1Type, MVT::v2i32,
/*41674*/       OPC_RecordChild2, // #1 = $Vm
/*41675*/       OPC_CheckChild2Type, MVT::v2i32,
/*41677*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41679*/       OPC_EmitInteger, MVT::i32, 14, 
/*41682*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41685*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 31:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->41722
/*41698*/       OPC_CheckChild1Type, MVT::v8i16,
/*41700*/       OPC_RecordChild2, // #1 = $Vm
/*41701*/       OPC_CheckChild2Type, MVT::v8i16,
/*41703*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41705*/       OPC_EmitInteger, MVT::i32, 14, 
/*41708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41711*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 31:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->41748
/*41724*/       OPC_CheckChild1Type, MVT::v4i32,
/*41726*/       OPC_RecordChild2, // #1 = $Vm
/*41727*/       OPC_CheckChild2Type, MVT::v4i32,
/*41729*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41731*/       OPC_EmitInteger, MVT::i32, 14, 
/*41734*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41737*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 31:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->41774
/*41750*/       OPC_CheckChild1Type, MVT::v8i8,
/*41752*/       OPC_RecordChild2, // #1 = $Vm
/*41753*/       OPC_CheckChild2Type, MVT::v8i8,
/*41755*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41757*/       OPC_EmitInteger, MVT::i32, 14, 
/*41760*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41763*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 31:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->41800
/*41776*/       OPC_CheckChild1Type, MVT::v16i8,
/*41778*/       OPC_RecordChild2, // #1 = $Vm
/*41779*/       OPC_CheckChild2Type, MVT::v16i8,
/*41781*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41783*/       OPC_EmitInteger, MVT::i32, 14, 
/*41786*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41789*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 31:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*41801*/   /*Scope*/ 34|128,1/*162*/, /*->41965*/
/*41803*/     OPC_CheckInteger, 32, 
/*41805*/     OPC_MoveParent,
/*41806*/     OPC_RecordChild1, // #0 = $Vn
/*41807*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->41834
/*41810*/       OPC_CheckChild1Type, MVT::v4i16,
/*41812*/       OPC_RecordChild2, // #1 = $Vm
/*41813*/       OPC_CheckChild2Type, MVT::v4i16,
/*41815*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41817*/       OPC_EmitInteger, MVT::i32, 14, 
/*41820*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41823*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 32:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41860
/*41836*/       OPC_CheckChild1Type, MVT::v2i32,
/*41838*/       OPC_RecordChild2, // #1 = $Vm
/*41839*/       OPC_CheckChild2Type, MVT::v2i32,
/*41841*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41843*/       OPC_EmitInteger, MVT::i32, 14, 
/*41846*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41849*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 32:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->41886
/*41862*/       OPC_CheckChild1Type, MVT::v8i16,
/*41864*/       OPC_RecordChild2, // #1 = $Vm
/*41865*/       OPC_CheckChild2Type, MVT::v8i16,
/*41867*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41869*/       OPC_EmitInteger, MVT::i32, 14, 
/*41872*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41875*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 32:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->41912
/*41888*/       OPC_CheckChild1Type, MVT::v4i32,
/*41890*/       OPC_RecordChild2, // #1 = $Vm
/*41891*/       OPC_CheckChild2Type, MVT::v4i32,
/*41893*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41895*/       OPC_EmitInteger, MVT::i32, 14, 
/*41898*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41901*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 32:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->41938
/*41914*/       OPC_CheckChild1Type, MVT::v8i8,
/*41916*/       OPC_RecordChild2, // #1 = $Vm
/*41917*/       OPC_CheckChild2Type, MVT::v8i8,
/*41919*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41921*/       OPC_EmitInteger, MVT::i32, 14, 
/*41924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41927*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 32:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->41964
/*41940*/       OPC_CheckChild1Type, MVT::v16i8,
/*41942*/       OPC_RecordChild2, // #1 = $Vm
/*41943*/       OPC_CheckChild2Type, MVT::v16i8,
/*41945*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41947*/       OPC_EmitInteger, MVT::i32, 14, 
/*41950*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41953*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 32:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*41965*/   /*Scope*/ 34|128,1/*162*/, /*->42129*/
/*41967*/     OPC_CheckInteger, 87, 
/*41969*/     OPC_MoveParent,
/*41970*/     OPC_RecordChild1, // #0 = $Vn
/*41971*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->41998
/*41974*/       OPC_CheckChild1Type, MVT::v4i16,
/*41976*/       OPC_RecordChild2, // #1 = $Vm
/*41977*/       OPC_CheckChild2Type, MVT::v4i16,
/*41979*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41981*/       OPC_EmitInteger, MVT::i32, 14, 
/*41984*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41987*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 87:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42024
/*42000*/       OPC_CheckChild1Type, MVT::v2i32,
/*42002*/       OPC_RecordChild2, // #1 = $Vm
/*42003*/       OPC_CheckChild2Type, MVT::v2i32,
/*42005*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42007*/       OPC_EmitInteger, MVT::i32, 14, 
/*42010*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42013*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 87:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42050
/*42026*/       OPC_CheckChild1Type, MVT::v8i16,
/*42028*/       OPC_RecordChild2, // #1 = $Vm
/*42029*/       OPC_CheckChild2Type, MVT::v8i16,
/*42031*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42033*/       OPC_EmitInteger, MVT::i32, 14, 
/*42036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42039*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 87:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42076
/*42052*/       OPC_CheckChild1Type, MVT::v4i32,
/*42054*/       OPC_RecordChild2, // #1 = $Vm
/*42055*/       OPC_CheckChild2Type, MVT::v4i32,
/*42057*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42059*/       OPC_EmitInteger, MVT::i32, 14, 
/*42062*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42065*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 87:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42102
/*42078*/       OPC_CheckChild1Type, MVT::v8i8,
/*42080*/       OPC_RecordChild2, // #1 = $Vm
/*42081*/       OPC_CheckChild2Type, MVT::v8i8,
/*42083*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42085*/       OPC_EmitInteger, MVT::i32, 14, 
/*42088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42091*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 87:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42128
/*42104*/       OPC_CheckChild1Type, MVT::v16i8,
/*42106*/       OPC_RecordChild2, // #1 = $Vm
/*42107*/       OPC_CheckChild2Type, MVT::v16i8,
/*42109*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42111*/       OPC_EmitInteger, MVT::i32, 14, 
/*42114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42117*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 87:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*42129*/   /*Scope*/ 34|128,1/*162*/, /*->42293*/
/*42131*/     OPC_CheckInteger, 88, 
/*42133*/     OPC_MoveParent,
/*42134*/     OPC_RecordChild1, // #0 = $Vn
/*42135*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->42162
/*42138*/       OPC_CheckChild1Type, MVT::v4i16,
/*42140*/       OPC_RecordChild2, // #1 = $Vm
/*42141*/       OPC_CheckChild2Type, MVT::v4i16,
/*42143*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42145*/       OPC_EmitInteger, MVT::i32, 14, 
/*42148*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42151*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 88:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42188
/*42164*/       OPC_CheckChild1Type, MVT::v2i32,
/*42166*/       OPC_RecordChild2, // #1 = $Vm
/*42167*/       OPC_CheckChild2Type, MVT::v2i32,
/*42169*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42171*/       OPC_EmitInteger, MVT::i32, 14, 
/*42174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42177*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 88:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42214
/*42190*/       OPC_CheckChild1Type, MVT::v8i16,
/*42192*/       OPC_RecordChild2, // #1 = $Vm
/*42193*/       OPC_CheckChild2Type, MVT::v8i16,
/*42195*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42197*/       OPC_EmitInteger, MVT::i32, 14, 
/*42200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42203*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 88:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42240
/*42216*/       OPC_CheckChild1Type, MVT::v4i32,
/*42218*/       OPC_RecordChild2, // #1 = $Vm
/*42219*/       OPC_CheckChild2Type, MVT::v4i32,
/*42221*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42223*/       OPC_EmitInteger, MVT::i32, 14, 
/*42226*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42229*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 88:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42266
/*42242*/       OPC_CheckChild1Type, MVT::v8i8,
/*42244*/       OPC_RecordChild2, // #1 = $Vm
/*42245*/       OPC_CheckChild2Type, MVT::v8i8,
/*42247*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42249*/       OPC_EmitInteger, MVT::i32, 14, 
/*42252*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42255*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 88:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42292
/*42268*/       OPC_CheckChild1Type, MVT::v16i8,
/*42270*/       OPC_RecordChild2, // #1 = $Vm
/*42271*/       OPC_CheckChild2Type, MVT::v16i8,
/*42273*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42275*/       OPC_EmitInteger, MVT::i32, 14, 
/*42278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42281*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 88:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*42293*/   /*Scope*/ 86|128,1/*214*/, /*->42509*/
/*42295*/     OPC_CheckInteger, 60, 
/*42297*/     OPC_MoveParent,
/*42298*/     OPC_RecordChild1, // #0 = $Vn
/*42299*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->42326
/*42302*/       OPC_CheckChild1Type, MVT::v4i16,
/*42304*/       OPC_RecordChild2, // #1 = $Vm
/*42305*/       OPC_CheckChild2Type, MVT::v4i16,
/*42307*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42309*/       OPC_EmitInteger, MVT::i32, 14, 
/*42312*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42315*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 60:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42352
/*42328*/       OPC_CheckChild1Type, MVT::v2i32,
/*42330*/       OPC_RecordChild2, // #1 = $Vm
/*42331*/       OPC_CheckChild2Type, MVT::v2i32,
/*42333*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42335*/       OPC_EmitInteger, MVT::i32, 14, 
/*42338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42341*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 60:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42378
/*42354*/       OPC_CheckChild1Type, MVT::v8i16,
/*42356*/       OPC_RecordChild2, // #1 = $Vm
/*42357*/       OPC_CheckChild2Type, MVT::v8i16,
/*42359*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42361*/       OPC_EmitInteger, MVT::i32, 14, 
/*42364*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42367*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 60:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42404
/*42380*/       OPC_CheckChild1Type, MVT::v4i32,
/*42382*/       OPC_RecordChild2, // #1 = $Vm
/*42383*/       OPC_CheckChild2Type, MVT::v4i32,
/*42385*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42387*/       OPC_EmitInteger, MVT::i32, 14, 
/*42390*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42393*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 60:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42430
/*42406*/       OPC_CheckChild1Type, MVT::v8i8,
/*42408*/       OPC_RecordChild2, // #1 = $Vm
/*42409*/       OPC_CheckChild2Type, MVT::v8i8,
/*42411*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42413*/       OPC_EmitInteger, MVT::i32, 14, 
/*42416*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42419*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 60:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42456
/*42432*/       OPC_CheckChild1Type, MVT::v16i8,
/*42434*/       OPC_RecordChild2, // #1 = $Vm
/*42435*/       OPC_CheckChild2Type, MVT::v16i8,
/*42437*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42439*/       OPC_EmitInteger, MVT::i32, 14, 
/*42442*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42445*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 60:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->42482
/*42458*/       OPC_CheckChild1Type, MVT::v1i64,
/*42460*/       OPC_RecordChild2, // #1 = $Vm
/*42461*/       OPC_CheckChild2Type, MVT::v1i64,
/*42463*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42465*/       OPC_EmitInteger, MVT::i32, 14, 
/*42468*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42471*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 60:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->42508
/*42484*/       OPC_CheckChild1Type, MVT::v2i64,
/*42486*/       OPC_RecordChild2, // #1 = $Vm
/*42487*/       OPC_CheckChild2Type, MVT::v2i64,
/*42489*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42491*/       OPC_EmitInteger, MVT::i32, 14, 
/*42494*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42497*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 60:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*42509*/   /*Scope*/ 86|128,1/*214*/, /*->42725*/
/*42511*/     OPC_CheckInteger, 61, 
/*42513*/     OPC_MoveParent,
/*42514*/     OPC_RecordChild1, // #0 = $Vn
/*42515*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->42542
/*42518*/       OPC_CheckChild1Type, MVT::v4i16,
/*42520*/       OPC_RecordChild2, // #1 = $Vm
/*42521*/       OPC_CheckChild2Type, MVT::v4i16,
/*42523*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42525*/       OPC_EmitInteger, MVT::i32, 14, 
/*42528*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42531*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 61:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42568
/*42544*/       OPC_CheckChild1Type, MVT::v2i32,
/*42546*/       OPC_RecordChild2, // #1 = $Vm
/*42547*/       OPC_CheckChild2Type, MVT::v2i32,
/*42549*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42551*/       OPC_EmitInteger, MVT::i32, 14, 
/*42554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 61:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42594
/*42570*/       OPC_CheckChild1Type, MVT::v8i16,
/*42572*/       OPC_RecordChild2, // #1 = $Vm
/*42573*/       OPC_CheckChild2Type, MVT::v8i16,
/*42575*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42577*/       OPC_EmitInteger, MVT::i32, 14, 
/*42580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42583*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 61:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42620
/*42596*/       OPC_CheckChild1Type, MVT::v4i32,
/*42598*/       OPC_RecordChild2, // #1 = $Vm
/*42599*/       OPC_CheckChild2Type, MVT::v4i32,
/*42601*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42603*/       OPC_EmitInteger, MVT::i32, 14, 
/*42606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42609*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 61:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42646
/*42622*/       OPC_CheckChild1Type, MVT::v8i8,
/*42624*/       OPC_RecordChild2, // #1 = $Vm
/*42625*/       OPC_CheckChild2Type, MVT::v8i8,
/*42627*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42629*/       OPC_EmitInteger, MVT::i32, 14, 
/*42632*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42635*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 61:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42672
/*42648*/       OPC_CheckChild1Type, MVT::v16i8,
/*42650*/       OPC_RecordChild2, // #1 = $Vm
/*42651*/       OPC_CheckChild2Type, MVT::v16i8,
/*42653*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42655*/       OPC_EmitInteger, MVT::i32, 14, 
/*42658*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42661*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 61:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->42698
/*42674*/       OPC_CheckChild1Type, MVT::v1i64,
/*42676*/       OPC_RecordChild2, // #1 = $Vm
/*42677*/       OPC_CheckChild2Type, MVT::v1i64,
/*42679*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42681*/       OPC_EmitInteger, MVT::i32, 14, 
/*42684*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42687*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 61:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->42724
/*42700*/       OPC_CheckChild1Type, MVT::v2i64,
/*42702*/       OPC_RecordChild2, // #1 = $Vm
/*42703*/       OPC_CheckChild2Type, MVT::v2i64,
/*42705*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42707*/       OPC_EmitInteger, MVT::i32, 14, 
/*42710*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42713*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 61:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*42725*/   /*Scope*/ 84, /*->42810*/
/*42726*/     OPC_CheckInteger, 20, 
/*42728*/     OPC_MoveParent,
/*42729*/     OPC_RecordChild1, // #0 = $Vn
/*42730*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->42757
/*42733*/       OPC_CheckChild1Type, MVT::v8i16,
/*42735*/       OPC_RecordChild2, // #1 = $Vm
/*42736*/       OPC_CheckChild2Type, MVT::v8i16,
/*42738*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42740*/       OPC_EmitInteger, MVT::i32, 14, 
/*42743*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42746*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 20:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->42783
/*42759*/       OPC_CheckChild1Type, MVT::v4i32,
/*42761*/       OPC_RecordChild2, // #1 = $Vm
/*42762*/       OPC_CheckChild2Type, MVT::v4i32,
/*42764*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42766*/       OPC_EmitInteger, MVT::i32, 14, 
/*42769*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42772*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 20:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42809
/*42785*/       OPC_CheckChild1Type, MVT::v2i64,
/*42787*/       OPC_RecordChild2, // #1 = $Vm
/*42788*/       OPC_CheckChild2Type, MVT::v2i64,
/*42790*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42792*/       OPC_EmitInteger, MVT::i32, 14, 
/*42795*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42798*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 20:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*42810*/   /*Scope*/ 84, /*->42895*/
/*42811*/     OPC_CheckInteger, 84, 
/*42813*/     OPC_MoveParent,
/*42814*/     OPC_RecordChild1, // #0 = $Vn
/*42815*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->42842
/*42818*/       OPC_CheckChild1Type, MVT::v8i16,
/*42820*/       OPC_RecordChild2, // #1 = $Vm
/*42821*/       OPC_CheckChild2Type, MVT::v8i16,
/*42823*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42825*/       OPC_EmitInteger, MVT::i32, 14, 
/*42828*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42831*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 84:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->42868
/*42844*/       OPC_CheckChild1Type, MVT::v4i32,
/*42846*/       OPC_RecordChild2, // #1 = $Vm
/*42847*/       OPC_CheckChild2Type, MVT::v4i32,
/*42849*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42851*/       OPC_EmitInteger, MVT::i32, 14, 
/*42854*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42857*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 84:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42894
/*42870*/       OPC_CheckChild1Type, MVT::v2i64,
/*42872*/       OPC_RecordChild2, // #1 = $Vm
/*42873*/       OPC_CheckChild2Type, MVT::v2i64,
/*42875*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42877*/       OPC_EmitInteger, MVT::i32, 14, 
/*42880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42883*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 84:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*42895*/   /*Scope*/ 58, /*->42954*/
/*42896*/     OPC_CheckInteger, 49, 
/*42898*/     OPC_MoveParent,
/*42899*/     OPC_RecordChild1, // #0 = $Vn
/*42900*/     OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->42927
/*42903*/       OPC_CheckChild1Type, MVT::v8i8,
/*42905*/       OPC_RecordChild2, // #1 = $Vm
/*42906*/       OPC_CheckChild2Type, MVT::v8i8,
/*42908*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42910*/       OPC_EmitInteger, MVT::i32, 14, 
/*42913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42916*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 49:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42953
/*42929*/       OPC_CheckChild1Type, MVT::v16i8,
/*42931*/       OPC_RecordChild2, // #1 = $Vm
/*42932*/       OPC_CheckChild2Type, MVT::v16i8,
/*42934*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42936*/       OPC_EmitInteger, MVT::i32, 14, 
/*42939*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42942*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 49:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*42954*/   /*Scope*/ 30, /*->42985*/
/*42955*/     OPC_CheckInteger, 46, 
/*42957*/     OPC_MoveParent,
/*42958*/     OPC_RecordChild1, // #0 = $Vn
/*42959*/     OPC_CheckChild1Type, MVT::v8i8,
/*42961*/     OPC_RecordChild2, // #1 = $Vm
/*42962*/     OPC_CheckChild2Type, MVT::v8i8,
/*42964*/     OPC_CheckType, MVT::v8i16,
/*42966*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42968*/     OPC_EmitInteger, MVT::i32, 14, 
/*42971*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42974*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i16 46:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VMULLp:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*42985*/   /*Scope*/ 34|128,1/*162*/, /*->43149*/
/*42987*/     OPC_CheckInteger, 33, 
/*42989*/     OPC_MoveParent,
/*42990*/     OPC_RecordChild1, // #0 = $Vn
/*42991*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43018
/*42994*/       OPC_CheckChild1Type, MVT::v4i16,
/*42996*/       OPC_RecordChild2, // #1 = $Vm
/*42997*/       OPC_CheckChild2Type, MVT::v4i16,
/*42999*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43001*/       OPC_EmitInteger, MVT::i32, 14, 
/*43004*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43007*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 33:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43044
/*43020*/       OPC_CheckChild1Type, MVT::v2i32,
/*43022*/       OPC_RecordChild2, // #1 = $Vm
/*43023*/       OPC_CheckChild2Type, MVT::v2i32,
/*43025*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43027*/       OPC_EmitInteger, MVT::i32, 14, 
/*43030*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43033*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 33:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43070
/*43046*/       OPC_CheckChild1Type, MVT::v8i16,
/*43048*/       OPC_RecordChild2, // #1 = $Vm
/*43049*/       OPC_CheckChild2Type, MVT::v8i16,
/*43051*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43053*/       OPC_EmitInteger, MVT::i32, 14, 
/*43056*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43059*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 33:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43096
/*43072*/       OPC_CheckChild1Type, MVT::v4i32,
/*43074*/       OPC_RecordChild2, // #1 = $Vm
/*43075*/       OPC_CheckChild2Type, MVT::v4i32,
/*43077*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43079*/       OPC_EmitInteger, MVT::i32, 14, 
/*43082*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43085*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 33:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43122
/*43098*/       OPC_CheckChild1Type, MVT::v8i8,
/*43100*/       OPC_RecordChild2, // #1 = $Vm
/*43101*/       OPC_CheckChild2Type, MVT::v8i8,
/*43103*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43105*/       OPC_EmitInteger, MVT::i32, 14, 
/*43108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43111*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 33:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43148
/*43124*/       OPC_CheckChild1Type, MVT::v16i8,
/*43126*/       OPC_RecordChild2, // #1 = $Vm
/*43127*/       OPC_CheckChild2Type, MVT::v16i8,
/*43129*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43131*/       OPC_EmitInteger, MVT::i32, 14, 
/*43134*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43137*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 33:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43149*/   /*Scope*/ 34|128,1/*162*/, /*->43313*/
/*43151*/     OPC_CheckInteger, 34, 
/*43153*/     OPC_MoveParent,
/*43154*/     OPC_RecordChild1, // #0 = $Vn
/*43155*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43182
/*43158*/       OPC_CheckChild1Type, MVT::v4i16,
/*43160*/       OPC_RecordChild2, // #1 = $Vm
/*43161*/       OPC_CheckChild2Type, MVT::v4i16,
/*43163*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43165*/       OPC_EmitInteger, MVT::i32, 14, 
/*43168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43171*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 34:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43208
/*43184*/       OPC_CheckChild1Type, MVT::v2i32,
/*43186*/       OPC_RecordChild2, // #1 = $Vm
/*43187*/       OPC_CheckChild2Type, MVT::v2i32,
/*43189*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43191*/       OPC_EmitInteger, MVT::i32, 14, 
/*43194*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43197*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 34:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43234
/*43210*/       OPC_CheckChild1Type, MVT::v8i16,
/*43212*/       OPC_RecordChild2, // #1 = $Vm
/*43213*/       OPC_CheckChild2Type, MVT::v8i16,
/*43215*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43217*/       OPC_EmitInteger, MVT::i32, 14, 
/*43220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 34:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43260
/*43236*/       OPC_CheckChild1Type, MVT::v4i32,
/*43238*/       OPC_RecordChild2, // #1 = $Vm
/*43239*/       OPC_CheckChild2Type, MVT::v4i32,
/*43241*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43243*/       OPC_EmitInteger, MVT::i32, 14, 
/*43246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43249*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 34:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43286
/*43262*/       OPC_CheckChild1Type, MVT::v8i8,
/*43264*/       OPC_RecordChild2, // #1 = $Vm
/*43265*/       OPC_CheckChild2Type, MVT::v8i8,
/*43267*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43269*/       OPC_EmitInteger, MVT::i32, 14, 
/*43272*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43275*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 34:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43312
/*43288*/       OPC_CheckChild1Type, MVT::v16i8,
/*43290*/       OPC_RecordChild2, // #1 = $Vm
/*43291*/       OPC_CheckChild2Type, MVT::v16i8,
/*43293*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43295*/       OPC_EmitInteger, MVT::i32, 14, 
/*43298*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43301*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 34:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43313*/   /*Scope*/ 86|128,1/*214*/, /*->43529*/
/*43315*/     OPC_CheckInteger, 82, 
/*43317*/     OPC_MoveParent,
/*43318*/     OPC_RecordChild1, // #0 = $Vn
/*43319*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->43346
/*43322*/       OPC_CheckChild1Type, MVT::v4i16,
/*43324*/       OPC_RecordChild2, // #1 = $Vm
/*43325*/       OPC_CheckChild2Type, MVT::v4i16,
/*43327*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43329*/       OPC_EmitInteger, MVT::i32, 14, 
/*43332*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43335*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 82:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43372
/*43348*/       OPC_CheckChild1Type, MVT::v2i32,
/*43350*/       OPC_RecordChild2, // #1 = $Vm
/*43351*/       OPC_CheckChild2Type, MVT::v2i32,
/*43353*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43355*/       OPC_EmitInteger, MVT::i32, 14, 
/*43358*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43361*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 82:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43398
/*43374*/       OPC_CheckChild1Type, MVT::v8i16,
/*43376*/       OPC_RecordChild2, // #1 = $Vm
/*43377*/       OPC_CheckChild2Type, MVT::v8i16,
/*43379*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43381*/       OPC_EmitInteger, MVT::i32, 14, 
/*43384*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43387*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 82:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43424
/*43400*/       OPC_CheckChild1Type, MVT::v4i32,
/*43402*/       OPC_RecordChild2, // #1 = $Vm
/*43403*/       OPC_CheckChild2Type, MVT::v4i32,
/*43405*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43407*/       OPC_EmitInteger, MVT::i32, 14, 
/*43410*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43413*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 82:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43450
/*43426*/       OPC_CheckChild1Type, MVT::v8i8,
/*43428*/       OPC_RecordChild2, // #1 = $Vm
/*43429*/       OPC_CheckChild2Type, MVT::v8i8,
/*43431*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43433*/       OPC_EmitInteger, MVT::i32, 14, 
/*43436*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43439*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 82:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43476
/*43452*/       OPC_CheckChild1Type, MVT::v16i8,
/*43454*/       OPC_RecordChild2, // #1 = $Vm
/*43455*/       OPC_CheckChild2Type, MVT::v16i8,
/*43457*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43459*/       OPC_EmitInteger, MVT::i32, 14, 
/*43462*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43465*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 82:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->43502
/*43478*/       OPC_CheckChild1Type, MVT::v1i64,
/*43480*/       OPC_RecordChild2, // #1 = $Vm
/*43481*/       OPC_CheckChild2Type, MVT::v1i64,
/*43483*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43485*/       OPC_EmitInteger, MVT::i32, 14, 
/*43488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43491*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 82:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->43528
/*43504*/       OPC_CheckChild1Type, MVT::v2i64,
/*43506*/       OPC_RecordChild2, // #1 = $Vm
/*43507*/       OPC_CheckChild2Type, MVT::v2i64,
/*43509*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43511*/       OPC_EmitInteger, MVT::i32, 14, 
/*43514*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43517*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 82:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*43529*/   /*Scope*/ 86|128,1/*214*/, /*->43745*/
/*43531*/     OPC_CheckInteger, 83, 
/*43533*/     OPC_MoveParent,
/*43534*/     OPC_RecordChild1, // #0 = $Vn
/*43535*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->43562
/*43538*/       OPC_CheckChild1Type, MVT::v4i16,
/*43540*/       OPC_RecordChild2, // #1 = $Vm
/*43541*/       OPC_CheckChild2Type, MVT::v4i16,
/*43543*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43545*/       OPC_EmitInteger, MVT::i32, 14, 
/*43548*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43551*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 83:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43588
/*43564*/       OPC_CheckChild1Type, MVT::v2i32,
/*43566*/       OPC_RecordChild2, // #1 = $Vm
/*43567*/       OPC_CheckChild2Type, MVT::v2i32,
/*43569*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43571*/       OPC_EmitInteger, MVT::i32, 14, 
/*43574*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43577*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 83:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43614
/*43590*/       OPC_CheckChild1Type, MVT::v8i16,
/*43592*/       OPC_RecordChild2, // #1 = $Vm
/*43593*/       OPC_CheckChild2Type, MVT::v8i16,
/*43595*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43597*/       OPC_EmitInteger, MVT::i32, 14, 
/*43600*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43603*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 83:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43640
/*43616*/       OPC_CheckChild1Type, MVT::v4i32,
/*43618*/       OPC_RecordChild2, // #1 = $Vm
/*43619*/       OPC_CheckChild2Type, MVT::v4i32,
/*43621*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43623*/       OPC_EmitInteger, MVT::i32, 14, 
/*43626*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43629*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 83:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43666
/*43642*/       OPC_CheckChild1Type, MVT::v8i8,
/*43644*/       OPC_RecordChild2, // #1 = $Vm
/*43645*/       OPC_CheckChild2Type, MVT::v8i8,
/*43647*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43649*/       OPC_EmitInteger, MVT::i32, 14, 
/*43652*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43655*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 83:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43692
/*43668*/       OPC_CheckChild1Type, MVT::v16i8,
/*43670*/       OPC_RecordChild2, // #1 = $Vm
/*43671*/       OPC_CheckChild2Type, MVT::v16i8,
/*43673*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43675*/       OPC_EmitInteger, MVT::i32, 14, 
/*43678*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43681*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 83:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->43718
/*43694*/       OPC_CheckChild1Type, MVT::v1i64,
/*43696*/       OPC_RecordChild2, // #1 = $Vm
/*43697*/       OPC_CheckChild2Type, MVT::v1i64,
/*43699*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43701*/       OPC_EmitInteger, MVT::i32, 14, 
/*43704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43707*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 83:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->43744
/*43720*/       OPC_CheckChild1Type, MVT::v2i64,
/*43722*/       OPC_RecordChild2, // #1 = $Vm
/*43723*/       OPC_CheckChild2Type, MVT::v2i64,
/*43725*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43727*/       OPC_EmitInteger, MVT::i32, 14, 
/*43730*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43733*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 83:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*43745*/   /*Scope*/ 84, /*->43830*/
/*43746*/     OPC_CheckInteger, 108, 
/*43748*/     OPC_MoveParent,
/*43749*/     OPC_RecordChild1, // #0 = $Vn
/*43750*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->43777
/*43753*/       OPC_CheckChild1Type, MVT::v8i16,
/*43755*/       OPC_RecordChild2, // #1 = $Vm
/*43756*/       OPC_CheckChild2Type, MVT::v8i16,
/*43758*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43760*/       OPC_EmitInteger, MVT::i32, 14, 
/*43763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43766*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 108:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->43803
/*43779*/       OPC_CheckChild1Type, MVT::v4i32,
/*43781*/       OPC_RecordChild2, // #1 = $Vm
/*43782*/       OPC_CheckChild2Type, MVT::v4i32,
/*43784*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43786*/       OPC_EmitInteger, MVT::i32, 14, 
/*43789*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43792*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 108:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43829
/*43805*/       OPC_CheckChild1Type, MVT::v2i64,
/*43807*/       OPC_RecordChild2, // #1 = $Vm
/*43808*/       OPC_CheckChild2Type, MVT::v2i64,
/*43810*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43812*/       OPC_EmitInteger, MVT::i32, 14, 
/*43815*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43818*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 108:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*43830*/   /*Scope*/ 84, /*->43915*/
/*43831*/     OPC_CheckInteger, 94, 
/*43833*/     OPC_MoveParent,
/*43834*/     OPC_RecordChild1, // #0 = $Vn
/*43835*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->43862
/*43838*/       OPC_CheckChild1Type, MVT::v8i16,
/*43840*/       OPC_RecordChild2, // #1 = $Vm
/*43841*/       OPC_CheckChild2Type, MVT::v8i16,
/*43843*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43845*/       OPC_EmitInteger, MVT::i32, 14, 
/*43848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 94:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->43888
/*43864*/       OPC_CheckChild1Type, MVT::v4i32,
/*43866*/       OPC_RecordChild2, // #1 = $Vm
/*43867*/       OPC_CheckChild2Type, MVT::v4i32,
/*43869*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43871*/       OPC_EmitInteger, MVT::i32, 14, 
/*43874*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43877*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 94:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43914
/*43890*/       OPC_CheckChild1Type, MVT::v2i64,
/*43892*/       OPC_RecordChild2, // #1 = $Vm
/*43893*/       OPC_CheckChild2Type, MVT::v2i64,
/*43895*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43897*/       OPC_EmitInteger, MVT::i32, 14, 
/*43900*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43903*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 94:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*43915*/   /*Scope*/ 24, /*->43940*/
/*43916*/     OPC_CheckInteger, 16, 
/*43918*/     OPC_MoveParent,
/*43919*/     OPC_RecordChild1, // #0 = $Vn
/*43920*/     OPC_RecordChild2, // #1 = $Vm
/*43921*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43923*/     OPC_EmitInteger, MVT::i32, 14, 
/*43926*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43929*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 16:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*43940*/   /*Scope*/ 24, /*->43965*/
/*43941*/     OPC_CheckInteger, 17, 
/*43943*/     OPC_MoveParent,
/*43944*/     OPC_RecordChild1, // #0 = $Vn
/*43945*/     OPC_RecordChild2, // #1 = $Vm
/*43946*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43948*/     OPC_EmitInteger, MVT::i32, 14, 
/*43951*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43954*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 17:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*43965*/   /*Scope*/ 24, /*->43990*/
/*43966*/     OPC_CheckInteger, 18, 
/*43968*/     OPC_MoveParent,
/*43969*/     OPC_RecordChild1, // #0 = $Vn
/*43970*/     OPC_RecordChild2, // #1 = $Vm
/*43971*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43973*/     OPC_EmitInteger, MVT::i32, 14, 
/*43976*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43979*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 18:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*43990*/   /*Scope*/ 24, /*->44015*/
/*43991*/     OPC_CheckInteger, 19, 
/*43993*/     OPC_MoveParent,
/*43994*/     OPC_RecordChild1, // #0 = $Vn
/*43995*/     OPC_RecordChild2, // #1 = $Vm
/*43996*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43998*/     OPC_EmitInteger, MVT::i32, 14, 
/*44001*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44004*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 19:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*44015*/   /*Scope*/ 50|128,2/*306*/, /*->44323*/
/*44017*/     OPC_CheckInteger, 21, 
/*44019*/     OPC_MoveParent,
/*44020*/     OPC_RecordChild1, // #0 = $src1
/*44021*/     OPC_SwitchType /*10 cases */, 28,  MVT::v8i8,// ->44052
/*44024*/       OPC_CheckChild1Type, MVT::v8i8,
/*44026*/       OPC_RecordChild2, // #1 = $Vn
/*44027*/       OPC_CheckChild2Type, MVT::v8i8,
/*44029*/       OPC_RecordChild3, // #2 = $Vm
/*44030*/       OPC_CheckChild3Type, MVT::v8i8,
/*44032*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44034*/       OPC_EmitInteger, MVT::i32, 14, 
/*44037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 21:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 28,  MVT::v4i16,// ->44082
/*44054*/       OPC_CheckChild1Type, MVT::v4i16,
/*44056*/       OPC_RecordChild2, // #1 = $Vn
/*44057*/       OPC_CheckChild2Type, MVT::v4i16,
/*44059*/       OPC_RecordChild3, // #2 = $Vm
/*44060*/       OPC_CheckChild3Type, MVT::v4i16,
/*44062*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44064*/       OPC_EmitInteger, MVT::i32, 14, 
/*44067*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44070*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i16 21:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 28,  MVT::v2i32,// ->44112
/*44084*/       OPC_CheckChild1Type, MVT::v2i32,
/*44086*/       OPC_RecordChild2, // #1 = $Vn
/*44087*/       OPC_CheckChild2Type, MVT::v2i32,
/*44089*/       OPC_RecordChild3, // #2 = $Vm
/*44090*/       OPC_CheckChild3Type, MVT::v2i32,
/*44092*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44094*/       OPC_EmitInteger, MVT::i32, 14, 
/*44097*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44100*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 21:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 28,  MVT::v1i64,// ->44142
/*44114*/       OPC_CheckChild1Type, MVT::v1i64,
/*44116*/       OPC_RecordChild2, // #1 = $Vn
/*44117*/       OPC_CheckChild2Type, MVT::v1i64,
/*44119*/       OPC_RecordChild3, // #2 = $Vm
/*44120*/       OPC_CheckChild3Type, MVT::v1i64,
/*44122*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44124*/       OPC_EmitInteger, MVT::i32, 14, 
/*44127*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44130*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v1i64 21:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 28,  MVT::v16i8,// ->44172
/*44144*/       OPC_CheckChild1Type, MVT::v16i8,
/*44146*/       OPC_RecordChild2, // #1 = $Vn
/*44147*/       OPC_CheckChild2Type, MVT::v16i8,
/*44149*/       OPC_RecordChild3, // #2 = $Vm
/*44150*/       OPC_CheckChild3Type, MVT::v16i8,
/*44152*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44154*/       OPC_EmitInteger, MVT::i32, 14, 
/*44157*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44160*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v16i8 21:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 28,  MVT::v8i16,// ->44202
/*44174*/       OPC_CheckChild1Type, MVT::v8i16,
/*44176*/       OPC_RecordChild2, // #1 = $Vn
/*44177*/       OPC_CheckChild2Type, MVT::v8i16,
/*44179*/       OPC_RecordChild3, // #2 = $Vm
/*44180*/       OPC_CheckChild3Type, MVT::v8i16,
/*44182*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44184*/       OPC_EmitInteger, MVT::i32, 14, 
/*44187*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44190*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i16 21:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 28,  MVT::v4i32,// ->44232
/*44204*/       OPC_CheckChild1Type, MVT::v4i32,
/*44206*/       OPC_RecordChild2, // #1 = $Vn
/*44207*/       OPC_CheckChild2Type, MVT::v4i32,
/*44209*/       OPC_RecordChild3, // #2 = $Vm
/*44210*/       OPC_CheckChild3Type, MVT::v4i32,
/*44212*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44214*/       OPC_EmitInteger, MVT::i32, 14, 
/*44217*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44220*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 21:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 28,  MVT::v2i64,// ->44262
/*44234*/       OPC_CheckChild1Type, MVT::v2i64,
/*44236*/       OPC_RecordChild2, // #1 = $Vn
/*44237*/       OPC_CheckChild2Type, MVT::v2i64,
/*44239*/       OPC_RecordChild3, // #2 = $Vm
/*44240*/       OPC_CheckChild3Type, MVT::v2i64,
/*44242*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44244*/       OPC_EmitInteger, MVT::i32, 14, 
/*44247*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44250*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i64 21:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              /*SwitchType*/ 28,  MVT::v2f32,// ->44292
/*44264*/       OPC_CheckChild1Type, MVT::v2f32,
/*44266*/       OPC_RecordChild2, // #1 = $Vn
/*44267*/       OPC_CheckChild2Type, MVT::v2f32,
/*44269*/       OPC_RecordChild3, // #2 = $Vm
/*44270*/       OPC_CheckChild3Type, MVT::v2f32,
/*44272*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44274*/       OPC_EmitInteger, MVT::i32, 14, 
/*44277*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44280*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 21:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 28,  MVT::v4f32,// ->44322
/*44294*/       OPC_CheckChild1Type, MVT::v4f32,
/*44296*/       OPC_RecordChild2, // #1 = $Vn
/*44297*/       OPC_CheckChild2Type, MVT::v4f32,
/*44299*/       OPC_RecordChild3, // #2 = $Vm
/*44300*/       OPC_CheckChild3Type, MVT::v4f32,
/*44302*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44304*/       OPC_EmitInteger, MVT::i32, 14, 
/*44307*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44310*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 21:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*44323*/   /*Scope*/ 86|128,1/*214*/, /*->44539*/
/*44325*/     OPC_CheckInteger, 13, 
/*44327*/     OPC_MoveParent,
/*44328*/     OPC_RecordChild1, // #0 = $Vn
/*44329*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44356
/*44332*/       OPC_CheckChild1Type, MVT::v4i16,
/*44334*/       OPC_RecordChild2, // #1 = $Vm
/*44335*/       OPC_CheckChild2Type, MVT::v4i16,
/*44337*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44339*/       OPC_EmitInteger, MVT::i32, 14, 
/*44342*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44345*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44382
/*44358*/       OPC_CheckChild1Type, MVT::v2i32,
/*44360*/       OPC_RecordChild2, // #1 = $Vm
/*44361*/       OPC_CheckChild2Type, MVT::v2i32,
/*44363*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44365*/       OPC_EmitInteger, MVT::i32, 14, 
/*44368*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44371*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44408
/*44384*/       OPC_CheckChild1Type, MVT::v8i16,
/*44386*/       OPC_RecordChild2, // #1 = $Vm
/*44387*/       OPC_CheckChild2Type, MVT::v8i16,
/*44389*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44391*/       OPC_EmitInteger, MVT::i32, 14, 
/*44394*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44397*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44434
/*44410*/       OPC_CheckChild1Type, MVT::v4i32,
/*44412*/       OPC_RecordChild2, // #1 = $Vm
/*44413*/       OPC_CheckChild2Type, MVT::v4i32,
/*44415*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44417*/       OPC_EmitInteger, MVT::i32, 14, 
/*44420*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44423*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44460
/*44436*/       OPC_CheckChild1Type, MVT::v8i8,
/*44438*/       OPC_RecordChild2, // #1 = $Vm
/*44439*/       OPC_CheckChild2Type, MVT::v8i8,
/*44441*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44443*/       OPC_EmitInteger, MVT::i32, 14, 
/*44446*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44449*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44486
/*44462*/       OPC_CheckChild1Type, MVT::v16i8,
/*44464*/       OPC_RecordChild2, // #1 = $Vm
/*44465*/       OPC_CheckChild2Type, MVT::v16i8,
/*44467*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44469*/       OPC_EmitInteger, MVT::i32, 14, 
/*44472*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44475*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->44512
/*44488*/       OPC_CheckChild1Type, MVT::v2f32,
/*44490*/       OPC_RecordChild2, // #1 = $Vm
/*44491*/       OPC_CheckChild2Type, MVT::v2f32,
/*44493*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44495*/       OPC_EmitInteger, MVT::i32, 14, 
/*44498*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44501*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 13:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->44538
/*44514*/       OPC_CheckChild1Type, MVT::v4f32,
/*44516*/       OPC_RecordChild2, // #1 = $Vm
/*44517*/       OPC_CheckChild2Type, MVT::v4f32,
/*44519*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44521*/       OPC_EmitInteger, MVT::i32, 14, 
/*44524*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44527*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 13:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*44539*/   /*Scope*/ 34|128,1/*162*/, /*->44703*/
/*44541*/     OPC_CheckInteger, 14, 
/*44543*/     OPC_MoveParent,
/*44544*/     OPC_RecordChild1, // #0 = $Vn
/*44545*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->44572
/*44548*/       OPC_CheckChild1Type, MVT::v4i16,
/*44550*/       OPC_RecordChild2, // #1 = $Vm
/*44551*/       OPC_CheckChild2Type, MVT::v4i16,
/*44553*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44555*/       OPC_EmitInteger, MVT::i32, 14, 
/*44558*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44561*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44598
/*44574*/       OPC_CheckChild1Type, MVT::v2i32,
/*44576*/       OPC_RecordChild2, // #1 = $Vm
/*44577*/       OPC_CheckChild2Type, MVT::v2i32,
/*44579*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44581*/       OPC_EmitInteger, MVT::i32, 14, 
/*44584*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44587*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44624
/*44600*/       OPC_CheckChild1Type, MVT::v8i16,
/*44602*/       OPC_RecordChild2, // #1 = $Vm
/*44603*/       OPC_CheckChild2Type, MVT::v8i16,
/*44605*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44607*/       OPC_EmitInteger, MVT::i32, 14, 
/*44610*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44613*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 14:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44650
/*44626*/       OPC_CheckChild1Type, MVT::v4i32,
/*44628*/       OPC_RecordChild2, // #1 = $Vm
/*44629*/       OPC_CheckChild2Type, MVT::v4i32,
/*44631*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44633*/       OPC_EmitInteger, MVT::i32, 14, 
/*44636*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44639*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 14:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44676
/*44652*/       OPC_CheckChild1Type, MVT::v8i8,
/*44654*/       OPC_RecordChild2, // #1 = $Vm
/*44655*/       OPC_CheckChild2Type, MVT::v8i8,
/*44657*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44659*/       OPC_EmitInteger, MVT::i32, 14, 
/*44662*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44665*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44702
/*44678*/       OPC_CheckChild1Type, MVT::v16i8,
/*44680*/       OPC_RecordChild2, // #1 = $Vm
/*44681*/       OPC_CheckChild2Type, MVT::v16i8,
/*44683*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44685*/       OPC_EmitInteger, MVT::i32, 14, 
/*44688*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44691*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44703*/   /*Scope*/ 86|128,1/*214*/, /*->44919*/
/*44705*/     OPC_CheckInteger, 42, 
/*44707*/     OPC_MoveParent,
/*44708*/     OPC_RecordChild1, // #0 = $Vn
/*44709*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44736
/*44712*/       OPC_CheckChild1Type, MVT::v4i16,
/*44714*/       OPC_RecordChild2, // #1 = $Vm
/*44715*/       OPC_CheckChild2Type, MVT::v4i16,
/*44717*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44719*/       OPC_EmitInteger, MVT::i32, 14, 
/*44722*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44725*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 42:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44762
/*44738*/       OPC_CheckChild1Type, MVT::v2i32,
/*44740*/       OPC_RecordChild2, // #1 = $Vm
/*44741*/       OPC_CheckChild2Type, MVT::v2i32,
/*44743*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44745*/       OPC_EmitInteger, MVT::i32, 14, 
/*44748*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44751*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 42:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44788
/*44764*/       OPC_CheckChild1Type, MVT::v8i16,
/*44766*/       OPC_RecordChild2, // #1 = $Vm
/*44767*/       OPC_CheckChild2Type, MVT::v8i16,
/*44769*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44771*/       OPC_EmitInteger, MVT::i32, 14, 
/*44774*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44777*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 42:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44814
/*44790*/       OPC_CheckChild1Type, MVT::v4i32,
/*44792*/       OPC_RecordChild2, // #1 = $Vm
/*44793*/       OPC_CheckChild2Type, MVT::v4i32,
/*44795*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44797*/       OPC_EmitInteger, MVT::i32, 14, 
/*44800*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44803*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 42:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44840
/*44816*/       OPC_CheckChild1Type, MVT::v8i8,
/*44818*/       OPC_RecordChild2, // #1 = $Vm
/*44819*/       OPC_CheckChild2Type, MVT::v8i8,
/*44821*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44823*/       OPC_EmitInteger, MVT::i32, 14, 
/*44826*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44829*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 42:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44866
/*44842*/       OPC_CheckChild1Type, MVT::v16i8,
/*44844*/       OPC_RecordChild2, // #1 = $Vm
/*44845*/       OPC_CheckChild2Type, MVT::v16i8,
/*44847*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44849*/       OPC_EmitInteger, MVT::i32, 14, 
/*44852*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44855*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 42:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->44892
/*44868*/       OPC_CheckChild1Type, MVT::v2f32,
/*44870*/       OPC_RecordChild2, // #1 = $Vm
/*44871*/       OPC_CheckChild2Type, MVT::v2f32,
/*44873*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44875*/       OPC_EmitInteger, MVT::i32, 14, 
/*44878*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44881*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 42:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->44918
/*44894*/       OPC_CheckChild1Type, MVT::v4f32,
/*44896*/       OPC_RecordChild2, // #1 = $Vm
/*44897*/       OPC_CheckChild2Type, MVT::v4f32,
/*44899*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44901*/       OPC_EmitInteger, MVT::i32, 14, 
/*44904*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44907*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 42:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*44919*/   /*Scope*/ 34|128,1/*162*/, /*->45083*/
/*44921*/     OPC_CheckInteger, 43, 
/*44923*/     OPC_MoveParent,
/*44924*/     OPC_RecordChild1, // #0 = $Vn
/*44925*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->44952
/*44928*/       OPC_CheckChild1Type, MVT::v4i16,
/*44930*/       OPC_RecordChild2, // #1 = $Vm
/*44931*/       OPC_CheckChild2Type, MVT::v4i16,
/*44933*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44935*/       OPC_EmitInteger, MVT::i32, 14, 
/*44938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44941*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 43:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44978
/*44954*/       OPC_CheckChild1Type, MVT::v2i32,
/*44956*/       OPC_RecordChild2, // #1 = $Vm
/*44957*/       OPC_CheckChild2Type, MVT::v2i32,
/*44959*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44961*/       OPC_EmitInteger, MVT::i32, 14, 
/*44964*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44967*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 43:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45004
/*44980*/       OPC_CheckChild1Type, MVT::v8i16,
/*44982*/       OPC_RecordChild2, // #1 = $Vm
/*44983*/       OPC_CheckChild2Type, MVT::v8i16,
/*44985*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44987*/       OPC_EmitInteger, MVT::i32, 14, 
/*44990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44993*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 43:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45030
/*45006*/       OPC_CheckChild1Type, MVT::v4i32,
/*45008*/       OPC_RecordChild2, // #1 = $Vm
/*45009*/       OPC_CheckChild2Type, MVT::v4i32,
/*45011*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45013*/       OPC_EmitInteger, MVT::i32, 14, 
/*45016*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45019*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 43:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45056
/*45032*/       OPC_CheckChild1Type, MVT::v8i8,
/*45034*/       OPC_RecordChild2, // #1 = $Vm
/*45035*/       OPC_CheckChild2Type, MVT::v8i8,
/*45037*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45039*/       OPC_EmitInteger, MVT::i32, 14, 
/*45042*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45045*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 43:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45082
/*45058*/       OPC_CheckChild1Type, MVT::v16i8,
/*45060*/       OPC_RecordChild2, // #1 = $Vm
/*45061*/       OPC_CheckChild2Type, MVT::v16i8,
/*45063*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45065*/       OPC_EmitInteger, MVT::i32, 14, 
/*45068*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45071*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 43:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*45083*/   /*Scope*/ 86|128,1/*214*/, /*->45299*/
/*45085*/     OPC_CheckInteger, 44, 
/*45087*/     OPC_MoveParent,
/*45088*/     OPC_RecordChild1, // #0 = $Vn
/*45089*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45116
/*45092*/       OPC_CheckChild1Type, MVT::v4i16,
/*45094*/       OPC_RecordChild2, // #1 = $Vm
/*45095*/       OPC_CheckChild2Type, MVT::v4i16,
/*45097*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45099*/       OPC_EmitInteger, MVT::i32, 14, 
/*45102*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45105*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 44:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45142
/*45118*/       OPC_CheckChild1Type, MVT::v2i32,
/*45120*/       OPC_RecordChild2, // #1 = $Vm
/*45121*/       OPC_CheckChild2Type, MVT::v2i32,
/*45123*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45125*/       OPC_EmitInteger, MVT::i32, 14, 
/*45128*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45131*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 44:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45168
/*45144*/       OPC_CheckChild1Type, MVT::v8i16,
/*45146*/       OPC_RecordChild2, // #1 = $Vm
/*45147*/       OPC_CheckChild2Type, MVT::v8i16,
/*45149*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45151*/       OPC_EmitInteger, MVT::i32, 14, 
/*45154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45157*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 44:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45194
/*45170*/       OPC_CheckChild1Type, MVT::v4i32,
/*45172*/       OPC_RecordChild2, // #1 = $Vm
/*45173*/       OPC_CheckChild2Type, MVT::v4i32,
/*45175*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45177*/       OPC_EmitInteger, MVT::i32, 14, 
/*45180*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45183*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 44:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45220
/*45196*/       OPC_CheckChild1Type, MVT::v8i8,
/*45198*/       OPC_RecordChild2, // #1 = $Vm
/*45199*/       OPC_CheckChild2Type, MVT::v8i8,
/*45201*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45203*/       OPC_EmitInteger, MVT::i32, 14, 
/*45206*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45209*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 44:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45246
/*45222*/       OPC_CheckChild1Type, MVT::v16i8,
/*45224*/       OPC_RecordChild2, // #1 = $Vm
/*45225*/       OPC_CheckChild2Type, MVT::v16i8,
/*45227*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45229*/       OPC_EmitInteger, MVT::i32, 14, 
/*45232*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45235*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 44:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->45272
/*45248*/       OPC_CheckChild1Type, MVT::v2f32,
/*45250*/       OPC_RecordChild2, // #1 = $Vm
/*45251*/       OPC_CheckChild2Type, MVT::v2f32,
/*45253*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45255*/       OPC_EmitInteger, MVT::i32, 14, 
/*45258*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45261*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 44:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->45298
/*45274*/       OPC_CheckChild1Type, MVT::v4f32,
/*45276*/       OPC_RecordChild2, // #1 = $Vm
/*45277*/       OPC_CheckChild2Type, MVT::v4f32,
/*45279*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45281*/       OPC_EmitInteger, MVT::i32, 14, 
/*45284*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45287*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 44:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*45299*/   /*Scope*/ 34|128,1/*162*/, /*->45463*/
/*45301*/     OPC_CheckInteger, 45, 
/*45303*/     OPC_MoveParent,
/*45304*/     OPC_RecordChild1, // #0 = $Vn
/*45305*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45332
/*45308*/       OPC_CheckChild1Type, MVT::v4i16,
/*45310*/       OPC_RecordChild2, // #1 = $Vm
/*45311*/       OPC_CheckChild2Type, MVT::v4i16,
/*45313*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45315*/       OPC_EmitInteger, MVT::i32, 14, 
/*45318*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45321*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 45:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45358
/*45334*/       OPC_CheckChild1Type, MVT::v2i32,
/*45336*/       OPC_RecordChild2, // #1 = $Vm
/*45337*/       OPC_CheckChild2Type, MVT::v2i32,
/*45339*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45341*/       OPC_EmitInteger, MVT::i32, 14, 
/*45344*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45347*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 45:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45384
/*45360*/       OPC_CheckChild1Type, MVT::v8i16,
/*45362*/       OPC_RecordChild2, // #1 = $Vm
/*45363*/       OPC_CheckChild2Type, MVT::v8i16,
/*45365*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45367*/       OPC_EmitInteger, MVT::i32, 14, 
/*45370*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45373*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 45:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45410
/*45386*/       OPC_CheckChild1Type, MVT::v4i32,
/*45388*/       OPC_RecordChild2, // #1 = $Vm
/*45389*/       OPC_CheckChild2Type, MVT::v4i32,
/*45391*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45393*/       OPC_EmitInteger, MVT::i32, 14, 
/*45396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45399*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 45:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45436
/*45412*/       OPC_CheckChild1Type, MVT::v8i8,
/*45414*/       OPC_RecordChild2, // #1 = $Vm
/*45415*/       OPC_CheckChild2Type, MVT::v8i8,
/*45417*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45419*/       OPC_EmitInteger, MVT::i32, 14, 
/*45422*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45425*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 45:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45462
/*45438*/       OPC_CheckChild1Type, MVT::v16i8,
/*45440*/       OPC_RecordChild2, // #1 = $Vm
/*45441*/       OPC_CheckChild2Type, MVT::v16i8,
/*45443*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45445*/       OPC_EmitInteger, MVT::i32, 14, 
/*45448*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45451*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 45:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*45463*/   /*Scope*/ 110, /*->45574*/
/*45464*/     OPC_CheckInteger, 52, 
/*45466*/     OPC_MoveParent,
/*45467*/     OPC_RecordChild1, // #0 = $Vn
/*45468*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->45495
/*45471*/       OPC_CheckChild1Type, MVT::v8i8,
/*45473*/       OPC_RecordChild2, // #1 = $Vm
/*45474*/       OPC_CheckChild2Type, MVT::v8i8,
/*45476*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45478*/       OPC_EmitInteger, MVT::i32, 14, 
/*45481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45484*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 52:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->45521
/*45497*/       OPC_CheckChild1Type, MVT::v4i16,
/*45499*/       OPC_RecordChild2, // #1 = $Vm
/*45500*/       OPC_CheckChild2Type, MVT::v4i16,
/*45502*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45504*/       OPC_EmitInteger, MVT::i32, 14, 
/*45507*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45510*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 52:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45547
/*45523*/       OPC_CheckChild1Type, MVT::v2i32,
/*45525*/       OPC_RecordChild2, // #1 = $Vm
/*45526*/       OPC_CheckChild2Type, MVT::v2i32,
/*45528*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45530*/       OPC_EmitInteger, MVT::i32, 14, 
/*45533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45536*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 52:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->45573
/*45549*/       OPC_CheckChild1Type, MVT::v2f32,
/*45551*/       OPC_RecordChild2, // #1 = $Vm
/*45552*/       OPC_CheckChild2Type, MVT::v2f32,
/*45554*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45556*/       OPC_EmitInteger, MVT::i32, 14, 
/*45559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45562*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 52:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*45574*/   /*Scope*/ 10|128,1/*138*/, /*->45714*/
/*45576*/     OPC_CheckInteger, 53, 
/*45578*/     OPC_MoveParent,
/*45579*/     OPC_RecordChild1, // #0 = $Vm
/*45580*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->45603
/*45583*/       OPC_CheckChild1Type, MVT::v8i8,
/*45585*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45587*/       OPC_EmitInteger, MVT::i32, 14, 
/*45590*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45593*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 53:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->45625
/*45605*/       OPC_CheckChild1Type, MVT::v4i16,
/*45607*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45609*/       OPC_EmitInteger, MVT::i32, 14, 
/*45612*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45615*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 53:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->45647
/*45627*/       OPC_CheckChild1Type, MVT::v2i32,
/*45629*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45631*/       OPC_EmitInteger, MVT::i32, 14, 
/*45634*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45637*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 53:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->45669
/*45649*/       OPC_CheckChild1Type, MVT::v16i8,
/*45651*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45653*/       OPC_EmitInteger, MVT::i32, 14, 
/*45656*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45659*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 53:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->45691
/*45671*/       OPC_CheckChild1Type, MVT::v8i16,
/*45673*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45675*/       OPC_EmitInteger, MVT::i32, 14, 
/*45678*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45681*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 53:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->45713
/*45693*/       OPC_CheckChild1Type, MVT::v4i32,
/*45695*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45697*/       OPC_EmitInteger, MVT::i32, 14, 
/*45700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45703*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 53:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*45714*/   /*Scope*/ 10|128,1/*138*/, /*->45854*/
/*45716*/     OPC_CheckInteger, 54, 
/*45718*/     OPC_MoveParent,
/*45719*/     OPC_RecordChild1, // #0 = $Vm
/*45720*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->45743
/*45723*/       OPC_CheckChild1Type, MVT::v8i8,
/*45725*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45727*/       OPC_EmitInteger, MVT::i32, 14, 
/*45730*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45733*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 54:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->45765
/*45745*/       OPC_CheckChild1Type, MVT::v4i16,
/*45747*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45749*/       OPC_EmitInteger, MVT::i32, 14, 
/*45752*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45755*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 54:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->45787
/*45767*/       OPC_CheckChild1Type, MVT::v2i32,
/*45769*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45771*/       OPC_EmitInteger, MVT::i32, 14, 
/*45774*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45777*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 54:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->45809
/*45789*/       OPC_CheckChild1Type, MVT::v16i8,
/*45791*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45793*/       OPC_EmitInteger, MVT::i32, 14, 
/*45796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45799*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 54:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->45831
/*45811*/       OPC_CheckChild1Type, MVT::v8i16,
/*45813*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45815*/       OPC_EmitInteger, MVT::i32, 14, 
/*45818*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45821*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 54:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->45853
/*45833*/       OPC_CheckChild1Type, MVT::v4i32,
/*45835*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45837*/       OPC_EmitInteger, MVT::i32, 14, 
/*45840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45843*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 54:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*45854*/   /*Scope*/ 34|128,1/*162*/, /*->46018*/
/*45856*/     OPC_CheckInteger, 50, 
/*45858*/     OPC_MoveParent,
/*45859*/     OPC_RecordChild1, // #0 = $src1
/*45860*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45887
/*45863*/       OPC_CheckChild1Type, MVT::v4i16,
/*45865*/       OPC_RecordChild2, // #1 = $Vm
/*45866*/       OPC_CheckChild2Type, MVT::v8i8,
/*45868*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45870*/       OPC_EmitInteger, MVT::i32, 14, 
/*45873*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45876*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 50:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45913
/*45889*/       OPC_CheckChild1Type, MVT::v2i32,
/*45891*/       OPC_RecordChild2, // #1 = $Vm
/*45892*/       OPC_CheckChild2Type, MVT::v4i16,
/*45894*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45896*/       OPC_EmitInteger, MVT::i32, 14, 
/*45899*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45902*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 50:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->45939
/*45915*/       OPC_CheckChild1Type, MVT::v1i64,
/*45917*/       OPC_RecordChild2, // #1 = $Vm
/*45918*/       OPC_CheckChild2Type, MVT::v2i32,
/*45920*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45922*/       OPC_EmitInteger, MVT::i32, 14, 
/*45925*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45928*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 50:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45965
/*45941*/       OPC_CheckChild1Type, MVT::v8i16,
/*45943*/       OPC_RecordChild2, // #1 = $Vm
/*45944*/       OPC_CheckChild2Type, MVT::v16i8,
/*45946*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45948*/       OPC_EmitInteger, MVT::i32, 14, 
/*45951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45954*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 50:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45991
/*45967*/       OPC_CheckChild1Type, MVT::v4i32,
/*45969*/       OPC_RecordChild2, // #1 = $Vm
/*45970*/       OPC_CheckChild2Type, MVT::v8i16,
/*45972*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45974*/       OPC_EmitInteger, MVT::i32, 14, 
/*45977*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45980*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 50:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->46017
/*45993*/       OPC_CheckChild1Type, MVT::v2i64,
/*45995*/       OPC_RecordChild2, // #1 = $Vm
/*45996*/       OPC_CheckChild2Type, MVT::v4i32,
/*45998*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46000*/       OPC_EmitInteger, MVT::i32, 14, 
/*46003*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46006*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 50:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*46018*/   /*Scope*/ 34|128,1/*162*/, /*->46182*/
/*46020*/     OPC_CheckInteger, 51, 
/*46022*/     OPC_MoveParent,
/*46023*/     OPC_RecordChild1, // #0 = $src1
/*46024*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46051
/*46027*/       OPC_CheckChild1Type, MVT::v4i16,
/*46029*/       OPC_RecordChild2, // #1 = $Vm
/*46030*/       OPC_CheckChild2Type, MVT::v8i8,
/*46032*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46034*/       OPC_EmitInteger, MVT::i32, 14, 
/*46037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 51:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46077
/*46053*/       OPC_CheckChild1Type, MVT::v2i32,
/*46055*/       OPC_RecordChild2, // #1 = $Vm
/*46056*/       OPC_CheckChild2Type, MVT::v4i16,
/*46058*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46060*/       OPC_EmitInteger, MVT::i32, 14, 
/*46063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 51:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->46103
/*46079*/       OPC_CheckChild1Type, MVT::v1i64,
/*46081*/       OPC_RecordChild2, // #1 = $Vm
/*46082*/       OPC_CheckChild2Type, MVT::v2i32,
/*46084*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46086*/       OPC_EmitInteger, MVT::i32, 14, 
/*46089*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46092*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 51:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46129
/*46105*/       OPC_CheckChild1Type, MVT::v8i16,
/*46107*/       OPC_RecordChild2, // #1 = $Vm
/*46108*/       OPC_CheckChild2Type, MVT::v16i8,
/*46110*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46112*/       OPC_EmitInteger, MVT::i32, 14, 
/*46115*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46118*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 51:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46155
/*46131*/       OPC_CheckChild1Type, MVT::v4i32,
/*46133*/       OPC_RecordChild2, // #1 = $Vm
/*46134*/       OPC_CheckChild2Type, MVT::v8i16,
/*46136*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46138*/       OPC_EmitInteger, MVT::i32, 14, 
/*46141*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46144*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 51:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->46181
/*46157*/       OPC_CheckChild1Type, MVT::v2i64,
/*46159*/       OPC_RecordChild2, // #1 = $Vm
/*46160*/       OPC_CheckChild2Type, MVT::v4i32,
/*46162*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46164*/       OPC_EmitInteger, MVT::i32, 14, 
/*46167*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46170*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 51:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*46182*/   /*Scope*/ 110, /*->46293*/
/*46183*/     OPC_CheckInteger, 55, 
/*46185*/     OPC_MoveParent,
/*46186*/     OPC_RecordChild1, // #0 = $Vn
/*46187*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->46214
/*46190*/       OPC_CheckChild1Type, MVT::v8i8,
/*46192*/       OPC_RecordChild2, // #1 = $Vm
/*46193*/       OPC_CheckChild2Type, MVT::v8i8,
/*46195*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46197*/       OPC_EmitInteger, MVT::i32, 14, 
/*46200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46203*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 55:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->46240
/*46216*/       OPC_CheckChild1Type, MVT::v4i16,
/*46218*/       OPC_RecordChild2, // #1 = $Vm
/*46219*/       OPC_CheckChild2Type, MVT::v4i16,
/*46221*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46223*/       OPC_EmitInteger, MVT::i32, 14, 
/*46226*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46229*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 55:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46266
/*46242*/       OPC_CheckChild1Type, MVT::v2i32,
/*46244*/       OPC_RecordChild2, // #1 = $Vm
/*46245*/       OPC_CheckChild2Type, MVT::v2i32,
/*46247*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46249*/       OPC_EmitInteger, MVT::i32, 14, 
/*46252*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46255*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 55:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46292
/*46268*/       OPC_CheckChild1Type, MVT::v2f32,
/*46270*/       OPC_RecordChild2, // #1 = $Vm
/*46271*/       OPC_CheckChild2Type, MVT::v2f32,
/*46273*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46275*/       OPC_EmitInteger, MVT::i32, 14, 
/*46278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46281*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 55:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*46293*/   /*Scope*/ 84, /*->46378*/
/*46294*/     OPC_CheckInteger, 56, 
/*46296*/     OPC_MoveParent,
/*46297*/     OPC_RecordChild1, // #0 = $Vn
/*46298*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->46325
/*46301*/       OPC_CheckChild1Type, MVT::v8i8,
/*46303*/       OPC_RecordChild2, // #1 = $Vm
/*46304*/       OPC_CheckChild2Type, MVT::v8i8,
/*46306*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46308*/       OPC_EmitInteger, MVT::i32, 14, 
/*46311*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46314*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 56:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->46351
/*46327*/       OPC_CheckChild1Type, MVT::v4i16,
/*46329*/       OPC_RecordChild2, // #1 = $Vm
/*46330*/       OPC_CheckChild2Type, MVT::v4i16,
/*46332*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46334*/       OPC_EmitInteger, MVT::i32, 14, 
/*46337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 56:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46377
/*46353*/       OPC_CheckChild1Type, MVT::v2i32,
/*46355*/       OPC_RecordChild2, // #1 = $Vm
/*46356*/       OPC_CheckChild2Type, MVT::v2i32,
/*46358*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46360*/       OPC_EmitInteger, MVT::i32, 14, 
/*46363*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46366*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 56:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*46378*/   /*Scope*/ 110, /*->46489*/
/*46379*/     OPC_CheckInteger, 57, 
/*46381*/     OPC_MoveParent,
/*46382*/     OPC_RecordChild1, // #0 = $Vn
/*46383*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->46410
/*46386*/       OPC_CheckChild1Type, MVT::v8i8,
/*46388*/       OPC_RecordChild2, // #1 = $Vm
/*46389*/       OPC_CheckChild2Type, MVT::v8i8,
/*46391*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46393*/       OPC_EmitInteger, MVT::i32, 14, 
/*46396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46399*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 57:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->46436
/*46412*/       OPC_CheckChild1Type, MVT::v4i16,
/*46414*/       OPC_RecordChild2, // #1 = $Vm
/*46415*/       OPC_CheckChild2Type, MVT::v4i16,
/*46417*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46419*/       OPC_EmitInteger, MVT::i32, 14, 
/*46422*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46425*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 57:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46462
/*46438*/       OPC_CheckChild1Type, MVT::v2i32,
/*46440*/       OPC_RecordChild2, // #1 = $Vm
/*46441*/       OPC_CheckChild2Type, MVT::v2i32,
/*46443*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46445*/       OPC_EmitInteger, MVT::i32, 14, 
/*46448*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46451*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 57:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46488
/*46464*/       OPC_CheckChild1Type, MVT::v2f32,
/*46466*/       OPC_RecordChild2, // #1 = $Vm
/*46467*/       OPC_CheckChild2Type, MVT::v2f32,
/*46469*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46471*/       OPC_EmitInteger, MVT::i32, 14, 
/*46474*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46477*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 57:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*46489*/   /*Scope*/ 84, /*->46574*/
/*46490*/     OPC_CheckInteger, 58, 
/*46492*/     OPC_MoveParent,
/*46493*/     OPC_RecordChild1, // #0 = $Vn
/*46494*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->46521
/*46497*/       OPC_CheckChild1Type, MVT::v8i8,
/*46499*/       OPC_RecordChild2, // #1 = $Vm
/*46500*/       OPC_CheckChild2Type, MVT::v8i8,
/*46502*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46504*/       OPC_EmitInteger, MVT::i32, 14, 
/*46507*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46510*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 58:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->46547
/*46523*/       OPC_CheckChild1Type, MVT::v4i16,
/*46525*/       OPC_RecordChild2, // #1 = $Vm
/*46526*/       OPC_CheckChild2Type, MVT::v4i16,
/*46528*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46530*/       OPC_EmitInteger, MVT::i32, 14, 
/*46533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46536*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 58:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46573
/*46549*/       OPC_CheckChild1Type, MVT::v2i32,
/*46551*/       OPC_RecordChild2, // #1 = $Vm
/*46552*/       OPC_CheckChild2Type, MVT::v2i32,
/*46554*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46556*/       OPC_EmitInteger, MVT::i32, 14, 
/*46559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46562*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 58:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*46574*/   /*Scope*/ 94, /*->46669*/
/*46575*/     OPC_CheckInteger, 85, 
/*46577*/     OPC_MoveParent,
/*46578*/     OPC_RecordChild1, // #0 = $Vm
/*46579*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->46602
/*46582*/       OPC_CheckChild1Type, MVT::v2i32,
/*46584*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46586*/       OPC_EmitInteger, MVT::i32, 14, 
/*46589*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46592*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 85:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->46624
/*46604*/       OPC_CheckChild1Type, MVT::v4i32,
/*46606*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46608*/       OPC_EmitInteger, MVT::i32, 14, 
/*46611*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46614*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 85:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->46646
/*46626*/       OPC_CheckChild1Type, MVT::v2f32,
/*46628*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46630*/       OPC_EmitInteger, MVT::i32, 14, 
/*46633*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46636*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 85:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->46668
/*46648*/       OPC_CheckChild1Type, MVT::v4f32,
/*46650*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46652*/       OPC_EmitInteger, MVT::i32, 14, 
/*46655*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46658*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 85:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46669*/   /*Scope*/ 94, /*->46764*/
/*46670*/     OPC_CheckInteger, 92, 
/*46672*/     OPC_MoveParent,
/*46673*/     OPC_RecordChild1, // #0 = $Vm
/*46674*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->46697
/*46677*/       OPC_CheckChild1Type, MVT::v2i32,
/*46679*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46681*/       OPC_EmitInteger, MVT::i32, 14, 
/*46684*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46687*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 92:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->46719
/*46699*/       OPC_CheckChild1Type, MVT::v4i32,
/*46701*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46703*/       OPC_EmitInteger, MVT::i32, 14, 
/*46706*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46709*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 92:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->46741
/*46721*/       OPC_CheckChild1Type, MVT::v2f32,
/*46723*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46725*/       OPC_EmitInteger, MVT::i32, 14, 
/*46728*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46731*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 92:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->46763
/*46743*/       OPC_CheckChild1Type, MVT::v4f32,
/*46745*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46747*/       OPC_EmitInteger, MVT::i32, 14, 
/*46750*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46753*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 92:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46764*/   /*Scope*/ 86|128,1/*214*/, /*->46980*/
/*46766*/     OPC_CheckInteger, 99, 
/*46768*/     OPC_MoveParent,
/*46769*/     OPC_RecordChild1, // #0 = $Vm
/*46770*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46797
/*46773*/       OPC_CheckChild1Type, MVT::v4i16,
/*46775*/       OPC_RecordChild2, // #1 = $Vn
/*46776*/       OPC_CheckChild2Type, MVT::v4i16,
/*46778*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46780*/       OPC_EmitInteger, MVT::i32, 14, 
/*46783*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46786*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 99:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46823
/*46799*/       OPC_CheckChild1Type, MVT::v2i32,
/*46801*/       OPC_RecordChild2, // #1 = $Vn
/*46802*/       OPC_CheckChild2Type, MVT::v2i32,
/*46804*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46806*/       OPC_EmitInteger, MVT::i32, 14, 
/*46809*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46812*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 99:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46849
/*46825*/       OPC_CheckChild1Type, MVT::v8i16,
/*46827*/       OPC_RecordChild2, // #1 = $Vn
/*46828*/       OPC_CheckChild2Type, MVT::v8i16,
/*46830*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46832*/       OPC_EmitInteger, MVT::i32, 14, 
/*46835*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46838*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 99:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46875
/*46851*/       OPC_CheckChild1Type, MVT::v4i32,
/*46853*/       OPC_RecordChild2, // #1 = $Vn
/*46854*/       OPC_CheckChild2Type, MVT::v4i32,
/*46856*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46858*/       OPC_EmitInteger, MVT::i32, 14, 
/*46861*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46864*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 99:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46901
/*46877*/       OPC_CheckChild1Type, MVT::v8i8,
/*46879*/       OPC_RecordChild2, // #1 = $Vn
/*46880*/       OPC_CheckChild2Type, MVT::v8i8,
/*46882*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46884*/       OPC_EmitInteger, MVT::i32, 14, 
/*46887*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46890*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 99:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46927
/*46903*/       OPC_CheckChild1Type, MVT::v16i8,
/*46905*/       OPC_RecordChild2, // #1 = $Vn
/*46906*/       OPC_CheckChild2Type, MVT::v16i8,
/*46908*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46910*/       OPC_EmitInteger, MVT::i32, 14, 
/*46913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46916*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 99:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->46953
/*46929*/       OPC_CheckChild1Type, MVT::v1i64,
/*46931*/       OPC_RecordChild2, // #1 = $Vn
/*46932*/       OPC_CheckChild2Type, MVT::v1i64,
/*46934*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46936*/       OPC_EmitInteger, MVT::i32, 14, 
/*46939*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46942*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 99:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->46979
/*46955*/       OPC_CheckChild1Type, MVT::v2i64,
/*46957*/       OPC_RecordChild2, // #1 = $Vn
/*46958*/       OPC_CheckChild2Type, MVT::v2i64,
/*46960*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46962*/       OPC_EmitInteger, MVT::i32, 14, 
/*46965*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46968*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 99:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*46980*/   /*Scope*/ 86|128,1/*214*/, /*->47196*/
/*46982*/     OPC_CheckInteger, 100, 
/*46984*/     OPC_MoveParent,
/*46985*/     OPC_RecordChild1, // #0 = $Vm
/*46986*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47013
/*46989*/       OPC_CheckChild1Type, MVT::v4i16,
/*46991*/       OPC_RecordChild2, // #1 = $Vn
/*46992*/       OPC_CheckChild2Type, MVT::v4i16,
/*46994*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46996*/       OPC_EmitInteger, MVT::i32, 14, 
/*46999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47002*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 100:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47039
/*47015*/       OPC_CheckChild1Type, MVT::v2i32,
/*47017*/       OPC_RecordChild2, // #1 = $Vn
/*47018*/       OPC_CheckChild2Type, MVT::v2i32,
/*47020*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47022*/       OPC_EmitInteger, MVT::i32, 14, 
/*47025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47028*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 100:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47065
/*47041*/       OPC_CheckChild1Type, MVT::v8i16,
/*47043*/       OPC_RecordChild2, // #1 = $Vn
/*47044*/       OPC_CheckChild2Type, MVT::v8i16,
/*47046*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47048*/       OPC_EmitInteger, MVT::i32, 14, 
/*47051*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47054*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 100:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47091
/*47067*/       OPC_CheckChild1Type, MVT::v4i32,
/*47069*/       OPC_RecordChild2, // #1 = $Vn
/*47070*/       OPC_CheckChild2Type, MVT::v4i32,
/*47072*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47074*/       OPC_EmitInteger, MVT::i32, 14, 
/*47077*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47080*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 100:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47117
/*47093*/       OPC_CheckChild1Type, MVT::v8i8,
/*47095*/       OPC_RecordChild2, // #1 = $Vn
/*47096*/       OPC_CheckChild2Type, MVT::v8i8,
/*47098*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47100*/       OPC_EmitInteger, MVT::i32, 14, 
/*47103*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47106*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 100:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47143
/*47119*/       OPC_CheckChild1Type, MVT::v16i8,
/*47121*/       OPC_RecordChild2, // #1 = $Vn
/*47122*/       OPC_CheckChild2Type, MVT::v16i8,
/*47124*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47126*/       OPC_EmitInteger, MVT::i32, 14, 
/*47129*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47132*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 100:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47169
/*47145*/       OPC_CheckChild1Type, MVT::v1i64,
/*47147*/       OPC_RecordChild2, // #1 = $Vn
/*47148*/       OPC_CheckChild2Type, MVT::v1i64,
/*47150*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47152*/       OPC_EmitInteger, MVT::i32, 14, 
/*47155*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47158*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 100:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47195
/*47171*/       OPC_CheckChild1Type, MVT::v2i64,
/*47173*/       OPC_RecordChild2, // #1 = $Vn
/*47174*/       OPC_CheckChild2Type, MVT::v2i64,
/*47176*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47178*/       OPC_EmitInteger, MVT::i32, 14, 
/*47181*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47184*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 100:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*47196*/   /*Scope*/ 86|128,1/*214*/, /*->47412*/
/*47198*/     OPC_CheckInteger, 90, 
/*47200*/     OPC_MoveParent,
/*47201*/     OPC_RecordChild1, // #0 = $Vm
/*47202*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47229
/*47205*/       OPC_CheckChild1Type, MVT::v4i16,
/*47207*/       OPC_RecordChild2, // #1 = $Vn
/*47208*/       OPC_CheckChild2Type, MVT::v4i16,
/*47210*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47212*/       OPC_EmitInteger, MVT::i32, 14, 
/*47215*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47218*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 90:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47255
/*47231*/       OPC_CheckChild1Type, MVT::v2i32,
/*47233*/       OPC_RecordChild2, // #1 = $Vn
/*47234*/       OPC_CheckChild2Type, MVT::v2i32,
/*47236*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47238*/       OPC_EmitInteger, MVT::i32, 14, 
/*47241*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47244*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 90:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47281
/*47257*/       OPC_CheckChild1Type, MVT::v8i16,
/*47259*/       OPC_RecordChild2, // #1 = $Vn
/*47260*/       OPC_CheckChild2Type, MVT::v8i16,
/*47262*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47264*/       OPC_EmitInteger, MVT::i32, 14, 
/*47267*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47270*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 90:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47307
/*47283*/       OPC_CheckChild1Type, MVT::v4i32,
/*47285*/       OPC_RecordChild2, // #1 = $Vn
/*47286*/       OPC_CheckChild2Type, MVT::v4i32,
/*47288*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47290*/       OPC_EmitInteger, MVT::i32, 14, 
/*47293*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47296*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 90:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47333
/*47309*/       OPC_CheckChild1Type, MVT::v8i8,
/*47311*/       OPC_RecordChild2, // #1 = $Vn
/*47312*/       OPC_CheckChild2Type, MVT::v8i8,
/*47314*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47316*/       OPC_EmitInteger, MVT::i32, 14, 
/*47319*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47322*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 90:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47359
/*47335*/       OPC_CheckChild1Type, MVT::v16i8,
/*47337*/       OPC_RecordChild2, // #1 = $Vn
/*47338*/       OPC_CheckChild2Type, MVT::v16i8,
/*47340*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47342*/       OPC_EmitInteger, MVT::i32, 14, 
/*47345*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47348*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 90:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47385
/*47361*/       OPC_CheckChild1Type, MVT::v1i64,
/*47363*/       OPC_RecordChild2, // #1 = $Vn
/*47364*/       OPC_CheckChild2Type, MVT::v1i64,
/*47366*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47368*/       OPC_EmitInteger, MVT::i32, 14, 
/*47371*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47374*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 90:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47411
/*47387*/       OPC_CheckChild1Type, MVT::v2i64,
/*47389*/       OPC_RecordChild2, // #1 = $Vn
/*47390*/       OPC_CheckChild2Type, MVT::v2i64,
/*47392*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47394*/       OPC_EmitInteger, MVT::i32, 14, 
/*47397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47400*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 90:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*47412*/   /*Scope*/ 86|128,1/*214*/, /*->47628*/
/*47414*/     OPC_CheckInteger, 91, 
/*47416*/     OPC_MoveParent,
/*47417*/     OPC_RecordChild1, // #0 = $Vm
/*47418*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47445
/*47421*/       OPC_CheckChild1Type, MVT::v4i16,
/*47423*/       OPC_RecordChild2, // #1 = $Vn
/*47424*/       OPC_CheckChild2Type, MVT::v4i16,
/*47426*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47428*/       OPC_EmitInteger, MVT::i32, 14, 
/*47431*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47434*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 91:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47471
/*47447*/       OPC_CheckChild1Type, MVT::v2i32,
/*47449*/       OPC_RecordChild2, // #1 = $Vn
/*47450*/       OPC_CheckChild2Type, MVT::v2i32,
/*47452*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47454*/       OPC_EmitInteger, MVT::i32, 14, 
/*47457*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47460*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 91:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47497
/*47473*/       OPC_CheckChild1Type, MVT::v8i16,
/*47475*/       OPC_RecordChild2, // #1 = $Vn
/*47476*/       OPC_CheckChild2Type, MVT::v8i16,
/*47478*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47480*/       OPC_EmitInteger, MVT::i32, 14, 
/*47483*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47486*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 91:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47523
/*47499*/       OPC_CheckChild1Type, MVT::v4i32,
/*47501*/       OPC_RecordChild2, // #1 = $Vn
/*47502*/       OPC_CheckChild2Type, MVT::v4i32,
/*47504*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47506*/       OPC_EmitInteger, MVT::i32, 14, 
/*47509*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47512*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 91:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47549
/*47525*/       OPC_CheckChild1Type, MVT::v8i8,
/*47527*/       OPC_RecordChild2, // #1 = $Vn
/*47528*/       OPC_CheckChild2Type, MVT::v8i8,
/*47530*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47532*/       OPC_EmitInteger, MVT::i32, 14, 
/*47535*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47538*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 91:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47575
/*47551*/       OPC_CheckChild1Type, MVT::v16i8,
/*47553*/       OPC_RecordChild2, // #1 = $Vn
/*47554*/       OPC_CheckChild2Type, MVT::v16i8,
/*47556*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47558*/       OPC_EmitInteger, MVT::i32, 14, 
/*47561*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47564*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 91:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47601
/*47577*/       OPC_CheckChild1Type, MVT::v1i64,
/*47579*/       OPC_RecordChild2, // #1 = $Vn
/*47580*/       OPC_CheckChild2Type, MVT::v1i64,
/*47582*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47584*/       OPC_EmitInteger, MVT::i32, 14, 
/*47587*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47590*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 91:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47627
/*47603*/       OPC_CheckChild1Type, MVT::v2i64,
/*47605*/       OPC_RecordChild2, // #1 = $Vn
/*47606*/       OPC_CheckChild2Type, MVT::v2i64,
/*47608*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47610*/       OPC_EmitInteger, MVT::i32, 14, 
/*47613*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47616*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 91:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*47628*/   /*Scope*/ 86|128,1/*214*/, /*->47844*/
/*47630*/     OPC_CheckInteger, 79, 
/*47632*/     OPC_MoveParent,
/*47633*/     OPC_RecordChild1, // #0 = $Vm
/*47634*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47661
/*47637*/       OPC_CheckChild1Type, MVT::v4i16,
/*47639*/       OPC_RecordChild2, // #1 = $Vn
/*47640*/       OPC_CheckChild2Type, MVT::v4i16,
/*47642*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47644*/       OPC_EmitInteger, MVT::i32, 14, 
/*47647*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47650*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 79:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47687
/*47663*/       OPC_CheckChild1Type, MVT::v2i32,
/*47665*/       OPC_RecordChild2, // #1 = $Vn
/*47666*/       OPC_CheckChild2Type, MVT::v2i32,
/*47668*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47670*/       OPC_EmitInteger, MVT::i32, 14, 
/*47673*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47676*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 79:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47713
/*47689*/       OPC_CheckChild1Type, MVT::v8i16,
/*47691*/       OPC_RecordChild2, // #1 = $Vn
/*47692*/       OPC_CheckChild2Type, MVT::v8i16,
/*47694*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47696*/       OPC_EmitInteger, MVT::i32, 14, 
/*47699*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47702*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 79:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47739
/*47715*/       OPC_CheckChild1Type, MVT::v4i32,
/*47717*/       OPC_RecordChild2, // #1 = $Vn
/*47718*/       OPC_CheckChild2Type, MVT::v4i32,
/*47720*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47722*/       OPC_EmitInteger, MVT::i32, 14, 
/*47725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47728*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 79:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47765
/*47741*/       OPC_CheckChild1Type, MVT::v8i8,
/*47743*/       OPC_RecordChild2, // #1 = $Vn
/*47744*/       OPC_CheckChild2Type, MVT::v8i8,
/*47746*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47748*/       OPC_EmitInteger, MVT::i32, 14, 
/*47751*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47754*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 79:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47791
/*47767*/       OPC_CheckChild1Type, MVT::v16i8,
/*47769*/       OPC_RecordChild2, // #1 = $Vn
/*47770*/       OPC_CheckChild2Type, MVT::v16i8,
/*47772*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47774*/       OPC_EmitInteger, MVT::i32, 14, 
/*47777*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47780*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 79:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47817
/*47793*/       OPC_CheckChild1Type, MVT::v1i64,
/*47795*/       OPC_RecordChild2, // #1 = $Vn
/*47796*/       OPC_CheckChild2Type, MVT::v1i64,
/*47798*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47800*/       OPC_EmitInteger, MVT::i32, 14, 
/*47803*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47806*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 79:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47843
/*47819*/       OPC_CheckChild1Type, MVT::v2i64,
/*47821*/       OPC_RecordChild2, // #1 = $Vn
/*47822*/       OPC_CheckChild2Type, MVT::v2i64,
/*47824*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47826*/       OPC_EmitInteger, MVT::i32, 14, 
/*47829*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47832*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 79:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*47844*/   /*Scope*/ 86|128,1/*214*/, /*->48060*/
/*47846*/     OPC_CheckInteger, 81, 
/*47848*/     OPC_MoveParent,
/*47849*/     OPC_RecordChild1, // #0 = $Vm
/*47850*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47877
/*47853*/       OPC_CheckChild1Type, MVT::v4i16,
/*47855*/       OPC_RecordChild2, // #1 = $Vn
/*47856*/       OPC_CheckChild2Type, MVT::v4i16,
/*47858*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47860*/       OPC_EmitInteger, MVT::i32, 14, 
/*47863*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47866*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 81:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47903
/*47879*/       OPC_CheckChild1Type, MVT::v2i32,
/*47881*/       OPC_RecordChild2, // #1 = $Vn
/*47882*/       OPC_CheckChild2Type, MVT::v2i32,
/*47884*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47886*/       OPC_EmitInteger, MVT::i32, 14, 
/*47889*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47892*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 81:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47929
/*47905*/       OPC_CheckChild1Type, MVT::v8i16,
/*47907*/       OPC_RecordChild2, // #1 = $Vn
/*47908*/       OPC_CheckChild2Type, MVT::v8i16,
/*47910*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47912*/       OPC_EmitInteger, MVT::i32, 14, 
/*47915*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47918*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 81:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47955
/*47931*/       OPC_CheckChild1Type, MVT::v4i32,
/*47933*/       OPC_RecordChild2, // #1 = $Vn
/*47934*/       OPC_CheckChild2Type, MVT::v4i32,
/*47936*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47938*/       OPC_EmitInteger, MVT::i32, 14, 
/*47941*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47944*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 81:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47981
/*47957*/       OPC_CheckChild1Type, MVT::v8i8,
/*47959*/       OPC_RecordChild2, // #1 = $Vn
/*47960*/       OPC_CheckChild2Type, MVT::v8i8,
/*47962*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47964*/       OPC_EmitInteger, MVT::i32, 14, 
/*47967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47970*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 81:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48007
/*47983*/       OPC_CheckChild1Type, MVT::v16i8,
/*47985*/       OPC_RecordChild2, // #1 = $Vn
/*47986*/       OPC_CheckChild2Type, MVT::v16i8,
/*47988*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47990*/       OPC_EmitInteger, MVT::i32, 14, 
/*47993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 81:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48033
/*48009*/       OPC_CheckChild1Type, MVT::v1i64,
/*48011*/       OPC_RecordChild2, // #1 = $Vn
/*48012*/       OPC_CheckChild2Type, MVT::v1i64,
/*48014*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48016*/       OPC_EmitInteger, MVT::i32, 14, 
/*48019*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48022*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 81:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48059
/*48035*/       OPC_CheckChild1Type, MVT::v2i64,
/*48037*/       OPC_RecordChild2, // #1 = $Vn
/*48038*/       OPC_CheckChild2Type, MVT::v2i64,
/*48040*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48042*/       OPC_EmitInteger, MVT::i32, 14, 
/*48045*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48048*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 81:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48060*/   /*Scope*/ 86|128,1/*214*/, /*->48276*/
/*48062*/     OPC_CheckInteger, 74, 
/*48064*/     OPC_MoveParent,
/*48065*/     OPC_RecordChild1, // #0 = $Vm
/*48066*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48093
/*48069*/       OPC_CheckChild1Type, MVT::v4i16,
/*48071*/       OPC_RecordChild2, // #1 = $Vn
/*48072*/       OPC_CheckChild2Type, MVT::v4i16,
/*48074*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48076*/       OPC_EmitInteger, MVT::i32, 14, 
/*48079*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48082*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 74:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48119
/*48095*/       OPC_CheckChild1Type, MVT::v2i32,
/*48097*/       OPC_RecordChild2, // #1 = $Vn
/*48098*/       OPC_CheckChild2Type, MVT::v2i32,
/*48100*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48102*/       OPC_EmitInteger, MVT::i32, 14, 
/*48105*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48108*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 74:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48145
/*48121*/       OPC_CheckChild1Type, MVT::v8i16,
/*48123*/       OPC_RecordChild2, // #1 = $Vn
/*48124*/       OPC_CheckChild2Type, MVT::v8i16,
/*48126*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48128*/       OPC_EmitInteger, MVT::i32, 14, 
/*48131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48134*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 74:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48171
/*48147*/       OPC_CheckChild1Type, MVT::v4i32,
/*48149*/       OPC_RecordChild2, // #1 = $Vn
/*48150*/       OPC_CheckChild2Type, MVT::v4i32,
/*48152*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48154*/       OPC_EmitInteger, MVT::i32, 14, 
/*48157*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48160*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 74:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48197
/*48173*/       OPC_CheckChild1Type, MVT::v8i8,
/*48175*/       OPC_RecordChild2, // #1 = $Vn
/*48176*/       OPC_CheckChild2Type, MVT::v8i8,
/*48178*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48180*/       OPC_EmitInteger, MVT::i32, 14, 
/*48183*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48186*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 74:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48223
/*48199*/       OPC_CheckChild1Type, MVT::v16i8,
/*48201*/       OPC_RecordChild2, // #1 = $Vn
/*48202*/       OPC_CheckChild2Type, MVT::v16i8,
/*48204*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48206*/       OPC_EmitInteger, MVT::i32, 14, 
/*48209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48212*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 74:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48249
/*48225*/       OPC_CheckChild1Type, MVT::v1i64,
/*48227*/       OPC_RecordChild2, // #1 = $Vn
/*48228*/       OPC_CheckChild2Type, MVT::v1i64,
/*48230*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48232*/       OPC_EmitInteger, MVT::i32, 14, 
/*48235*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48238*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 74:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48275
/*48251*/       OPC_CheckChild1Type, MVT::v2i64,
/*48253*/       OPC_RecordChild2, // #1 = $Vn
/*48254*/       OPC_CheckChild2Type, MVT::v2i64,
/*48256*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48258*/       OPC_EmitInteger, MVT::i32, 14, 
/*48261*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48264*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 74:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48276*/   /*Scope*/ 86|128,1/*214*/, /*->48492*/
/*48278*/     OPC_CheckInteger, 75, 
/*48280*/     OPC_MoveParent,
/*48281*/     OPC_RecordChild1, // #0 = $Vm
/*48282*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48309
/*48285*/       OPC_CheckChild1Type, MVT::v4i16,
/*48287*/       OPC_RecordChild2, // #1 = $Vn
/*48288*/       OPC_CheckChild2Type, MVT::v4i16,
/*48290*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48292*/       OPC_EmitInteger, MVT::i32, 14, 
/*48295*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48298*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 75:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48335
/*48311*/       OPC_CheckChild1Type, MVT::v2i32,
/*48313*/       OPC_RecordChild2, // #1 = $Vn
/*48314*/       OPC_CheckChild2Type, MVT::v2i32,
/*48316*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48318*/       OPC_EmitInteger, MVT::i32, 14, 
/*48321*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48324*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 75:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48361
/*48337*/       OPC_CheckChild1Type, MVT::v8i16,
/*48339*/       OPC_RecordChild2, // #1 = $Vn
/*48340*/       OPC_CheckChild2Type, MVT::v8i16,
/*48342*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48344*/       OPC_EmitInteger, MVT::i32, 14, 
/*48347*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48350*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 75:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48387
/*48363*/       OPC_CheckChild1Type, MVT::v4i32,
/*48365*/       OPC_RecordChild2, // #1 = $Vn
/*48366*/       OPC_CheckChild2Type, MVT::v4i32,
/*48368*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48370*/       OPC_EmitInteger, MVT::i32, 14, 
/*48373*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48376*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 75:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48413
/*48389*/       OPC_CheckChild1Type, MVT::v8i8,
/*48391*/       OPC_RecordChild2, // #1 = $Vn
/*48392*/       OPC_CheckChild2Type, MVT::v8i8,
/*48394*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48396*/       OPC_EmitInteger, MVT::i32, 14, 
/*48399*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48402*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 75:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48439
/*48415*/       OPC_CheckChild1Type, MVT::v16i8,
/*48417*/       OPC_RecordChild2, // #1 = $Vn
/*48418*/       OPC_CheckChild2Type, MVT::v16i8,
/*48420*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48422*/       OPC_EmitInteger, MVT::i32, 14, 
/*48425*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48428*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 75:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48465
/*48441*/       OPC_CheckChild1Type, MVT::v1i64,
/*48443*/       OPC_RecordChild2, // #1 = $Vn
/*48444*/       OPC_CheckChild2Type, MVT::v1i64,
/*48446*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48448*/       OPC_EmitInteger, MVT::i32, 14, 
/*48451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48454*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 75:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48491
/*48467*/       OPC_CheckChild1Type, MVT::v2i64,
/*48469*/       OPC_RecordChild2, // #1 = $Vn
/*48470*/       OPC_CheckChild2Type, MVT::v2i64,
/*48472*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48474*/       OPC_EmitInteger, MVT::i32, 14, 
/*48477*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48480*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 75:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48492*/   /*Scope*/ 54|128,1/*182*/, /*->48676*/
/*48494*/     OPC_CheckInteger, 15, 
/*48496*/     OPC_MoveParent,
/*48497*/     OPC_RecordChild1, // #0 = $Vm
/*48498*/     OPC_SwitchType /*8 cases */, 20,  MVT::v8i8,// ->48521
/*48501*/       OPC_CheckChild1Type, MVT::v8i8,
/*48503*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48505*/       OPC_EmitInteger, MVT::i32, 14, 
/*48508*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48511*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 15:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->48543
/*48523*/       OPC_CheckChild1Type, MVT::v4i16,
/*48525*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48527*/       OPC_EmitInteger, MVT::i32, 14, 
/*48530*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48533*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 15:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->48565
/*48545*/       OPC_CheckChild1Type, MVT::v2i32,
/*48547*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48549*/       OPC_EmitInteger, MVT::i32, 14, 
/*48552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48555*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 15:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->48587
/*48567*/       OPC_CheckChild1Type, MVT::v16i8,
/*48569*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48571*/       OPC_EmitInteger, MVT::i32, 14, 
/*48574*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48577*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 15:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->48609
/*48589*/       OPC_CheckChild1Type, MVT::v8i16,
/*48591*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48593*/       OPC_EmitInteger, MVT::i32, 14, 
/*48596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48599*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 15:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48631
/*48611*/       OPC_CheckChild1Type, MVT::v4i32,
/*48613*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48615*/       OPC_EmitInteger, MVT::i32, 14, 
/*48618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48621*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 15:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->48653
/*48633*/       OPC_CheckChild1Type, MVT::v2f32,
/*48635*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48637*/       OPC_EmitInteger, MVT::i32, 14, 
/*48640*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48643*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 15:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->48675
/*48655*/       OPC_CheckChild1Type, MVT::v4f32,
/*48657*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48659*/       OPC_EmitInteger, MVT::i32, 14, 
/*48662*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48665*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 15:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*48676*/   /*Scope*/ 10|128,1/*138*/, /*->48816*/
/*48678*/     OPC_CheckInteger, 59, 
/*48680*/     OPC_MoveParent,
/*48681*/     OPC_RecordChild1, // #0 = $Vm
/*48682*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->48705
/*48685*/       OPC_CheckChild1Type, MVT::v8i8,
/*48687*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48689*/       OPC_EmitInteger, MVT::i32, 14, 
/*48692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48695*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 59:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->48727
/*48707*/       OPC_CheckChild1Type, MVT::v4i16,
/*48709*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48711*/       OPC_EmitInteger, MVT::i32, 14, 
/*48714*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48717*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 59:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->48749
/*48729*/       OPC_CheckChild1Type, MVT::v2i32,
/*48731*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48733*/       OPC_EmitInteger, MVT::i32, 14, 
/*48736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 59:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->48771
/*48751*/       OPC_CheckChild1Type, MVT::v16i8,
/*48753*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48755*/       OPC_EmitInteger, MVT::i32, 14, 
/*48758*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48761*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 59:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->48793
/*48773*/       OPC_CheckChild1Type, MVT::v8i16,
/*48775*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48777*/       OPC_EmitInteger, MVT::i32, 14, 
/*48780*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48783*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 59:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48815
/*48795*/       OPC_CheckChild1Type, MVT::v4i32,
/*48797*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48799*/       OPC_EmitInteger, MVT::i32, 14, 
/*48802*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48805*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 59:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*48816*/   /*Scope*/ 10|128,1/*138*/, /*->48956*/
/*48818*/     OPC_CheckInteger, 69, 
/*48820*/     OPC_MoveParent,
/*48821*/     OPC_RecordChild1, // #0 = $Vm
/*48822*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->48845
/*48825*/       OPC_CheckChild1Type, MVT::v8i8,
/*48827*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48829*/       OPC_EmitInteger, MVT::i32, 14, 
/*48832*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48835*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 69:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->48867
/*48847*/       OPC_CheckChild1Type, MVT::v4i16,
/*48849*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48851*/       OPC_EmitInteger, MVT::i32, 14, 
/*48854*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48857*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 69:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->48889
/*48869*/       OPC_CheckChild1Type, MVT::v2i32,
/*48871*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48873*/       OPC_EmitInteger, MVT::i32, 14, 
/*48876*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48879*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 69:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->48911
/*48891*/       OPC_CheckChild1Type, MVT::v16i8,
/*48893*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48895*/       OPC_EmitInteger, MVT::i32, 14, 
/*48898*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48901*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 69:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->48933
/*48913*/       OPC_CheckChild1Type, MVT::v8i16,
/*48915*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48917*/       OPC_EmitInteger, MVT::i32, 14, 
/*48920*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48923*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 69:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48955
/*48935*/       OPC_CheckChild1Type, MVT::v4i32,
/*48937*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48939*/       OPC_EmitInteger, MVT::i32, 14, 
/*48942*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48945*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 69:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*48956*/   /*Scope*/ 10|128,1/*138*/, /*->49096*/
/*48958*/     OPC_CheckInteger, 22, 
/*48960*/     OPC_MoveParent,
/*48961*/     OPC_RecordChild1, // #0 = $Vm
/*48962*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->48985
/*48965*/       OPC_CheckChild1Type, MVT::v8i8,
/*48967*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48969*/       OPC_EmitInteger, MVT::i32, 14, 
/*48972*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48975*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49007
/*48987*/       OPC_CheckChild1Type, MVT::v4i16,
/*48989*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48991*/       OPC_EmitInteger, MVT::i32, 14, 
/*48994*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48997*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49029
/*49009*/       OPC_CheckChild1Type, MVT::v2i32,
/*49011*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49013*/       OPC_EmitInteger, MVT::i32, 14, 
/*49016*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49019*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->49051
/*49031*/       OPC_CheckChild1Type, MVT::v16i8,
/*49033*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49035*/       OPC_EmitInteger, MVT::i32, 14, 
/*49038*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49041*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 22:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->49073
/*49053*/       OPC_CheckChild1Type, MVT::v8i16,
/*49055*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49057*/       OPC_EmitInteger, MVT::i32, 14, 
/*49060*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49063*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 22:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->49095
/*49075*/       OPC_CheckChild1Type, MVT::v4i32,
/*49077*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49079*/       OPC_EmitInteger, MVT::i32, 14, 
/*49082*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49085*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 22:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*49096*/   /*Scope*/ 72, /*->49169*/
/*49097*/     OPC_CheckInteger, 66, 
/*49099*/     OPC_MoveParent,
/*49100*/     OPC_RecordChild1, // #0 = $Vm
/*49101*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->49124
/*49104*/       OPC_CheckChild1Type, MVT::v8i16,
/*49106*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49108*/       OPC_EmitInteger, MVT::i32, 14, 
/*49111*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49114*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 66:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49146
/*49126*/       OPC_CheckChild1Type, MVT::v4i32,
/*49128*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49130*/       OPC_EmitInteger, MVT::i32, 14, 
/*49133*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49136*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 66:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49168
/*49148*/       OPC_CheckChild1Type, MVT::v2i64,
/*49150*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49152*/       OPC_EmitInteger, MVT::i32, 14, 
/*49155*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49158*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 66:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*49169*/   /*Scope*/ 72, /*->49242*/
/*49170*/     OPC_CheckInteger, 68, 
/*49172*/     OPC_MoveParent,
/*49173*/     OPC_RecordChild1, // #0 = $Vm
/*49174*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->49197
/*49177*/       OPC_CheckChild1Type, MVT::v8i16,
/*49179*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49181*/       OPC_EmitInteger, MVT::i32, 14, 
/*49184*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49187*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 68:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49219
/*49199*/       OPC_CheckChild1Type, MVT::v4i32,
/*49201*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49203*/       OPC_EmitInteger, MVT::i32, 14, 
/*49206*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49209*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 68:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49241
/*49221*/       OPC_CheckChild1Type, MVT::v2i64,
/*49223*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49225*/       OPC_EmitInteger, MVT::i32, 14, 
/*49228*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49231*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 68:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*49242*/   /*Scope*/ 72, /*->49315*/
/*49243*/     OPC_CheckInteger, 67, 
/*49245*/     OPC_MoveParent,
/*49246*/     OPC_RecordChild1, // #0 = $Vm
/*49247*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->49270
/*49250*/       OPC_CheckChild1Type, MVT::v8i16,
/*49252*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49254*/       OPC_EmitInteger, MVT::i32, 14, 
/*49257*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49260*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 67:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49292
/*49272*/       OPC_CheckChild1Type, MVT::v4i32,
/*49274*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49276*/       OPC_EmitInteger, MVT::i32, 14, 
/*49279*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49282*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 67:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49314
/*49294*/       OPC_CheckChild1Type, MVT::v2i64,
/*49296*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49298*/       OPC_EmitInteger, MVT::i32, 14, 
/*49301*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49304*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 67:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*49315*/   /*Scope*/ 22, /*->49338*/
/*49316*/     OPC_CheckInteger, 27, 
/*49318*/     OPC_MoveParent,
/*49319*/     OPC_RecordChild1, // #0 = $Vm
/*49320*/     OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*49322*/     OPC_EmitInteger, MVT::i32, 14, 
/*49325*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49328*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i16 27:iPTR, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*49338*/   /*Scope*/ 24, /*->49363*/
/*49339*/     OPC_CheckInteger, 109, 
/*49341*/     OPC_MoveParent,
/*49342*/     OPC_RecordChild1, // #0 = $Vn
/*49343*/     OPC_RecordChild2, // #1 = $Vm
/*49344*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49346*/     OPC_EmitInteger, MVT::i32, 14, 
/*49349*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49352*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i8 109:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*49363*/   /*Scope*/ 26, /*->49390*/
/*49364*/     OPC_CheckInteger, 113, 
/*49366*/     OPC_MoveParent,
/*49367*/     OPC_RecordChild1, // #0 = $orig
/*49368*/     OPC_RecordChild2, // #1 = $Vn
/*49369*/     OPC_RecordChild3, // #2 = $Vm
/*49370*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49372*/     OPC_EmitInteger, MVT::i32, 14, 
/*49375*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49378*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (intrinsic_wo_chain:v8i8 113:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*49390*/   /*Scope*/ 58, /*->49449*/
/*49391*/     OPC_CheckInteger, 86, 
/*49393*/     OPC_MoveParent,
/*49394*/     OPC_RecordChild1, // #0 = $Vn
/*49395*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->49422
/*49398*/       OPC_CheckChild1Type, MVT::v2f32,
/*49400*/       OPC_RecordChild2, // #1 = $Vm
/*49401*/       OPC_CheckChild2Type, MVT::v2f32,
/*49403*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49405*/       OPC_EmitInteger, MVT::i32, 14, 
/*49408*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49411*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 86:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->49448
/*49424*/       OPC_CheckChild1Type, MVT::v4f32,
/*49426*/       OPC_RecordChild2, // #1 = $Vm
/*49427*/       OPC_CheckChild2Type, MVT::v4f32,
/*49429*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49431*/       OPC_EmitInteger, MVT::i32, 14, 
/*49434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49437*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 86:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*49449*/   /*Scope*/ 58, /*->49508*/
/*49450*/     OPC_CheckInteger, 93, 
/*49452*/     OPC_MoveParent,
/*49453*/     OPC_RecordChild1, // #0 = $Vn
/*49454*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->49481
/*49457*/       OPC_CheckChild1Type, MVT::v2f32,
/*49459*/       OPC_RecordChild2, // #1 = $Vm
/*49460*/       OPC_CheckChild2Type, MVT::v2f32,
/*49462*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49464*/       OPC_EmitInteger, MVT::i32, 14, 
/*49467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49470*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 93:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->49507
/*49483*/       OPC_CheckChild1Type, MVT::v4f32,
/*49485*/       OPC_RecordChild2, // #1 = $Vm
/*49486*/       OPC_CheckChild2Type, MVT::v4f32,
/*49488*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49490*/       OPC_EmitInteger, MVT::i32, 14, 
/*49493*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49496*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 93:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*49508*/   /*Scope*/ 22, /*->49531*/
/*49509*/     OPC_CheckInteger, 30, 
/*49511*/     OPC_MoveParent,
/*49512*/     OPC_RecordChild1, // #0 = $Vm
/*49513*/     OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*49515*/     OPC_EmitInteger, MVT::i32, 14, 
/*49518*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49521*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4f32 30:iPTR, DPR:v4i16:$Vm) - Complexity = 8
              // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*49531*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 31|128,2/*287*/,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->49823
/*49536*/   OPC_Scope, 6|128,1/*134*/, /*->49673*/ // 2 children in Scope
/*49539*/     OPC_MoveChild, 0,
/*49541*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*49544*/     OPC_RecordChild0, // #0 = $Rm
/*49545*/     OPC_RecordChild1, // #1 = $rot
/*49546*/     OPC_MoveChild, 1,
/*49548*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49551*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*49553*/     OPC_CheckType, MVT::i32,
/*49555*/     OPC_MoveParent,
/*49556*/     OPC_MoveParent,
/*49557*/     OPC_MoveChild, 1,
/*49559*/     OPC_Scope, 55, /*->49616*/ // 2 children in Scope
/*49561*/       OPC_CheckValueType, MVT::i8,
/*49563*/       OPC_MoveParent,
/*49564*/       OPC_Scope, 24, /*->49590*/ // 2 children in Scope
/*49566*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*49568*/         OPC_EmitConvertToTarget, 1,
/*49570*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*49573*/         OPC_EmitInteger, MVT::i32, 14, 
/*49576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49579*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*49590*/       /*Scope*/ 24, /*->49615*/
/*49591*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*49593*/         OPC_EmitConvertToTarget, 1,
/*49595*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*49598*/         OPC_EmitInteger, MVT::i32, 14, 
/*49601*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49604*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*49615*/       0, /*End of Scope*/
/*49616*/     /*Scope*/ 55, /*->49672*/
/*49617*/       OPC_CheckValueType, MVT::i16,
/*49619*/       OPC_MoveParent,
/*49620*/       OPC_Scope, 24, /*->49646*/ // 2 children in Scope
/*49622*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*49624*/         OPC_EmitConvertToTarget, 1,
/*49626*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*49629*/         OPC_EmitInteger, MVT::i32, 14, 
/*49632*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49635*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*49646*/       /*Scope*/ 24, /*->49671*/
/*49647*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*49649*/         OPC_EmitConvertToTarget, 1,
/*49651*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*49654*/         OPC_EmitInteger, MVT::i32, 14, 
/*49657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*49671*/       0, /*End of Scope*/
/*49672*/     0, /*End of Scope*/
/*49673*/   /*Scope*/ 19|128,1/*147*/, /*->49822*/
/*49675*/     OPC_RecordChild0, // #0 = $Src
/*49676*/     OPC_MoveChild, 1,
/*49678*/     OPC_Scope, 70, /*->49750*/ // 2 children in Scope
/*49680*/       OPC_CheckValueType, MVT::i8,
/*49682*/       OPC_MoveParent,
/*49683*/       OPC_Scope, 22, /*->49707*/ // 3 children in Scope
/*49685*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*49687*/         OPC_EmitInteger, MVT::i32, 0, 
/*49690*/         OPC_EmitInteger, MVT::i32, 14, 
/*49693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49696*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*49707*/       /*Scope*/ 18, /*->49726*/
/*49708*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*49710*/         OPC_EmitInteger, MVT::i32, 14, 
/*49713*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49716*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*49726*/       /*Scope*/ 22, /*->49749*/
/*49727*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*49729*/         OPC_EmitInteger, MVT::i32, 0, 
/*49732*/         OPC_EmitInteger, MVT::i32, 14, 
/*49735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49738*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*49749*/       0, /*End of Scope*/
/*49750*/     /*Scope*/ 70, /*->49821*/
/*49751*/       OPC_CheckValueType, MVT::i16,
/*49753*/       OPC_MoveParent,
/*49754*/       OPC_Scope, 22, /*->49778*/ // 3 children in Scope
/*49756*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*49758*/         OPC_EmitInteger, MVT::i32, 0, 
/*49761*/         OPC_EmitInteger, MVT::i32, 14, 
/*49764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49767*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*49778*/       /*Scope*/ 18, /*->49797*/
/*49779*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*49781*/         OPC_EmitInteger, MVT::i32, 14, 
/*49784*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49787*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*49797*/       /*Scope*/ 22, /*->49820*/
/*49798*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*49800*/         OPC_EmitInteger, MVT::i32, 0, 
/*49803*/         OPC_EmitInteger, MVT::i32, 14, 
/*49806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49809*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*49820*/       0, /*End of Scope*/
/*49821*/     0, /*End of Scope*/
/*49822*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 96|128,16/*2144*/,  TARGET_VAL(ISD::FADD),// ->51971
/*49827*/   OPC_Scope, 113, /*->49942*/ // 14 children in Scope
/*49829*/     OPC_MoveChild, 0,
/*49831*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*49834*/     OPC_MoveChild, 0,
/*49836*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*49839*/     OPC_RecordChild0, // #0 = $Dn
/*49840*/     OPC_RecordChild1, // #1 = $Dm
/*49841*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*49843*/     OPC_MoveParent,
/*49844*/     OPC_MoveParent,
/*49845*/     OPC_RecordChild1, // #2 = $Ddin
/*49846*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*49848*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->49895
/*49851*/       OPC_Scope, 20, /*->49873*/ // 2 children in Scope
/*49853*/         OPC_CheckPatternPredicate, 30, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*49855*/         OPC_EmitInteger, MVT::i32, 14, 
/*49858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*49873*/       /*Scope*/ 20, /*->49894*/
/*49874*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*49876*/         OPC_EmitInteger, MVT::i32, 14, 
/*49879*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49882*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*49894*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->49941
/*49897*/       OPC_Scope, 20, /*->49919*/ // 2 children in Scope
/*49899*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*49901*/         OPC_EmitInteger, MVT::i32, 14, 
/*49904*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49907*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*49919*/       /*Scope*/ 20, /*->49940*/
/*49920*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*49922*/         OPC_EmitInteger, MVT::i32, 14, 
/*49925*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49928*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*49940*/       0, /*End of Scope*/
              0, // EndSwitchType
/*49942*/   /*Scope*/ 115|128,1/*243*/, /*->50187*/
/*49944*/     OPC_RecordChild0, // #0 = $Ddin
/*49945*/     OPC_MoveChild, 1,
/*49947*/     OPC_SwitchOpcode /*2 cases */, 107,  TARGET_VAL(ISD::FNEG),// ->50058
/*49951*/       OPC_MoveChild, 0,
/*49953*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*49956*/       OPC_RecordChild0, // #1 = $Dn
/*49957*/       OPC_RecordChild1, // #2 = $Dm
/*49958*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*49960*/       OPC_MoveParent,
/*49961*/       OPC_MoveParent,
/*49962*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*49964*/       OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->50011
/*49967*/         OPC_Scope, 20, /*->49989*/ // 2 children in Scope
/*49969*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*49971*/           OPC_EmitInteger, MVT::i32, 14, 
/*49974*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49977*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*49989*/         /*Scope*/ 20, /*->50010*/
/*49990*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*49992*/           OPC_EmitInteger, MVT::i32, 14, 
/*49995*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49998*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*50010*/         0, /*End of Scope*/
                /*SwitchType*/ 44,  MVT::f32,// ->50057
/*50013*/         OPC_Scope, 20, /*->50035*/ // 2 children in Scope
/*50015*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*50017*/           OPC_EmitInteger, MVT::i32, 14, 
/*50020*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50023*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*50035*/         /*Scope*/ 20, /*->50056*/
/*50036*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*50038*/           OPC_EmitInteger, MVT::i32, 14, 
/*50041*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50044*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*50056*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchOpcode*/ 125,  TARGET_VAL(ISD::FMUL),// ->50186
/*50061*/       OPC_Scope, 74, /*->50137*/ // 2 children in Scope
/*50063*/         OPC_RecordChild0, // #1 = $Vn
/*50064*/         OPC_MoveChild, 1,
/*50066*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*50069*/         OPC_RecordChild0, // #2 = $Vm
/*50070*/         OPC_CheckChild0Type, MVT::v2f32,
/*50072*/         OPC_RecordChild1, // #3 = $lane
/*50073*/         OPC_MoveChild, 1,
/*50075*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50078*/         OPC_MoveParent,
/*50079*/         OPC_MoveParent,
/*50080*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*50082*/         OPC_MoveParent,
/*50083*/         OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*50085*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->50111
/*50088*/           OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*50090*/           OPC_EmitConvertToTarget, 3,
/*50092*/           OPC_EmitInteger, MVT::i32, 14, 
/*50095*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50098*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->50136
/*50113*/           OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*50115*/           OPC_EmitConvertToTarget, 3,
/*50117*/           OPC_EmitInteger, MVT::i32, 14, 
/*50120*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50123*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*50137*/       /*Scope*/ 47, /*->50185*/
/*50138*/         OPC_MoveChild, 0,
/*50140*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*50143*/         OPC_RecordChild0, // #1 = $Vm
/*50144*/         OPC_CheckChild0Type, MVT::v2f32,
/*50146*/         OPC_RecordChild1, // #2 = $lane
/*50147*/         OPC_MoveChild, 1,
/*50149*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50152*/         OPC_MoveParent,
/*50153*/         OPC_MoveParent,
/*50154*/         OPC_RecordChild1, // #3 = $Vn
/*50155*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*50157*/         OPC_MoveParent,
/*50158*/         OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*50160*/         OPC_CheckType, MVT::v2f32,
/*50162*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*50164*/         OPC_EmitConvertToTarget, 2,
/*50166*/         OPC_EmitInteger, MVT::i32, 14, 
/*50169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50172*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*50185*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*50187*/   /*Scope*/ 105, /*->50293*/
/*50188*/     OPC_MoveChild, 0,
/*50190*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*50193*/     OPC_Scope, 48, /*->50243*/ // 2 children in Scope
/*50195*/       OPC_RecordChild0, // #0 = $Vn
/*50196*/       OPC_MoveChild, 1,
/*50198*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*50201*/       OPC_RecordChild0, // #1 = $Vm
/*50202*/       OPC_CheckChild0Type, MVT::v2f32,
/*50204*/       OPC_RecordChild1, // #2 = $lane
/*50205*/       OPC_MoveChild, 1,
/*50207*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50210*/       OPC_MoveParent,
/*50211*/       OPC_MoveParent,
/*50212*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*50214*/       OPC_MoveParent,
/*50215*/       OPC_RecordChild1, // #3 = $src1
/*50216*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*50218*/       OPC_CheckType, MVT::v2f32,
/*50220*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*50222*/       OPC_EmitConvertToTarget, 2,
/*50224*/       OPC_EmitInteger, MVT::i32, 14, 
/*50227*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50230*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*50243*/     /*Scope*/ 48, /*->50292*/
/*50244*/       OPC_MoveChild, 0,
/*50246*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*50249*/       OPC_RecordChild0, // #0 = $Vm
/*50250*/       OPC_CheckChild0Type, MVT::v2f32,
/*50252*/       OPC_RecordChild1, // #1 = $lane
/*50253*/       OPC_MoveChild, 1,
/*50255*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50258*/       OPC_MoveParent,
/*50259*/       OPC_MoveParent,
/*50260*/       OPC_RecordChild1, // #2 = $Vn
/*50261*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*50263*/       OPC_MoveParent,
/*50264*/       OPC_RecordChild1, // #3 = $src1
/*50265*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*50267*/       OPC_CheckType, MVT::v2f32,
/*50269*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*50271*/       OPC_EmitConvertToTarget, 1,
/*50273*/       OPC_EmitInteger, MVT::i32, 14, 
/*50276*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50279*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*50292*/     0, /*End of Scope*/
/*50293*/   /*Scope*/ 53, /*->50347*/
/*50294*/     OPC_RecordChild0, // #0 = $src1
/*50295*/     OPC_MoveChild, 1,
/*50297*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*50300*/     OPC_MoveChild, 0,
/*50302*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*50305*/     OPC_RecordChild0, // #1 = $Vm
/*50306*/     OPC_CheckChild0Type, MVT::v2f32,
/*50308*/     OPC_RecordChild1, // #2 = $lane
/*50309*/     OPC_MoveChild, 1,
/*50311*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50314*/     OPC_MoveParent,
/*50315*/     OPC_MoveParent,
/*50316*/     OPC_RecordChild1, // #3 = $Vn
/*50317*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*50319*/     OPC_MoveParent,
/*50320*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*50322*/     OPC_CheckType, MVT::v4f32,
/*50324*/     OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*50326*/     OPC_EmitConvertToTarget, 2,
/*50328*/     OPC_EmitInteger, MVT::i32, 14, 
/*50331*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50334*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
              // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*50347*/   /*Scope*/ 105, /*->50453*/
/*50348*/     OPC_MoveChild, 0,
/*50350*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*50353*/     OPC_Scope, 48, /*->50403*/ // 2 children in Scope
/*50355*/       OPC_RecordChild0, // #0 = $Vn
/*50356*/       OPC_MoveChild, 1,
/*50358*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*50361*/       OPC_RecordChild0, // #1 = $Vm
/*50362*/       OPC_CheckChild0Type, MVT::v2f32,
/*50364*/       OPC_RecordChild1, // #2 = $lane
/*50365*/       OPC_MoveChild, 1,
/*50367*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50370*/       OPC_MoveParent,
/*50371*/       OPC_MoveParent,
/*50372*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*50374*/       OPC_MoveParent,
/*50375*/       OPC_RecordChild1, // #3 = $src1
/*50376*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*50378*/       OPC_CheckType, MVT::v4f32,
/*50380*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*50382*/       OPC_EmitConvertToTarget, 2,
/*50384*/       OPC_EmitInteger, MVT::i32, 14, 
/*50387*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50390*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*50403*/     /*Scope*/ 48, /*->50452*/
/*50404*/       OPC_MoveChild, 0,
/*50406*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*50409*/       OPC_RecordChild0, // #0 = $Vm
/*50410*/       OPC_CheckChild0Type, MVT::v2f32,
/*50412*/       OPC_RecordChild1, // #1 = $lane
/*50413*/       OPC_MoveChild, 1,
/*50415*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50418*/       OPC_MoveParent,
/*50419*/       OPC_MoveParent,
/*50420*/       OPC_RecordChild1, // #2 = $Vn
/*50421*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*50423*/       OPC_MoveParent,
/*50424*/       OPC_RecordChild1, // #3 = $src1
/*50425*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*50427*/       OPC_CheckType, MVT::v4f32,
/*50429*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*50431*/       OPC_EmitConvertToTarget, 1,
/*50433*/       OPC_EmitInteger, MVT::i32, 14, 
/*50436*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50439*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*50452*/     0, /*End of Scope*/
/*50453*/   /*Scope*/ 10|128,1/*138*/, /*->50593*/
/*50455*/     OPC_RecordChild0, // #0 = $src1
/*50456*/     OPC_MoveChild, 1,
/*50458*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*50461*/     OPC_Scope, 64, /*->50527*/ // 2 children in Scope
/*50463*/       OPC_RecordChild0, // #1 = $src2
/*50464*/       OPC_MoveChild, 1,
/*50466*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*50469*/       OPC_RecordChild0, // #2 = $src3
/*50470*/       OPC_CheckChild0Type, MVT::v4f32,
/*50472*/       OPC_RecordChild1, // #3 = $lane
/*50473*/       OPC_MoveChild, 1,
/*50475*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50478*/       OPC_MoveParent,
/*50479*/       OPC_MoveParent,
/*50480*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*50482*/       OPC_MoveParent,
/*50483*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*50485*/       OPC_CheckType, MVT::v4f32,
/*50487*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*50489*/       OPC_EmitConvertToTarget, 3,
/*50491*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*50494*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*50503*/       OPC_EmitConvertToTarget, 3,
/*50505*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*50508*/       OPC_EmitInteger, MVT::i32, 14, 
/*50511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50514*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*50527*/     /*Scope*/ 64, /*->50592*/
/*50528*/       OPC_MoveChild, 0,
/*50530*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*50533*/       OPC_RecordChild0, // #1 = $src3
/*50534*/       OPC_CheckChild0Type, MVT::v4f32,
/*50536*/       OPC_RecordChild1, // #2 = $lane
/*50537*/       OPC_MoveChild, 1,
/*50539*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50542*/       OPC_MoveParent,
/*50543*/       OPC_MoveParent,
/*50544*/       OPC_RecordChild1, // #3 = $src2
/*50545*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*50547*/       OPC_MoveParent,
/*50548*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*50550*/       OPC_CheckType, MVT::v4f32,
/*50552*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*50554*/       OPC_EmitConvertToTarget, 2,
/*50556*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*50559*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*50568*/       OPC_EmitConvertToTarget, 2,
/*50570*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*50573*/       OPC_EmitInteger, MVT::i32, 14, 
/*50576*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50579*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*50592*/     0, /*End of Scope*/
/*50593*/   /*Scope*/ 66|128,1/*194*/, /*->50789*/
/*50595*/     OPC_MoveChild, 0,
/*50597*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*50600*/     OPC_Scope, 65, /*->50667*/ // 3 children in Scope
/*50602*/       OPC_RecordChild0, // #0 = $src2
/*50603*/       OPC_MoveChild, 1,
/*50605*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*50608*/       OPC_RecordChild0, // #1 = $src3
/*50609*/       OPC_CheckChild0Type, MVT::v4f32,
/*50611*/       OPC_RecordChild1, // #2 = $lane
/*50612*/       OPC_MoveChild, 1,
/*50614*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50617*/       OPC_MoveParent,
/*50618*/       OPC_MoveParent,
/*50619*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*50621*/       OPC_MoveParent,
/*50622*/       OPC_RecordChild1, // #3 = $src1
/*50623*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*50625*/       OPC_CheckType, MVT::v4f32,
/*50627*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*50629*/       OPC_EmitConvertToTarget, 2,
/*50631*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*50634*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*50643*/       OPC_EmitConvertToTarget, 2,
/*50645*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*50648*/       OPC_EmitInteger, MVT::i32, 14, 
/*50651*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50654*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*50667*/     /*Scope*/ 65, /*->50733*/
/*50668*/       OPC_MoveChild, 0,
/*50670*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*50673*/       OPC_RecordChild0, // #0 = $src3
/*50674*/       OPC_CheckChild0Type, MVT::v4f32,
/*50676*/       OPC_RecordChild1, // #1 = $lane
/*50677*/       OPC_MoveChild, 1,
/*50679*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50682*/       OPC_MoveParent,
/*50683*/       OPC_MoveParent,
/*50684*/       OPC_RecordChild1, // #2 = $src2
/*50685*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*50687*/       OPC_MoveParent,
/*50688*/       OPC_RecordChild1, // #3 = $src1
/*50689*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*50691*/       OPC_CheckType, MVT::v4f32,
/*50693*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*50695*/       OPC_EmitConvertToTarget, 1,
/*50697*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*50700*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*50709*/       OPC_EmitConvertToTarget, 1,
/*50711*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*50714*/       OPC_EmitInteger, MVT::i32, 14, 
/*50717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50720*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*50733*/     /*Scope*/ 54, /*->50788*/
/*50734*/       OPC_RecordChild0, // #0 = $Dn
/*50735*/       OPC_RecordChild1, // #1 = $Dm
/*50736*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*50738*/       OPC_MoveParent,
/*50739*/       OPC_RecordChild1, // #2 = $Ddin
/*50740*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*50742*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->50765
/*50745*/         OPC_CheckPatternPredicate, 30, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*50747*/         OPC_EmitInteger, MVT::i32, 14, 
/*50750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50753*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->50787
/*50767*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*50769*/         OPC_EmitInteger, MVT::i32, 14, 
/*50772*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50775*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*50788*/     0, /*End of Scope*/
/*50789*/   /*Scope*/ 59, /*->50849*/
/*50790*/     OPC_RecordChild0, // #0 = $dstin
/*50791*/     OPC_MoveChild, 1,
/*50793*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*50796*/     OPC_RecordChild0, // #1 = $a
/*50797*/     OPC_RecordChild1, // #2 = $b
/*50798*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*50800*/     OPC_MoveParent,
/*50801*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*50803*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->50826
/*50806*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*50808*/       OPC_EmitInteger, MVT::i32, 14, 
/*50811*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50814*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->50848
/*50828*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*50830*/       OPC_EmitInteger, MVT::i32, 14, 
/*50833*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50836*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*50849*/   /*Scope*/ 59, /*->50909*/
/*50850*/     OPC_MoveChild, 0,
/*50852*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*50855*/     OPC_RecordChild0, // #0 = $Dn
/*50856*/     OPC_RecordChild1, // #1 = $Dm
/*50857*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*50859*/     OPC_MoveParent,
/*50860*/     OPC_RecordChild1, // #2 = $Ddin
/*50861*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*50863*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->50886
/*50866*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*50868*/       OPC_EmitInteger, MVT::i32, 14, 
/*50871*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50874*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->50908
/*50888*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*50890*/       OPC_EmitInteger, MVT::i32, 14, 
/*50893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50896*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*50909*/   /*Scope*/ 23|128,1/*151*/, /*->51062*/
/*50911*/     OPC_RecordChild0, // #0 = $dstin
/*50912*/     OPC_MoveChild, 1,
/*50914*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*50917*/     OPC_RecordChild0, // #1 = $a
/*50918*/     OPC_RecordChild1, // #2 = $b
/*50919*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*50921*/     OPC_MoveParent,
/*50922*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*50924*/     OPC_SwitchType /*4 cases */, 20,  MVT::f64,// ->50947
/*50927*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*50929*/       OPC_EmitInteger, MVT::i32, 14, 
/*50932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50935*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->50969
/*50949*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*50951*/       OPC_EmitInteger, MVT::i32, 14, 
/*50954*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50957*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              /*SwitchType*/ 44,  MVT::v2f32,// ->51015
/*50971*/       OPC_Scope, 20, /*->50993*/ // 2 children in Scope
/*50973*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*50975*/         OPC_EmitInteger, MVT::i32, 14, 
/*50978*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50981*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50993*/       /*Scope*/ 20, /*->51014*/
/*50994*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*50996*/         OPC_EmitInteger, MVT::i32, 14, 
/*50999*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51002*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51014*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::v4f32,// ->51061
/*51017*/       OPC_Scope, 20, /*->51039*/ // 2 children in Scope
/*51019*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*51021*/         OPC_EmitInteger, MVT::i32, 14, 
/*51024*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51027*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51039*/       /*Scope*/ 20, /*->51060*/
/*51040*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*51042*/         OPC_EmitInteger, MVT::i32, 14, 
/*51045*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51048*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51060*/       0, /*End of Scope*/
              0, // EndSwitchType
/*51062*/   /*Scope*/ 107, /*->51170*/
/*51063*/     OPC_MoveChild, 0,
/*51065*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51068*/     OPC_RecordChild0, // #0 = $Vn
/*51069*/     OPC_RecordChild1, // #1 = $Vm
/*51070*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*51072*/     OPC_MoveParent,
/*51073*/     OPC_RecordChild1, // #2 = $src1
/*51074*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*51076*/     OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->51123
/*51079*/       OPC_Scope, 20, /*->51101*/ // 2 children in Scope
/*51081*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*51083*/         OPC_EmitInteger, MVT::i32, 14, 
/*51086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51089*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51101*/       /*Scope*/ 20, /*->51122*/
/*51102*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*51104*/         OPC_EmitInteger, MVT::i32, 14, 
/*51107*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51110*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51122*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::v4f32,// ->51169
/*51125*/       OPC_Scope, 20, /*->51147*/ // 2 children in Scope
/*51127*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*51129*/         OPC_EmitInteger, MVT::i32, 14, 
/*51132*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51135*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51147*/       /*Scope*/ 20, /*->51168*/
/*51148*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*51150*/         OPC_EmitInteger, MVT::i32, 14, 
/*51153*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51156*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51168*/       0, /*End of Scope*/
              0, // EndSwitchType
/*51170*/   /*Scope*/ 41|128,2/*297*/, /*->51469*/
/*51172*/     OPC_RecordChild0, // #0 = $acc
/*51173*/     OPC_MoveChild, 1,
/*51175*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51178*/     OPC_RecordChild0, // #1 = $a
/*51179*/     OPC_RecordChild1, // #2 = $b
/*51180*/     OPC_MoveParent,
/*51181*/     OPC_CheckType, MVT::f32,
/*51183*/     OPC_Scope, 12|128,1/*140*/, /*->51326*/ // 2 children in Scope
/*51186*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*51188*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*51195*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51198*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*51207*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51210*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*51220*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*51227*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51230*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*51239*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51242*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*51252*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*51259*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51262*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*51271*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51274*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*51284*/       OPC_EmitInteger, MVT::i32, 14, 
/*51287*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51290*/       OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*51302*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51305*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*51314*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51317*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*51326*/     /*Scope*/ 12|128,1/*140*/, /*->51468*/
/*51328*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*51330*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*51337*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51340*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*51349*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51352*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*51362*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*51369*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51372*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*51381*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51384*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*51394*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*51401*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51404*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*51413*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51416*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*51426*/       OPC_EmitInteger, MVT::i32, 14, 
/*51429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51432*/       OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*51444*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51447*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*51456*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51459*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*51468*/     0, /*End of Scope*/
/*51469*/   /*Scope*/ 41|128,2/*297*/, /*->51768*/
/*51471*/     OPC_MoveChild, 0,
/*51473*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51476*/     OPC_RecordChild0, // #0 = $a
/*51477*/     OPC_RecordChild1, // #1 = $b
/*51478*/     OPC_MoveParent,
/*51479*/     OPC_RecordChild1, // #2 = $acc
/*51480*/     OPC_CheckType, MVT::f32,
/*51482*/     OPC_Scope, 12|128,1/*140*/, /*->51625*/ // 2 children in Scope
/*51485*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*51487*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*51494*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51497*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*51506*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51509*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*51519*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*51526*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51529*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*51538*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51541*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*51551*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*51558*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51561*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*51570*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51573*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*51583*/       OPC_EmitInteger, MVT::i32, 14, 
/*51586*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51589*/       OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*51601*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51604*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*51613*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51616*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*51625*/     /*Scope*/ 12|128,1/*140*/, /*->51767*/
/*51627*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*51629*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*51636*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51639*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*51648*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51651*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*51661*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*51668*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51671*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*51680*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51683*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*51693*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*51700*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51703*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*51712*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51715*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*51725*/       OPC_EmitInteger, MVT::i32, 14, 
/*51728*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51731*/       OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*51743*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51746*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*51755*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51758*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*51767*/     0, /*End of Scope*/
/*51768*/   /*Scope*/ 72|128,1/*200*/, /*->51970*/
/*51770*/     OPC_RecordChild0, // #0 = $Dn
/*51771*/     OPC_RecordChild1, // #1 = $Dm
/*51772*/     OPC_SwitchType /*4 cases */, 19,  MVT::f64,// ->51794
/*51775*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*51777*/       OPC_EmitInteger, MVT::i32, 14, 
/*51780*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51783*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->51927
/*51797*/       OPC_Scope, 19, /*->51818*/ // 2 children in Scope
/*51799*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*51801*/         OPC_EmitInteger, MVT::i32, 14, 
/*51804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*51818*/       /*Scope*/ 107, /*->51926*/
/*51819*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*51821*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*51828*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51831*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*51840*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51843*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*51853*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*51860*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51863*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*51872*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51875*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*51885*/         OPC_EmitInteger, MVT::i32, 14, 
/*51888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51891*/         OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*51902*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51905*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*51914*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51917*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                  // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*51926*/       0, /*End of Scope*/
              /*SwitchType*/ 19,  MVT::v2f32,// ->51948
/*51929*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51931*/       OPC_EmitInteger, MVT::i32, 14, 
/*51934*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51937*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->51969
/*51950*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51952*/       OPC_EmitInteger, MVT::i32, 14, 
/*51955*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51958*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51970*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 96|128,9/*1248*/,  TARGET_VAL(ISD::FSUB),// ->53223
/*51975*/   OPC_Scope, 113, /*->52090*/ // 6 children in Scope
/*51977*/     OPC_MoveChild, 0,
/*51979*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*51982*/     OPC_MoveChild, 0,
/*51984*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51987*/     OPC_RecordChild0, // #0 = $Dn
/*51988*/     OPC_RecordChild1, // #1 = $Dm
/*51989*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*51991*/     OPC_MoveParent,
/*51992*/     OPC_MoveParent,
/*51993*/     OPC_RecordChild1, // #2 = $Ddin
/*51994*/     OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*51996*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->52043
/*51999*/       OPC_Scope, 20, /*->52021*/ // 2 children in Scope
/*52001*/         OPC_CheckPatternPredicate, 30, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*52003*/         OPC_EmitInteger, MVT::i32, 14, 
/*52006*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52009*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*52021*/       /*Scope*/ 20, /*->52042*/
/*52022*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52024*/         OPC_EmitInteger, MVT::i32, 14, 
/*52027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52030*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*52042*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->52089
/*52045*/       OPC_Scope, 20, /*->52067*/ // 2 children in Scope
/*52047*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*52049*/         OPC_EmitInteger, MVT::i32, 14, 
/*52052*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52055*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*52067*/       /*Scope*/ 20, /*->52088*/
/*52068*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52070*/         OPC_EmitInteger, MVT::i32, 14, 
/*52073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52076*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*52088*/       0, /*End of Scope*/
              0, // EndSwitchType
/*52090*/   /*Scope*/ 86|128,2/*342*/, /*->52434*/
/*52092*/     OPC_RecordChild0, // #0 = $src1
/*52093*/     OPC_MoveChild, 1,
/*52095*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52098*/     OPC_Scope, 74, /*->52174*/ // 5 children in Scope
/*52100*/       OPC_RecordChild0, // #1 = $Vn
/*52101*/       OPC_MoveChild, 1,
/*52103*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52106*/       OPC_RecordChild0, // #2 = $Vm
/*52107*/       OPC_CheckChild0Type, MVT::v2f32,
/*52109*/       OPC_RecordChild1, // #3 = $lane
/*52110*/       OPC_MoveChild, 1,
/*52112*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52115*/       OPC_MoveParent,
/*52116*/       OPC_MoveParent,
/*52117*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*52119*/       OPC_MoveParent,
/*52120*/       OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*52122*/       OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->52148
/*52125*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52127*/         OPC_EmitConvertToTarget, 3,
/*52129*/         OPC_EmitInteger, MVT::i32, 14, 
/*52132*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52135*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 23,  MVT::v4f32,// ->52173
/*52150*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52152*/         OPC_EmitConvertToTarget, 3,
/*52154*/         OPC_EmitInteger, MVT::i32, 14, 
/*52157*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52160*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*52174*/     /*Scope*/ 74, /*->52249*/
/*52175*/       OPC_MoveChild, 0,
/*52177*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52180*/       OPC_RecordChild0, // #1 = $Vm
/*52181*/       OPC_CheckChild0Type, MVT::v2f32,
/*52183*/       OPC_RecordChild1, // #2 = $lane
/*52184*/       OPC_MoveChild, 1,
/*52186*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52189*/       OPC_MoveParent,
/*52190*/       OPC_MoveParent,
/*52191*/       OPC_RecordChild1, // #3 = $Vn
/*52192*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*52194*/       OPC_MoveParent,
/*52195*/       OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*52197*/       OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->52223
/*52200*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52202*/         OPC_EmitConvertToTarget, 2,
/*52204*/         OPC_EmitInteger, MVT::i32, 14, 
/*52207*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52210*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 23,  MVT::v4f32,// ->52248
/*52225*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52227*/         OPC_EmitConvertToTarget, 2,
/*52229*/         OPC_EmitInteger, MVT::i32, 14, 
/*52232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*52249*/     /*Scope*/ 64, /*->52314*/
/*52250*/       OPC_RecordChild0, // #1 = $src2
/*52251*/       OPC_MoveChild, 1,
/*52253*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52256*/       OPC_RecordChild0, // #2 = $src3
/*52257*/       OPC_CheckChild0Type, MVT::v4f32,
/*52259*/       OPC_RecordChild1, // #3 = $lane
/*52260*/       OPC_MoveChild, 1,
/*52262*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52265*/       OPC_MoveParent,
/*52266*/       OPC_MoveParent,
/*52267*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*52269*/       OPC_MoveParent,
/*52270*/       OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*52272*/       OPC_CheckType, MVT::v4f32,
/*52274*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52276*/       OPC_EmitConvertToTarget, 3,
/*52278*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*52281*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*52290*/       OPC_EmitConvertToTarget, 3,
/*52292*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*52295*/       OPC_EmitInteger, MVT::i32, 14, 
/*52298*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52301*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*52314*/     /*Scope*/ 64, /*->52379*/
/*52315*/       OPC_MoveChild, 0,
/*52317*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52320*/       OPC_RecordChild0, // #1 = $src3
/*52321*/       OPC_CheckChild0Type, MVT::v4f32,
/*52323*/       OPC_RecordChild1, // #2 = $lane
/*52324*/       OPC_MoveChild, 1,
/*52326*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52329*/       OPC_MoveParent,
/*52330*/       OPC_MoveParent,
/*52331*/       OPC_RecordChild1, // #3 = $src2
/*52332*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*52334*/       OPC_MoveParent,
/*52335*/       OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*52337*/       OPC_CheckType, MVT::v4f32,
/*52339*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52341*/       OPC_EmitConvertToTarget, 2,
/*52343*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*52346*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*52355*/       OPC_EmitConvertToTarget, 2,
/*52357*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*52360*/       OPC_EmitInteger, MVT::i32, 14, 
/*52363*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52366*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*52379*/     /*Scope*/ 53, /*->52433*/
/*52380*/       OPC_RecordChild0, // #1 = $a
/*52381*/       OPC_RecordChild1, // #2 = $b
/*52382*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*52384*/       OPC_MoveParent,
/*52385*/       OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*52387*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->52410
/*52390*/         OPC_CheckPatternPredicate, 30, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*52392*/         OPC_EmitInteger, MVT::i32, 14, 
/*52395*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52398*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 20,  MVT::f32,// ->52432
/*52412*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*52414*/         OPC_EmitInteger, MVT::i32, 14, 
/*52417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52420*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*52433*/     0, /*End of Scope*/
/*52434*/   /*Scope*/ 59, /*->52494*/
/*52435*/     OPC_MoveChild, 0,
/*52437*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52440*/     OPC_RecordChild0, // #0 = $Dn
/*52441*/     OPC_RecordChild1, // #1 = $Dm
/*52442*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*52444*/     OPC_MoveParent,
/*52445*/     OPC_RecordChild1, // #2 = $Ddin
/*52446*/     OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*52448*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->52471
/*52451*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*52453*/       OPC_EmitInteger, MVT::i32, 14, 
/*52456*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52459*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->52493
/*52473*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*52475*/       OPC_EmitInteger, MVT::i32, 14, 
/*52478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52481*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*52494*/   /*Scope*/ 59, /*->52554*/
/*52495*/     OPC_RecordChild0, // #0 = $dstin
/*52496*/     OPC_MoveChild, 1,
/*52498*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52501*/     OPC_RecordChild0, // #1 = $a
/*52502*/     OPC_RecordChild1, // #2 = $b
/*52503*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*52505*/     OPC_MoveParent,
/*52506*/     OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*52508*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->52531
/*52511*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52513*/       OPC_EmitInteger, MVT::i32, 14, 
/*52516*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52519*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->52553
/*52533*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52535*/       OPC_EmitInteger, MVT::i32, 14, 
/*52538*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52541*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*52554*/   /*Scope*/ 59, /*->52614*/
/*52555*/     OPC_MoveChild, 0,
/*52557*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52560*/     OPC_RecordChild0, // #0 = $Dn
/*52561*/     OPC_RecordChild1, // #1 = $Dm
/*52562*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*52564*/     OPC_MoveParent,
/*52565*/     OPC_RecordChild1, // #2 = $Ddin
/*52566*/     OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*52568*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->52591
/*52571*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52573*/       OPC_EmitInteger, MVT::i32, 14, 
/*52576*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52579*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->52613
/*52593*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52595*/       OPC_EmitInteger, MVT::i32, 14, 
/*52598*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52601*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*52614*/   /*Scope*/ 94|128,4/*606*/, /*->53222*/
/*52616*/     OPC_RecordChild0, // #0 = $src1
/*52617*/     OPC_Scope, 16|128,3/*400*/, /*->53020*/ // 2 children in Scope
/*52620*/       OPC_MoveChild, 1,
/*52622*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52625*/       OPC_RecordChild0, // #1 = $Vn
/*52626*/       OPC_RecordChild1, // #2 = $Vm
/*52627*/       OPC_Scope, 99, /*->52728*/ // 2 children in Scope
/*52629*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*52631*/         OPC_MoveParent,
/*52632*/         OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*52634*/         OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->52681
/*52637*/           OPC_Scope, 20, /*->52659*/ // 2 children in Scope
/*52639*/             OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*52641*/             OPC_EmitInteger, MVT::i32, 14, 
/*52644*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52647*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                          1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52659*/           /*Scope*/ 20, /*->52680*/
/*52660*/             OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52662*/             OPC_EmitInteger, MVT::i32, 14, 
/*52665*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52668*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                          1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52680*/           0, /*End of Scope*/
                  /*SwitchType*/ 44,  MVT::v4f32,// ->52727
/*52683*/           OPC_Scope, 20, /*->52705*/ // 2 children in Scope
/*52685*/             OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*52687*/             OPC_EmitInteger, MVT::i32, 14, 
/*52690*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52693*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                          1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*52705*/           /*Scope*/ 20, /*->52726*/
/*52706*/             OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52708*/             OPC_EmitInteger, MVT::i32, 14, 
/*52711*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52714*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                          1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*52726*/           0, /*End of Scope*/
                  0, // EndSwitchType
/*52728*/       /*Scope*/ 33|128,2/*289*/, /*->53019*/
/*52730*/         OPC_MoveParent,
/*52731*/         OPC_CheckType, MVT::f32,
/*52733*/         OPC_Scope, 12|128,1/*140*/, /*->52876*/ // 2 children in Scope
/*52736*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*52738*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*52745*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52748*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*52757*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52760*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*52770*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*52777*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52780*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*52789*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52792*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*52802*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*52809*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52812*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*52821*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52824*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*52834*/           OPC_EmitInteger, MVT::i32, 14, 
/*52837*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52840*/           OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*52852*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52855*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*52864*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52867*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*52876*/         /*Scope*/ 12|128,1/*140*/, /*->53018*/
/*52878*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52880*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*52887*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52890*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*52899*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52902*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*52912*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*52919*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52922*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*52931*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52934*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*52944*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*52951*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52954*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*52963*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52966*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*52976*/           OPC_EmitInteger, MVT::i32, 14, 
/*52979*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52982*/           OPC_EmitNode, TARGET_VAL(ARM::VFMSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*52994*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52997*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*53006*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53009*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*53018*/         0, /*End of Scope*/
/*53019*/       0, /*End of Scope*/
/*53020*/     /*Scope*/ 71|128,1/*199*/, /*->53221*/
/*53022*/       OPC_RecordChild1, // #1 = $Dm
/*53023*/       OPC_SwitchType /*4 cases */, 19,  MVT::f64,// ->53045
/*53026*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*53028*/         OPC_EmitInteger, MVT::i32, 14, 
/*53031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53034*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->53178
/*53048*/         OPC_Scope, 19, /*->53069*/ // 2 children in Scope
/*53050*/           OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*53052*/           OPC_EmitInteger, MVT::i32, 14, 
/*53055*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53058*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*53069*/         /*Scope*/ 107, /*->53177*/
/*53070*/           OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*53072*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*53079*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53082*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*53091*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53094*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*53104*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*53111*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53114*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*53123*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53126*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*53136*/           OPC_EmitInteger, MVT::i32, 14, 
/*53139*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53142*/           OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*53153*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53156*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*53165*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53168*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*53177*/         0, /*End of Scope*/
                /*SwitchType*/ 19,  MVT::v2f32,// ->53199
/*53180*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53182*/         OPC_EmitInteger, MVT::i32, 14, 
/*53185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53188*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                /*SwitchType*/ 19,  MVT::v4f32,// ->53220
/*53201*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53203*/         OPC_EmitInteger, MVT::i32, 14, 
/*53206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53209*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                0, // EndSwitchType
/*53221*/     0, /*End of Scope*/
/*53222*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63|128,5/*703*/,  TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->53930
/*53227*/   OPC_RecordChild0, // #0 = $src
/*53228*/   OPC_Scope, 85|128,2/*341*/, /*->53572*/ // 2 children in Scope
/*53231*/     OPC_MoveChild, 1,
/*53233*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*53236*/     OPC_RecordMemRef,
/*53237*/     OPC_RecordNode, // #1 = 'ld' chained node
/*53238*/     OPC_CheckFoldableChainNode,
/*53239*/     OPC_RecordChild1, // #2 = $Rn
/*53240*/     OPC_CheckChild1Type, MVT::i32,
/*53242*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*53244*/     OPC_Scope, 86, /*->53332*/ // 4 children in Scope
/*53246*/       OPC_CheckPredicate, 59, // Predicate_extload
/*53248*/       OPC_CheckType, MVT::i32,
/*53250*/       OPC_Scope, 39, /*->53291*/ // 2 children in Scope
/*53252*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*53254*/         OPC_MoveParent,
/*53255*/         OPC_RecordChild2, // #3 = $lane
/*53256*/         OPC_MoveChild, 2,
/*53258*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53261*/         OPC_MoveParent,
/*53262*/         OPC_CheckType, MVT::v8i8,
/*53264*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53266*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*53269*/         OPC_EmitMergeInputChains1_1,
/*53270*/         OPC_EmitConvertToTarget, 3,
/*53272*/         OPC_EmitInteger, MVT::i32, 14, 
/*53275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53278*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*53291*/       /*Scope*/ 39, /*->53331*/
/*53292*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*53294*/         OPC_MoveParent,
/*53295*/         OPC_RecordChild2, // #3 = $lane
/*53296*/         OPC_MoveChild, 2,
/*53298*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53301*/         OPC_MoveParent,
/*53302*/         OPC_CheckType, MVT::v4i16,
/*53304*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53306*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*53309*/         OPC_EmitMergeInputChains1_1,
/*53310*/         OPC_EmitConvertToTarget, 3,
/*53312*/         OPC_EmitInteger, MVT::i32, 14, 
/*53315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53318*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*53331*/       0, /*End of Scope*/
/*53332*/     /*Scope*/ 41, /*->53374*/
/*53333*/       OPC_CheckPredicate, 27, // Predicate_load
/*53335*/       OPC_CheckType, MVT::i32,
/*53337*/       OPC_MoveParent,
/*53338*/       OPC_RecordChild2, // #3 = $lane
/*53339*/       OPC_MoveChild, 2,
/*53341*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53344*/       OPC_MoveParent,
/*53345*/       OPC_CheckType, MVT::v2i32,
/*53347*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53349*/       OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*53352*/       OPC_EmitMergeInputChains1_1,
/*53353*/       OPC_EmitConvertToTarget, 3,
/*53355*/       OPC_EmitInteger, MVT::i32, 14, 
/*53358*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53361*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*53374*/     /*Scope*/ 86, /*->53461*/
/*53375*/       OPC_CheckPredicate, 59, // Predicate_extload
/*53377*/       OPC_CheckType, MVT::i32,
/*53379*/       OPC_Scope, 39, /*->53420*/ // 2 children in Scope
/*53381*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*53383*/         OPC_MoveParent,
/*53384*/         OPC_RecordChild2, // #3 = $lane
/*53385*/         OPC_MoveChild, 2,
/*53387*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53390*/         OPC_MoveParent,
/*53391*/         OPC_CheckType, MVT::v16i8,
/*53393*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53395*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*53398*/         OPC_EmitMergeInputChains1_1,
/*53399*/         OPC_EmitConvertToTarget, 3,
/*53401*/         OPC_EmitInteger, MVT::i32, 14, 
/*53404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53407*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*53420*/       /*Scope*/ 39, /*->53460*/
/*53421*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*53423*/         OPC_MoveParent,
/*53424*/         OPC_RecordChild2, // #3 = $lane
/*53425*/         OPC_MoveChild, 2,
/*53427*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53430*/         OPC_MoveParent,
/*53431*/         OPC_CheckType, MVT::v8i16,
/*53433*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53435*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*53438*/         OPC_EmitMergeInputChains1_1,
/*53439*/         OPC_EmitConvertToTarget, 3,
/*53441*/         OPC_EmitInteger, MVT::i32, 14, 
/*53444*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53447*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*53460*/       0, /*End of Scope*/
/*53461*/     /*Scope*/ 109, /*->53571*/
/*53462*/       OPC_CheckPredicate, 27, // Predicate_load
/*53464*/       OPC_SwitchType /*2 cases */, 37,  MVT::i32,// ->53504
/*53467*/         OPC_MoveParent,
/*53468*/         OPC_RecordChild2, // #3 = $lane
/*53469*/         OPC_MoveChild, 2,
/*53471*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53474*/         OPC_MoveParent,
/*53475*/         OPC_CheckType, MVT::v4i32,
/*53477*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53479*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*53482*/         OPC_EmitMergeInputChains1_1,
/*53483*/         OPC_EmitConvertToTarget, 3,
/*53485*/         OPC_EmitInteger, MVT::i32, 14, 
/*53488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53491*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
                /*SwitchType*/ 64,  MVT::f32,// ->53570
/*53506*/         OPC_MoveParent,
/*53507*/         OPC_RecordChild2, // #3 = $lane
/*53508*/         OPC_MoveChild, 2,
/*53510*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53513*/         OPC_MoveParent,
/*53514*/         OPC_SwitchType /*2 cases */, 25,  MVT::v2f32,// ->53542
/*53517*/           OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*53520*/           OPC_EmitMergeInputChains1_1,
/*53521*/           OPC_EmitConvertToTarget, 3,
/*53523*/           OPC_EmitInteger, MVT::i32, 14, 
/*53526*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53529*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
                  /*SwitchType*/ 25,  MVT::v4f32,// ->53569
/*53544*/           OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*53547*/           OPC_EmitMergeInputChains1_1,
/*53548*/           OPC_EmitConvertToTarget, 3,
/*53550*/           OPC_EmitInteger, MVT::i32, 14, 
/*53553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53556*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
                  0, // EndSwitchType
                0, // EndSwitchType
/*53571*/     0, /*End of Scope*/
/*53572*/   /*Scope*/ 99|128,2/*355*/, /*->53929*/
/*53574*/     OPC_RecordChild1, // #1 = $R
/*53575*/     OPC_Scope, 59, /*->53636*/ // 4 children in Scope
/*53577*/       OPC_CheckChild1Type, MVT::i32,
/*53579*/       OPC_RecordChild2, // #2 = $lane
/*53580*/       OPC_MoveChild, 2,
/*53582*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53585*/       OPC_MoveParent,
/*53586*/       OPC_SwitchType /*2 cases */, 22,  MVT::v8i8,// ->53611
/*53589*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53591*/         OPC_EmitConvertToTarget, 2,
/*53593*/         OPC_EmitInteger, MVT::i32, 14, 
/*53596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53599*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i16,// ->53635
/*53613*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53615*/         OPC_EmitConvertToTarget, 2,
/*53617*/         OPC_EmitInteger, MVT::i32, 14, 
/*53620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53623*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
                0, // EndSwitchType
/*53636*/     /*Scope*/ 31, /*->53668*/
/*53637*/       OPC_RecordChild2, // #2 = $lane
/*53638*/       OPC_MoveChild, 2,
/*53640*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53643*/       OPC_MoveParent,
/*53644*/       OPC_CheckType, MVT::v2i32,
/*53646*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53648*/       OPC_EmitConvertToTarget, 2,
/*53650*/       OPC_EmitInteger, MVT::i32, 14, 
/*53653*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53656*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*53668*/     /*Scope*/ 119, /*->53788*/
/*53669*/       OPC_CheckChild1Type, MVT::i32,
/*53671*/       OPC_RecordChild2, // #2 = $lane
/*53672*/       OPC_MoveChild, 2,
/*53674*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53677*/       OPC_MoveParent,
/*53678*/       OPC_SwitchType /*2 cases */, 52,  MVT::v16i8,// ->53733
/*53681*/         OPC_EmitConvertToTarget, 2,
/*53683*/         OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*53686*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*53695*/         OPC_EmitConvertToTarget, 2,
/*53697*/         OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*53700*/         OPC_EmitInteger, MVT::i32, 14, 
/*53703*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53706*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*53718*/         OPC_EmitConvertToTarget, 2,
/*53720*/         OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*53723*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 52,  MVT::v8i16,// ->53787
/*53735*/         OPC_EmitConvertToTarget, 2,
/*53737*/         OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*53740*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*53749*/         OPC_EmitConvertToTarget, 2,
/*53751*/         OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*53754*/         OPC_EmitInteger, MVT::i32, 14, 
/*53757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53760*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*53772*/         OPC_EmitConvertToTarget, 2,
/*53774*/         OPC_EmitNodeXForm, 1, 11, // DSubReg_i16_reg
/*53777*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
                0, // EndSwitchType
/*53788*/     /*Scope*/ 10|128,1/*138*/, /*->53928*/
/*53790*/       OPC_RecordChild2, // #2 = $lane
/*53791*/       OPC_MoveChild, 2,
/*53793*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53796*/       OPC_MoveParent,
/*53797*/       OPC_SwitchType /*4 cases */, 52,  MVT::v4i32,// ->53852
/*53800*/         OPC_EmitConvertToTarget, 2,
/*53802*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*53805*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*53814*/         OPC_EmitConvertToTarget, 2,
/*53816*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*53819*/         OPC_EmitInteger, MVT::i32, 14, 
/*53822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53825*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*53837*/         OPC_EmitConvertToTarget, 2,
/*53839*/         OPC_EmitNodeXForm, 3, 11, // DSubReg_i32_reg
/*53842*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 15,  MVT::v2f64,// ->53869
/*53854*/         OPC_EmitConvertToTarget, 2,
/*53856*/         OPC_EmitNodeXForm, 15, 3, // DSubReg_f64_reg
/*53859*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
                /*SwitchType*/ 27,  MVT::v2f32,// ->53898
/*53871*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53874*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*53883*/         OPC_EmitConvertToTarget, 2,
/*53885*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*53888*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
                /*SwitchType*/ 27,  MVT::v4f32,// ->53927
/*53900*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*53903*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*53912*/         OPC_EmitConvertToTarget, 2,
/*53914*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*53917*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
                0, // EndSwitchType
/*53928*/     0, /*End of Scope*/
/*53929*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 25|128,4/*537*/,  TARGET_VAL(ARMISD::VDUP),// ->54471
/*53934*/   OPC_Scope, 78|128,2/*334*/, /*->54271*/ // 2 children in Scope
/*53937*/     OPC_MoveChild, 0,
/*53939*/     OPC_SwitchOpcode /*2 cases */, 126|128,1/*254*/,  TARGET_VAL(ISD::LOAD),// ->54198
/*53944*/       OPC_RecordMemRef,
/*53945*/       OPC_RecordNode, // #0 = 'ld' chained node
/*53946*/       OPC_RecordChild1, // #1 = $Rn
/*53947*/       OPC_CheckChild1Type, MVT::i32,
/*53949*/       OPC_CheckPredicate, 26, // Predicate_unindexedload
/*53951*/       OPC_Scope, 64, /*->54017*/ // 4 children in Scope
/*53953*/         OPC_CheckPredicate, 59, // Predicate_extload
/*53955*/         OPC_CheckType, MVT::i32,
/*53957*/         OPC_Scope, 28, /*->53987*/ // 2 children in Scope
/*53959*/           OPC_CheckPredicate, 61, // Predicate_extloadi8
/*53961*/           OPC_MoveParent,
/*53962*/           OPC_CheckType, MVT::v8i8,
/*53964*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53966*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*53969*/           OPC_EmitMergeInputChains1_0,
/*53970*/           OPC_EmitInteger, MVT::i32, 14, 
/*53973*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53976*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dup:i32:$Rn)
/*53987*/         /*Scope*/ 28, /*->54016*/
/*53988*/           OPC_CheckPredicate, 62, // Predicate_extloadi16
/*53990*/           OPC_MoveParent,
/*53991*/           OPC_CheckType, MVT::v4i16,
/*53993*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53995*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*53998*/           OPC_EmitMergeInputChains1_0,
/*53999*/           OPC_EmitInteger, MVT::i32, 14, 
/*54002*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54005*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dup:i32:$Rn)
/*54016*/         0, /*End of Scope*/
/*54017*/       /*Scope*/ 30, /*->54048*/
/*54018*/         OPC_CheckPredicate, 27, // Predicate_load
/*54020*/         OPC_CheckType, MVT::i32,
/*54022*/         OPC_MoveParent,
/*54023*/         OPC_CheckType, MVT::v2i32,
/*54025*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54027*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*54030*/         OPC_EmitMergeInputChains1_0,
/*54031*/         OPC_EmitInteger, MVT::i32, 14, 
/*54034*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54037*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dup:i32:$Rn)
/*54048*/       /*Scope*/ 64, /*->54113*/
/*54049*/         OPC_CheckPredicate, 59, // Predicate_extload
/*54051*/         OPC_CheckType, MVT::i32,
/*54053*/         OPC_Scope, 28, /*->54083*/ // 2 children in Scope
/*54055*/           OPC_CheckPredicate, 61, // Predicate_extloadi8
/*54057*/           OPC_MoveParent,
/*54058*/           OPC_CheckType, MVT::v16i8,
/*54060*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54062*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*54065*/           OPC_EmitMergeInputChains1_0,
/*54066*/           OPC_EmitInteger, MVT::i32, 14, 
/*54069*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54072*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8:v16i8 addrmode6dup:i32:$Rn)
/*54083*/         /*Scope*/ 28, /*->54112*/
/*54084*/           OPC_CheckPredicate, 62, // Predicate_extloadi16
/*54086*/           OPC_MoveParent,
/*54087*/           OPC_CheckType, MVT::v8i16,
/*54089*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54091*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*54094*/           OPC_EmitMergeInputChains1_0,
/*54095*/           OPC_EmitInteger, MVT::i32, 14, 
/*54098*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54101*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16:v8i16 addrmode6dup:i32:$Rn)
/*54112*/         0, /*End of Scope*/
/*54113*/       /*Scope*/ 83, /*->54197*/
/*54114*/         OPC_CheckPredicate, 27, // Predicate_load
/*54116*/         OPC_SwitchType /*2 cases */, 26,  MVT::i32,// ->54145
/*54119*/           OPC_MoveParent,
/*54120*/           OPC_CheckType, MVT::v4i32,
/*54122*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54124*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*54127*/           OPC_EmitMergeInputChains1_0,
/*54128*/           OPC_EmitInteger, MVT::i32, 14, 
/*54131*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54134*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32:v4i32 addrmode6dup:i32:$Rn)
                  /*SwitchType*/ 49,  MVT::f32,// ->54196
/*54147*/           OPC_MoveParent,
/*54148*/           OPC_SwitchType /*2 cases */, 21,  MVT::v2f32,// ->54172
/*54151*/             OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*54154*/             OPC_EmitMergeInputChains1_0,
/*54155*/             OPC_EmitInteger, MVT::i32, 14, 
/*54158*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54161*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                      // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
                    /*SwitchType*/ 21,  MVT::v4f32,// ->54195
/*54174*/             OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*54177*/             OPC_EmitMergeInputChains1_0,
/*54178*/             OPC_EmitInteger, MVT::i32, 14, 
/*54181*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54184*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                      // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
                    0, // EndSwitchType
                  0, // EndSwitchType
/*54197*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::BITCAST),// ->54270
/*54201*/       OPC_RecordChild0, // #0 = $R
/*54202*/       OPC_CheckChild0Type, MVT::i32,
/*54204*/       OPC_CheckType, MVT::f32,
/*54206*/       OPC_MoveParent,
/*54207*/       OPC_SwitchType /*2 cases */, 41,  MVT::v2f32,// ->54251
/*54210*/         OPC_Scope, 18, /*->54230*/ // 2 children in Scope
/*54212*/           OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*54214*/           OPC_EmitInteger, MVT::i32, 14, 
/*54217*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54220*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*54230*/         /*Scope*/ 19, /*->54250*/
/*54231*/           OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*54233*/           OPC_EmitInteger, MVT::i32, 14, 
/*54236*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54239*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*54250*/         0, /*End of Scope*/
                /*SwitchType*/ 16,  MVT::v4f32,// ->54269
/*54253*/         OPC_EmitInteger, MVT::i32, 14, 
/*54256*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54259*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                  // Dst: (VDUP32q:v4f32 GPR:i32:$R)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*54271*/   /*Scope*/ 69|128,1/*197*/, /*->54470*/
/*54273*/     OPC_RecordChild0, // #0 = $R
/*54274*/     OPC_Scope, 19|128,1/*147*/, /*->54424*/ // 2 children in Scope
/*54277*/       OPC_CheckChild0Type, MVT::i32,
/*54279*/       OPC_SwitchType /*6 cases */, 18,  MVT::v8i8,// ->54300
/*54282*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54284*/         OPC_EmitInteger, MVT::i32, 14, 
/*54287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54290*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v4i16,// ->54320
/*54302*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54304*/         OPC_EmitInteger, MVT::i32, 14, 
/*54307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54310*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
                /*SwitchType*/ 41,  MVT::v2i32,// ->54363
/*54322*/         OPC_Scope, 18, /*->54342*/ // 2 children in Scope
/*54324*/           OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*54326*/           OPC_EmitInteger, MVT::i32, 14, 
/*54329*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54332*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*54342*/         /*Scope*/ 19, /*->54362*/
/*54343*/           OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*54345*/           OPC_EmitInteger, MVT::i32, 14, 
/*54348*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54351*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*54362*/         0, /*End of Scope*/
                /*SwitchType*/ 18,  MVT::v16i8,// ->54383
/*54365*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54367*/         OPC_EmitInteger, MVT::i32, 14, 
/*54370*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54373*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v8i16,// ->54403
/*54385*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54387*/         OPC_EmitInteger, MVT::i32, 14, 
/*54390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54393*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v4i32,// ->54423
/*54405*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54407*/         OPC_EmitInteger, MVT::i32, 14, 
/*54410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54413*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
                0, // EndSwitchType
/*54424*/     /*Scope*/ 44, /*->54469*/
/*54425*/       OPC_CheckChild0Type, MVT::f32,
/*54427*/       OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->54448
/*54430*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54432*/         OPC_EmitInteger, MVT::i32, 14, 
/*54435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54438*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfdf), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPfdf:v2f32 SPR:f32:$src)
                /*SwitchType*/ 18,  MVT::v4f32,// ->54468
/*54450*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54452*/         OPC_EmitInteger, MVT::i32, 14, 
/*54455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54458*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfqf), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPfqf:v4f32 SPR:f32:$src)
                0, // EndSwitchType
/*54469*/     0, /*End of Scope*/
/*54470*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,2/*271*/,  TARGET_VAL(ISD::ZERO_EXTEND),// ->54746
/*54475*/   OPC_Scope, 69|128,1/*197*/, /*->54675*/ // 2 children in Scope
/*54478*/     OPC_MoveChild, 0,
/*54480*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*54483*/     OPC_MoveChild, 0,
/*54485*/     OPC_Scope, 93, /*->54580*/ // 2 children in Scope
/*54487*/       OPC_CheckInteger, 13, 
/*54489*/       OPC_MoveParent,
/*54490*/       OPC_RecordChild1, // #0 = $Vn
/*54491*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->54521
/*54494*/         OPC_CheckChild1Type, MVT::v8i8,
/*54496*/         OPC_RecordChild2, // #1 = $Vm
/*54497*/         OPC_CheckChild2Type, MVT::v8i8,
/*54499*/         OPC_MoveParent,
/*54500*/         OPC_CheckType, MVT::v8i16,
/*54502*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54504*/         OPC_EmitInteger, MVT::i32, 14, 
/*54507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54510*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->54550
/*54523*/         OPC_CheckChild1Type, MVT::v4i16,
/*54525*/         OPC_RecordChild2, // #1 = $Vm
/*54526*/         OPC_CheckChild2Type, MVT::v4i16,
/*54528*/         OPC_MoveParent,
/*54529*/         OPC_CheckType, MVT::v4i32,
/*54531*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54533*/         OPC_EmitInteger, MVT::i32, 14, 
/*54536*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54539*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->54579
/*54552*/         OPC_CheckChild1Type, MVT::v2i32,
/*54554*/         OPC_RecordChild2, // #1 = $Vm
/*54555*/         OPC_CheckChild2Type, MVT::v2i32,
/*54557*/         OPC_MoveParent,
/*54558*/         OPC_CheckType, MVT::v2i64,
/*54560*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54562*/         OPC_EmitInteger, MVT::i32, 14, 
/*54565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54568*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*54580*/     /*Scope*/ 93, /*->54674*/
/*54581*/       OPC_CheckInteger, 14, 
/*54583*/       OPC_MoveParent,
/*54584*/       OPC_RecordChild1, // #0 = $Vn
/*54585*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->54615
/*54588*/         OPC_CheckChild1Type, MVT::v8i8,
/*54590*/         OPC_RecordChild2, // #1 = $Vm
/*54591*/         OPC_CheckChild2Type, MVT::v8i8,
/*54593*/         OPC_MoveParent,
/*54594*/         OPC_CheckType, MVT::v8i16,
/*54596*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54598*/         OPC_EmitInteger, MVT::i32, 14, 
/*54601*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54604*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->54644
/*54617*/         OPC_CheckChild1Type, MVT::v4i16,
/*54619*/         OPC_RecordChild2, // #1 = $Vm
/*54620*/         OPC_CheckChild2Type, MVT::v4i16,
/*54622*/         OPC_MoveParent,
/*54623*/         OPC_CheckType, MVT::v4i32,
/*54625*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54627*/         OPC_EmitInteger, MVT::i32, 14, 
/*54630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54633*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->54673
/*54646*/         OPC_CheckChild1Type, MVT::v2i32,
/*54648*/         OPC_RecordChild2, // #1 = $Vm
/*54649*/         OPC_CheckChild2Type, MVT::v2i32,
/*54651*/         OPC_MoveParent,
/*54652*/         OPC_CheckType, MVT::v2i64,
/*54654*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54656*/         OPC_EmitInteger, MVT::i32, 14, 
/*54659*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54662*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*54674*/     0, /*End of Scope*/
/*54675*/   /*Scope*/ 69, /*->54745*/
/*54676*/     OPC_RecordChild0, // #0 = $Vm
/*54677*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->54700
/*54680*/       OPC_CheckChild0Type, MVT::v8i8,
/*54682*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54684*/       OPC_EmitInteger, MVT::i32, 14, 
/*54687*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54690*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->54722
/*54702*/       OPC_CheckChild0Type, MVT::v4i16,
/*54704*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54706*/       OPC_EmitInteger, MVT::i32, 14, 
/*54709*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54712*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->54744
/*54724*/       OPC_CheckChild0Type, MVT::v2i32,
/*54726*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54728*/       OPC_EmitInteger, MVT::i32, 14, 
/*54731*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54734*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
              0, // EndSwitchType
/*54745*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::CALLSEQ_END),// ->54812
/*54749*/   OPC_RecordNode,   // #0 = 'ARMcallseq_end' chained node
/*54750*/   OPC_CaptureGlueInput,
/*54751*/   OPC_RecordChild1, // #1 = $amt1
/*54752*/   OPC_MoveChild, 1,
/*54754*/   OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::TargetConstant),// ->54784
/*54758*/     OPC_MoveParent,
/*54759*/     OPC_RecordChild2, // #2 = $amt2
/*54760*/     OPC_MoveChild, 2,
/*54762*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*54765*/     OPC_MoveParent,
/*54766*/     OPC_EmitMergeInputChains1_0,
/*54767*/     OPC_EmitInteger, MVT::i32, 14, 
/*54770*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54773*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
              // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
            /*SwitchOpcode*/ 24,  TARGET_VAL(ISD::Constant),// ->54811
/*54787*/     OPC_MoveParent,
/*54788*/     OPC_RecordChild2, // #2 = $amt2
/*54789*/     OPC_MoveChild, 2,
/*54791*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54794*/     OPC_MoveParent,
/*54795*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54797*/     OPC_EmitMergeInputChains1_0,
/*54798*/     OPC_EmitConvertToTarget, 1,
/*54800*/     OPC_EmitConvertToTarget, 2,
/*54802*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
              // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
              // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 82,  TARGET_VAL(ARMISD::WrapperJT),// ->54897
/*54815*/   OPC_RecordChild0, // #0 = $dst
/*54816*/   OPC_MoveChild, 0,
/*54818*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*54821*/   OPC_MoveParent,
/*54822*/   OPC_RecordChild1, // #1 = $id
/*54823*/   OPC_MoveChild, 1,
/*54825*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54828*/   OPC_MoveParent,
/*54829*/   OPC_Scope, 21, /*->54852*/ // 3 children in Scope
/*54831*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*54833*/     OPC_EmitConvertToTarget, 1,
/*54835*/     OPC_EmitInteger, MVT::i32, 14, 
/*54838*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54841*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*54852*/   /*Scope*/ 21, /*->54874*/
/*54853*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54855*/     OPC_EmitConvertToTarget, 1,
/*54857*/     OPC_EmitInteger, MVT::i32, 14, 
/*54860*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54863*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*54874*/   /*Scope*/ 21, /*->54896*/
/*54875*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*54877*/     OPC_EmitConvertToTarget, 1,
/*54879*/     OPC_EmitInteger, MVT::i32, 14, 
/*54882*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54885*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*54896*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 34,  TARGET_VAL(ARMISD::BR2_JT),// ->54934
/*54900*/   OPC_RecordNode,   // #0 = 'ARMbr2jt' chained node
/*54901*/   OPC_RecordChild1, // #1 = $target
/*54902*/   OPC_CheckChild1Type, MVT::i32,
/*54904*/   OPC_RecordChild2, // #2 = $index
/*54905*/   OPC_RecordChild3, // #3 = $jt
/*54906*/   OPC_MoveChild, 3,
/*54908*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*54911*/   OPC_MoveParent,
/*54912*/   OPC_RecordChild4, // #4 = $id
/*54913*/   OPC_MoveChild, 4,
/*54915*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54918*/   OPC_MoveParent,
/*54919*/   OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*54921*/   OPC_EmitMergeInputChains1_0,
/*54922*/   OPC_EmitConvertToTarget, 4,
/*54924*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
            // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
            // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id)
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->54970
/*54937*/   OPC_RecordNode,   // #0 = 'ARMcopystructbyval' chained node
/*54938*/   OPC_CaptureGlueInput,
/*54939*/   OPC_RecordChild1, // #1 = $dst
/*54940*/   OPC_RecordChild2, // #2 = $src
/*54941*/   OPC_RecordChild3, // #3 = $size
/*54942*/   OPC_MoveChild, 3,
/*54944*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54947*/   OPC_MoveParent,
/*54948*/   OPC_RecordChild4, // #4 = $alignment
/*54949*/   OPC_MoveChild, 4,
/*54951*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54954*/   OPC_MoveParent,
/*54955*/   OPC_EmitMergeInputChains1_0,
/*54956*/   OPC_EmitConvertToTarget, 3,
/*54958*/   OPC_EmitConvertToTarget, 4,
/*54960*/   OPC_MorphNodeTo, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 5, 6, 
            // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
            // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
          /*SwitchOpcode*/ 59,  TARGET_VAL(ARMISD::BFI),// ->55032
/*54973*/   OPC_RecordChild0, // #0 = $src
/*54974*/   OPC_RecordChild1, // #1 = $Rn
/*54975*/   OPC_RecordChild2, // #2 = $imm
/*54976*/   OPC_MoveChild, 2,
/*54978*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54981*/   OPC_CheckPredicate, 23, // Predicate_bf_inv_mask_imm
/*54983*/   OPC_MoveParent,
/*54984*/   OPC_Scope, 22, /*->55008*/ // 2 children in Scope
/*54986*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*54988*/     OPC_EmitConvertToTarget, 2,
/*54990*/     OPC_EmitInteger, MVT::i32, 14, 
/*54993*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54996*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*55008*/   /*Scope*/ 22, /*->55031*/
/*55009*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*55011*/     OPC_EmitConvertToTarget, 2,
/*55013*/     OPC_EmitInteger, MVT::i32, 14, 
/*55016*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55019*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*55031*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ISD::ADDC),// ->55205
/*55036*/   OPC_RecordChild0, // #0 = $lhs
/*55037*/   OPC_RecordChild1, // #1 = $rhs
/*55038*/   OPC_Scope, 9|128,1/*137*/, /*->55178*/ // 2 children in Scope
/*55041*/     OPC_MoveChild, 1,
/*55043*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55046*/     OPC_Scope, 30, /*->55078*/ // 4 children in Scope
/*55048*/       OPC_CheckPredicate, 5, // Predicate_imm0_7
/*55050*/       OPC_MoveParent,
/*55051*/       OPC_CheckType, MVT::i32,
/*55053*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55055*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55058*/       OPC_EmitConvertToTarget, 1,
/*55060*/       OPC_EmitInteger, MVT::i32, 14, 
/*55063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*55078*/     /*Scope*/ 30, /*->55109*/
/*55079*/       OPC_CheckPredicate, 6, // Predicate_imm8_255
/*55081*/       OPC_MoveParent,
/*55082*/       OPC_CheckType, MVT::i32,
/*55084*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55086*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55089*/       OPC_EmitConvertToTarget, 1,
/*55091*/       OPC_EmitInteger, MVT::i32, 14, 
/*55094*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55097*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*55109*/     /*Scope*/ 33, /*->55143*/
/*55110*/       OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*55112*/       OPC_MoveParent,
/*55113*/       OPC_CheckType, MVT::i32,
/*55115*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55117*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55120*/       OPC_EmitConvertToTarget, 1,
/*55122*/       OPC_EmitNodeXForm, 5, 3, // imm_neg_XFORM
/*55125*/       OPC_EmitInteger, MVT::i32, 14, 
/*55128*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55131*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*55143*/     /*Scope*/ 33, /*->55177*/
/*55144*/       OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*55146*/       OPC_MoveParent,
/*55147*/       OPC_CheckType, MVT::i32,
/*55149*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55151*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55154*/       OPC_EmitConvertToTarget, 1,
/*55156*/       OPC_EmitNodeXForm, 5, 3, // imm_neg_XFORM
/*55159*/       OPC_EmitInteger, MVT::i32, 14, 
/*55162*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55165*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*55177*/     0, /*End of Scope*/
/*55178*/   /*Scope*/ 25, /*->55204*/
/*55179*/     OPC_CheckType, MVT::i32,
/*55181*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55183*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55186*/     OPC_EmitInteger, MVT::i32, 14, 
/*55189*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55192*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*55204*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123|128,2/*379*/,  TARGET_VAL(ISD::FMA),// ->55588
/*55209*/   OPC_Scope, 112, /*->55323*/ // 4 children in Scope
/*55211*/     OPC_MoveChild, 0,
/*55213*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55216*/     OPC_RecordChild0, // #0 = $Dn
/*55217*/     OPC_MoveParent,
/*55218*/     OPC_RecordChild1, // #1 = $Dm
/*55219*/     OPC_Scope, 53, /*->55274*/ // 2 children in Scope
/*55221*/       OPC_MoveChild, 2,
/*55223*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55226*/       OPC_RecordChild0, // #2 = $Ddin
/*55227*/       OPC_MoveParent,
/*55228*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55251
/*55231*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP4())
/*55233*/         OPC_EmitInteger, MVT::i32, 14, 
/*55236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55239*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                  // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->55273
/*55253*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP4())
/*55255*/         OPC_EmitInteger, MVT::i32, 14, 
/*55258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55261*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                  // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*55274*/     /*Scope*/ 47, /*->55322*/
/*55275*/       OPC_RecordChild2, // #2 = $Ddin
/*55276*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55299
/*55279*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP4())
/*55281*/         OPC_EmitInteger, MVT::i32, 14, 
/*55284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55287*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->55321
/*55301*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP4())
/*55303*/         OPC_EmitInteger, MVT::i32, 14, 
/*55306*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55309*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*55322*/     0, /*End of Scope*/
/*55323*/   /*Scope*/ 113, /*->55437*/
/*55324*/     OPC_RecordChild0, // #0 = $Dn
/*55325*/     OPC_Scope, 54, /*->55381*/ // 2 children in Scope
/*55327*/       OPC_MoveChild, 1,
/*55329*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55332*/       OPC_RecordChild0, // #1 = $Dm
/*55333*/       OPC_MoveParent,
/*55334*/       OPC_RecordChild2, // #2 = $Ddin
/*55335*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55358
/*55338*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP4())
/*55340*/         OPC_EmitInteger, MVT::i32, 14, 
/*55343*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55346*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->55380
/*55360*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP4())
/*55362*/         OPC_EmitInteger, MVT::i32, 14, 
/*55365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55368*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*55381*/     /*Scope*/ 54, /*->55436*/
/*55382*/       OPC_RecordChild1, // #1 = $Dm
/*55383*/       OPC_MoveChild, 2,
/*55385*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55388*/       OPC_RecordChild0, // #2 = $Ddin
/*55389*/       OPC_MoveParent,
/*55390*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55413
/*55393*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP4())
/*55395*/         OPC_EmitInteger, MVT::i32, 14, 
/*55398*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55401*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                  // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->55435
/*55415*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP4())
/*55417*/         OPC_EmitInteger, MVT::i32, 14, 
/*55420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55423*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                  // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*55436*/     0, /*End of Scope*/
/*55437*/   /*Scope*/ 55, /*->55493*/
/*55438*/     OPC_MoveChild, 0,
/*55440*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55443*/     OPC_RecordChild0, // #0 = $Vn
/*55444*/     OPC_MoveParent,
/*55445*/     OPC_RecordChild1, // #1 = $Vm
/*55446*/     OPC_RecordChild2, // #2 = $src1
/*55447*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->55470
/*55450*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP4())
/*55452*/       OPC_EmitInteger, MVT::i32, 14, 
/*55455*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55458*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->55492
/*55472*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP4())
/*55474*/       OPC_EmitInteger, MVT::i32, 14, 
/*55477*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55480*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*55493*/   /*Scope*/ 93, /*->55587*/
/*55494*/     OPC_RecordChild0, // #0 = $Dn
/*55495*/     OPC_RecordChild1, // #1 = $Dm
/*55496*/     OPC_RecordChild2, // #2 = $Ddin
/*55497*/     OPC_SwitchType /*4 cases */, 20,  MVT::f64,// ->55520
/*55500*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP4())
/*55502*/       OPC_EmitInteger, MVT::i32, 14, 
/*55505*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55508*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->55542
/*55522*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP4())
/*55524*/       OPC_EmitInteger, MVT::i32, 14, 
/*55527*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55530*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->55564
/*55544*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP4())
/*55546*/       OPC_EmitInteger, MVT::i32, 14, 
/*55549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55552*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->55586
/*55566*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP4())
/*55568*/       OPC_EmitInteger, MVT::i32, 14, 
/*55571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55574*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*55587*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 10|128,3/*394*/,  TARGET_VAL(ISD::FNEG),// ->55986
/*55592*/   OPC_Scope, 99|128,1/*227*/, /*->55822*/ // 2 children in Scope
/*55595*/     OPC_MoveChild, 0,
/*55597*/     OPC_SwitchOpcode /*2 cases */, 41|128,1/*169*/,  TARGET_VAL(ISD::FMA),// ->55771
/*55602*/       OPC_Scope, 56, /*->55660*/ // 2 children in Scope
/*55604*/         OPC_MoveChild, 0,
/*55606*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55609*/         OPC_RecordChild0, // #0 = $Dn
/*55610*/         OPC_MoveParent,
/*55611*/         OPC_RecordChild1, // #1 = $Dm
/*55612*/         OPC_RecordChild2, // #2 = $Ddin
/*55613*/         OPC_MoveParent,
/*55614*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55637
/*55617*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP4())
/*55619*/           OPC_EmitInteger, MVT::i32, 14, 
/*55622*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55625*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                  /*SwitchType*/ 20,  MVT::f32,// ->55659
/*55639*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP4())
/*55641*/           OPC_EmitInteger, MVT::i32, 14, 
/*55644*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55647*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                  0, // EndSwitchType
/*55660*/       /*Scope*/ 109, /*->55770*/
/*55661*/         OPC_RecordChild0, // #0 = $Dn
/*55662*/         OPC_Scope, 55, /*->55719*/ // 2 children in Scope
/*55664*/           OPC_MoveChild, 1,
/*55666*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55669*/           OPC_RecordChild0, // #1 = $Dm
/*55670*/           OPC_MoveParent,
/*55671*/           OPC_RecordChild2, // #2 = $Ddin
/*55672*/           OPC_MoveParent,
/*55673*/           OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55696
/*55676*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP4())
/*55678*/             OPC_EmitInteger, MVT::i32, 14, 
/*55681*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55684*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                    /*SwitchType*/ 20,  MVT::f32,// ->55718
/*55698*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP4())
/*55700*/             OPC_EmitInteger, MVT::i32, 14, 
/*55703*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55706*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                    0, // EndSwitchType
/*55719*/         /*Scope*/ 49, /*->55769*/
/*55720*/           OPC_RecordChild1, // #1 = $Dm
/*55721*/           OPC_RecordChild2, // #2 = $Ddin
/*55722*/           OPC_MoveParent,
/*55723*/           OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55746
/*55726*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP4())
/*55728*/             OPC_EmitInteger, MVT::i32, 14, 
/*55731*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55734*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                    /*SwitchType*/ 20,  MVT::f32,// ->55768
/*55748*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP4())
/*55750*/             OPC_EmitInteger, MVT::i32, 14, 
/*55753*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55756*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                    0, // EndSwitchType
/*55769*/         0, /*End of Scope*/
/*55770*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FMUL),// ->55821
/*55774*/       OPC_RecordChild0, // #0 = $Dn
/*55775*/       OPC_RecordChild1, // #1 = $Dm
/*55776*/       OPC_MoveParent,
/*55777*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->55799
/*55780*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*55782*/         OPC_EmitInteger, MVT::i32, 14, 
/*55785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 19,  MVT::f32,// ->55820
/*55801*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*55803*/         OPC_EmitInteger, MVT::i32, 14, 
/*55806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55809*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*55822*/   /*Scope*/ 33|128,1/*161*/, /*->55985*/
/*55824*/     OPC_RecordChild0, // #0 = $Dm
/*55825*/     OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->55846
/*55828*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*55830*/       OPC_EmitInteger, MVT::i32, 14, 
/*55833*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55836*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VNEGD:f64 DPR:f64:$Dm)
              /*SwitchType*/ 96,  MVT::f32,// ->55944
/*55848*/       OPC_Scope, 18, /*->55868*/ // 2 children in Scope
/*55850*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*55852*/         OPC_EmitInteger, MVT::i32, 14, 
/*55855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55858*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*55868*/       /*Scope*/ 74, /*->55943*/
/*55869*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*55871*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*55878*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55881*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*55890*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55893*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*55903*/         OPC_EmitInteger, MVT::i32, 14, 
/*55906*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55909*/         OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*55919*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55922*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*55931*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55934*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*55943*/       0, /*End of Scope*/
              /*SwitchType*/ 18,  MVT::v2f32,// ->55964
/*55946*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55948*/       OPC_EmitInteger, MVT::i32, 14, 
/*55951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55954*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 18,  MVT::v4f32,// ->55984
/*55966*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55968*/       OPC_EmitInteger, MVT::i32, 14, 
/*55971*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55974*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*55985*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLs),// ->56156
/*55990*/   OPC_RecordChild0, // #0 = $Vn
/*55991*/   OPC_Scope, 68, /*->56061*/ // 3 children in Scope
/*55993*/     OPC_CheckChild0Type, MVT::v4i16,
/*55995*/     OPC_Scope, 40, /*->56037*/ // 2 children in Scope
/*55997*/       OPC_MoveChild, 1,
/*55999*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56002*/       OPC_RecordChild0, // #1 = $Vm
/*56003*/       OPC_CheckChild0Type, MVT::v4i16,
/*56005*/       OPC_RecordChild1, // #2 = $lane
/*56006*/       OPC_MoveChild, 1,
/*56008*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56011*/       OPC_MoveParent,
/*56012*/       OPC_MoveParent,
/*56013*/       OPC_CheckType, MVT::v4i32,
/*56015*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56017*/       OPC_EmitConvertToTarget, 2,
/*56019*/       OPC_EmitInteger, MVT::i32, 14, 
/*56022*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56025*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*56037*/     /*Scope*/ 22, /*->56060*/
/*56038*/       OPC_RecordChild1, // #1 = $Vm
/*56039*/       OPC_CheckType, MVT::v4i32,
/*56041*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56043*/       OPC_EmitInteger, MVT::i32, 14, 
/*56046*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56049*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*56060*/     0, /*End of Scope*/
/*56061*/   /*Scope*/ 68, /*->56130*/
/*56062*/     OPC_CheckChild0Type, MVT::v2i32,
/*56064*/     OPC_Scope, 40, /*->56106*/ // 2 children in Scope
/*56066*/       OPC_MoveChild, 1,
/*56068*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56071*/       OPC_RecordChild0, // #1 = $Vm
/*56072*/       OPC_CheckChild0Type, MVT::v2i32,
/*56074*/       OPC_RecordChild1, // #2 = $lane
/*56075*/       OPC_MoveChild, 1,
/*56077*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56080*/       OPC_MoveParent,
/*56081*/       OPC_MoveParent,
/*56082*/       OPC_CheckType, MVT::v2i64,
/*56084*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56086*/       OPC_EmitConvertToTarget, 2,
/*56088*/       OPC_EmitInteger, MVT::i32, 14, 
/*56091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56094*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*56106*/     /*Scope*/ 22, /*->56129*/
/*56107*/       OPC_RecordChild1, // #1 = $Vm
/*56108*/       OPC_CheckType, MVT::v2i64,
/*56110*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56112*/       OPC_EmitInteger, MVT::i32, 14, 
/*56115*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56118*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*56129*/     0, /*End of Scope*/
/*56130*/   /*Scope*/ 24, /*->56155*/
/*56131*/     OPC_CheckChild0Type, MVT::v8i8,
/*56133*/     OPC_RecordChild1, // #1 = $Vm
/*56134*/     OPC_CheckType, MVT::v8i16,
/*56136*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56138*/     OPC_EmitInteger, MVT::i32, 14, 
/*56141*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56144*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*56155*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLu),// ->56326
/*56160*/   OPC_RecordChild0, // #0 = $Vn
/*56161*/   OPC_Scope, 68, /*->56231*/ // 3 children in Scope
/*56163*/     OPC_CheckChild0Type, MVT::v4i16,
/*56165*/     OPC_Scope, 40, /*->56207*/ // 2 children in Scope
/*56167*/       OPC_MoveChild, 1,
/*56169*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56172*/       OPC_RecordChild0, // #1 = $Vm
/*56173*/       OPC_CheckChild0Type, MVT::v4i16,
/*56175*/       OPC_RecordChild1, // #2 = $lane
/*56176*/       OPC_MoveChild, 1,
/*56178*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56181*/       OPC_MoveParent,
/*56182*/       OPC_MoveParent,
/*56183*/       OPC_CheckType, MVT::v4i32,
/*56185*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56187*/       OPC_EmitConvertToTarget, 2,
/*56189*/       OPC_EmitInteger, MVT::i32, 14, 
/*56192*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56195*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*56207*/     /*Scope*/ 22, /*->56230*/
/*56208*/       OPC_RecordChild1, // #1 = $Vm
/*56209*/       OPC_CheckType, MVT::v4i32,
/*56211*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56213*/       OPC_EmitInteger, MVT::i32, 14, 
/*56216*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56219*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*56230*/     0, /*End of Scope*/
/*56231*/   /*Scope*/ 68, /*->56300*/
/*56232*/     OPC_CheckChild0Type, MVT::v2i32,
/*56234*/     OPC_Scope, 40, /*->56276*/ // 2 children in Scope
/*56236*/       OPC_MoveChild, 1,
/*56238*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56241*/       OPC_RecordChild0, // #1 = $Vm
/*56242*/       OPC_CheckChild0Type, MVT::v2i32,
/*56244*/       OPC_RecordChild1, // #2 = $lane
/*56245*/       OPC_MoveChild, 1,
/*56247*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56250*/       OPC_MoveParent,
/*56251*/       OPC_MoveParent,
/*56252*/       OPC_CheckType, MVT::v2i64,
/*56254*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56256*/       OPC_EmitConvertToTarget, 2,
/*56258*/       OPC_EmitInteger, MVT::i32, 14, 
/*56261*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56264*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*56276*/     /*Scope*/ 22, /*->56299*/
/*56277*/       OPC_RecordChild1, // #1 = $Vm
/*56278*/       OPC_CheckType, MVT::v2i64,
/*56280*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56282*/       OPC_EmitInteger, MVT::i32, 14, 
/*56285*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56288*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*56299*/     0, /*End of Scope*/
/*56300*/   /*Scope*/ 24, /*->56325*/
/*56301*/     OPC_CheckChild0Type, MVT::v8i8,
/*56303*/     OPC_RecordChild1, // #1 = $Vm
/*56304*/     OPC_CheckType, MVT::v8i16,
/*56306*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56308*/     OPC_EmitInteger, MVT::i32, 14, 
/*56311*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56314*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*56325*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 54|128,3/*438*/,  TARGET_VAL(ARMISD::VDUPLANE),// ->56768
/*56330*/   OPC_RecordChild0, // #0 = $Vm
/*56331*/   OPC_Scope, 62, /*->56395*/ // 8 children in Scope
/*56333*/     OPC_CheckChild0Type, MVT::v8i8,
/*56335*/     OPC_RecordChild1, // #1 = $lane
/*56336*/     OPC_MoveChild, 1,
/*56338*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56341*/     OPC_Scope, 26, /*->56369*/ // 2 children in Scope
/*56343*/       OPC_CheckPredicate, 91, // Predicate_VectorIndex32
/*56345*/       OPC_MoveParent,
/*56346*/       OPC_CheckType, MVT::v16i8,
/*56348*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56350*/       OPC_EmitConvertToTarget, 1,
/*56352*/       OPC_EmitInteger, MVT::i32, 14, 
/*56355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56358*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*56369*/     /*Scope*/ 24, /*->56394*/
/*56370*/       OPC_MoveParent,
/*56371*/       OPC_CheckType, MVT::v8i8,
/*56373*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56375*/       OPC_EmitConvertToTarget, 1,
/*56377*/       OPC_EmitInteger, MVT::i32, 14, 
/*56380*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56383*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*56394*/     0, /*End of Scope*/
/*56395*/   /*Scope*/ 62, /*->56458*/
/*56396*/     OPC_CheckChild0Type, MVT::v4i16,
/*56398*/     OPC_RecordChild1, // #1 = $lane
/*56399*/     OPC_MoveChild, 1,
/*56401*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56404*/     OPC_Scope, 26, /*->56432*/ // 2 children in Scope
/*56406*/       OPC_CheckPredicate, 91, // Predicate_VectorIndex32
/*56408*/       OPC_MoveParent,
/*56409*/       OPC_CheckType, MVT::v8i16,
/*56411*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56413*/       OPC_EmitConvertToTarget, 1,
/*56415*/       OPC_EmitInteger, MVT::i32, 14, 
/*56418*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56421*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*56432*/     /*Scope*/ 24, /*->56457*/
/*56433*/       OPC_MoveParent,
/*56434*/       OPC_CheckType, MVT::v4i16,
/*56436*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56438*/       OPC_EmitConvertToTarget, 1,
/*56440*/       OPC_EmitInteger, MVT::i32, 14, 
/*56443*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56446*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*56457*/     0, /*End of Scope*/
/*56458*/   /*Scope*/ 62, /*->56521*/
/*56459*/     OPC_CheckChild0Type, MVT::v2i32,
/*56461*/     OPC_RecordChild1, // #1 = $lane
/*56462*/     OPC_MoveChild, 1,
/*56464*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56467*/     OPC_Scope, 26, /*->56495*/ // 2 children in Scope
/*56469*/       OPC_CheckPredicate, 91, // Predicate_VectorIndex32
/*56471*/       OPC_MoveParent,
/*56472*/       OPC_CheckType, MVT::v4i32,
/*56474*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56476*/       OPC_EmitConvertToTarget, 1,
/*56478*/       OPC_EmitInteger, MVT::i32, 14, 
/*56481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56484*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*56495*/     /*Scope*/ 24, /*->56520*/
/*56496*/       OPC_MoveParent,
/*56497*/       OPC_CheckType, MVT::v2i32,
/*56499*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56501*/       OPC_EmitConvertToTarget, 1,
/*56503*/       OPC_EmitInteger, MVT::i32, 14, 
/*56506*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56509*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*56520*/     0, /*End of Scope*/
/*56521*/   /*Scope*/ 47, /*->56569*/
/*56522*/     OPC_CheckChild0Type, MVT::v16i8,
/*56524*/     OPC_RecordChild1, // #1 = $lane
/*56525*/     OPC_MoveChild, 1,
/*56527*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56530*/     OPC_MoveParent,
/*56531*/     OPC_CheckType, MVT::v16i8,
/*56533*/     OPC_EmitConvertToTarget, 1,
/*56535*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*56538*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*56547*/     OPC_EmitConvertToTarget, 1,
/*56549*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*56552*/     OPC_EmitInteger, MVT::i32, 14, 
/*56555*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56558*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*56569*/   /*Scope*/ 47, /*->56617*/
/*56570*/     OPC_CheckChild0Type, MVT::v8i16,
/*56572*/     OPC_RecordChild1, // #1 = $lane
/*56573*/     OPC_MoveChild, 1,
/*56575*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56578*/     OPC_MoveParent,
/*56579*/     OPC_CheckType, MVT::v8i16,
/*56581*/     OPC_EmitConvertToTarget, 1,
/*56583*/     OPC_EmitNodeXForm, 1, 2, // DSubReg_i16_reg
/*56586*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*56595*/     OPC_EmitConvertToTarget, 1,
/*56597*/     OPC_EmitNodeXForm, 2, 5, // SubReg_i16_lane
/*56600*/     OPC_EmitInteger, MVT::i32, 14, 
/*56603*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56606*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*56617*/   /*Scope*/ 47, /*->56665*/
/*56618*/     OPC_CheckChild0Type, MVT::v4i32,
/*56620*/     OPC_RecordChild1, // #1 = $lane
/*56621*/     OPC_MoveChild, 1,
/*56623*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56626*/     OPC_MoveParent,
/*56627*/     OPC_CheckType, MVT::v4i32,
/*56629*/     OPC_EmitConvertToTarget, 1,
/*56631*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i32_reg
/*56634*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*56643*/     OPC_EmitConvertToTarget, 1,
/*56645*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i32_lane
/*56648*/     OPC_EmitInteger, MVT::i32, 14, 
/*56651*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56654*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*56665*/   /*Scope*/ 53, /*->56719*/
/*56666*/     OPC_CheckChild0Type, MVT::v2f32,
/*56668*/     OPC_RecordChild1, // #1 = $lane
/*56669*/     OPC_MoveChild, 1,
/*56671*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56674*/     OPC_MoveParent,
/*56675*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->56697
/*56678*/       OPC_EmitConvertToTarget, 1,
/*56680*/       OPC_EmitInteger, MVT::i32, 14, 
/*56683*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56686*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 19,  MVT::v4f32,// ->56718
/*56699*/       OPC_EmitConvertToTarget, 1,
/*56701*/       OPC_EmitInteger, MVT::i32, 14, 
/*56704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56707*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*56719*/   /*Scope*/ 47, /*->56767*/
/*56720*/     OPC_CheckChild0Type, MVT::v4f32,
/*56722*/     OPC_RecordChild1, // #1 = $lane
/*56723*/     OPC_MoveChild, 1,
/*56725*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56728*/     OPC_MoveParent,
/*56729*/     OPC_CheckType, MVT::v4f32,
/*56731*/     OPC_EmitConvertToTarget, 1,
/*56733*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i32_reg
/*56736*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*56745*/     OPC_EmitConvertToTarget, 1,
/*56747*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i32_lane
/*56750*/     OPC_EmitInteger, MVT::i32, 14, 
/*56753*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56756*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*56767*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 50|128,4/*562*/,  TARGET_VAL(ISD::FMUL),// ->57334
/*56772*/   OPC_Scope, 67, /*->56841*/ // 5 children in Scope
/*56774*/     OPC_RecordChild0, // #0 = $Vn
/*56775*/     OPC_MoveChild, 1,
/*56777*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56780*/     OPC_RecordChild0, // #1 = $Vm
/*56781*/     OPC_CheckChild0Type, MVT::v2f32,
/*56783*/     OPC_RecordChild1, // #2 = $lane
/*56784*/     OPC_MoveChild, 1,
/*56786*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56789*/     OPC_MoveParent,
/*56790*/     OPC_MoveParent,
/*56791*/     OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->56816
/*56794*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56796*/       OPC_EmitConvertToTarget, 2,
/*56798*/       OPC_EmitInteger, MVT::i32, 14, 
/*56801*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56804*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 22,  MVT::v4f32,// ->56840
/*56818*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56820*/       OPC_EmitConvertToTarget, 2,
/*56822*/       OPC_EmitInteger, MVT::i32, 14, 
/*56825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56828*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*56841*/   /*Scope*/ 67, /*->56909*/
/*56842*/     OPC_MoveChild, 0,
/*56844*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56847*/     OPC_RecordChild0, // #0 = $Vm
/*56848*/     OPC_CheckChild0Type, MVT::v2f32,
/*56850*/     OPC_RecordChild1, // #1 = $lane
/*56851*/     OPC_MoveChild, 1,
/*56853*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56856*/     OPC_MoveParent,
/*56857*/     OPC_MoveParent,
/*56858*/     OPC_RecordChild1, // #2 = $Vn
/*56859*/     OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->56884
/*56862*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56864*/       OPC_EmitConvertToTarget, 1,
/*56866*/       OPC_EmitInteger, MVT::i32, 14, 
/*56869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56872*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 22,  MVT::v4f32,// ->56908
/*56886*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56888*/       OPC_EmitConvertToTarget, 1,
/*56890*/       OPC_EmitInteger, MVT::i32, 14, 
/*56893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56896*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*56909*/   /*Scope*/ 56, /*->56966*/
/*56910*/     OPC_RecordChild0, // #0 = $src1
/*56911*/     OPC_MoveChild, 1,
/*56913*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56916*/     OPC_RecordChild0, // #1 = $src2
/*56917*/     OPC_CheckChild0Type, MVT::v4f32,
/*56919*/     OPC_RecordChild1, // #2 = $lane
/*56920*/     OPC_MoveChild, 1,
/*56922*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56925*/     OPC_MoveParent,
/*56926*/     OPC_MoveParent,
/*56927*/     OPC_CheckType, MVT::v4f32,
/*56929*/     OPC_EmitConvertToTarget, 2,
/*56931*/     OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*56934*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*56943*/     OPC_EmitConvertToTarget, 2,
/*56945*/     OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*56948*/     OPC_EmitInteger, MVT::i32, 14, 
/*56951*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56954*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*56966*/   /*Scope*/ 108, /*->57075*/
/*56967*/     OPC_MoveChild, 0,
/*56969*/     OPC_SwitchOpcode /*2 cases */, 51,  TARGET_VAL(ARMISD::VDUPLANE),// ->57024
/*56973*/       OPC_RecordChild0, // #0 = $src2
/*56974*/       OPC_CheckChild0Type, MVT::v4f32,
/*56976*/       OPC_RecordChild1, // #1 = $lane
/*56977*/       OPC_MoveChild, 1,
/*56979*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56982*/       OPC_MoveParent,
/*56983*/       OPC_MoveParent,
/*56984*/       OPC_RecordChild1, // #2 = $src1
/*56985*/       OPC_CheckType, MVT::v4f32,
/*56987*/       OPC_EmitConvertToTarget, 1,
/*56989*/       OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*56992*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*57001*/       OPC_EmitConvertToTarget, 1,
/*57003*/       OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*57006*/       OPC_EmitInteger, MVT::i32, 14, 
/*57009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57012*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
              /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FNEG),// ->57074
/*57027*/       OPC_RecordChild0, // #0 = $a
/*57028*/       OPC_MoveParent,
/*57029*/       OPC_RecordChild1, // #1 = $b
/*57030*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->57052
/*57033*/         OPC_CheckPatternPredicate, 42, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*57035*/         OPC_EmitInteger, MVT::i32, 14, 
/*57038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57041*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 19,  MVT::f32,// ->57073
/*57054*/         OPC_CheckPatternPredicate, 42, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*57056*/         OPC_EmitInteger, MVT::i32, 14, 
/*57059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57062*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*57075*/   /*Scope*/ 0|128,2/*256*/, /*->57333*/
/*57077*/     OPC_RecordChild0, // #0 = $b
/*57078*/     OPC_Scope, 51, /*->57131*/ // 2 children in Scope
/*57080*/       OPC_MoveChild, 1,
/*57082*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*57085*/       OPC_RecordChild0, // #1 = $a
/*57086*/       OPC_MoveParent,
/*57087*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->57109
/*57090*/         OPC_CheckPatternPredicate, 42, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*57092*/         OPC_EmitInteger, MVT::i32, 14, 
/*57095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57098*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 19,  MVT::f32,// ->57130
/*57111*/         OPC_CheckPatternPredicate, 42, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*57113*/         OPC_EmitInteger, MVT::i32, 14, 
/*57116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57119*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*57131*/     /*Scope*/ 71|128,1/*199*/, /*->57332*/
/*57133*/       OPC_RecordChild1, // #1 = $Dm
/*57134*/       OPC_SwitchType /*4 cases */, 19,  MVT::f64,// ->57156
/*57137*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*57139*/         OPC_EmitInteger, MVT::i32, 14, 
/*57142*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57145*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->57289
/*57159*/         OPC_Scope, 19, /*->57180*/ // 2 children in Scope
/*57161*/           OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*57163*/           OPC_EmitInteger, MVT::i32, 14, 
/*57166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57169*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*57180*/         /*Scope*/ 107, /*->57288*/
/*57181*/           OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*57183*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*57190*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57193*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*57202*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57205*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*57215*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*57222*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57225*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*57234*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57237*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*57247*/           OPC_EmitInteger, MVT::i32, 14, 
/*57250*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57253*/           OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*57264*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57267*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*57276*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57279*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*57288*/         0, /*End of Scope*/
                /*SwitchType*/ 19,  MVT::v2f32,// ->57310
/*57291*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57293*/         OPC_EmitInteger, MVT::i32, 14, 
/*57296*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57299*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                /*SwitchType*/ 19,  MVT::v4f32,// ->57331
/*57312*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57314*/         OPC_EmitInteger, MVT::i32, 14, 
/*57317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57320*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                0, // EndSwitchType
/*57332*/     0, /*End of Scope*/
/*57333*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 44,  TARGET_VAL(ISD::CALLSEQ_START),// ->57381
/*57337*/   OPC_RecordNode,   // #0 = 'ARMcallseq_start' chained node
/*57338*/   OPC_RecordChild1, // #1 = $amt
/*57339*/   OPC_MoveChild, 1,
/*57341*/   OPC_SwitchOpcode /*2 cases */, 18,  TARGET_VAL(ISD::TargetConstant),// ->57363
/*57345*/     OPC_MoveParent,
/*57346*/     OPC_EmitMergeInputChains1_0,
/*57347*/     OPC_EmitInteger, MVT::i32, 14, 
/*57350*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57353*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
              // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
            /*SwitchOpcode*/ 14,  TARGET_VAL(ISD::Constant),// ->57380
/*57366*/     OPC_MoveParent,
/*57367*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57369*/     OPC_EmitMergeInputChains1_0,
/*57370*/     OPC_EmitConvertToTarget, 1,
/*57372*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
              // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
              // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::CALL),// ->57507
/*57384*/   OPC_RecordNode,   // #0 = 'ARMcall' chained node
/*57385*/   OPC_CaptureGlueInput,
/*57386*/   OPC_RecordChild1, // #1 = $func
/*57387*/   OPC_Scope, 80, /*->57469*/ // 2 children in Scope
/*57389*/     OPC_MoveChild, 1,
/*57391*/     OPC_SwitchOpcode /*2 cases */, 35,  TARGET_VAL(ISD::TargetGlobalAddress),// ->57430
/*57395*/       OPC_MoveParent,
/*57396*/       OPC_Scope, 11, /*->57409*/ // 2 children in Scope
/*57398*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57400*/         OPC_EmitMergeInputChains1_0,
/*57401*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*57409*/       /*Scope*/ 19, /*->57429*/
/*57410*/         OPC_CheckPatternPredicate, 43, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57412*/         OPC_EmitMergeInputChains1_0,
/*57413*/         OPC_EmitInteger, MVT::i32, 14, 
/*57416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57419*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*57429*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::TargetExternalSymbol),// ->57468
/*57433*/       OPC_MoveParent,
/*57434*/       OPC_Scope, 11, /*->57447*/ // 2 children in Scope
/*57436*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57438*/         OPC_EmitMergeInputChains1_0,
/*57439*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (texternalsym:i32):$func)
/*57447*/       /*Scope*/ 19, /*->57467*/
/*57448*/         OPC_CheckPatternPredicate, 43, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57450*/         OPC_EmitMergeInputChains1_0,
/*57451*/         OPC_EmitInteger, MVT::i32, 14, 
/*57454*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57457*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*57467*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*57469*/   /*Scope*/ 36, /*->57506*/
/*57470*/     OPC_CheckChild1Type, MVT::i32,
/*57472*/     OPC_Scope, 11, /*->57485*/ // 2 children in Scope
/*57474*/       OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57476*/       OPC_EmitMergeInputChains1_0,
/*57477*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLX:i32 GPR:i32:$func)
/*57485*/     /*Scope*/ 19, /*->57505*/
/*57486*/       OPC_CheckPatternPredicate, 43, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57488*/       OPC_EmitMergeInputChains1_0,
/*57489*/       OPC_EmitInteger, MVT::i32, 14, 
/*57492*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57495*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$dst)
/*57505*/     0, /*End of Scope*/
/*57506*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 53,  TARGET_VAL(ARMISD::CALL_PRED),// ->57563
/*57510*/   OPC_RecordNode,   // #0 = 'ARMcall_pred' chained node
/*57511*/   OPC_CaptureGlueInput,
/*57512*/   OPC_RecordChild1, // #1 = $func
/*57513*/   OPC_Scope, 25, /*->57540*/ // 2 children in Scope
/*57515*/     OPC_MoveChild, 1,
/*57517*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*57520*/     OPC_MoveParent,
/*57521*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57523*/     OPC_EmitMergeInputChains1_0,
/*57524*/     OPC_EmitInteger, MVT::i32, 14, 
/*57527*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57530*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
              // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*57540*/   /*Scope*/ 21, /*->57562*/
/*57541*/     OPC_CheckChild1Type, MVT::i32,
/*57543*/     OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57545*/     OPC_EmitMergeInputChains1_0,
/*57546*/     OPC_EmitInteger, MVT::i32, 14, 
/*57549*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57552*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
              // Dst: (BLX_pred:i32 GPR:i32:$func)
/*57562*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 81,  TARGET_VAL(ARMISD::CALL_NOLINK),// ->57647
/*57566*/   OPC_RecordNode,   // #0 = 'ARMcall_nolink' chained node
/*57567*/   OPC_CaptureGlueInput,
/*57568*/   OPC_RecordChild1, // #1 = $func
/*57569*/   OPC_Scope, 34, /*->57605*/ // 2 children in Scope
/*57571*/     OPC_MoveChild, 1,
/*57573*/     OPC_SwitchOpcode /*2 cases */, 12,  TARGET_VAL(ISD::TargetGlobalAddress),// ->57589
/*57577*/       OPC_MoveParent,
/*57578*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57580*/       OPC_EmitMergeInputChains1_0,
/*57581*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
              /*SwitchOpcode*/ 12,  TARGET_VAL(ISD::TargetExternalSymbol),// ->57604
/*57592*/       OPC_MoveParent,
/*57593*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57595*/       OPC_EmitMergeInputChains1_0,
/*57596*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
              0, // EndSwitchOpcode
/*57605*/   /*Scope*/ 40, /*->57646*/
/*57606*/     OPC_CheckChild1Type, MVT::i32,
/*57608*/     OPC_Scope, 11, /*->57621*/ // 3 children in Scope
/*57610*/       OPC_CheckPatternPredicate, 44, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*57612*/       OPC_EmitMergeInputChains1_0,
/*57613*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*57621*/     /*Scope*/ 11, /*->57633*/
/*57622*/       OPC_CheckPatternPredicate, 45, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*57624*/       OPC_EmitMergeInputChains1_0,
/*57625*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*57633*/     /*Scope*/ 11, /*->57645*/
/*57634*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57636*/       OPC_EmitMergeInputChains1_0,
/*57637*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*57645*/     0, /*End of Scope*/
/*57646*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38,  TARGET_VAL(ARMISD::MEMBARRIER),// ->57688
/*57650*/   OPC_RecordNode,   // #0 = 'ARMMemBarrier' chained node
/*57651*/   OPC_RecordChild1, // #1 = $opt
/*57652*/   OPC_MoveChild, 1,
/*57654*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57657*/   OPC_CheckType, MVT::i32,
/*57659*/   OPC_MoveParent,
/*57660*/   OPC_Scope, 12, /*->57674*/ // 2 children in Scope
/*57662*/     OPC_CheckPatternPredicate, 46, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*57664*/     OPC_EmitMergeInputChains1_0,
/*57665*/     OPC_EmitConvertToTarget, 1,
/*57667*/     OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (DMB (imm:i32):$opt)
/*57674*/   /*Scope*/ 12, /*->57687*/
/*57675*/     OPC_CheckPatternPredicate, 47, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*57677*/     OPC_EmitMergeInputChains1_0,
/*57678*/     OPC_EmitConvertToTarget, 1,
/*57680*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (t2DMB (imm:i32):$opt)
/*57687*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperPIC),// ->57724
/*57691*/   OPC_RecordChild0, // #0 = $addr
/*57692*/   OPC_MoveChild, 0,
/*57694*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*57697*/   OPC_MoveParent,
/*57698*/   OPC_CheckType, MVT::i32,
/*57700*/   OPC_Scope, 10, /*->57712*/ // 2 children in Scope
/*57702*/     OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*57704*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57712*/   /*Scope*/ 10, /*->57723*/
/*57713*/     OPC_CheckPatternPredicate, 48, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*57715*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57723*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperDYN),// ->57760
/*57727*/   OPC_RecordChild0, // #0 = $addr
/*57728*/   OPC_MoveChild, 0,
/*57730*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*57733*/   OPC_MoveParent,
/*57734*/   OPC_CheckType, MVT::i32,
/*57736*/   OPC_Scope, 10, /*->57748*/ // 2 children in Scope
/*57738*/     OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*57740*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*57748*/   /*Scope*/ 10, /*->57759*/
/*57749*/     OPC_CheckPatternPredicate, 48, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*57751*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*57759*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::Wrapper),// ->57921
/*57764*/   OPC_RecordChild0, // #0 = $dst
/*57765*/   OPC_MoveChild, 0,
/*57767*/   OPC_SwitchOpcode /*2 cases */, 84,  TARGET_VAL(ISD::TargetGlobalAddress),// ->57855
/*57771*/     OPC_MoveParent,
/*57772*/     OPC_CheckType, MVT::i32,
/*57774*/     OPC_Scope, 18, /*->57794*/ // 5 children in Scope
/*57776*/       OPC_CheckPatternPredicate, 49, // (!Subtarget->isThumb()) && (!Subtarget->useMovt())
/*57778*/       OPC_EmitInteger, MVT::i32, 14, 
/*57781*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57784*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tglobaladdr:i32):$dst)
/*57794*/     /*Scope*/ 10, /*->57805*/
/*57795*/       OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*57797*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*57805*/     /*Scope*/ 18, /*->57824*/
/*57806*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57808*/       OPC_EmitInteger, MVT::i32, 14, 
/*57811*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57814*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tglobaladdr:i32):$dst)
/*57824*/     /*Scope*/ 18, /*->57843*/
/*57825*/       OPC_CheckPatternPredicate, 50, // (Subtarget->isThumb2()) && (!Subtarget->useMovt())
/*57827*/       OPC_EmitInteger, MVT::i32, 14, 
/*57830*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57833*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tglobaladdr:i32):$dst)
/*57843*/     /*Scope*/ 10, /*->57854*/
/*57844*/       OPC_CheckPatternPredicate, 48, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*57846*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*57854*/     0, /*End of Scope*/
            /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::TargetConstantPool),// ->57920
/*57858*/     OPC_MoveParent,
/*57859*/     OPC_CheckType, MVT::i32,
/*57861*/     OPC_Scope, 18, /*->57881*/ // 3 children in Scope
/*57863*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57865*/       OPC_EmitInteger, MVT::i32, 14, 
/*57868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57871*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*57881*/     /*Scope*/ 18, /*->57900*/
/*57882*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57884*/       OPC_EmitInteger, MVT::i32, 14, 
/*57887*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57890*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*57900*/     /*Scope*/ 18, /*->57919*/
/*57901*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57903*/       OPC_EmitInteger, MVT::i32, 14, 
/*57906*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57909*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*57919*/     0, /*End of Scope*/
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::TC_RETURN),// ->57973
/*57924*/   OPC_RecordNode,   // #0 = 'ARMtcret' chained node
/*57925*/   OPC_CaptureGlueInput,
/*57926*/   OPC_RecordChild1, // #1 = $dst
/*57927*/   OPC_Scope, 32, /*->57961*/ // 2 children in Scope
/*57929*/     OPC_MoveChild, 1,
/*57931*/     OPC_SwitchOpcode /*2 cases */, 11,  TARGET_VAL(ISD::TargetGlobalAddress),// ->57946
/*57935*/       OPC_CheckType, MVT::i32,
/*57937*/       OPC_MoveParent,
/*57938*/       OPC_EmitMergeInputChains1_0,
/*57939*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (TCRETURNdi (texternalsym:i32):$dst)
              /*SwitchOpcode*/ 11,  TARGET_VAL(ISD::TargetExternalSymbol),// ->57960
/*57949*/       OPC_CheckType, MVT::i32,
/*57951*/       OPC_MoveParent,
/*57952*/       OPC_EmitMergeInputChains1_0,
/*57953*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                // Dst: (TCRETURNdi (texternalsym:i32):$dst)
              0, // EndSwitchOpcode
/*57961*/   /*Scope*/ 10, /*->57972*/
/*57962*/     OPC_CheckChild1Type, MVT::i32,
/*57964*/     OPC_EmitMergeInputChains1_0,
/*57965*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
              // Dst: (TCRETURNri tcGPR:i32:$dst)
/*57972*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78,  TARGET_VAL(ARMISD::tCALL),// ->58054
/*57976*/   OPC_RecordNode,   // #0 = 'ARMtcall' chained node
/*57977*/   OPC_CaptureGlueInput,
/*57978*/   OPC_RecordChild1, // #1 = $func
/*57979*/   OPC_Scope, 50, /*->58031*/ // 2 children in Scope
/*57981*/     OPC_MoveChild, 1,
/*57983*/     OPC_SwitchOpcode /*2 cases */, 20,  TARGET_VAL(ISD::TargetGlobalAddress),// ->58007
/*57987*/       OPC_MoveParent,
/*57988*/       OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*57990*/       OPC_EmitMergeInputChains1_0,
/*57991*/       OPC_EmitInteger, MVT::i32, 14, 
/*57994*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57997*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (tBL:i32 (tglobaladdr:i32):$func)
              /*SwitchOpcode*/ 20,  TARGET_VAL(ISD::TargetExternalSymbol),// ->58030
/*58010*/       OPC_MoveParent,
/*58011*/       OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*58013*/       OPC_EmitMergeInputChains1_0,
/*58014*/       OPC_EmitInteger, MVT::i32, 14, 
/*58017*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58020*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                // Dst: (tBL:i32 (texternalsym:i32):$func)
              0, // EndSwitchOpcode
/*58031*/   /*Scope*/ 21, /*->58053*/
/*58032*/     OPC_CheckChild1Type, MVT::i32,
/*58034*/     OPC_CheckPatternPredicate, 43, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*58036*/     OPC_EmitMergeInputChains1_0,
/*58037*/     OPC_EmitInteger, MVT::i32, 14, 
/*58040*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58043*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
              // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
              // Dst: (tBLXr:i32 GPR:i32:$func)
/*58053*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEs),// ->58215
/*58058*/   OPC_RecordChild0, // #0 = $V
/*58059*/   OPC_Scope, 30, /*->58091*/ // 4 children in Scope
/*58061*/     OPC_CheckChild0Type, MVT::v8i8,
/*58063*/     OPC_RecordChild1, // #1 = $lane
/*58064*/     OPC_MoveChild, 1,
/*58066*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58069*/     OPC_MoveParent,
/*58070*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58072*/     OPC_EmitConvertToTarget, 1,
/*58074*/     OPC_EmitInteger, MVT::i32, 14, 
/*58077*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58080*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58091*/   /*Scope*/ 30, /*->58122*/
/*58092*/     OPC_CheckChild0Type, MVT::v4i16,
/*58094*/     OPC_RecordChild1, // #1 = $lane
/*58095*/     OPC_MoveChild, 1,
/*58097*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58100*/     OPC_MoveParent,
/*58101*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58103*/     OPC_EmitConvertToTarget, 1,
/*58105*/     OPC_EmitInteger, MVT::i32, 14, 
/*58108*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58111*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58122*/   /*Scope*/ 45, /*->58168*/
/*58123*/     OPC_CheckChild0Type, MVT::v16i8,
/*58125*/     OPC_RecordChild1, // #1 = $lane
/*58126*/     OPC_MoveChild, 1,
/*58128*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58131*/     OPC_MoveParent,
/*58132*/     OPC_EmitConvertToTarget, 1,
/*58134*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*58137*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*58146*/     OPC_EmitConvertToTarget, 1,
/*58148*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*58151*/     OPC_EmitInteger, MVT::i32, 14, 
/*58154*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58157*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58168*/   /*Scope*/ 45, /*->58214*/
/*58169*/     OPC_CheckChild0Type, MVT::v8i16,
/*58171*/     OPC_RecordChild1, // #1 = $lane
/*58172*/     OPC_MoveChild, 1,
/*58174*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58177*/     OPC_MoveParent,
/*58178*/     OPC_EmitConvertToTarget, 1,
/*58180*/     OPC_EmitNodeXForm, 1, 2, // DSubReg_i16_reg
/*58183*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*58192*/     OPC_EmitConvertToTarget, 1,
/*58194*/     OPC_EmitNodeXForm, 2, 5, // SubReg_i16_lane
/*58197*/     OPC_EmitInteger, MVT::i32, 14, 
/*58200*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58203*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58214*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->58376
/*58219*/   OPC_RecordChild0, // #0 = $V
/*58220*/   OPC_Scope, 30, /*->58252*/ // 4 children in Scope
/*58222*/     OPC_CheckChild0Type, MVT::v8i8,
/*58224*/     OPC_RecordChild1, // #1 = $lane
/*58225*/     OPC_MoveChild, 1,
/*58227*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58230*/     OPC_MoveParent,
/*58231*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58233*/     OPC_EmitConvertToTarget, 1,
/*58235*/     OPC_EmitInteger, MVT::i32, 14, 
/*58238*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58241*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58252*/   /*Scope*/ 30, /*->58283*/
/*58253*/     OPC_CheckChild0Type, MVT::v4i16,
/*58255*/     OPC_RecordChild1, // #1 = $lane
/*58256*/     OPC_MoveChild, 1,
/*58258*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58261*/     OPC_MoveParent,
/*58262*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58264*/     OPC_EmitConvertToTarget, 1,
/*58266*/     OPC_EmitInteger, MVT::i32, 14, 
/*58269*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58272*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58283*/   /*Scope*/ 45, /*->58329*/
/*58284*/     OPC_CheckChild0Type, MVT::v16i8,
/*58286*/     OPC_RecordChild1, // #1 = $lane
/*58287*/     OPC_MoveChild, 1,
/*58289*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58292*/     OPC_MoveParent,
/*58293*/     OPC_EmitConvertToTarget, 1,
/*58295*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*58298*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*58307*/     OPC_EmitConvertToTarget, 1,
/*58309*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*58312*/     OPC_EmitInteger, MVT::i32, 14, 
/*58315*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58318*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58329*/   /*Scope*/ 45, /*->58375*/
/*58330*/     OPC_CheckChild0Type, MVT::v8i16,
/*58332*/     OPC_RecordChild1, // #1 = $lane
/*58333*/     OPC_MoveChild, 1,
/*58335*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58338*/     OPC_MoveParent,
/*58339*/     OPC_EmitConvertToTarget, 1,
/*58341*/     OPC_EmitNodeXForm, 1, 2, // DSubReg_i16_reg
/*58344*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*58353*/     OPC_EmitConvertToTarget, 1,
/*58355*/     OPC_EmitNodeXForm, 2, 5, // SubReg_i16_lane
/*58358*/     OPC_EmitInteger, MVT::i32, 14, 
/*58361*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58364*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58375*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 122|128,1/*250*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->58630
/*58380*/   OPC_RecordChild0, // #0 = $V
/*58381*/   OPC_Scope, 64, /*->58447*/ // 5 children in Scope
/*58383*/     OPC_CheckChild0Type, MVT::v2i32,
/*58385*/     OPC_RecordChild1, // #1 = $lane
/*58386*/     OPC_MoveChild, 1,
/*58388*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58391*/     OPC_MoveParent,
/*58392*/     OPC_CheckType, MVT::i32,
/*58394*/     OPC_Scope, 21, /*->58417*/ // 2 children in Scope
/*58396*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*58398*/       OPC_EmitConvertToTarget, 1,
/*58400*/       OPC_EmitInteger, MVT::i32, 14, 
/*58403*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58406*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*58417*/     /*Scope*/ 28, /*->58446*/
/*58418*/       OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*58420*/       OPC_EmitConvertToTarget, 1,
/*58422*/       OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*58425*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58434*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58437*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*58446*/     0, /*End of Scope*/
/*58447*/   /*Scope*/ 81, /*->58529*/
/*58448*/     OPC_CheckChild0Type, MVT::v4i32,
/*58450*/     OPC_RecordChild1, // #1 = $lane
/*58451*/     OPC_MoveChild, 1,
/*58453*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58456*/     OPC_MoveParent,
/*58457*/     OPC_CheckType, MVT::i32,
/*58459*/     OPC_Scope, 38, /*->58499*/ // 2 children in Scope
/*58461*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*58463*/       OPC_EmitConvertToTarget, 1,
/*58465*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i32_reg
/*58468*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58477*/       OPC_EmitConvertToTarget, 1,
/*58479*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i32_lane
/*58482*/       OPC_EmitInteger, MVT::i32, 14, 
/*58485*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58488*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*58499*/     /*Scope*/ 28, /*->58528*/
/*58500*/       OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*58502*/       OPC_EmitConvertToTarget, 1,
/*58504*/       OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*58507*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58516*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58519*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*58528*/     0, /*End of Scope*/
/*58529*/   /*Scope*/ 23, /*->58553*/
/*58530*/     OPC_RecordChild1, // #1 = $src2
/*58531*/     OPC_MoveChild, 1,
/*58533*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58536*/     OPC_MoveParent,
/*58537*/     OPC_CheckType, MVT::f64,
/*58539*/     OPC_EmitConvertToTarget, 1,
/*58541*/     OPC_EmitNodeXForm, 15, 2, // DSubReg_f64_reg
/*58544*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
              // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*58553*/   /*Scope*/ 37, /*->58591*/
/*58554*/     OPC_CheckChild0Type, MVT::v2f32,
/*58556*/     OPC_RecordChild1, // #1 = $src2
/*58557*/     OPC_MoveChild, 1,
/*58559*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58562*/     OPC_MoveParent,
/*58563*/     OPC_CheckType, MVT::f32,
/*58565*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58568*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*58577*/     OPC_EmitConvertToTarget, 1,
/*58579*/     OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*58582*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*58591*/   /*Scope*/ 37, /*->58629*/
/*58592*/     OPC_CheckChild0Type, MVT::v4f32,
/*58594*/     OPC_RecordChild1, // #1 = $src2
/*58595*/     OPC_MoveChild, 1,
/*58597*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58600*/     OPC_MoveParent,
/*58601*/     OPC_CheckType, MVT::f32,
/*58603*/     OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*58606*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*58615*/     OPC_EmitConvertToTarget, 1,
/*58617*/     OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*58620*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*58629*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70|128,2/*326*/,  TARGET_VAL(ISD::Constant),// ->58960
/*58634*/   OPC_RecordNode,   // #0 = $imm
/*58635*/   OPC_CheckType, MVT::i32,
/*58637*/   OPC_Scope, 26, /*->58665*/ // 11 children in Scope
/*58639*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*58641*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58643*/     OPC_EmitConvertToTarget, 0,
/*58645*/     OPC_EmitInteger, MVT::i32, 14, 
/*58648*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58651*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58654*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
              // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*58665*/   /*Scope*/ 26, /*->58692*/
/*58666*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*58668*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58670*/     OPC_EmitConvertToTarget, 0,
/*58672*/     OPC_EmitInteger, MVT::i32, 14, 
/*58675*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58678*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58681*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_so_imm>>:$imm - Complexity = 4
              // Dst: (MOVi:i32 (imm:i32):$imm)
/*58692*/   /*Scope*/ 22, /*->58715*/
/*58693*/     OPC_CheckPredicate, 92, // Predicate_imm0_65535
/*58695*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*58697*/     OPC_EmitConvertToTarget, 0,
/*58699*/     OPC_EmitInteger, MVT::i32, 14, 
/*58702*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58705*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (MOVi16:i32 (imm:i32):$imm)
/*58715*/   /*Scope*/ 29, /*->58745*/
/*58716*/     OPC_CheckPredicate, 24, // Predicate_so_imm_not
/*58718*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58720*/     OPC_EmitConvertToTarget, 0,
/*58722*/     OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*58725*/     OPC_EmitInteger, MVT::i32, 14, 
/*58728*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58731*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58734*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
              // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*58745*/   /*Scope*/ 14, /*->58760*/
/*58746*/     OPC_CheckPredicate, 93, // Predicate_arm_i32imm
/*58748*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58750*/     OPC_EmitConvertToTarget, 0,
/*58752*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
              // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*58760*/   /*Scope*/ 26, /*->58787*/
/*58761*/     OPC_CheckPredicate, 51, // Predicate_imm0_255
/*58763*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58765*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58768*/     OPC_EmitConvertToTarget, 0,
/*58770*/     OPC_EmitInteger, MVT::i32, 14, 
/*58773*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58776*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
              // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*58787*/   /*Scope*/ 22, /*->58810*/
/*58788*/     OPC_CheckPredicate, 92, // Predicate_imm0_65535
/*58790*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58792*/     OPC_EmitConvertToTarget, 0,
/*58794*/     OPC_EmitInteger, MVT::i32, 14, 
/*58797*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58800*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*58810*/   /*Scope*/ 29, /*->58840*/
/*58811*/     OPC_CheckPredicate, 20, // Predicate_t2_so_imm_not
/*58813*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58815*/     OPC_EmitConvertToTarget, 0,
/*58817*/     OPC_EmitNodeXForm, 8, 1, // t2_so_imm_not_XFORM
/*58820*/     OPC_EmitInteger, MVT::i32, 14, 
/*58823*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58826*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58829*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
              // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*58840*/   /*Scope*/ 55, /*->58896*/
/*58841*/     OPC_CheckPredicate, 94, // Predicate_thumb_immshifted
/*58843*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58845*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58848*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58851*/     OPC_EmitConvertToTarget, 0,
/*58853*/     OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*58856*/     OPC_EmitInteger, MVT::i32, 14, 
/*58859*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58862*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*58873*/     OPC_EmitConvertToTarget, 0,
/*58875*/     OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*58878*/     OPC_EmitInteger, MVT::i32, 14, 
/*58881*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58884*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
              // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
              // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*58896*/   /*Scope*/ 49, /*->58946*/
/*58897*/     OPC_CheckPredicate, 95, // Predicate_imm0_255_comp
/*58899*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58901*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58904*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58907*/     OPC_EmitConvertToTarget, 0,
/*58909*/     OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*58912*/     OPC_EmitInteger, MVT::i32, 14, 
/*58915*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58918*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*58929*/     OPC_EmitInteger, MVT::i32, 14, 
/*58932*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58935*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
              // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
              // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*58946*/   /*Scope*/ 12, /*->58959*/
/*58947*/     OPC_CheckPatternPredicate, 51, // (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*58949*/     OPC_EmitConvertToTarget, 0,
/*58951*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32):$src - Complexity = 3
              // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*58959*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->59015
/*58963*/   OPC_RecordMemRef,
/*58964*/   OPC_RecordNode,   // #0 = 'atomic_load_add' chained node
/*58965*/   OPC_RecordChild1, // #1 = $ptr
/*58966*/   OPC_CheckChild1Type, MVT::i32,
/*58968*/   OPC_RecordChild2, // #2 = $incr
/*58969*/   OPC_CheckType, MVT::i32,
/*58971*/   OPC_Scope, 13, /*->58986*/ // 3 children in Scope
/*58973*/     OPC_CheckPredicate, 96, // Predicate_atomic_load_add_8
/*58975*/     OPC_EmitMergeInputChains1_0,
/*58976*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*58986*/   /*Scope*/ 13, /*->59000*/
/*58987*/     OPC_CheckPredicate, 97, // Predicate_atomic_load_add_16
/*58989*/     OPC_EmitMergeInputChains1_0,
/*58990*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59000*/   /*Scope*/ 13, /*->59014*/
/*59001*/     OPC_CheckPredicate, 98, // Predicate_atomic_load_add_32
/*59003*/     OPC_EmitMergeInputChains1_0,
/*59004*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59014*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->59070
/*59018*/   OPC_RecordMemRef,
/*59019*/   OPC_RecordNode,   // #0 = 'atomic_load_sub' chained node
/*59020*/   OPC_RecordChild1, // #1 = $ptr
/*59021*/   OPC_CheckChild1Type, MVT::i32,
/*59023*/   OPC_RecordChild2, // #2 = $incr
/*59024*/   OPC_CheckType, MVT::i32,
/*59026*/   OPC_Scope, 13, /*->59041*/ // 3 children in Scope
/*59028*/     OPC_CheckPredicate, 99, // Predicate_atomic_load_sub_8
/*59030*/     OPC_EmitMergeInputChains1_0,
/*59031*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59041*/   /*Scope*/ 13, /*->59055*/
/*59042*/     OPC_CheckPredicate, 100, // Predicate_atomic_load_sub_16
/*59044*/     OPC_EmitMergeInputChains1_0,
/*59045*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59055*/   /*Scope*/ 13, /*->59069*/
/*59056*/     OPC_CheckPredicate, 101, // Predicate_atomic_load_sub_32
/*59058*/     OPC_EmitMergeInputChains1_0,
/*59059*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59069*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->59125
/*59073*/   OPC_RecordMemRef,
/*59074*/   OPC_RecordNode,   // #0 = 'atomic_load_and' chained node
/*59075*/   OPC_RecordChild1, // #1 = $ptr
/*59076*/   OPC_CheckChild1Type, MVT::i32,
/*59078*/   OPC_RecordChild2, // #2 = $incr
/*59079*/   OPC_CheckType, MVT::i32,
/*59081*/   OPC_Scope, 13, /*->59096*/ // 3 children in Scope
/*59083*/     OPC_CheckPredicate, 102, // Predicate_atomic_load_and_8
/*59085*/     OPC_EmitMergeInputChains1_0,
/*59086*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59096*/   /*Scope*/ 13, /*->59110*/
/*59097*/     OPC_CheckPredicate, 103, // Predicate_atomic_load_and_16
/*59099*/     OPC_EmitMergeInputChains1_0,
/*59100*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59110*/   /*Scope*/ 13, /*->59124*/
/*59111*/     OPC_CheckPredicate, 104, // Predicate_atomic_load_and_32
/*59113*/     OPC_EmitMergeInputChains1_0,
/*59114*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59124*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->59180
/*59128*/   OPC_RecordMemRef,
/*59129*/   OPC_RecordNode,   // #0 = 'atomic_load_or' chained node
/*59130*/   OPC_RecordChild1, // #1 = $ptr
/*59131*/   OPC_CheckChild1Type, MVT::i32,
/*59133*/   OPC_RecordChild2, // #2 = $incr
/*59134*/   OPC_CheckType, MVT::i32,
/*59136*/   OPC_Scope, 13, /*->59151*/ // 3 children in Scope
/*59138*/     OPC_CheckPredicate, 105, // Predicate_atomic_load_or_8
/*59140*/     OPC_EmitMergeInputChains1_0,
/*59141*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59151*/   /*Scope*/ 13, /*->59165*/
/*59152*/     OPC_CheckPredicate, 106, // Predicate_atomic_load_or_16
/*59154*/     OPC_EmitMergeInputChains1_0,
/*59155*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59165*/   /*Scope*/ 13, /*->59179*/
/*59166*/     OPC_CheckPredicate, 107, // Predicate_atomic_load_or_32
/*59168*/     OPC_EmitMergeInputChains1_0,
/*59169*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59179*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->59235
/*59183*/   OPC_RecordMemRef,
/*59184*/   OPC_RecordNode,   // #0 = 'atomic_load_xor' chained node
/*59185*/   OPC_RecordChild1, // #1 = $ptr
/*59186*/   OPC_CheckChild1Type, MVT::i32,
/*59188*/   OPC_RecordChild2, // #2 = $incr
/*59189*/   OPC_CheckType, MVT::i32,
/*59191*/   OPC_Scope, 13, /*->59206*/ // 3 children in Scope
/*59193*/     OPC_CheckPredicate, 108, // Predicate_atomic_load_xor_8
/*59195*/     OPC_EmitMergeInputChains1_0,
/*59196*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59206*/   /*Scope*/ 13, /*->59220*/
/*59207*/     OPC_CheckPredicate, 109, // Predicate_atomic_load_xor_16
/*59209*/     OPC_EmitMergeInputChains1_0,
/*59210*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59220*/   /*Scope*/ 13, /*->59234*/
/*59221*/     OPC_CheckPredicate, 110, // Predicate_atomic_load_xor_32
/*59223*/     OPC_EmitMergeInputChains1_0,
/*59224*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59234*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_NAND),// ->59290
/*59238*/   OPC_RecordMemRef,
/*59239*/   OPC_RecordNode,   // #0 = 'atomic_load_nand' chained node
/*59240*/   OPC_RecordChild1, // #1 = $ptr
/*59241*/   OPC_CheckChild1Type, MVT::i32,
/*59243*/   OPC_RecordChild2, // #2 = $incr
/*59244*/   OPC_CheckType, MVT::i32,
/*59246*/   OPC_Scope, 13, /*->59261*/ // 3 children in Scope
/*59248*/     OPC_CheckPredicate, 111, // Predicate_atomic_load_nand_8
/*59250*/     OPC_EmitMergeInputChains1_0,
/*59251*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59261*/   /*Scope*/ 13, /*->59275*/
/*59262*/     OPC_CheckPredicate, 112, // Predicate_atomic_load_nand_16
/*59264*/     OPC_EmitMergeInputChains1_0,
/*59265*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59275*/   /*Scope*/ 13, /*->59289*/
/*59276*/     OPC_CheckPredicate, 113, // Predicate_atomic_load_nand_32
/*59278*/     OPC_EmitMergeInputChains1_0,
/*59279*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59289*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->59345
/*59293*/   OPC_RecordMemRef,
/*59294*/   OPC_RecordNode,   // #0 = 'atomic_load_min' chained node
/*59295*/   OPC_RecordChild1, // #1 = $ptr
/*59296*/   OPC_CheckChild1Type, MVT::i32,
/*59298*/   OPC_RecordChild2, // #2 = $val
/*59299*/   OPC_CheckType, MVT::i32,
/*59301*/   OPC_Scope, 13, /*->59316*/ // 3 children in Scope
/*59303*/     OPC_CheckPredicate, 114, // Predicate_atomic_load_min_8
/*59305*/     OPC_EmitMergeInputChains1_0,
/*59306*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59316*/   /*Scope*/ 13, /*->59330*/
/*59317*/     OPC_CheckPredicate, 115, // Predicate_atomic_load_min_16
/*59319*/     OPC_EmitMergeInputChains1_0,
/*59320*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59330*/   /*Scope*/ 13, /*->59344*/
/*59331*/     OPC_CheckPredicate, 116, // Predicate_atomic_load_min_32
/*59333*/     OPC_EmitMergeInputChains1_0,
/*59334*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59344*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->59400
/*59348*/   OPC_RecordMemRef,
/*59349*/   OPC_RecordNode,   // #0 = 'atomic_load_max' chained node
/*59350*/   OPC_RecordChild1, // #1 = $ptr
/*59351*/   OPC_CheckChild1Type, MVT::i32,
/*59353*/   OPC_RecordChild2, // #2 = $val
/*59354*/   OPC_CheckType, MVT::i32,
/*59356*/   OPC_Scope, 13, /*->59371*/ // 3 children in Scope
/*59358*/     OPC_CheckPredicate, 117, // Predicate_atomic_load_max_8
/*59360*/     OPC_EmitMergeInputChains1_0,
/*59361*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59371*/   /*Scope*/ 13, /*->59385*/
/*59372*/     OPC_CheckPredicate, 118, // Predicate_atomic_load_max_16
/*59374*/     OPC_EmitMergeInputChains1_0,
/*59375*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59385*/   /*Scope*/ 13, /*->59399*/
/*59386*/     OPC_CheckPredicate, 119, // Predicate_atomic_load_max_32
/*59388*/     OPC_EmitMergeInputChains1_0,
/*59389*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59399*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->59455
/*59403*/   OPC_RecordMemRef,
/*59404*/   OPC_RecordNode,   // #0 = 'atomic_load_umin' chained node
/*59405*/   OPC_RecordChild1, // #1 = $ptr
/*59406*/   OPC_CheckChild1Type, MVT::i32,
/*59408*/   OPC_RecordChild2, // #2 = $val
/*59409*/   OPC_CheckType, MVT::i32,
/*59411*/   OPC_Scope, 13, /*->59426*/ // 3 children in Scope
/*59413*/     OPC_CheckPredicate, 120, // Predicate_atomic_load_umin_8
/*59415*/     OPC_EmitMergeInputChains1_0,
/*59416*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59426*/   /*Scope*/ 13, /*->59440*/
/*59427*/     OPC_CheckPredicate, 121, // Predicate_atomic_load_umin_16
/*59429*/     OPC_EmitMergeInputChains1_0,
/*59430*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59440*/   /*Scope*/ 13, /*->59454*/
/*59441*/     OPC_CheckPredicate, 122, // Predicate_atomic_load_umin_32
/*59443*/     OPC_EmitMergeInputChains1_0,
/*59444*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59454*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->59510
/*59458*/   OPC_RecordMemRef,
/*59459*/   OPC_RecordNode,   // #0 = 'atomic_load_umax' chained node
/*59460*/   OPC_RecordChild1, // #1 = $ptr
/*59461*/   OPC_CheckChild1Type, MVT::i32,
/*59463*/   OPC_RecordChild2, // #2 = $val
/*59464*/   OPC_CheckType, MVT::i32,
/*59466*/   OPC_Scope, 13, /*->59481*/ // 3 children in Scope
/*59468*/     OPC_CheckPredicate, 123, // Predicate_atomic_load_umax_8
/*59470*/     OPC_EmitMergeInputChains1_0,
/*59471*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59481*/   /*Scope*/ 13, /*->59495*/
/*59482*/     OPC_CheckPredicate, 124, // Predicate_atomic_load_umax_16
/*59484*/     OPC_EmitMergeInputChains1_0,
/*59485*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59495*/   /*Scope*/ 13, /*->59509*/
/*59496*/     OPC_CheckPredicate, 125, // Predicate_atomic_load_umax_32
/*59498*/     OPC_EmitMergeInputChains1_0,
/*59499*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59509*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_SWAP),// ->59565
/*59513*/   OPC_RecordMemRef,
/*59514*/   OPC_RecordNode,   // #0 = 'atomic_swap' chained node
/*59515*/   OPC_RecordChild1, // #1 = $ptr
/*59516*/   OPC_CheckChild1Type, MVT::i32,
/*59518*/   OPC_RecordChild2, // #2 = $new
/*59519*/   OPC_CheckType, MVT::i32,
/*59521*/   OPC_Scope, 13, /*->59536*/ // 3 children in Scope
/*59523*/     OPC_CheckPredicate, 126, // Predicate_atomic_swap_8
/*59525*/     OPC_EmitMergeInputChains1_0,
/*59526*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*59536*/   /*Scope*/ 13, /*->59550*/
/*59537*/     OPC_CheckPredicate, 127, // Predicate_atomic_swap_16
/*59539*/     OPC_EmitMergeInputChains1_0,
/*59540*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*59550*/   /*Scope*/ 13, /*->59564*/
/*59551*/     OPC_CheckPredicate, 128, // Predicate_atomic_swap_32
/*59553*/     OPC_EmitMergeInputChains1_0,
/*59554*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*59564*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 56,  TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->59624
/*59568*/   OPC_RecordMemRef,
/*59569*/   OPC_RecordNode,   // #0 = 'atomic_cmp_swap' chained node
/*59570*/   OPC_RecordChild1, // #1 = $ptr
/*59571*/   OPC_CheckChild1Type, MVT::i32,
/*59573*/   OPC_RecordChild2, // #2 = $old
/*59574*/   OPC_RecordChild3, // #3 = $new
/*59575*/   OPC_CheckType, MVT::i32,
/*59577*/   OPC_Scope, 14, /*->59593*/ // 3 children in Scope
/*59579*/     OPC_CheckPredicate, 129, // Predicate_atomic_cmp_swap_8
/*59581*/     OPC_EmitMergeInputChains1_0,
/*59582*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*59593*/   /*Scope*/ 14, /*->59608*/
/*59594*/     OPC_CheckPredicate, 130, // Predicate_atomic_cmp_swap_16
/*59596*/     OPC_EmitMergeInputChains1_0,
/*59597*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*59608*/   /*Scope*/ 14, /*->59623*/
/*59609*/     OPC_CheckPredicate, 131, // Predicate_atomic_cmp_swap_32
/*59611*/     OPC_EmitMergeInputChains1_0,
/*59612*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*59623*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 40,  TARGET_VAL(ARMISD::RRX),// ->59667
/*59627*/   OPC_CaptureGlueInput,
/*59628*/   OPC_RecordChild0, // #0 = $Rm
/*59629*/   OPC_CheckType, MVT::i32,
/*59631*/   OPC_Scope, 10, /*->59643*/ // 2 children in Scope
/*59633*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59635*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RRX:i32 GPR:i32:$Rm)
/*59643*/   /*Scope*/ 22, /*->59666*/
/*59644*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59646*/     OPC_EmitInteger, MVT::i32, 14, 
/*59649*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59652*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59655*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*59666*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRL_FLAG),// ->59707
/*59670*/   OPC_RecordChild0, // #0 = $src
/*59671*/   OPC_CheckType, MVT::i32,
/*59673*/   OPC_Scope, 11, /*->59686*/ // 2 children in Scope
/*59675*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59677*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*59686*/   /*Scope*/ 19, /*->59706*/
/*59687*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59689*/     OPC_EmitInteger, MVT::i32, 14, 
/*59692*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59695*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*59706*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRA_FLAG),// ->59747
/*59710*/   OPC_RecordChild0, // #0 = $src
/*59711*/   OPC_CheckType, MVT::i32,
/*59713*/   OPC_Scope, 11, /*->59726*/ // 2 children in Scope
/*59715*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59717*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*59726*/   /*Scope*/ 19, /*->59746*/
/*59727*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59729*/     OPC_EmitInteger, MVT::i32, 14, 
/*59732*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59735*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*59746*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::MULHS),// ->59796
/*59750*/   OPC_RecordChild0, // #0 = $Rn
/*59751*/   OPC_RecordChild1, // #1 = $Rm
/*59752*/   OPC_CheckType, MVT::i32,
/*59754*/   OPC_Scope, 19, /*->59775*/ // 2 children in Scope
/*59756*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*59758*/     OPC_EmitInteger, MVT::i32, 14, 
/*59761*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59764*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*59775*/   /*Scope*/ 19, /*->59795*/
/*59776*/     OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*59778*/     OPC_EmitInteger, MVT::i32, 14, 
/*59781*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59784*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*59795*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::SDIV),// ->59845
/*59799*/   OPC_RecordChild0, // #0 = $Rn
/*59800*/   OPC_RecordChild1, // #1 = $Rm
/*59801*/   OPC_CheckType, MVT::i32,
/*59803*/   OPC_Scope, 19, /*->59824*/ // 2 children in Scope
/*59805*/     OPC_CheckPatternPredicate, 52, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*59807*/     OPC_EmitInteger, MVT::i32, 14, 
/*59810*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59813*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*59824*/   /*Scope*/ 19, /*->59844*/
/*59825*/     OPC_CheckPatternPredicate, 53, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*59827*/     OPC_EmitInteger, MVT::i32, 14, 
/*59830*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59833*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*59844*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::UDIV),// ->59894
/*59848*/   OPC_RecordChild0, // #0 = $Rn
/*59849*/   OPC_RecordChild1, // #1 = $Rm
/*59850*/   OPC_CheckType, MVT::i32,
/*59852*/   OPC_Scope, 19, /*->59873*/ // 2 children in Scope
/*59854*/     OPC_CheckPatternPredicate, 52, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*59856*/     OPC_EmitInteger, MVT::i32, 14, 
/*59859*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59862*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*59873*/   /*Scope*/ 19, /*->59893*/
/*59874*/     OPC_CheckPatternPredicate, 53, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*59876*/     OPC_EmitInteger, MVT::i32, 14, 
/*59879*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59882*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*59893*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37|128,1/*165*/,  TARGET_VAL(ISD::CTLZ),// ->60063
/*59898*/   OPC_RecordChild0, // #0 = $Rm
/*59899*/   OPC_SwitchType /*7 cases */, 40,  MVT::i32,// ->59942
/*59902*/     OPC_Scope, 18, /*->59922*/ // 2 children in Scope
/*59904*/       OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*59906*/       OPC_EmitInteger, MVT::i32, 14, 
/*59909*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59912*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (CLZ:i32 GPR:i32:$Rm)
/*59922*/     /*Scope*/ 18, /*->59941*/
/*59923*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59925*/       OPC_EmitInteger, MVT::i32, 14, 
/*59928*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59931*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*59941*/     0, /*End of Scope*/
            /*SwitchType*/ 18,  MVT::v8i8,// ->59962
/*59944*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59946*/     OPC_EmitInteger, MVT::i32, 14, 
/*59949*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59952*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->59982
/*59964*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59966*/     OPC_EmitInteger, MVT::i32, 14, 
/*59969*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59972*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i32,// ->60002
/*59984*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59986*/     OPC_EmitInteger, MVT::i32, 14, 
/*59989*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59992*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->60022
/*60004*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60006*/     OPC_EmitInteger, MVT::i32, 14, 
/*60009*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60012*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->60042
/*60024*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60026*/     OPC_EmitInteger, MVT::i32, 14, 
/*60029*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60032*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->60062
/*60044*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60046*/     OPC_EmitInteger, MVT::i32, 14, 
/*60049*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60052*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::RBIT),// ->60109
/*60066*/   OPC_RecordChild0, // #0 = $Rm
/*60067*/   OPC_CheckType, MVT::i32,
/*60069*/   OPC_Scope, 18, /*->60089*/ // 2 children in Scope
/*60071*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*60073*/     OPC_EmitInteger, MVT::i32, 14, 
/*60076*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60079*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RBIT:i32 GPR:i32:$Rm)
/*60089*/   /*Scope*/ 18, /*->60108*/
/*60090*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60092*/     OPC_EmitInteger, MVT::i32, 14, 
/*60095*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60098*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*60108*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::BSWAP),// ->60174
/*60112*/   OPC_RecordChild0, // #0 = $Rm
/*60113*/   OPC_CheckType, MVT::i32,
/*60115*/   OPC_Scope, 18, /*->60135*/ // 3 children in Scope
/*60117*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*60119*/     OPC_EmitInteger, MVT::i32, 14, 
/*60122*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60125*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (REV:i32 GPR:i32:$Rm)
/*60135*/   /*Scope*/ 18, /*->60154*/
/*60136*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*60138*/     OPC_EmitInteger, MVT::i32, 14, 
/*60141*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60144*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tREV:i32 tGPR:i32:$Rm)
/*60154*/   /*Scope*/ 18, /*->60173*/
/*60155*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60157*/     OPC_EmitInteger, MVT::i32, 14, 
/*60160*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60163*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*60173*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 22,  TARGET_VAL(ARMISD::THREAD_POINTER),// ->60199
/*60177*/   OPC_CheckType, MVT::i32,
/*60179*/   OPC_Scope, 7, /*->60188*/ // 2 children in Scope
/*60181*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (TPsoft:i32)
/*60188*/   /*Scope*/ 9, /*->60198*/
/*60189*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*60191*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (tTPsoft:i32)
/*60198*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 28,  TARGET_VAL(ISD::ADDE),// ->60230
/*60202*/   OPC_CaptureGlueInput,
/*60203*/   OPC_RecordChild0, // #0 = $Rn
/*60204*/   OPC_RecordChild1, // #1 = $Rm
/*60205*/   OPC_CheckType, MVT::i32,
/*60207*/   OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60209*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60212*/   OPC_EmitInteger, MVT::i32, 14, 
/*60215*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60218*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
            // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
          /*SwitchOpcode*/ 28,  TARGET_VAL(ISD::SUBE),// ->60261
/*60233*/   OPC_CaptureGlueInput,
/*60234*/   OPC_RecordChild0, // #0 = $Rn
/*60235*/   OPC_RecordChild1, // #1 = $Rm
/*60236*/   OPC_CheckType, MVT::i32,
/*60238*/   OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60240*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60243*/   OPC_EmitInteger, MVT::i32, 14, 
/*60246*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60249*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
            // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
          /*SwitchOpcode*/ 27,  TARGET_VAL(ISD::SUBC),// ->60291
/*60264*/   OPC_RecordChild0, // #0 = $lhs
/*60265*/   OPC_RecordChild1, // #1 = $rhs
/*60266*/   OPC_CheckType, MVT::i32,
/*60268*/   OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60270*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60273*/   OPC_EmitInteger, MVT::i32, 14, 
/*60276*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60279*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
            // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
          /*SwitchOpcode*/ 60|128,3/*444*/,  TARGET_VAL(ISD::BITCAST),// ->60739
/*60295*/   OPC_RecordChild0, // #0 = $Sn
/*60296*/   OPC_Scope, 22, /*->60320*/ // 14 children in Scope
/*60298*/     OPC_CheckChild0Type, MVT::f32,
/*60300*/     OPC_CheckType, MVT::i32,
/*60302*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*60304*/     OPC_EmitInteger, MVT::i32, 14, 
/*60307*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60310*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
              // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*60320*/   /*Scope*/ 29, /*->60350*/
/*60321*/     OPC_CheckChild0Type, MVT::v1i64,
/*60323*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->60329
/*60326*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->60334
/*60331*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->60339
/*60336*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->60344
/*60341*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->60349
/*60346*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*60350*/   /*Scope*/ 29, /*->60380*/
/*60351*/     OPC_CheckChild0Type, MVT::v2i32,
/*60353*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->60359
/*60356*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->60364
/*60361*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->60369
/*60366*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->60374
/*60371*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->60379
/*60376*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*60380*/   /*Scope*/ 29, /*->60410*/
/*60381*/     OPC_CheckChild0Type, MVT::v4i16,
/*60383*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->60389
/*60386*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->60394
/*60391*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->60399
/*60396*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->60404
/*60401*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->60409
/*60406*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*60410*/   /*Scope*/ 29, /*->60440*/
/*60411*/     OPC_CheckChild0Type, MVT::v8i8,
/*60413*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->60419
/*60416*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->60424
/*60421*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->60429
/*60426*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->60434
/*60431*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->60439
/*60436*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*60440*/   /*Scope*/ 29, /*->60470*/
/*60441*/     OPC_CheckChild0Type, MVT::v2f32,
/*60443*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->60449
/*60446*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->60454
/*60451*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->60459
/*60456*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->60464
/*60461*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->60469
/*60466*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              0, // EndSwitchType
/*60470*/   /*Scope*/ 29, /*->60500*/
/*60471*/     OPC_CheckChild0Type, MVT::f64,
/*60473*/     OPC_SwitchType /*5 cases */, 3,  MVT::v1i64,// ->60479
/*60476*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->60484
/*60481*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->60489
/*60486*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->60494
/*60491*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->60499
/*60496*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*60500*/   /*Scope*/ 29, /*->60530*/
/*60501*/     OPC_CheckChild0Type, MVT::v4i32,
/*60503*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->60509
/*60506*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->60514
/*60511*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->60519
/*60516*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->60524
/*60521*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->60529
/*60526*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*60530*/   /*Scope*/ 29, /*->60560*/
/*60531*/     OPC_CheckChild0Type, MVT::v8i16,
/*60533*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->60539
/*60536*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->60544
/*60541*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->60549
/*60546*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->60554
/*60551*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->60559
/*60556*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*60560*/   /*Scope*/ 29, /*->60590*/
/*60561*/     OPC_CheckChild0Type, MVT::v16i8,
/*60563*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->60569
/*60566*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->60574
/*60571*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->60579
/*60576*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->60584
/*60581*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->60589
/*60586*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*60590*/   /*Scope*/ 29, /*->60620*/
/*60591*/     OPC_CheckChild0Type, MVT::v2f64,
/*60593*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->60599
/*60596*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->60604
/*60601*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->60609
/*60606*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->60614
/*60611*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->60619
/*60616*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              0, // EndSwitchType
/*60620*/   /*Scope*/ 29, /*->60650*/
/*60621*/     OPC_CheckChild0Type, MVT::v4f32,
/*60623*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->60629
/*60626*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->60634
/*60631*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->60639
/*60636*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->60644
/*60641*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->60649
/*60646*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*60650*/   /*Scope*/ 29, /*->60680*/
/*60651*/     OPC_CheckChild0Type, MVT::v2i64,
/*60653*/     OPC_SwitchType /*5 cases */, 3,  MVT::v4i32,// ->60659
/*60656*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->60664
/*60661*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->60669
/*60666*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->60674
/*60671*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->60679
/*60676*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*60680*/   /*Scope*/ 57, /*->60738*/
/*60681*/     OPC_CheckChild0Type, MVT::i32,
/*60683*/     OPC_CheckType, MVT::f32,
/*60685*/     OPC_Scope, 18, /*->60705*/ // 2 children in Scope
/*60687*/       OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP())
/*60689*/       OPC_EmitInteger, MVT::i32, 14, 
/*60692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60695*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*60705*/     /*Scope*/ 31, /*->60737*/
/*60706*/       OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP())
/*60708*/       OPC_EmitInteger, MVT::i32, 14, 
/*60711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60714*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVDRR), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*60725*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60728*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 4, 
                // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*60737*/     0, /*End of Scope*/
/*60738*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::FP32_TO_FP16),// ->60775
/*60742*/   OPC_RecordChild0, // #0 = $a
/*60743*/   OPC_CheckChild0Type, MVT::f32,
/*60745*/   OPC_CheckType, MVT::i32,
/*60747*/   OPC_EmitInteger, MVT::i32, 14, 
/*60750*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60753*/   OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*60763*/   OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*60766*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
            // Src: (f32_to_f16:i32 SPR:f32:$a) - Complexity = 3
            // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
          /*SwitchOpcode*/ 76,  TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->60854
/*60778*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_setjmp' chained node
/*60779*/   OPC_RecordChild1, // #1 = $src
/*60780*/   OPC_CheckChild1Type, MVT::i32,
/*60782*/   OPC_RecordChild2, // #2 = $val
/*60783*/   OPC_CheckChild2Type, MVT::i32,
/*60785*/   OPC_CheckType, MVT::i32,
/*60787*/   OPC_Scope, 12, /*->60801*/ // 5 children in Scope
/*60789*/     OPC_CheckPatternPredicate, 56, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*60791*/     OPC_EmitMergeInputChains1_0,
/*60792*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*60801*/   /*Scope*/ 12, /*->60814*/
/*60802*/     OPC_CheckPatternPredicate, 57, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*60804*/     OPC_EmitMergeInputChains1_0,
/*60805*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*60814*/   /*Scope*/ 12, /*->60827*/
/*60815*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60817*/     OPC_EmitMergeInputChains1_0,
/*60818*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*60827*/   /*Scope*/ 12, /*->60840*/
/*60828*/     OPC_CheckPatternPredicate, 58, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*60830*/     OPC_EmitMergeInputChains1_0,
/*60831*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*60840*/   /*Scope*/ 12, /*->60853*/
/*60841*/     OPC_CheckPatternPredicate, 59, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*60843*/     OPC_EmitMergeInputChains1_0,
/*60844*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*60853*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 57,  TARGET_VAL(ISD::ConstantFP),// ->60914
/*60857*/   OPC_RecordNode,   // #0 = $imm
/*60858*/   OPC_SwitchType /*2 cases */, 25,  MVT::f64,// ->60886
/*60861*/     OPC_CheckPredicate, 132, // Predicate_vfp_f64imm
/*60863*/     OPC_CheckPatternPredicate, 60, // (Subtarget->hasVFP3())
/*60865*/     OPC_EmitConvertToTarget, 0,
/*60867*/     OPC_EmitNodeXForm, 19, 1, // anonymous.val.3733
/*60870*/     OPC_EmitInteger, MVT::i32, 14, 
/*60873*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60876*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
              // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous.val.3733>>:$imm - Complexity = 4
              // Dst: (FCONSTD:f64 (anonymous.val.3733:f64 (fpimm:f64):$imm))
            /*SwitchType*/ 25,  MVT::f32,// ->60913
/*60888*/     OPC_CheckPredicate, 133, // Predicate_vfp_f32imm
/*60890*/     OPC_CheckPatternPredicate, 60, // (Subtarget->hasVFP3())
/*60892*/     OPC_EmitConvertToTarget, 0,
/*60894*/     OPC_EmitNodeXForm, 20, 1, // anonymous.val.3732
/*60897*/     OPC_EmitInteger, MVT::i32, 14, 
/*60900*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60903*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous.val.3732>>:$imm - Complexity = 4
              // Dst: (FCONSTS:f32 (anonymous.val.3732:f32 (fpimm:f32):$imm))
            0, // EndSwitchType
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VORRIMM),// ->61011
/*60917*/   OPC_RecordChild0, // #0 = $src
/*60918*/   OPC_RecordChild1, // #1 = $SIMM
/*60919*/   OPC_MoveChild, 1,
/*60921*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*60924*/   OPC_MoveParent,
/*60925*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->60947
/*60928*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60930*/     OPC_EmitInteger, MVT::i32, 14, 
/*60933*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60936*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->60968
/*60949*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60951*/     OPC_EmitInteger, MVT::i32, 14, 
/*60954*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60957*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->60989
/*60970*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60972*/     OPC_EmitInteger, MVT::i32, 14, 
/*60975*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60978*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->61010
/*60991*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60993*/     OPC_EmitInteger, MVT::i32, 14, 
/*60996*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60999*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VBICIMM),// ->61108
/*61014*/   OPC_RecordChild0, // #0 = $src
/*61015*/   OPC_RecordChild1, // #1 = $SIMM
/*61016*/   OPC_MoveChild, 1,
/*61018*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*61021*/   OPC_MoveParent,
/*61022*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->61044
/*61025*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61027*/     OPC_EmitInteger, MVT::i32, 14, 
/*61030*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61033*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->61065
/*61046*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61048*/     OPC_EmitInteger, MVT::i32, 14, 
/*61051*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61054*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->61086
/*61067*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61069*/     OPC_EmitInteger, MVT::i32, 14, 
/*61072*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61075*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->61107
/*61088*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61090*/     OPC_EmitInteger, MVT::i32, 14, 
/*61093*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61096*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 89,  TARGET_VAL(ARMISD::VMVNIMM),// ->61200
/*61111*/   OPC_RecordChild0, // #0 = $SIMM
/*61112*/   OPC_MoveChild, 0,
/*61114*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*61117*/   OPC_MoveParent,
/*61118*/   OPC_SwitchType /*4 cases */, 18,  MVT::v4i16,// ->61139
/*61121*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61123*/     OPC_EmitInteger, MVT::i32, 14, 
/*61126*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61129*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->61159
/*61141*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61143*/     OPC_EmitInteger, MVT::i32, 14, 
/*61146*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61149*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->61179
/*61161*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61163*/     OPC_EmitInteger, MVT::i32, 14, 
/*61166*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61169*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->61199
/*61181*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61183*/     OPC_EmitInteger, MVT::i32, 14, 
/*61186*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61189*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHL),// ->61398
/*61204*/   OPC_RecordChild0, // #0 = $Vm
/*61205*/   OPC_RecordChild1, // #1 = $SIMM
/*61206*/   OPC_MoveChild, 1,
/*61208*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61211*/   OPC_MoveParent,
/*61212*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->61236
/*61215*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61217*/     OPC_EmitConvertToTarget, 1,
/*61219*/     OPC_EmitInteger, MVT::i32, 14, 
/*61222*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61225*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->61259
/*61238*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61240*/     OPC_EmitConvertToTarget, 1,
/*61242*/     OPC_EmitInteger, MVT::i32, 14, 
/*61245*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61248*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->61282
/*61261*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61263*/     OPC_EmitConvertToTarget, 1,
/*61265*/     OPC_EmitInteger, MVT::i32, 14, 
/*61268*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61271*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->61305
/*61284*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61286*/     OPC_EmitConvertToTarget, 1,
/*61288*/     OPC_EmitInteger, MVT::i32, 14, 
/*61291*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61294*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->61328
/*61307*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61309*/     OPC_EmitConvertToTarget, 1,
/*61311*/     OPC_EmitInteger, MVT::i32, 14, 
/*61314*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61317*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->61351
/*61330*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61332*/     OPC_EmitConvertToTarget, 1,
/*61334*/     OPC_EmitInteger, MVT::i32, 14, 
/*61337*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61340*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->61374
/*61353*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61355*/     OPC_EmitConvertToTarget, 1,
/*61357*/     OPC_EmitInteger, MVT::i32, 14, 
/*61360*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61363*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->61397
/*61376*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61378*/     OPC_EmitConvertToTarget, 1,
/*61380*/     OPC_EmitInteger, MVT::i32, 14, 
/*61383*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61386*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRs),// ->61596
/*61402*/   OPC_RecordChild0, // #0 = $Vm
/*61403*/   OPC_RecordChild1, // #1 = $SIMM
/*61404*/   OPC_MoveChild, 1,
/*61406*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61409*/   OPC_MoveParent,
/*61410*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->61434
/*61413*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61415*/     OPC_EmitConvertToTarget, 1,
/*61417*/     OPC_EmitInteger, MVT::i32, 14, 
/*61420*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61423*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->61457
/*61436*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61438*/     OPC_EmitConvertToTarget, 1,
/*61440*/     OPC_EmitInteger, MVT::i32, 14, 
/*61443*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61446*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->61480
/*61459*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61461*/     OPC_EmitConvertToTarget, 1,
/*61463*/     OPC_EmitInteger, MVT::i32, 14, 
/*61466*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61469*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->61503
/*61482*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61484*/     OPC_EmitConvertToTarget, 1,
/*61486*/     OPC_EmitInteger, MVT::i32, 14, 
/*61489*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61492*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->61526
/*61505*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61507*/     OPC_EmitConvertToTarget, 1,
/*61509*/     OPC_EmitInteger, MVT::i32, 14, 
/*61512*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61515*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->61549
/*61528*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61530*/     OPC_EmitConvertToTarget, 1,
/*61532*/     OPC_EmitInteger, MVT::i32, 14, 
/*61535*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61538*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->61572
/*61551*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61553*/     OPC_EmitConvertToTarget, 1,
/*61555*/     OPC_EmitInteger, MVT::i32, 14, 
/*61558*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61561*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->61595
/*61574*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61576*/     OPC_EmitConvertToTarget, 1,
/*61578*/     OPC_EmitInteger, MVT::i32, 14, 
/*61581*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61584*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRu),// ->61794
/*61600*/   OPC_RecordChild0, // #0 = $Vm
/*61601*/   OPC_RecordChild1, // #1 = $SIMM
/*61602*/   OPC_MoveChild, 1,
/*61604*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61607*/   OPC_MoveParent,
/*61608*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->61632
/*61611*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61613*/     OPC_EmitConvertToTarget, 1,
/*61615*/     OPC_EmitInteger, MVT::i32, 14, 
/*61618*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61621*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->61655
/*61634*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61636*/     OPC_EmitConvertToTarget, 1,
/*61638*/     OPC_EmitInteger, MVT::i32, 14, 
/*61641*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61644*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->61678
/*61657*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61659*/     OPC_EmitConvertToTarget, 1,
/*61661*/     OPC_EmitInteger, MVT::i32, 14, 
/*61664*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61667*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->61701
/*61680*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61682*/     OPC_EmitConvertToTarget, 1,
/*61684*/     OPC_EmitInteger, MVT::i32, 14, 
/*61687*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61690*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->61724
/*61703*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61705*/     OPC_EmitConvertToTarget, 1,
/*61707*/     OPC_EmitInteger, MVT::i32, 14, 
/*61710*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61713*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->61747
/*61726*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61728*/     OPC_EmitConvertToTarget, 1,
/*61730*/     OPC_EmitInteger, MVT::i32, 14, 
/*61733*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61736*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->61770
/*61749*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61751*/     OPC_EmitConvertToTarget, 1,
/*61753*/     OPC_EmitInteger, MVT::i32, 14, 
/*61756*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61759*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->61793
/*61772*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61774*/     OPC_EmitConvertToTarget, 1,
/*61776*/     OPC_EmitInteger, MVT::i32, 14, 
/*61779*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61782*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLs),// ->61899
/*61797*/   OPC_RecordChild0, // #0 = $Vm
/*61798*/   OPC_Scope, 32, /*->61832*/ // 3 children in Scope
/*61800*/     OPC_CheckChild0Type, MVT::v8i8,
/*61802*/     OPC_RecordChild1, // #1 = $SIMM
/*61803*/     OPC_MoveChild, 1,
/*61805*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61808*/     OPC_MoveParent,
/*61809*/     OPC_CheckType, MVT::v8i16,
/*61811*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61813*/     OPC_EmitConvertToTarget, 1,
/*61815*/     OPC_EmitInteger, MVT::i32, 14, 
/*61818*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61821*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*61832*/   /*Scope*/ 32, /*->61865*/
/*61833*/     OPC_CheckChild0Type, MVT::v4i16,
/*61835*/     OPC_RecordChild1, // #1 = $SIMM
/*61836*/     OPC_MoveChild, 1,
/*61838*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61841*/     OPC_MoveParent,
/*61842*/     OPC_CheckType, MVT::v4i32,
/*61844*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61846*/     OPC_EmitConvertToTarget, 1,
/*61848*/     OPC_EmitInteger, MVT::i32, 14, 
/*61851*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61854*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*61865*/   /*Scope*/ 32, /*->61898*/
/*61866*/     OPC_CheckChild0Type, MVT::v2i32,
/*61868*/     OPC_RecordChild1, // #1 = $SIMM
/*61869*/     OPC_MoveChild, 1,
/*61871*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61874*/     OPC_MoveParent,
/*61875*/     OPC_CheckType, MVT::v2i64,
/*61877*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61879*/     OPC_EmitConvertToTarget, 1,
/*61881*/     OPC_EmitInteger, MVT::i32, 14, 
/*61884*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61887*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*61898*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLu),// ->62004
/*61902*/   OPC_RecordChild0, // #0 = $Vm
/*61903*/   OPC_Scope, 32, /*->61937*/ // 3 children in Scope
/*61905*/     OPC_CheckChild0Type, MVT::v8i8,
/*61907*/     OPC_RecordChild1, // #1 = $SIMM
/*61908*/     OPC_MoveChild, 1,
/*61910*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61913*/     OPC_MoveParent,
/*61914*/     OPC_CheckType, MVT::v8i16,
/*61916*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61918*/     OPC_EmitConvertToTarget, 1,
/*61920*/     OPC_EmitInteger, MVT::i32, 14, 
/*61923*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61926*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*61937*/   /*Scope*/ 32, /*->61970*/
/*61938*/     OPC_CheckChild0Type, MVT::v4i16,
/*61940*/     OPC_RecordChild1, // #1 = $SIMM
/*61941*/     OPC_MoveChild, 1,
/*61943*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61946*/     OPC_MoveParent,
/*61947*/     OPC_CheckType, MVT::v4i32,
/*61949*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61951*/     OPC_EmitConvertToTarget, 1,
/*61953*/     OPC_EmitInteger, MVT::i32, 14, 
/*61956*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61959*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*61970*/   /*Scope*/ 32, /*->62003*/
/*61971*/     OPC_CheckChild0Type, MVT::v2i32,
/*61973*/     OPC_RecordChild1, // #1 = $SIMM
/*61974*/     OPC_MoveChild, 1,
/*61976*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61979*/     OPC_MoveParent,
/*61980*/     OPC_CheckType, MVT::v2i64,
/*61982*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61984*/     OPC_EmitConvertToTarget, 1,
/*61986*/     OPC_EmitInteger, MVT::i32, 14, 
/*61989*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61992*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*62003*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLi),// ->62109
/*62007*/   OPC_RecordChild0, // #0 = $Vm
/*62008*/   OPC_Scope, 32, /*->62042*/ // 3 children in Scope
/*62010*/     OPC_CheckChild0Type, MVT::v8i8,
/*62012*/     OPC_RecordChild1, // #1 = $SIMM
/*62013*/     OPC_MoveChild, 1,
/*62015*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62018*/     OPC_MoveParent,
/*62019*/     OPC_CheckType, MVT::v8i16,
/*62021*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62023*/     OPC_EmitConvertToTarget, 1,
/*62025*/     OPC_EmitInteger, MVT::i32, 14, 
/*62028*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62031*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*62042*/   /*Scope*/ 32, /*->62075*/
/*62043*/     OPC_CheckChild0Type, MVT::v4i16,
/*62045*/     OPC_RecordChild1, // #1 = $SIMM
/*62046*/     OPC_MoveChild, 1,
/*62048*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62051*/     OPC_MoveParent,
/*62052*/     OPC_CheckType, MVT::v4i32,
/*62054*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62056*/     OPC_EmitConvertToTarget, 1,
/*62058*/     OPC_EmitInteger, MVT::i32, 14, 
/*62061*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62064*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*62075*/   /*Scope*/ 32, /*->62108*/
/*62076*/     OPC_CheckChild0Type, MVT::v2i32,
/*62078*/     OPC_RecordChild1, // #1 = $SIMM
/*62079*/     OPC_MoveChild, 1,
/*62081*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62084*/     OPC_MoveParent,
/*62085*/     OPC_CheckType, MVT::v2i64,
/*62087*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62089*/     OPC_EmitConvertToTarget, 1,
/*62091*/     OPC_EmitInteger, MVT::i32, 14, 
/*62094*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62097*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*62108*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHRN),// ->62214
/*62112*/   OPC_RecordChild0, // #0 = $Vm
/*62113*/   OPC_Scope, 32, /*->62147*/ // 3 children in Scope
/*62115*/     OPC_CheckChild0Type, MVT::v8i16,
/*62117*/     OPC_RecordChild1, // #1 = $SIMM
/*62118*/     OPC_MoveChild, 1,
/*62120*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62123*/     OPC_MoveParent,
/*62124*/     OPC_CheckType, MVT::v8i8,
/*62126*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62128*/     OPC_EmitConvertToTarget, 1,
/*62130*/     OPC_EmitInteger, MVT::i32, 14, 
/*62133*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62136*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*62147*/   /*Scope*/ 32, /*->62180*/
/*62148*/     OPC_CheckChild0Type, MVT::v4i32,
/*62150*/     OPC_RecordChild1, // #1 = $SIMM
/*62151*/     OPC_MoveChild, 1,
/*62153*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62156*/     OPC_MoveParent,
/*62157*/     OPC_CheckType, MVT::v4i16,
/*62159*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62161*/     OPC_EmitConvertToTarget, 1,
/*62163*/     OPC_EmitInteger, MVT::i32, 14, 
/*62166*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62169*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*62180*/   /*Scope*/ 32, /*->62213*/
/*62181*/     OPC_CheckChild0Type, MVT::v2i64,
/*62183*/     OPC_RecordChild1, // #1 = $SIMM
/*62184*/     OPC_MoveChild, 1,
/*62186*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62189*/     OPC_MoveParent,
/*62190*/     OPC_CheckType, MVT::v2i32,
/*62192*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62194*/     OPC_EmitConvertToTarget, 1,
/*62196*/     OPC_EmitInteger, MVT::i32, 14, 
/*62199*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62202*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*62213*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRs),// ->62412
/*62218*/   OPC_RecordChild0, // #0 = $Vm
/*62219*/   OPC_RecordChild1, // #1 = $SIMM
/*62220*/   OPC_MoveChild, 1,
/*62222*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62225*/   OPC_MoveParent,
/*62226*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->62250
/*62229*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62231*/     OPC_EmitConvertToTarget, 1,
/*62233*/     OPC_EmitInteger, MVT::i32, 14, 
/*62236*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62239*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->62273
/*62252*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62254*/     OPC_EmitConvertToTarget, 1,
/*62256*/     OPC_EmitInteger, MVT::i32, 14, 
/*62259*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62262*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->62296
/*62275*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62277*/     OPC_EmitConvertToTarget, 1,
/*62279*/     OPC_EmitInteger, MVT::i32, 14, 
/*62282*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62285*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->62319
/*62298*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62300*/     OPC_EmitConvertToTarget, 1,
/*62302*/     OPC_EmitInteger, MVT::i32, 14, 
/*62305*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62308*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->62342
/*62321*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62323*/     OPC_EmitConvertToTarget, 1,
/*62325*/     OPC_EmitInteger, MVT::i32, 14, 
/*62328*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62331*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->62365
/*62344*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62346*/     OPC_EmitConvertToTarget, 1,
/*62348*/     OPC_EmitInteger, MVT::i32, 14, 
/*62351*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62354*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->62388
/*62367*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62369*/     OPC_EmitConvertToTarget, 1,
/*62371*/     OPC_EmitInteger, MVT::i32, 14, 
/*62374*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62377*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->62411
/*62390*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62392*/     OPC_EmitConvertToTarget, 1,
/*62394*/     OPC_EmitInteger, MVT::i32, 14, 
/*62397*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62400*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRu),// ->62610
/*62416*/   OPC_RecordChild0, // #0 = $Vm
/*62417*/   OPC_RecordChild1, // #1 = $SIMM
/*62418*/   OPC_MoveChild, 1,
/*62420*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62423*/   OPC_MoveParent,
/*62424*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->62448
/*62427*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62429*/     OPC_EmitConvertToTarget, 1,
/*62431*/     OPC_EmitInteger, MVT::i32, 14, 
/*62434*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62437*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->62471
/*62450*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62452*/     OPC_EmitConvertToTarget, 1,
/*62454*/     OPC_EmitInteger, MVT::i32, 14, 
/*62457*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62460*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->62494
/*62473*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62475*/     OPC_EmitConvertToTarget, 1,
/*62477*/     OPC_EmitInteger, MVT::i32, 14, 
/*62480*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62483*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->62517
/*62496*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62498*/     OPC_EmitConvertToTarget, 1,
/*62500*/     OPC_EmitInteger, MVT::i32, 14, 
/*62503*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62506*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->62540
/*62519*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62521*/     OPC_EmitConvertToTarget, 1,
/*62523*/     OPC_EmitInteger, MVT::i32, 14, 
/*62526*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62529*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->62563
/*62542*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62544*/     OPC_EmitConvertToTarget, 1,
/*62546*/     OPC_EmitInteger, MVT::i32, 14, 
/*62549*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62552*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->62586
/*62565*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62567*/     OPC_EmitConvertToTarget, 1,
/*62569*/     OPC_EmitInteger, MVT::i32, 14, 
/*62572*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62575*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->62609
/*62588*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62590*/     OPC_EmitConvertToTarget, 1,
/*62592*/     OPC_EmitInteger, MVT::i32, 14, 
/*62595*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62598*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VRSHRN),// ->62715
/*62613*/   OPC_RecordChild0, // #0 = $Vm
/*62614*/   OPC_Scope, 32, /*->62648*/ // 3 children in Scope
/*62616*/     OPC_CheckChild0Type, MVT::v8i16,
/*62618*/     OPC_RecordChild1, // #1 = $SIMM
/*62619*/     OPC_MoveChild, 1,
/*62621*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62624*/     OPC_MoveParent,
/*62625*/     OPC_CheckType, MVT::v8i8,
/*62627*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62629*/     OPC_EmitConvertToTarget, 1,
/*62631*/     OPC_EmitInteger, MVT::i32, 14, 
/*62634*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62637*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*62648*/   /*Scope*/ 32, /*->62681*/
/*62649*/     OPC_CheckChild0Type, MVT::v4i32,
/*62651*/     OPC_RecordChild1, // #1 = $SIMM
/*62652*/     OPC_MoveChild, 1,
/*62654*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62657*/     OPC_MoveParent,
/*62658*/     OPC_CheckType, MVT::v4i16,
/*62660*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62662*/     OPC_EmitConvertToTarget, 1,
/*62664*/     OPC_EmitInteger, MVT::i32, 14, 
/*62667*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62670*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*62681*/   /*Scope*/ 32, /*->62714*/
/*62682*/     OPC_CheckChild0Type, MVT::v2i64,
/*62684*/     OPC_RecordChild1, // #1 = $SIMM
/*62685*/     OPC_MoveChild, 1,
/*62687*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62690*/     OPC_MoveParent,
/*62691*/     OPC_CheckType, MVT::v2i32,
/*62693*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62695*/     OPC_EmitConvertToTarget, 1,
/*62697*/     OPC_EmitInteger, MVT::i32, 14, 
/*62700*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62703*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*62714*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLs),// ->62913
/*62719*/   OPC_RecordChild0, // #0 = $Vm
/*62720*/   OPC_RecordChild1, // #1 = $SIMM
/*62721*/   OPC_MoveChild, 1,
/*62723*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62726*/   OPC_MoveParent,
/*62727*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->62751
/*62730*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62732*/     OPC_EmitConvertToTarget, 1,
/*62734*/     OPC_EmitInteger, MVT::i32, 14, 
/*62737*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62740*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->62774
/*62753*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62755*/     OPC_EmitConvertToTarget, 1,
/*62757*/     OPC_EmitInteger, MVT::i32, 14, 
/*62760*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62763*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->62797
/*62776*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62778*/     OPC_EmitConvertToTarget, 1,
/*62780*/     OPC_EmitInteger, MVT::i32, 14, 
/*62783*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62786*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->62820
/*62799*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62801*/     OPC_EmitConvertToTarget, 1,
/*62803*/     OPC_EmitInteger, MVT::i32, 14, 
/*62806*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62809*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->62843
/*62822*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62824*/     OPC_EmitConvertToTarget, 1,
/*62826*/     OPC_EmitInteger, MVT::i32, 14, 
/*62829*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62832*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->62866
/*62845*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62847*/     OPC_EmitConvertToTarget, 1,
/*62849*/     OPC_EmitInteger, MVT::i32, 14, 
/*62852*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62855*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->62889
/*62868*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62870*/     OPC_EmitConvertToTarget, 1,
/*62872*/     OPC_EmitInteger, MVT::i32, 14, 
/*62875*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62878*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->62912
/*62891*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62893*/     OPC_EmitConvertToTarget, 1,
/*62895*/     OPC_EmitInteger, MVT::i32, 14, 
/*62898*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62901*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLu),// ->63111
/*62917*/   OPC_RecordChild0, // #0 = $Vm
/*62918*/   OPC_RecordChild1, // #1 = $SIMM
/*62919*/   OPC_MoveChild, 1,
/*62921*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62924*/   OPC_MoveParent,
/*62925*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->62949
/*62928*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62930*/     OPC_EmitConvertToTarget, 1,
/*62932*/     OPC_EmitInteger, MVT::i32, 14, 
/*62935*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62938*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->62972
/*62951*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62953*/     OPC_EmitConvertToTarget, 1,
/*62955*/     OPC_EmitInteger, MVT::i32, 14, 
/*62958*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62961*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->62995
/*62974*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62976*/     OPC_EmitConvertToTarget, 1,
/*62978*/     OPC_EmitInteger, MVT::i32, 14, 
/*62981*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62984*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->63018
/*62997*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62999*/     OPC_EmitConvertToTarget, 1,
/*63001*/     OPC_EmitInteger, MVT::i32, 14, 
/*63004*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63007*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->63041
/*63020*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63022*/     OPC_EmitConvertToTarget, 1,
/*63024*/     OPC_EmitInteger, MVT::i32, 14, 
/*63027*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63030*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->63064
/*63043*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63045*/     OPC_EmitConvertToTarget, 1,
/*63047*/     OPC_EmitInteger, MVT::i32, 14, 
/*63050*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63053*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->63087
/*63066*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63068*/     OPC_EmitConvertToTarget, 1,
/*63070*/     OPC_EmitInteger, MVT::i32, 14, 
/*63073*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63076*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->63110
/*63089*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63091*/     OPC_EmitConvertToTarget, 1,
/*63093*/     OPC_EmitInteger, MVT::i32, 14, 
/*63096*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63099*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLsu),// ->63309
/*63115*/   OPC_RecordChild0, // #0 = $Vm
/*63116*/   OPC_RecordChild1, // #1 = $SIMM
/*63117*/   OPC_MoveChild, 1,
/*63119*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63122*/   OPC_MoveParent,
/*63123*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->63147
/*63126*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63128*/     OPC_EmitConvertToTarget, 1,
/*63130*/     OPC_EmitInteger, MVT::i32, 14, 
/*63133*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63136*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->63170
/*63149*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63151*/     OPC_EmitConvertToTarget, 1,
/*63153*/     OPC_EmitInteger, MVT::i32, 14, 
/*63156*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63159*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->63193
/*63172*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63174*/     OPC_EmitConvertToTarget, 1,
/*63176*/     OPC_EmitInteger, MVT::i32, 14, 
/*63179*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63182*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->63216
/*63195*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63197*/     OPC_EmitConvertToTarget, 1,
/*63199*/     OPC_EmitInteger, MVT::i32, 14, 
/*63202*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63205*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->63239
/*63218*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63220*/     OPC_EmitConvertToTarget, 1,
/*63222*/     OPC_EmitInteger, MVT::i32, 14, 
/*63225*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63228*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->63262
/*63241*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63243*/     OPC_EmitConvertToTarget, 1,
/*63245*/     OPC_EmitInteger, MVT::i32, 14, 
/*63248*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63251*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->63285
/*63264*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63266*/     OPC_EmitConvertToTarget, 1,
/*63268*/     OPC_EmitInteger, MVT::i32, 14, 
/*63271*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63274*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->63308
/*63287*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63289*/     OPC_EmitConvertToTarget, 1,
/*63291*/     OPC_EmitInteger, MVT::i32, 14, 
/*63294*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63297*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNs),// ->63414
/*63312*/   OPC_RecordChild0, // #0 = $Vm
/*63313*/   OPC_Scope, 32, /*->63347*/ // 3 children in Scope
/*63315*/     OPC_CheckChild0Type, MVT::v8i16,
/*63317*/     OPC_RecordChild1, // #1 = $SIMM
/*63318*/     OPC_MoveChild, 1,
/*63320*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63323*/     OPC_MoveParent,
/*63324*/     OPC_CheckType, MVT::v8i8,
/*63326*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63328*/     OPC_EmitConvertToTarget, 1,
/*63330*/     OPC_EmitInteger, MVT::i32, 14, 
/*63333*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63336*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63347*/   /*Scope*/ 32, /*->63380*/
/*63348*/     OPC_CheckChild0Type, MVT::v4i32,
/*63350*/     OPC_RecordChild1, // #1 = $SIMM
/*63351*/     OPC_MoveChild, 1,
/*63353*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63356*/     OPC_MoveParent,
/*63357*/     OPC_CheckType, MVT::v4i16,
/*63359*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63361*/     OPC_EmitConvertToTarget, 1,
/*63363*/     OPC_EmitInteger, MVT::i32, 14, 
/*63366*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63369*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63380*/   /*Scope*/ 32, /*->63413*/
/*63381*/     OPC_CheckChild0Type, MVT::v2i64,
/*63383*/     OPC_RecordChild1, // #1 = $SIMM
/*63384*/     OPC_MoveChild, 1,
/*63386*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63389*/     OPC_MoveParent,
/*63390*/     OPC_CheckType, MVT::v2i32,
/*63392*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63394*/     OPC_EmitConvertToTarget, 1,
/*63396*/     OPC_EmitInteger, MVT::i32, 14, 
/*63399*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63402*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63413*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNu),// ->63519
/*63417*/   OPC_RecordChild0, // #0 = $Vm
/*63418*/   OPC_Scope, 32, /*->63452*/ // 3 children in Scope
/*63420*/     OPC_CheckChild0Type, MVT::v8i16,
/*63422*/     OPC_RecordChild1, // #1 = $SIMM
/*63423*/     OPC_MoveChild, 1,
/*63425*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63428*/     OPC_MoveParent,
/*63429*/     OPC_CheckType, MVT::v8i8,
/*63431*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63433*/     OPC_EmitConvertToTarget, 1,
/*63435*/     OPC_EmitInteger, MVT::i32, 14, 
/*63438*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63441*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63452*/   /*Scope*/ 32, /*->63485*/
/*63453*/     OPC_CheckChild0Type, MVT::v4i32,
/*63455*/     OPC_RecordChild1, // #1 = $SIMM
/*63456*/     OPC_MoveChild, 1,
/*63458*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63461*/     OPC_MoveParent,
/*63462*/     OPC_CheckType, MVT::v4i16,
/*63464*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63466*/     OPC_EmitConvertToTarget, 1,
/*63468*/     OPC_EmitInteger, MVT::i32, 14, 
/*63471*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63474*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63485*/   /*Scope*/ 32, /*->63518*/
/*63486*/     OPC_CheckChild0Type, MVT::v2i64,
/*63488*/     OPC_RecordChild1, // #1 = $SIMM
/*63489*/     OPC_MoveChild, 1,
/*63491*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63494*/     OPC_MoveParent,
/*63495*/     OPC_CheckType, MVT::v2i32,
/*63497*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63499*/     OPC_EmitConvertToTarget, 1,
/*63501*/     OPC_EmitInteger, MVT::i32, 14, 
/*63504*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63507*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63518*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNsu),// ->63624
/*63522*/   OPC_RecordChild0, // #0 = $Vm
/*63523*/   OPC_Scope, 32, /*->63557*/ // 3 children in Scope
/*63525*/     OPC_CheckChild0Type, MVT::v8i16,
/*63527*/     OPC_RecordChild1, // #1 = $SIMM
/*63528*/     OPC_MoveChild, 1,
/*63530*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63533*/     OPC_MoveParent,
/*63534*/     OPC_CheckType, MVT::v8i8,
/*63536*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63538*/     OPC_EmitConvertToTarget, 1,
/*63540*/     OPC_EmitInteger, MVT::i32, 14, 
/*63543*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63546*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63557*/   /*Scope*/ 32, /*->63590*/
/*63558*/     OPC_CheckChild0Type, MVT::v4i32,
/*63560*/     OPC_RecordChild1, // #1 = $SIMM
/*63561*/     OPC_MoveChild, 1,
/*63563*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63566*/     OPC_MoveParent,
/*63567*/     OPC_CheckType, MVT::v4i16,
/*63569*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63571*/     OPC_EmitConvertToTarget, 1,
/*63573*/     OPC_EmitInteger, MVT::i32, 14, 
/*63576*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63579*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63590*/   /*Scope*/ 32, /*->63623*/
/*63591*/     OPC_CheckChild0Type, MVT::v2i64,
/*63593*/     OPC_RecordChild1, // #1 = $SIMM
/*63594*/     OPC_MoveChild, 1,
/*63596*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63599*/     OPC_MoveParent,
/*63600*/     OPC_CheckType, MVT::v2i32,
/*63602*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63604*/     OPC_EmitConvertToTarget, 1,
/*63606*/     OPC_EmitInteger, MVT::i32, 14, 
/*63609*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63612*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63623*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNs),// ->63729
/*63627*/   OPC_RecordChild0, // #0 = $Vm
/*63628*/   OPC_Scope, 32, /*->63662*/ // 3 children in Scope
/*63630*/     OPC_CheckChild0Type, MVT::v8i16,
/*63632*/     OPC_RecordChild1, // #1 = $SIMM
/*63633*/     OPC_MoveChild, 1,
/*63635*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63638*/     OPC_MoveParent,
/*63639*/     OPC_CheckType, MVT::v8i8,
/*63641*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63643*/     OPC_EmitConvertToTarget, 1,
/*63645*/     OPC_EmitInteger, MVT::i32, 14, 
/*63648*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63651*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63662*/   /*Scope*/ 32, /*->63695*/
/*63663*/     OPC_CheckChild0Type, MVT::v4i32,
/*63665*/     OPC_RecordChild1, // #1 = $SIMM
/*63666*/     OPC_MoveChild, 1,
/*63668*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63671*/     OPC_MoveParent,
/*63672*/     OPC_CheckType, MVT::v4i16,
/*63674*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63676*/     OPC_EmitConvertToTarget, 1,
/*63678*/     OPC_EmitInteger, MVT::i32, 14, 
/*63681*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63684*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63695*/   /*Scope*/ 32, /*->63728*/
/*63696*/     OPC_CheckChild0Type, MVT::v2i64,
/*63698*/     OPC_RecordChild1, // #1 = $SIMM
/*63699*/     OPC_MoveChild, 1,
/*63701*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63704*/     OPC_MoveParent,
/*63705*/     OPC_CheckType, MVT::v2i32,
/*63707*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63709*/     OPC_EmitConvertToTarget, 1,
/*63711*/     OPC_EmitInteger, MVT::i32, 14, 
/*63714*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63717*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63728*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNu),// ->63834
/*63732*/   OPC_RecordChild0, // #0 = $Vm
/*63733*/   OPC_Scope, 32, /*->63767*/ // 3 children in Scope
/*63735*/     OPC_CheckChild0Type, MVT::v8i16,
/*63737*/     OPC_RecordChild1, // #1 = $SIMM
/*63738*/     OPC_MoveChild, 1,
/*63740*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63743*/     OPC_MoveParent,
/*63744*/     OPC_CheckType, MVT::v8i8,
/*63746*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63748*/     OPC_EmitConvertToTarget, 1,
/*63750*/     OPC_EmitInteger, MVT::i32, 14, 
/*63753*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63756*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63767*/   /*Scope*/ 32, /*->63800*/
/*63768*/     OPC_CheckChild0Type, MVT::v4i32,
/*63770*/     OPC_RecordChild1, // #1 = $SIMM
/*63771*/     OPC_MoveChild, 1,
/*63773*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63776*/     OPC_MoveParent,
/*63777*/     OPC_CheckType, MVT::v4i16,
/*63779*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63781*/     OPC_EmitConvertToTarget, 1,
/*63783*/     OPC_EmitInteger, MVT::i32, 14, 
/*63786*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63789*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63800*/   /*Scope*/ 32, /*->63833*/
/*63801*/     OPC_CheckChild0Type, MVT::v2i64,
/*63803*/     OPC_RecordChild1, // #1 = $SIMM
/*63804*/     OPC_MoveChild, 1,
/*63806*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63809*/     OPC_MoveParent,
/*63810*/     OPC_CheckType, MVT::v2i32,
/*63812*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63814*/     OPC_EmitConvertToTarget, 1,
/*63816*/     OPC_EmitInteger, MVT::i32, 14, 
/*63819*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63822*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63833*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNsu),// ->63939
/*63837*/   OPC_RecordChild0, // #0 = $Vm
/*63838*/   OPC_Scope, 32, /*->63872*/ // 3 children in Scope
/*63840*/     OPC_CheckChild0Type, MVT::v8i16,
/*63842*/     OPC_RecordChild1, // #1 = $SIMM
/*63843*/     OPC_MoveChild, 1,
/*63845*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63848*/     OPC_MoveParent,
/*63849*/     OPC_CheckType, MVT::v8i8,
/*63851*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63853*/     OPC_EmitConvertToTarget, 1,
/*63855*/     OPC_EmitInteger, MVT::i32, 14, 
/*63858*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63861*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63872*/   /*Scope*/ 32, /*->63905*/
/*63873*/     OPC_CheckChild0Type, MVT::v4i32,
/*63875*/     OPC_RecordChild1, // #1 = $SIMM
/*63876*/     OPC_MoveChild, 1,
/*63878*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63881*/     OPC_MoveParent,
/*63882*/     OPC_CheckType, MVT::v4i16,
/*63884*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63886*/     OPC_EmitConvertToTarget, 1,
/*63888*/     OPC_EmitInteger, MVT::i32, 14, 
/*63891*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63894*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63905*/   /*Scope*/ 32, /*->63938*/
/*63906*/     OPC_CheckChild0Type, MVT::v2i64,
/*63908*/     OPC_RecordChild1, // #1 = $SIMM
/*63909*/     OPC_MoveChild, 1,
/*63911*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63914*/     OPC_MoveParent,
/*63915*/     OPC_CheckType, MVT::v2i32,
/*63917*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63919*/     OPC_EmitConvertToTarget, 1,
/*63921*/     OPC_EmitInteger, MVT::i32, 14, 
/*63924*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63927*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63938*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSLI),// ->64146
/*63943*/   OPC_RecordChild0, // #0 = $src1
/*63944*/   OPC_RecordChild1, // #1 = $Vm
/*63945*/   OPC_RecordChild2, // #2 = $SIMM
/*63946*/   OPC_MoveChild, 2,
/*63948*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63951*/   OPC_MoveParent,
/*63952*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->63977
/*63955*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63957*/     OPC_EmitConvertToTarget, 2,
/*63959*/     OPC_EmitInteger, MVT::i32, 14, 
/*63962*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63965*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->64001
/*63979*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63981*/     OPC_EmitConvertToTarget, 2,
/*63983*/     OPC_EmitInteger, MVT::i32, 14, 
/*63986*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63989*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->64025
/*64003*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64005*/     OPC_EmitConvertToTarget, 2,
/*64007*/     OPC_EmitInteger, MVT::i32, 14, 
/*64010*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64013*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->64049
/*64027*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64029*/     OPC_EmitConvertToTarget, 2,
/*64031*/     OPC_EmitInteger, MVT::i32, 14, 
/*64034*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64037*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->64073
/*64051*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64053*/     OPC_EmitConvertToTarget, 2,
/*64055*/     OPC_EmitInteger, MVT::i32, 14, 
/*64058*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64061*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->64097
/*64075*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64077*/     OPC_EmitConvertToTarget, 2,
/*64079*/     OPC_EmitInteger, MVT::i32, 14, 
/*64082*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64085*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->64121
/*64099*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64101*/     OPC_EmitConvertToTarget, 2,
/*64103*/     OPC_EmitInteger, MVT::i32, 14, 
/*64106*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64109*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->64145
/*64123*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64125*/     OPC_EmitConvertToTarget, 2,
/*64127*/     OPC_EmitInteger, MVT::i32, 14, 
/*64130*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64133*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSRI),// ->64353
/*64150*/   OPC_RecordChild0, // #0 = $src1
/*64151*/   OPC_RecordChild1, // #1 = $Vm
/*64152*/   OPC_RecordChild2, // #2 = $SIMM
/*64153*/   OPC_MoveChild, 2,
/*64155*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64158*/   OPC_MoveParent,
/*64159*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->64184
/*64162*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64164*/     OPC_EmitConvertToTarget, 2,
/*64166*/     OPC_EmitInteger, MVT::i32, 14, 
/*64169*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64172*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->64208
/*64186*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64188*/     OPC_EmitConvertToTarget, 2,
/*64190*/     OPC_EmitInteger, MVT::i32, 14, 
/*64193*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64196*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->64232
/*64210*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64212*/     OPC_EmitConvertToTarget, 2,
/*64214*/     OPC_EmitInteger, MVT::i32, 14, 
/*64217*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64220*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->64256
/*64234*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64236*/     OPC_EmitConvertToTarget, 2,
/*64238*/     OPC_EmitInteger, MVT::i32, 14, 
/*64241*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64244*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->64280
/*64258*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64260*/     OPC_EmitConvertToTarget, 2,
/*64262*/     OPC_EmitInteger, MVT::i32, 14, 
/*64265*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64268*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->64304
/*64282*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64284*/     OPC_EmitConvertToTarget, 2,
/*64286*/     OPC_EmitInteger, MVT::i32, 14, 
/*64289*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64292*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->64328
/*64306*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64308*/     OPC_EmitConvertToTarget, 2,
/*64310*/     OPC_EmitInteger, MVT::i32, 14, 
/*64313*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64316*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->64352
/*64330*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64332*/     OPC_EmitConvertToTarget, 2,
/*64334*/     OPC_EmitInteger, MVT::i32, 14, 
/*64337*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64340*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ARMISD::VMOVIMM),// ->64526
/*64357*/   OPC_RecordChild0, // #0 = $SIMM
/*64358*/   OPC_MoveChild, 0,
/*64360*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*64363*/   OPC_MoveParent,
/*64364*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->64385
/*64367*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64369*/     OPC_EmitInteger, MVT::i32, 14, 
/*64372*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64375*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v16i8,// ->64405
/*64387*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64389*/     OPC_EmitInteger, MVT::i32, 14, 
/*64392*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64395*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i16,// ->64425
/*64407*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64409*/     OPC_EmitInteger, MVT::i32, 14, 
/*64412*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64415*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->64445
/*64427*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64429*/     OPC_EmitInteger, MVT::i32, 14, 
/*64432*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64435*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->64465
/*64447*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64449*/     OPC_EmitInteger, MVT::i32, 14, 
/*64452*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64455*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->64485
/*64467*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64469*/     OPC_EmitInteger, MVT::i32, 14, 
/*64472*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64475*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v1i64,// ->64505
/*64487*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64489*/     OPC_EmitInteger, MVT::i32, 14, 
/*64492*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64495*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i64,// ->64525
/*64507*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64509*/     OPC_EmitInteger, MVT::i32, 14, 
/*64512*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64515*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 15|128,1/*143*/,  TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->64673
/*64530*/   OPC_RecordChild0, // #0 = $src
/*64531*/   OPC_Scope, 27, /*->64560*/ // 5 children in Scope
/*64533*/     OPC_CheckChild0Type, MVT::v16i8,
/*64535*/     OPC_RecordChild1, // #1 = $start
/*64536*/     OPC_MoveChild, 1,
/*64538*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64541*/     OPC_CheckType, MVT::i32,
/*64543*/     OPC_MoveParent,
/*64544*/     OPC_CheckType, MVT::v8i8,
/*64546*/     OPC_EmitConvertToTarget, 1,
/*64548*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*64551*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*64560*/   /*Scope*/ 27, /*->64588*/
/*64561*/     OPC_CheckChild0Type, MVT::v8i16,
/*64563*/     OPC_RecordChild1, // #1 = $start
/*64564*/     OPC_MoveChild, 1,
/*64566*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64569*/     OPC_CheckType, MVT::i32,
/*64571*/     OPC_MoveParent,
/*64572*/     OPC_CheckType, MVT::v4i16,
/*64574*/     OPC_EmitConvertToTarget, 1,
/*64576*/     OPC_EmitNodeXForm, 1, 2, // DSubReg_i16_reg
/*64579*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*64588*/   /*Scope*/ 27, /*->64616*/
/*64589*/     OPC_CheckChild0Type, MVT::v4i32,
/*64591*/     OPC_RecordChild1, // #1 = $start
/*64592*/     OPC_MoveChild, 1,
/*64594*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64597*/     OPC_CheckType, MVT::i32,
/*64599*/     OPC_MoveParent,
/*64600*/     OPC_CheckType, MVT::v2i32,
/*64602*/     OPC_EmitConvertToTarget, 1,
/*64604*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i32_reg
/*64607*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*64616*/   /*Scope*/ 27, /*->64644*/
/*64617*/     OPC_CheckChild0Type, MVT::v2i64,
/*64619*/     OPC_RecordChild1, // #1 = $start
/*64620*/     OPC_MoveChild, 1,
/*64622*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64625*/     OPC_CheckType, MVT::i32,
/*64627*/     OPC_MoveParent,
/*64628*/     OPC_CheckType, MVT::v1i64,
/*64630*/     OPC_EmitConvertToTarget, 1,
/*64632*/     OPC_EmitNodeXForm, 15, 2, // DSubReg_f64_reg
/*64635*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*64644*/   /*Scope*/ 27, /*->64672*/
/*64645*/     OPC_CheckChild0Type, MVT::v4f32,
/*64647*/     OPC_RecordChild1, // #1 = $start
/*64648*/     OPC_MoveChild, 1,
/*64650*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64653*/     OPC_CheckType, MVT::i32,
/*64655*/     OPC_MoveParent,
/*64656*/     OPC_CheckType, MVT::v2f32,
/*64658*/     OPC_EmitConvertToTarget, 1,
/*64660*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i32_reg
/*64663*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*64672*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,1/*223*/,  TARGET_VAL(ARMISD::VEXT),// ->64900
/*64677*/   OPC_RecordChild0, // #0 = $Vn
/*64678*/   OPC_RecordChild1, // #1 = $Vm
/*64679*/   OPC_RecordChild2, // #2 = $index
/*64680*/   OPC_MoveChild, 2,
/*64682*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64685*/   OPC_MoveParent,
/*64686*/   OPC_SwitchType /*9 cases */, 22,  MVT::v8i8,// ->64711
/*64689*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64691*/     OPC_EmitConvertToTarget, 2,
/*64693*/     OPC_EmitInteger, MVT::i32, 14, 
/*64696*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64699*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i16,// ->64735
/*64713*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64715*/     OPC_EmitConvertToTarget, 2,
/*64717*/     OPC_EmitInteger, MVT::i32, 14, 
/*64720*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64723*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i32,// ->64759
/*64737*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64739*/     OPC_EmitConvertToTarget, 2,
/*64741*/     OPC_EmitInteger, MVT::i32, 14, 
/*64744*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64747*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v16i8,// ->64783
/*64761*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64763*/     OPC_EmitConvertToTarget, 2,
/*64765*/     OPC_EmitInteger, MVT::i32, 14, 
/*64768*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64771*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v8i16,// ->64807
/*64785*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64787*/     OPC_EmitConvertToTarget, 2,
/*64789*/     OPC_EmitInteger, MVT::i32, 14, 
/*64792*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64795*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i32,// ->64831
/*64809*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64811*/     OPC_EmitConvertToTarget, 2,
/*64813*/     OPC_EmitInteger, MVT::i32, 14, 
/*64816*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64819*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i64,// ->64855
/*64833*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64835*/     OPC_EmitConvertToTarget, 2,
/*64837*/     OPC_EmitInteger, MVT::i32, 14, 
/*64840*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64843*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
            /*SwitchType*/ 20,  MVT::v2f32,// ->64877
/*64857*/     OPC_EmitConvertToTarget, 2,
/*64859*/     OPC_EmitInteger, MVT::i32, 14, 
/*64862*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64865*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 20,  MVT::v4f32,// ->64899
/*64879*/     OPC_EmitConvertToTarget, 2,
/*64881*/     OPC_EmitInteger, MVT::i32, 14, 
/*64884*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64887*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
            0, // EndSwitchType
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::VMOVFPIMM),// ->64952
/*64903*/   OPC_RecordChild0, // #0 = $SIMM
/*64904*/   OPC_MoveChild, 0,
/*64906*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*64909*/   OPC_MoveParent,
/*64910*/   OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->64931
/*64913*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64915*/     OPC_EmitInteger, MVT::i32, 14, 
/*64918*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64921*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2f32), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4f32,// ->64951
/*64933*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64935*/     OPC_EmitInteger, MVT::i32, 14, 
/*64938*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64941*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4f32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::TRAP),// ->64978
/*64955*/   OPC_RecordNode,   // #0 = 'trap' chained node
/*64956*/   OPC_Scope, 9, /*->64967*/ // 2 children in Scope
/*64958*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*64960*/     OPC_EmitMergeInputChains1_0,
/*64961*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAP)
/*64967*/   /*Scope*/ 9, /*->64977*/
/*64968*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*64970*/     OPC_EmitMergeInputChains1_0,
/*64971*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (tTRAP)
/*64977*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 58,  TARGET_VAL(ARMISD::RET_FLAG),// ->65039
/*64981*/   OPC_RecordNode,   // #0 = 'ARMretflag' chained node
/*64982*/   OPC_CaptureGlueInput,
/*64983*/   OPC_Scope, 17, /*->65002*/ // 3 children in Scope
/*64985*/     OPC_CheckPatternPredicate, 44, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*64987*/     OPC_EmitMergeInputChains1_0,
/*64988*/     OPC_EmitInteger, MVT::i32, 14, 
/*64991*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64994*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (BX_RET)
/*65002*/   /*Scope*/ 17, /*->65020*/
/*65003*/     OPC_CheckPatternPredicate, 45, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*65005*/     OPC_EmitMergeInputChains1_0,
/*65006*/     OPC_EmitInteger, MVT::i32, 14, 
/*65009*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65012*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (MOVPCLR)
/*65020*/   /*Scope*/ 17, /*->65038*/
/*65021*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*65023*/     OPC_EmitMergeInputChains1_0,
/*65024*/     OPC_EmitInteger, MVT::i32, 14, 
/*65027*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65030*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (tBX_RET)
/*65038*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::BRIND),// ->65089
/*65042*/   OPC_RecordNode,   // #0 = 'brind' chained node
/*65043*/   OPC_RecordChild1, // #1 = $dst
/*65044*/   OPC_CheckChild1Type, MVT::i32,
/*65046*/   OPC_Scope, 10, /*->65058*/ // 3 children in Scope
/*65048*/     OPC_CheckPatternPredicate, 44, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*65050*/     OPC_EmitMergeInputChains1_0,
/*65051*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (BX GPR:i32:$dst)
/*65058*/   /*Scope*/ 10, /*->65069*/
/*65059*/     OPC_CheckPatternPredicate, 45, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*65061*/     OPC_EmitMergeInputChains1_0,
/*65062*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (MOVPCRX GPR:i32:$dst)
/*65069*/   /*Scope*/ 18, /*->65088*/
/*65070*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*65072*/     OPC_EmitMergeInputChains1_0,
/*65073*/     OPC_EmitInteger, MVT::i32, 14, 
/*65076*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65079*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (brind GPR:i32:$Rm) - Complexity = 3
              // Dst: (tBRIND GPR:i32:$Rm)
/*65088*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 59,  TARGET_VAL(ISD::BR),// ->65151
/*65092*/   OPC_RecordNode,   // #0 = 'br' chained node
/*65093*/   OPC_RecordChild1, // #1 = $target
/*65094*/   OPC_MoveChild, 1,
/*65096*/   OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*65099*/   OPC_MoveParent,
/*65100*/   OPC_Scope, 10, /*->65112*/ // 3 children in Scope
/*65102*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*65104*/     OPC_EmitMergeInputChains1_0,
/*65105*/     OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (B (bb:Other):$target)
/*65112*/   /*Scope*/ 18, /*->65131*/
/*65113*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*65115*/     OPC_EmitMergeInputChains1_0,
/*65116*/     OPC_EmitInteger, MVT::i32, 14, 
/*65119*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65122*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (tB (bb:Other):$target)
/*65131*/   /*Scope*/ 18, /*->65150*/
/*65132*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*65134*/     OPC_EmitMergeInputChains1_0,
/*65135*/     OPC_EmitInteger, MVT::i32, 14, 
/*65138*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65141*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (t2B (bb:Other):$target)
/*65150*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->65189
/*65154*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_longjmp' chained node
/*65155*/   OPC_RecordChild1, // #1 = $src
/*65156*/   OPC_CheckChild1Type, MVT::i32,
/*65158*/   OPC_RecordChild2, // #2 = $scratch
/*65159*/   OPC_CheckChild2Type, MVT::i32,
/*65161*/   OPC_Scope, 12, /*->65175*/ // 2 children in Scope
/*65163*/     OPC_CheckPatternPredicate, 61, // (!Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*65165*/     OPC_EmitMergeInputChains1_0,
/*65166*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*65175*/   /*Scope*/ 12, /*->65188*/
/*65176*/     OPC_CheckPatternPredicate, 62, // (Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*65178*/     OPC_EmitMergeInputChains1_0,
/*65179*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*65188*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 42,  TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->65234
/*65192*/   OPC_RecordNode,   // #0 = 'ARMMemBarrierMCR' chained node
/*65193*/   OPC_RecordChild1, // #1 = $zero
/*65194*/   OPC_CheckChild1Type, MVT::i32,
/*65196*/   OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*65198*/   OPC_EmitMergeInputChains1_0,
/*65199*/   OPC_EmitInteger, MVT::i32, 15, 
/*65202*/   OPC_EmitInteger, MVT::i32, 0, 
/*65205*/   OPC_EmitInteger, MVT::i32, 7, 
/*65208*/   OPC_EmitInteger, MVT::i32, 10, 
/*65211*/   OPC_EmitInteger, MVT::i32, 5, 
/*65214*/   OPC_EmitInteger, MVT::i32, 14, 
/*65217*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65220*/   OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                0/*#VTs*/, 8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
            // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
            // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::FDIV),// ->65283
/*65237*/   OPC_RecordChild0, // #0 = $Dn
/*65238*/   OPC_RecordChild1, // #1 = $Dm
/*65239*/   OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->65261
/*65242*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*65244*/     OPC_EmitInteger, MVT::i32, 14, 
/*65247*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65250*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
            /*SwitchType*/ 19,  MVT::f32,// ->65282
/*65263*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*65265*/     OPC_EmitInteger, MVT::i32, 14, 
/*65268*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65271*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ARMISD::CMPFP),// ->65333
/*65286*/   OPC_RecordChild0, // #0 = $Dd
/*65287*/   OPC_Scope, 21, /*->65310*/ // 2 children in Scope
/*65289*/     OPC_CheckChild0Type, MVT::f64,
/*65291*/     OPC_RecordChild1, // #1 = $Dm
/*65292*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*65294*/     OPC_EmitInteger, MVT::i32, 14, 
/*65297*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65300*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*65310*/   /*Scope*/ 21, /*->65332*/
/*65311*/     OPC_CheckChild0Type, MVT::f32,
/*65313*/     OPC_RecordChild1, // #1 = $Sm
/*65314*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*65316*/     OPC_EmitInteger, MVT::i32, 14, 
/*65319*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65322*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*65332*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 121,  TARGET_VAL(ISD::FABS),// ->65457
/*65336*/   OPC_RecordChild0, // #0 = $Dm
/*65337*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->65358
/*65340*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*65342*/     OPC_EmitInteger, MVT::i32, 14, 
/*65345*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65348*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VABSD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 96,  MVT::f32,// ->65456
/*65360*/     OPC_Scope, 18, /*->65380*/ // 2 children in Scope
/*65362*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65364*/       OPC_EmitInteger, MVT::i32, 14, 
/*65367*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65370*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VABSS:f32 SPR:f32:$Sm)
/*65380*/     /*Scope*/ 74, /*->65455*/
/*65381*/       OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65383*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*65390*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65393*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*65402*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65405*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*65415*/       OPC_EmitInteger, MVT::i32, 14, 
/*65418*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65421*/       OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*65431*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65434*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65443*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65446*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*65455*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::CMPFPw0),// ->65503
/*65460*/   OPC_RecordChild0, // #0 = $Dd
/*65461*/   OPC_Scope, 19, /*->65482*/ // 2 children in Scope
/*65463*/     OPC_CheckChild0Type, MVT::f64,
/*65465*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*65467*/     OPC_EmitInteger, MVT::i32, 14, 
/*65470*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65473*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
              // Dst: (VCMPEZD DPR:f64:$Dd)
/*65482*/   /*Scope*/ 19, /*->65502*/
/*65483*/     OPC_CheckChild0Type, MVT::f32,
/*65485*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*65487*/     OPC_EmitInteger, MVT::i32, 14, 
/*65490*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65493*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
              // Dst: (VCMPEZS SPR:f32:$Sd)
/*65502*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::FP_EXTEND),// ->65529
/*65506*/   OPC_RecordChild0, // #0 = $Sm
/*65507*/   OPC_CheckChild0Type, MVT::f32,
/*65509*/   OPC_CheckType, MVT::f64,
/*65511*/   OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*65513*/   OPC_EmitInteger, MVT::i32, 14, 
/*65516*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65519*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
            // Dst: (VCVTDS:f64 SPR:f32:$Sm)
          /*SwitchOpcode*/ 21,  TARGET_VAL(ISD::FP_ROUND),// ->65553
/*65532*/   OPC_RecordChild0, // #0 = $Dm
/*65533*/   OPC_CheckType, MVT::f32,
/*65535*/   OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*65537*/   OPC_EmitInteger, MVT::i32, 14, 
/*65540*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65543*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
            // Dst: (VCVTSD:f32 DPR:f64:$Dm)
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::FSQRT),// ->65599
/*65556*/   OPC_RecordChild0, // #0 = $Dm
/*65557*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->65578
/*65560*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*65562*/     OPC_EmitInteger, MVT::i32, 14, 
/*65565*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65568*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VSQRTD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 18,  MVT::f32,// ->65598
/*65580*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*65582*/     OPC_EmitInteger, MVT::i32, 14, 
/*65585*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65588*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSQRTS:f32 SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 21,  TARGET_VAL(ARMISD::VMOVDRR),// ->65623
/*65602*/   OPC_RecordChild0, // #0 = $Rt
/*65603*/   OPC_RecordChild1, // #1 = $Rt2
/*65604*/   OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*65606*/   OPC_EmitInteger, MVT::i32, 14, 
/*65609*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65612*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
            // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::SITOF),// ->65747
/*65626*/   OPC_RecordChild0, // #0 = $Sm
/*65627*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->65648
/*65630*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*65632*/     OPC_EmitInteger, MVT::i32, 14, 
/*65635*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65638*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_sitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->65746
/*65650*/     OPC_Scope, 18, /*->65670*/ // 2 children in Scope
/*65652*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65654*/       OPC_EmitInteger, MVT::i32, 14, 
/*65657*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65660*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_sitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSITOS:f32 SPR:f32:$Sm)
/*65670*/     /*Scope*/ 74, /*->65745*/
/*65671*/       OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65673*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*65680*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65683*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*65692*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65695*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*65705*/       OPC_EmitInteger, MVT::i32, 14, 
/*65708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65711*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*65721*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65724*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65733*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65736*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_sitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTs2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*65745*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::UITOF),// ->65871
/*65750*/   OPC_RecordChild0, // #0 = $Sm
/*65751*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->65772
/*65754*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*65756*/     OPC_EmitInteger, MVT::i32, 14, 
/*65759*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65762*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_uitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VUITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->65870
/*65774*/     OPC_Scope, 18, /*->65794*/ // 2 children in Scope
/*65776*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65778*/       OPC_EmitInteger, MVT::i32, 14, 
/*65781*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65784*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_uitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VUITOS:f32 SPR:f32:$Sm)
/*65794*/     /*Scope*/ 74, /*->65869*/
/*65795*/       OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65797*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*65804*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65807*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*65816*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65819*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*65829*/       OPC_EmitInteger, MVT::i32, 14, 
/*65832*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65835*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*65845*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65848*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65857*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65860*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_uitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTu2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*65869*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOSI),// ->65997
/*65874*/   OPC_RecordChild0, // #0 = $Dm
/*65875*/   OPC_Scope, 20, /*->65897*/ // 2 children in Scope
/*65877*/     OPC_CheckChild0Type, MVT::f64,
/*65879*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*65881*/     OPC_EmitInteger, MVT::i32, 14, 
/*65884*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65887*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftosi:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOSIZD:f32 DPR:f64:$Dm)
/*65897*/   /*Scope*/ 98, /*->65996*/
/*65898*/     OPC_CheckChild0Type, MVT::f32,
/*65900*/     OPC_Scope, 18, /*->65920*/ // 2 children in Scope
/*65902*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65904*/       OPC_EmitInteger, MVT::i32, 14, 
/*65907*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65910*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftosi:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOSIZS:f32 SPR:f32:$Sm)
/*65920*/     /*Scope*/ 74, /*->65995*/
/*65921*/       OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65923*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*65930*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65933*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*65942*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65945*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*65955*/       OPC_EmitInteger, MVT::i32, 14, 
/*65958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65961*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*65971*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65974*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65983*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65986*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftosi:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2sd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*65995*/     0, /*End of Scope*/
/*65996*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOUI),// ->66123
/*66000*/   OPC_RecordChild0, // #0 = $Dm
/*66001*/   OPC_Scope, 20, /*->66023*/ // 2 children in Scope
/*66003*/     OPC_CheckChild0Type, MVT::f64,
/*66005*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*66007*/     OPC_EmitInteger, MVT::i32, 14, 
/*66010*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66013*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftoui:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOUIZD:f32 DPR:f64:$Dm)
/*66023*/   /*Scope*/ 98, /*->66122*/
/*66024*/     OPC_CheckChild0Type, MVT::f32,
/*66026*/     OPC_Scope, 18, /*->66046*/ // 2 children in Scope
/*66028*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*66030*/       OPC_EmitInteger, MVT::i32, 14, 
/*66033*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66036*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftoui:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOUIZS:f32 SPR:f32:$Sm)
/*66046*/     /*Scope*/ 74, /*->66121*/
/*66047*/       OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66049*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*66056*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66059*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*66068*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66071*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*66081*/       OPC_EmitInteger, MVT::i32, 14, 
/*66084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66087*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*66097*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66100*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66109*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66112*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftoui:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2ud:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*66121*/     0, /*End of Scope*/
/*66122*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18,  TARGET_VAL(ARMISD::FMSTAT),// ->66144
/*66126*/   OPC_CaptureGlueInput,
/*66127*/   OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*66129*/   OPC_EmitInteger, MVT::i32, 14, 
/*66132*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66135*/   OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
            // Src: (arm_fmstat) - Complexity = 3
            // Dst: (FMSTAT:i32)
          /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::FP16_TO_FP32),// ->66180
/*66147*/   OPC_RecordChild0, // #0 = $a
/*66148*/   OPC_CheckChild0Type, MVT::i32,
/*66150*/   OPC_CheckType, MVT::f32,
/*66152*/   OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*66155*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*66164*/   OPC_EmitInteger, MVT::i32, 14, 
/*66167*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66170*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
            // Src: (f16_to_f32:f32 GPR:i32:$a) - Complexity = 3
            // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:f32))
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMAX),// ->66292
/*66183*/   OPC_RecordChild0, // #0 = $a
/*66184*/   OPC_RecordChild1, // #1 = $b
/*66185*/   OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66187*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*66194*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66197*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*66206*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66209*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*66219*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*66226*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66229*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*66238*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66241*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*66251*/   OPC_EmitInteger, MVT::i32, 14, 
/*66254*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66257*/   OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*66268*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66271*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*66280*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66283*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMIN),// ->66404
/*66295*/   OPC_RecordChild0, // #0 = $a
/*66296*/   OPC_RecordChild1, // #1 = $b
/*66297*/   OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66299*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*66306*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66309*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*66318*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66321*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*66331*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*66338*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66341*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*66350*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66353*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*66363*/   OPC_EmitInteger, MVT::i32, 14, 
/*66366*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66369*/   OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*66380*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66383*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*66392*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66395*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCEQ),// ->66607
/*66408*/   OPC_RecordChild0, // #0 = $Vn
/*66409*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->66434
/*66412*/     OPC_CheckChild0Type, MVT::v8i8,
/*66414*/     OPC_RecordChild1, // #1 = $Vm
/*66415*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66417*/     OPC_EmitInteger, MVT::i32, 14, 
/*66420*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66423*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->66458
/*66436*/     OPC_CheckChild0Type, MVT::v4i16,
/*66438*/     OPC_RecordChild1, // #1 = $Vm
/*66439*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66441*/     OPC_EmitInteger, MVT::i32, 14, 
/*66444*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66447*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->66508
/*66460*/     OPC_Scope, 22, /*->66484*/ // 2 children in Scope
/*66462*/       OPC_CheckChild0Type, MVT::v2i32,
/*66464*/       OPC_RecordChild1, // #1 = $Vm
/*66465*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66467*/       OPC_EmitInteger, MVT::i32, 14, 
/*66470*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66473*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*66484*/     /*Scope*/ 22, /*->66507*/
/*66485*/       OPC_CheckChild0Type, MVT::v2f32,
/*66487*/       OPC_RecordChild1, // #1 = $Vm
/*66488*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66490*/       OPC_EmitInteger, MVT::i32, 14, 
/*66493*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66496*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66507*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->66532
/*66510*/     OPC_CheckChild0Type, MVT::v16i8,
/*66512*/     OPC_RecordChild1, // #1 = $Vm
/*66513*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66515*/     OPC_EmitInteger, MVT::i32, 14, 
/*66518*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66521*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->66556
/*66534*/     OPC_CheckChild0Type, MVT::v8i16,
/*66536*/     OPC_RecordChild1, // #1 = $Vm
/*66537*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66539*/     OPC_EmitInteger, MVT::i32, 14, 
/*66542*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66545*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->66606
/*66558*/     OPC_Scope, 22, /*->66582*/ // 2 children in Scope
/*66560*/       OPC_CheckChild0Type, MVT::v4i32,
/*66562*/       OPC_RecordChild1, // #1 = $Vm
/*66563*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66565*/       OPC_EmitInteger, MVT::i32, 14, 
/*66568*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66571*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*66582*/     /*Scope*/ 22, /*->66605*/
/*66583*/       OPC_CheckChild0Type, MVT::v4f32,
/*66585*/       OPC_RecordChild1, // #1 = $Vm
/*66586*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66588*/       OPC_EmitInteger, MVT::i32, 14, 
/*66591*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66594*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66605*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCEQZ),// ->66794
/*66611*/   OPC_RecordChild0, // #0 = $Vm
/*66612*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->66635
/*66615*/     OPC_CheckChild0Type, MVT::v8i8,
/*66617*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66619*/     OPC_EmitInteger, MVT::i32, 14, 
/*66622*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66625*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->66657
/*66637*/     OPC_CheckChild0Type, MVT::v4i16,
/*66639*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66641*/     OPC_EmitInteger, MVT::i32, 14, 
/*66644*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66647*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->66703
/*66659*/     OPC_Scope, 20, /*->66681*/ // 2 children in Scope
/*66661*/       OPC_CheckChild0Type, MVT::v2i32,
/*66663*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66665*/       OPC_EmitInteger, MVT::i32, 14, 
/*66668*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66671*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*66681*/     /*Scope*/ 20, /*->66702*/
/*66682*/       OPC_CheckChild0Type, MVT::v2f32,
/*66684*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66686*/       OPC_EmitInteger, MVT::i32, 14, 
/*66689*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66692*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*66702*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->66725
/*66705*/     OPC_CheckChild0Type, MVT::v16i8,
/*66707*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66709*/     OPC_EmitInteger, MVT::i32, 14, 
/*66712*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66715*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->66747
/*66727*/     OPC_CheckChild0Type, MVT::v8i16,
/*66729*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66731*/     OPC_EmitInteger, MVT::i32, 14, 
/*66734*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66737*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->66793
/*66749*/     OPC_Scope, 20, /*->66771*/ // 2 children in Scope
/*66751*/       OPC_CheckChild0Type, MVT::v4i32,
/*66753*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66755*/       OPC_EmitInteger, MVT::i32, 14, 
/*66758*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66761*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*66771*/     /*Scope*/ 20, /*->66792*/
/*66772*/       OPC_CheckChild0Type, MVT::v4f32,
/*66774*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66776*/       OPC_EmitInteger, MVT::i32, 14, 
/*66779*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66782*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*66792*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGE),// ->66997
/*66798*/   OPC_RecordChild0, // #0 = $Vn
/*66799*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->66824
/*66802*/     OPC_CheckChild0Type, MVT::v8i8,
/*66804*/     OPC_RecordChild1, // #1 = $Vm
/*66805*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66807*/     OPC_EmitInteger, MVT::i32, 14, 
/*66810*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66813*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->66848
/*66826*/     OPC_CheckChild0Type, MVT::v4i16,
/*66828*/     OPC_RecordChild1, // #1 = $Vm
/*66829*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66831*/     OPC_EmitInteger, MVT::i32, 14, 
/*66834*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66837*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->66898
/*66850*/     OPC_Scope, 22, /*->66874*/ // 2 children in Scope
/*66852*/       OPC_CheckChild0Type, MVT::v2i32,
/*66854*/       OPC_RecordChild1, // #1 = $Vm
/*66855*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66857*/       OPC_EmitInteger, MVT::i32, 14, 
/*66860*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66863*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*66874*/     /*Scope*/ 22, /*->66897*/
/*66875*/       OPC_CheckChild0Type, MVT::v2f32,
/*66877*/       OPC_RecordChild1, // #1 = $Vm
/*66878*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66880*/       OPC_EmitInteger, MVT::i32, 14, 
/*66883*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66886*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66897*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->66922
/*66900*/     OPC_CheckChild0Type, MVT::v16i8,
/*66902*/     OPC_RecordChild1, // #1 = $Vm
/*66903*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66905*/     OPC_EmitInteger, MVT::i32, 14, 
/*66908*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66911*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->66946
/*66924*/     OPC_CheckChild0Type, MVT::v8i16,
/*66926*/     OPC_RecordChild1, // #1 = $Vm
/*66927*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66929*/     OPC_EmitInteger, MVT::i32, 14, 
/*66932*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66935*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->66996
/*66948*/     OPC_Scope, 22, /*->66972*/ // 2 children in Scope
/*66950*/       OPC_CheckChild0Type, MVT::v4i32,
/*66952*/       OPC_RecordChild1, // #1 = $Vm
/*66953*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66955*/       OPC_EmitInteger, MVT::i32, 14, 
/*66958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66961*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*66972*/     /*Scope*/ 22, /*->66995*/
/*66973*/       OPC_CheckChild0Type, MVT::v4f32,
/*66975*/       OPC_RecordChild1, // #1 = $Vm
/*66976*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66978*/       OPC_EmitInteger, MVT::i32, 14, 
/*66981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66984*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66995*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGEU),// ->67148
/*67001*/   OPC_RecordChild0, // #0 = $Vn
/*67002*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->67027
/*67005*/     OPC_CheckChild0Type, MVT::v8i8,
/*67007*/     OPC_RecordChild1, // #1 = $Vm
/*67008*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67010*/     OPC_EmitInteger, MVT::i32, 14, 
/*67013*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67016*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67051
/*67029*/     OPC_CheckChild0Type, MVT::v4i16,
/*67031*/     OPC_RecordChild1, // #1 = $Vm
/*67032*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67034*/     OPC_EmitInteger, MVT::i32, 14, 
/*67037*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67040*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->67075
/*67053*/     OPC_CheckChild0Type, MVT::v2i32,
/*67055*/     OPC_RecordChild1, // #1 = $Vm
/*67056*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67058*/     OPC_EmitInteger, MVT::i32, 14, 
/*67061*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67064*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->67099
/*67077*/     OPC_CheckChild0Type, MVT::v16i8,
/*67079*/     OPC_RecordChild1, // #1 = $Vm
/*67080*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67082*/     OPC_EmitInteger, MVT::i32, 14, 
/*67085*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67088*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67123
/*67101*/     OPC_CheckChild0Type, MVT::v8i16,
/*67103*/     OPC_RecordChild1, // #1 = $Vm
/*67104*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67106*/     OPC_EmitInteger, MVT::i32, 14, 
/*67109*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67112*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->67147
/*67125*/     OPC_CheckChild0Type, MVT::v4i32,
/*67127*/     OPC_RecordChild1, // #1 = $Vm
/*67128*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67130*/     OPC_EmitInteger, MVT::i32, 14, 
/*67133*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67136*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGEZ),// ->67335
/*67152*/   OPC_RecordChild0, // #0 = $Vm
/*67153*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->67176
/*67156*/     OPC_CheckChild0Type, MVT::v8i8,
/*67158*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67160*/     OPC_EmitInteger, MVT::i32, 14, 
/*67163*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67166*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67198
/*67178*/     OPC_CheckChild0Type, MVT::v4i16,
/*67180*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67182*/     OPC_EmitInteger, MVT::i32, 14, 
/*67185*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67188*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->67244
/*67200*/     OPC_Scope, 20, /*->67222*/ // 2 children in Scope
/*67202*/       OPC_CheckChild0Type, MVT::v2i32,
/*67204*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67206*/       OPC_EmitInteger, MVT::i32, 14, 
/*67209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67212*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*67222*/     /*Scope*/ 20, /*->67243*/
/*67223*/       OPC_CheckChild0Type, MVT::v2f32,
/*67225*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67227*/       OPC_EmitInteger, MVT::i32, 14, 
/*67230*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67233*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*67243*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->67266
/*67246*/     OPC_CheckChild0Type, MVT::v16i8,
/*67248*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67250*/     OPC_EmitInteger, MVT::i32, 14, 
/*67253*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67256*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->67288
/*67268*/     OPC_CheckChild0Type, MVT::v8i16,
/*67270*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67272*/     OPC_EmitInteger, MVT::i32, 14, 
/*67275*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67278*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->67334
/*67290*/     OPC_Scope, 20, /*->67312*/ // 2 children in Scope
/*67292*/       OPC_CheckChild0Type, MVT::v4i32,
/*67294*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67296*/       OPC_EmitInteger, MVT::i32, 14, 
/*67299*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67302*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*67312*/     /*Scope*/ 20, /*->67333*/
/*67313*/       OPC_CheckChild0Type, MVT::v4f32,
/*67315*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67317*/       OPC_EmitInteger, MVT::i32, 14, 
/*67320*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67323*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*67333*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLEZ),// ->67522
/*67339*/   OPC_RecordChild0, // #0 = $Vm
/*67340*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->67363
/*67343*/     OPC_CheckChild0Type, MVT::v8i8,
/*67345*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67347*/     OPC_EmitInteger, MVT::i32, 14, 
/*67350*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67353*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67385
/*67365*/     OPC_CheckChild0Type, MVT::v4i16,
/*67367*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67369*/     OPC_EmitInteger, MVT::i32, 14, 
/*67372*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67375*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->67431
/*67387*/     OPC_Scope, 20, /*->67409*/ // 2 children in Scope
/*67389*/       OPC_CheckChild0Type, MVT::v2i32,
/*67391*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67393*/       OPC_EmitInteger, MVT::i32, 14, 
/*67396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67399*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*67409*/     /*Scope*/ 20, /*->67430*/
/*67410*/       OPC_CheckChild0Type, MVT::v2f32,
/*67412*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67414*/       OPC_EmitInteger, MVT::i32, 14, 
/*67417*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67420*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*67430*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->67453
/*67433*/     OPC_CheckChild0Type, MVT::v16i8,
/*67435*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67437*/     OPC_EmitInteger, MVT::i32, 14, 
/*67440*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67443*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->67475
/*67455*/     OPC_CheckChild0Type, MVT::v8i16,
/*67457*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67459*/     OPC_EmitInteger, MVT::i32, 14, 
/*67462*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67465*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->67521
/*67477*/     OPC_Scope, 20, /*->67499*/ // 2 children in Scope
/*67479*/       OPC_CheckChild0Type, MVT::v4i32,
/*67481*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67483*/       OPC_EmitInteger, MVT::i32, 14, 
/*67486*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67489*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*67499*/     /*Scope*/ 20, /*->67520*/
/*67500*/       OPC_CheckChild0Type, MVT::v4f32,
/*67502*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67504*/       OPC_EmitInteger, MVT::i32, 14, 
/*67507*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67510*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*67520*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGT),// ->67725
/*67526*/   OPC_RecordChild0, // #0 = $Vn
/*67527*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->67552
/*67530*/     OPC_CheckChild0Type, MVT::v8i8,
/*67532*/     OPC_RecordChild1, // #1 = $Vm
/*67533*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67535*/     OPC_EmitInteger, MVT::i32, 14, 
/*67538*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67541*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67576
/*67554*/     OPC_CheckChild0Type, MVT::v4i16,
/*67556*/     OPC_RecordChild1, // #1 = $Vm
/*67557*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67559*/     OPC_EmitInteger, MVT::i32, 14, 
/*67562*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67565*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->67626
/*67578*/     OPC_Scope, 22, /*->67602*/ // 2 children in Scope
/*67580*/       OPC_CheckChild0Type, MVT::v2i32,
/*67582*/       OPC_RecordChild1, // #1 = $Vm
/*67583*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67585*/       OPC_EmitInteger, MVT::i32, 14, 
/*67588*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67591*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*67602*/     /*Scope*/ 22, /*->67625*/
/*67603*/       OPC_CheckChild0Type, MVT::v2f32,
/*67605*/       OPC_RecordChild1, // #1 = $Vm
/*67606*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67608*/       OPC_EmitInteger, MVT::i32, 14, 
/*67611*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67614*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67625*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->67650
/*67628*/     OPC_CheckChild0Type, MVT::v16i8,
/*67630*/     OPC_RecordChild1, // #1 = $Vm
/*67631*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67633*/     OPC_EmitInteger, MVT::i32, 14, 
/*67636*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67639*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67674
/*67652*/     OPC_CheckChild0Type, MVT::v8i16,
/*67654*/     OPC_RecordChild1, // #1 = $Vm
/*67655*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67657*/     OPC_EmitInteger, MVT::i32, 14, 
/*67660*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67663*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->67724
/*67676*/     OPC_Scope, 22, /*->67700*/ // 2 children in Scope
/*67678*/       OPC_CheckChild0Type, MVT::v4i32,
/*67680*/       OPC_RecordChild1, // #1 = $Vm
/*67681*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67683*/       OPC_EmitInteger, MVT::i32, 14, 
/*67686*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67689*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*67700*/     /*Scope*/ 22, /*->67723*/
/*67701*/       OPC_CheckChild0Type, MVT::v4f32,
/*67703*/       OPC_RecordChild1, // #1 = $Vm
/*67704*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67706*/       OPC_EmitInteger, MVT::i32, 14, 
/*67709*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67712*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67723*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGTU),// ->67876
/*67729*/   OPC_RecordChild0, // #0 = $Vn
/*67730*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->67755
/*67733*/     OPC_CheckChild0Type, MVT::v8i8,
/*67735*/     OPC_RecordChild1, // #1 = $Vm
/*67736*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67738*/     OPC_EmitInteger, MVT::i32, 14, 
/*67741*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67744*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67779
/*67757*/     OPC_CheckChild0Type, MVT::v4i16,
/*67759*/     OPC_RecordChild1, // #1 = $Vm
/*67760*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67762*/     OPC_EmitInteger, MVT::i32, 14, 
/*67765*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67768*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->67803
/*67781*/     OPC_CheckChild0Type, MVT::v2i32,
/*67783*/     OPC_RecordChild1, // #1 = $Vm
/*67784*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67786*/     OPC_EmitInteger, MVT::i32, 14, 
/*67789*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67792*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->67827
/*67805*/     OPC_CheckChild0Type, MVT::v16i8,
/*67807*/     OPC_RecordChild1, // #1 = $Vm
/*67808*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67810*/     OPC_EmitInteger, MVT::i32, 14, 
/*67813*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67816*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67851
/*67829*/     OPC_CheckChild0Type, MVT::v8i16,
/*67831*/     OPC_RecordChild1, // #1 = $Vm
/*67832*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67834*/     OPC_EmitInteger, MVT::i32, 14, 
/*67837*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67840*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->67875
/*67853*/     OPC_CheckChild0Type, MVT::v4i32,
/*67855*/     OPC_RecordChild1, // #1 = $Vm
/*67856*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67858*/     OPC_EmitInteger, MVT::i32, 14, 
/*67861*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67864*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGTZ),// ->68063
/*67880*/   OPC_RecordChild0, // #0 = $Vm
/*67881*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->67904
/*67884*/     OPC_CheckChild0Type, MVT::v8i8,
/*67886*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67888*/     OPC_EmitInteger, MVT::i32, 14, 
/*67891*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67894*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67926
/*67906*/     OPC_CheckChild0Type, MVT::v4i16,
/*67908*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67910*/     OPC_EmitInteger, MVT::i32, 14, 
/*67913*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67916*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->67972
/*67928*/     OPC_Scope, 20, /*->67950*/ // 2 children in Scope
/*67930*/       OPC_CheckChild0Type, MVT::v2i32,
/*67932*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67934*/       OPC_EmitInteger, MVT::i32, 14, 
/*67937*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67940*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*67950*/     /*Scope*/ 20, /*->67971*/
/*67951*/       OPC_CheckChild0Type, MVT::v2f32,
/*67953*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67955*/       OPC_EmitInteger, MVT::i32, 14, 
/*67958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67961*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*67971*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->67994
/*67974*/     OPC_CheckChild0Type, MVT::v16i8,
/*67976*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67978*/     OPC_EmitInteger, MVT::i32, 14, 
/*67981*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67984*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->68016
/*67996*/     OPC_CheckChild0Type, MVT::v8i16,
/*67998*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68000*/     OPC_EmitInteger, MVT::i32, 14, 
/*68003*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68006*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->68062
/*68018*/     OPC_Scope, 20, /*->68040*/ // 2 children in Scope
/*68020*/       OPC_CheckChild0Type, MVT::v4i32,
/*68022*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68024*/       OPC_EmitInteger, MVT::i32, 14, 
/*68027*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68030*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*68040*/     /*Scope*/ 20, /*->68061*/
/*68041*/       OPC_CheckChild0Type, MVT::v4f32,
/*68043*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68045*/       OPC_EmitInteger, MVT::i32, 14, 
/*68048*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68051*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*68061*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLTZ),// ->68250
/*68067*/   OPC_RecordChild0, // #0 = $Vm
/*68068*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->68091
/*68071*/     OPC_CheckChild0Type, MVT::v8i8,
/*68073*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68075*/     OPC_EmitInteger, MVT::i32, 14, 
/*68078*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68081*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->68113
/*68093*/     OPC_CheckChild0Type, MVT::v4i16,
/*68095*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68097*/     OPC_EmitInteger, MVT::i32, 14, 
/*68100*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68103*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->68159
/*68115*/     OPC_Scope, 20, /*->68137*/ // 2 children in Scope
/*68117*/       OPC_CheckChild0Type, MVT::v2i32,
/*68119*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68121*/       OPC_EmitInteger, MVT::i32, 14, 
/*68124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68127*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*68137*/     /*Scope*/ 20, /*->68158*/
/*68138*/       OPC_CheckChild0Type, MVT::v2f32,
/*68140*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68142*/       OPC_EmitInteger, MVT::i32, 14, 
/*68145*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68148*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*68158*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->68181
/*68161*/     OPC_CheckChild0Type, MVT::v16i8,
/*68163*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68165*/     OPC_EmitInteger, MVT::i32, 14, 
/*68168*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68171*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->68203
/*68183*/     OPC_CheckChild0Type, MVT::v8i16,
/*68185*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68187*/     OPC_EmitInteger, MVT::i32, 14, 
/*68190*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68193*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->68249
/*68205*/     OPC_Scope, 20, /*->68227*/ // 2 children in Scope
/*68207*/       OPC_CheckChild0Type, MVT::v4i32,
/*68209*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68211*/       OPC_EmitInteger, MVT::i32, 14, 
/*68214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68217*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*68227*/     /*Scope*/ 20, /*->68248*/
/*68228*/       OPC_CheckChild0Type, MVT::v4f32,
/*68230*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68232*/       OPC_EmitInteger, MVT::i32, 14, 
/*68235*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68238*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*68248*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VTST),// ->68401
/*68254*/   OPC_RecordChild0, // #0 = $Vn
/*68255*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->68280
/*68258*/     OPC_CheckChild0Type, MVT::v8i8,
/*68260*/     OPC_RecordChild1, // #1 = $Vm
/*68261*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68263*/     OPC_EmitInteger, MVT::i32, 14, 
/*68266*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68269*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->68304
/*68282*/     OPC_CheckChild0Type, MVT::v4i16,
/*68284*/     OPC_RecordChild1, // #1 = $Vm
/*68285*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68287*/     OPC_EmitInteger, MVT::i32, 14, 
/*68290*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68293*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->68328
/*68306*/     OPC_CheckChild0Type, MVT::v2i32,
/*68308*/     OPC_RecordChild1, // #1 = $Vm
/*68309*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68311*/     OPC_EmitInteger, MVT::i32, 14, 
/*68314*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68317*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->68352
/*68330*/     OPC_CheckChild0Type, MVT::v16i8,
/*68332*/     OPC_RecordChild1, // #1 = $Vm
/*68333*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68335*/     OPC_EmitInteger, MVT::i32, 14, 
/*68338*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68341*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->68376
/*68354*/     OPC_CheckChild0Type, MVT::v8i16,
/*68356*/     OPC_RecordChild1, // #1 = $Vm
/*68357*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68359*/     OPC_EmitInteger, MVT::i32, 14, 
/*68362*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68365*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->68400
/*68378*/     OPC_CheckChild0Type, MVT::v4i32,
/*68380*/     OPC_RecordChild1, // #1 = $Vm
/*68381*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68383*/     OPC_EmitInteger, MVT::i32, 14, 
/*68386*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68389*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::VBSL),// ->68453
/*68404*/   OPC_RecordChild0, // #0 = $src1
/*68405*/   OPC_RecordChild1, // #1 = $Vn
/*68406*/   OPC_RecordChild2, // #2 = $Vm
/*68407*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->68430
/*68410*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68412*/     OPC_EmitInteger, MVT::i32, 14, 
/*68415*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68418*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->68452
/*68432*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68434*/     OPC_EmitInteger, MVT::i32, 14, 
/*68437*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68440*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::CTPOP),// ->68499
/*68456*/   OPC_RecordChild0, // #0 = $Vm
/*68457*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->68478
/*68460*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68462*/     OPC_EmitInteger, MVT::i32, 14, 
/*68465*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68468*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68498
/*68480*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68482*/     OPC_EmitInteger, MVT::i32, 14, 
/*68485*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68488*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::TRUNCATE),// ->68571
/*68502*/   OPC_RecordChild0, // #0 = $Vm
/*68503*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->68526
/*68506*/     OPC_CheckChild0Type, MVT::v8i16,
/*68508*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68510*/     OPC_EmitInteger, MVT::i32, 14, 
/*68513*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68516*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->68548
/*68528*/     OPC_CheckChild0Type, MVT::v4i32,
/*68530*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68532*/     OPC_EmitInteger, MVT::i32, 14, 
/*68535*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68538*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
            /*SwitchType*/ 20,  MVT::v2i32,// ->68570
/*68550*/     OPC_CheckChild0Type, MVT::v2i64,
/*68552*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68554*/     OPC_EmitInteger, MVT::i32, 14, 
/*68557*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68560*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
              // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::SIGN_EXTEND),// ->68643
/*68574*/   OPC_RecordChild0, // #0 = $Vm
/*68575*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->68598
/*68578*/     OPC_CheckChild0Type, MVT::v8i8,
/*68580*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68582*/     OPC_EmitInteger, MVT::i32, 14, 
/*68585*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68588*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->68620
/*68600*/     OPC_CheckChild0Type, MVT::v4i16,
/*68602*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68604*/     OPC_EmitInteger, MVT::i32, 14, 
/*68607*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68610*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 20,  MVT::v2i64,// ->68642
/*68622*/     OPC_CheckChild0Type, MVT::v2i32,
/*68624*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68626*/     OPC_EmitInteger, MVT::i32, 14, 
/*68629*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68632*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::ANY_EXTEND),// ->68709
/*68646*/   OPC_RecordChild0, // #0 = $Vm
/*68647*/   OPC_SwitchType /*3 cases */, 18,  MVT::v8i16,// ->68668
/*68650*/     OPC_CheckChild0Type, MVT::v8i8,
/*68652*/     OPC_EmitInteger, MVT::i32, 14, 
/*68655*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68658*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->68688
/*68670*/     OPC_CheckChild0Type, MVT::v4i16,
/*68672*/     OPC_EmitInteger, MVT::i32, 14, 
/*68675*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68678*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i64,// ->68708
/*68690*/     OPC_CheckChild0Type, MVT::v2i32,
/*68692*/     OPC_EmitInteger, MVT::i32, 14, 
/*68695*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68698*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_SINT),// ->68759
/*68712*/   OPC_RecordChild0, // #0 = $Vm
/*68713*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->68736
/*68716*/     OPC_CheckChild0Type, MVT::v2f32,
/*68718*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68720*/     OPC_EmitInteger, MVT::i32, 14, 
/*68723*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68726*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->68758
/*68738*/     OPC_CheckChild0Type, MVT::v4f32,
/*68740*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68742*/     OPC_EmitInteger, MVT::i32, 14, 
/*68745*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68748*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_UINT),// ->68809
/*68762*/   OPC_RecordChild0, // #0 = $Vm
/*68763*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->68786
/*68766*/     OPC_CheckChild0Type, MVT::v2f32,
/*68768*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68770*/     OPC_EmitInteger, MVT::i32, 14, 
/*68773*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68776*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->68808
/*68788*/     OPC_CheckChild0Type, MVT::v4f32,
/*68790*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68792*/     OPC_EmitInteger, MVT::i32, 14, 
/*68795*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68798*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 31|128,1/*159*/,  TARGET_VAL(ARMISD::VREV64),// ->68972
/*68813*/   OPC_RecordChild0, // #0 = $Vm
/*68814*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->68835
/*68817*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68819*/     OPC_EmitInteger, MVT::i32, 14, 
/*68822*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68825*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->68855
/*68837*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68839*/     OPC_EmitInteger, MVT::i32, 14, 
/*68842*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68845*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i32,// ->68875
/*68857*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68859*/     OPC_EmitInteger, MVT::i32, 14, 
/*68862*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68865*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68895
/*68877*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68879*/     OPC_EmitInteger, MVT::i32, 14, 
/*68882*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68885*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->68915
/*68897*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68899*/     OPC_EmitInteger, MVT::i32, 14, 
/*68902*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68905*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->68935
/*68917*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68919*/     OPC_EmitInteger, MVT::i32, 14, 
/*68922*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68925*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
            /*SwitchType*/ 16,  MVT::v2f32,// ->68953
/*68937*/     OPC_EmitInteger, MVT::i32, 14, 
/*68940*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68943*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
            /*SwitchType*/ 16,  MVT::v4f32,// ->68971
/*68955*/     OPC_EmitInteger, MVT::i32, 14, 
/*68958*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68961*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 83,  TARGET_VAL(ARMISD::VREV32),// ->69058
/*68975*/   OPC_RecordChild0, // #0 = $Vm
/*68976*/   OPC_SwitchType /*4 cases */, 18,  MVT::v8i8,// ->68997
/*68979*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68981*/     OPC_EmitInteger, MVT::i32, 14, 
/*68984*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68987*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->69017
/*68999*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69001*/     OPC_EmitInteger, MVT::i32, 14, 
/*69004*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69007*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->69037
/*69019*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69021*/     OPC_EmitInteger, MVT::i32, 14, 
/*69024*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69027*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->69057
/*69039*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69041*/     OPC_EmitInteger, MVT::i32, 14, 
/*69044*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69047*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::VREV16),// ->69104
/*69061*/   OPC_RecordChild0, // #0 = $Vm
/*69062*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->69083
/*69065*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69067*/     OPC_EmitInteger, MVT::i32, 14, 
/*69070*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69073*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->69103
/*69085*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69087*/     OPC_EmitInteger, MVT::i32, 14, 
/*69090*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69093*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 67|128,2/*323*/,  TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->69431
/*69108*/   OPC_RecordChild0, // #0 = $src
/*69109*/   OPC_Scope, 116|128,1/*244*/, /*->69356*/ // 3 children in Scope
/*69112*/     OPC_CheckChild0Type, MVT::i32,
/*69114*/     OPC_SwitchType /*6 cases */, 28,  MVT::v8i8,// ->69145
/*69117*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*69124*/       OPC_EmitInteger, MVT::i32, 0, 
/*69127*/       OPC_EmitInteger, MVT::i32, 14, 
/*69130*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69133*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v4i16,// ->69175
/*69147*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*69154*/       OPC_EmitInteger, MVT::i32, 0, 
/*69157*/       OPC_EmitInteger, MVT::i32, 14, 
/*69160*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69163*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v2i32,// ->69205
/*69177*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*69184*/       OPC_EmitInteger, MVT::i32, 0, 
/*69187*/       OPC_EmitInteger, MVT::i32, 14, 
/*69190*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69193*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 48,  MVT::v16i8,// ->69255
/*69207*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*69214*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*69221*/       OPC_EmitInteger, MVT::i32, 0, 
/*69224*/       OPC_EmitInteger, MVT::i32, 14, 
/*69227*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69230*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*69242*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*69245*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v8i16,// ->69305
/*69257*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*69264*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*69271*/       OPC_EmitInteger, MVT::i32, 0, 
/*69274*/       OPC_EmitInteger, MVT::i32, 14, 
/*69277*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69280*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*69292*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*69295*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v4i32,// ->69355
/*69307*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*69314*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*69321*/       OPC_EmitInteger, MVT::i32, 0, 
/*69324*/       OPC_EmitInteger, MVT::i32, 14, 
/*69327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69330*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*69342*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*69345*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
              0, // EndSwitchType
/*69356*/   /*Scope*/ 48, /*->69405*/
/*69357*/     OPC_CheckChild0Type, MVT::f32,
/*69359*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->69382
/*69362*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*69369*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69372*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
              /*SwitchType*/ 20,  MVT::v4f32,// ->69404
/*69384*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*69391*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69394*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
              0, // EndSwitchType
/*69405*/   /*Scope*/ 24, /*->69430*/
/*69406*/     OPC_CheckChild0Type, MVT::f64,
/*69408*/     OPC_CheckType, MVT::v2f64,
/*69410*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*69417*/     OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*69420*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
              // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
              // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*69430*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::SINT_TO_FP),// ->69481
/*69434*/   OPC_RecordChild0, // #0 = $Vm
/*69435*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->69458
/*69438*/     OPC_CheckChild0Type, MVT::v2i32,
/*69440*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69442*/     OPC_EmitInteger, MVT::i32, 14, 
/*69445*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69448*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->69480
/*69460*/     OPC_CheckChild0Type, MVT::v4i32,
/*69462*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69464*/     OPC_EmitInteger, MVT::i32, 14, 
/*69467*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69470*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::UINT_TO_FP),// ->69531
/*69484*/   OPC_RecordChild0, // #0 = $Vm
/*69485*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->69508
/*69488*/     OPC_CheckChild0Type, MVT::v2i32,
/*69490*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69492*/     OPC_EmitInteger, MVT::i32, 14, 
/*69495*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69498*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->69530
/*69510*/     OPC_CheckChild0Type, MVT::v4i32,
/*69512*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69514*/     OPC_EmitInteger, MVT::i32, 14, 
/*69517*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69520*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          0, // EndSwitchOpcode
    0
  }; // Total Array size is 69533 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 612
  // #OPC_RecordNode                     = 50
  // #OPC_RecordChild                    = 1932
  // #OPC_RecordMemRef                   = 20
  // #OPC_CaptureGlueInput               = 12
  // #OPC_MoveChild                      = 1281
  // #OPC_MoveParent                     = 1841
  // #OPC_CheckSame                      = 63
  // #OPC_CheckPatternPredicate          = 1852
  // #OPC_CheckPredicate                 = 629
  // #OPC_CheckOpcode                    = 943
  // #OPC_SwitchOpcode                   = 51
  // #OPC_CheckType                      = 949
  // #OPC_SwitchType                     = 205
  // #OPC_CheckChildType                 = 1164
  // #OPC_CheckInteger                   = 258
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 41
  // #OPC_CheckComplexPat                = 352
  // #OPC_CheckAndImm                    = 61
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 3
  // #OPC_EmitInteger                    = 2098
  // #OPC_EmitStringInteger              = 141
  // #OPC_EmitRegister                   = 2209
  // #OPC_EmitConvertToTarget            = 685
  // #OPC_EmitMergeInputChains           = 363
  // #OPC_EmitCopyToReg                  = 22
  // #OPC_EmitNode                       = 337
  // #OPC_EmitNodeXForm                  = 171
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 86
  // #OPC_MorphNodeTo                    = 2062

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

virtual bool CheckPatternPredicate(unsigned PredNo) const {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps());
  case 1: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->hasNEON());
  case 7: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 8: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 9: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 10: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 11: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP());
  case 14: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 15: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 16: return (Subtarget->hasVFP2());
  case 17: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 18: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 19: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 20: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 21: return (TLI.isLittleEndian());
  case 22: return (TLI.isBigEndian());
  case 23: return (!Subtarget->isThumb()) && (Subtarget->useMovt());
  case 24: return (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops());
  case 25: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 26: return (Subtarget->isThumb());
  case 27: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps());
  case 28: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 29: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 30: return (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin());
  case 31: return (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 32: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin());
  case 33: return (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 34: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 35: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin());
  case 36: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin());
  case 37: return (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 38: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 39: return (Subtarget->hasNEON()) && (!Subtarget->isSwift());
  case 40: return (Subtarget->hasNEON()) && (Subtarget->isSwift());
  case 41: return (Subtarget->hasVFP4());
  case 42: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 43: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 44: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 45: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 46: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 47: return (Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 48: return (Subtarget->isThumb2()) && (Subtarget->useMovt());
  case 49: return (!Subtarget->isThumb()) && (!Subtarget->useMovt());
  case 50: return (Subtarget->isThumb2()) && (!Subtarget->useMovt());
  case 51: return (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 52: return (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode());
  case 53: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 54: return (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP());
  case 55: return (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP());
  case 56: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 57: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 58: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 59: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 60: return (Subtarget->hasVFP3());
  case 61: return (!Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  case 62: return (Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  }
}

virtual bool CheckNodePredicate(SDNode *Node,
                                unsigned PredNo) const {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 2: { // Predicate_imm0_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(-N->getZExtValue()) < 255;

  }
  case 3: { // Predicate_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 4: { // Predicate_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 5: { // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 6: { // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 7: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 8: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 9: { // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 10: { // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 11: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 12: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 13: { // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 14: { // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 15: { // Predicate_pkh_asr_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 16: { // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 17: { // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 18: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 19: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 20: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 21: { // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 22: { // Predicate_t2_so_imm_notSext
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 23: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 24: { // Predicate_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 25: { // Predicate_imm_sr
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 26: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 27: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 28: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 29: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 30: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 31: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 32: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 33: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 34: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 35: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 36: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 37: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 38: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 39: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 40: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 41: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 42: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 43: { // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 44: { // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 45: { // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 46: { // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 47: { // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 48: { // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 49: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 50: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 51: { // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 52: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 53: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 54: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 55: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 56: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 57: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 58: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 59: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 60: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 61: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 62: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 63: { // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 64: { // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 65: { // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 66: { // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 67: { // Predicate_extloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 68: { // Predicate_zextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 69: { // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 70: { // Predicate_extloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 71: { // Predicate_zextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 72: { // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 73: { // Predicate_extloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 74: { // Predicate_zextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 75: { // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 76: { // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 77: { // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 78: { // Predicate_lo5AllOne
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 79: { // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 80: { // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 81: { // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 82: { // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 83: { // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 84: { // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 85: { // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 86: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 87: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 88: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 89: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 90: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 91: { // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  case 92: { // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 93: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->hasV6T2Ops())
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 94: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 95: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 96: { // Predicate_atomic_load_add_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 97: { // Predicate_atomic_load_add_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 98: { // Predicate_atomic_load_add_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 99: { // Predicate_atomic_load_sub_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 100: { // Predicate_atomic_load_sub_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 101: { // Predicate_atomic_load_sub_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 102: { // Predicate_atomic_load_and_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 103: { // Predicate_atomic_load_and_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 104: { // Predicate_atomic_load_and_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 105: { // Predicate_atomic_load_or_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 106: { // Predicate_atomic_load_or_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 107: { // Predicate_atomic_load_or_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 108: { // Predicate_atomic_load_xor_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 109: { // Predicate_atomic_load_xor_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 110: { // Predicate_atomic_load_xor_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 111: { // Predicate_atomic_load_nand_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 112: { // Predicate_atomic_load_nand_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 113: { // Predicate_atomic_load_nand_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 114: { // Predicate_atomic_load_min_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 115: { // Predicate_atomic_load_min_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 116: { // Predicate_atomic_load_min_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 117: { // Predicate_atomic_load_max_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 118: { // Predicate_atomic_load_max_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 119: { // Predicate_atomic_load_max_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 120: { // Predicate_atomic_load_umin_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 121: { // Predicate_atomic_load_umin_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 122: { // Predicate_atomic_load_umin_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 123: { // Predicate_atomic_load_umax_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 124: { // Predicate_atomic_load_umax_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 125: { // Predicate_atomic_load_umax_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 126: { // Predicate_atomic_swap_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 127: { // Predicate_atomic_swap_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 128: { // Predicate_atomic_swap_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 129: { // Predicate_atomic_cmp_swap_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 130: { // Predicate_atomic_cmp_swap_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 131: { // Predicate_atomic_cmp_swap_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 132: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 133: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  }
}

virtual bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                                 SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 4:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 5:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 16:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 17:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 18:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 20:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

virtual SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: assert(0);
  case 0:  return CurDAG->getTargetConstant(0, MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, MVT::i32);
  }

  }
  case 1: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, MVT::i32);

  }
  case 2: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, MVT::i32);

  }
  case 3: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, MVT::i32);

  }
  case 4: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, MVT::i32);

  }
  case 5: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 6: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), MVT::i32);

  }
  case 7: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, MVT::i32);

  }
  case 8: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, MVT::i32);

  }
  case 15: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), MVT::i32);

  }
  case 16: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 19: {  // anonymous.val.3733
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  case 20: {  // anonymous.val.3732
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  }
}

