{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1354954057307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1354954057307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 08 19:07:37 2012 " "Processing started: Sat Dec 08 19:07:37 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1354954057307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1354954057307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Em_Robot -c Em_Robot " "Command: quartus_map --read_settings_files=on --write_settings_files=off Em_Robot -c Em_Robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1354954057307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1354954057747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954057807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954057807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "Fifo.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954057817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954057817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Tx " "Found entity 1: Uart_Tx" {  } { { "Uart_Tx.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Uart_Tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954057817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954057817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Rx " "Found entity 1: Uart_Rx" {  } { { "Uart_Rx.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Uart_Rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954057817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954057817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swdebounce.v 1 1 " "Found 1 design units, including 1 entities, in source file swdebounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 SwDebounce " "Found entity 1: SwDebounce" {  } { { "SwDebounce.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SwDebounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954057827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954057827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_robot.v 1 1 " "Found 1 design units, including 1 entities, in source file em_robot.v" { { "Info" "ISGN_ENTITY_NAME" "1 Em_Robot " "Found entity 1: Em_Robot" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954057827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954057827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emrobot_segcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file emrobot_segcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 EmRobot_SegControl " "Found entity 1: EmRobot_SegControl" {  } { { "EmRobot_SegControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_SegControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954057827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954057827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdrive.v 1 1 " "Found 1 design units, including 1 entities, in source file segdrive.v" { { "Info" "ISGN_ENTITY_NAME" "1 SegDrive " "Found entity 1: SegDrive" {  } { { "SegDrive.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SegDrive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954057837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954057837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emrobot_top.v 1 1 " "Found 1 design units, including 1 entities, in source file emrobot_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EmRobot_TOP " "Found entity 1: EmRobot_TOP" {  } { { "EmRobot_TOP.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954057837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954057837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seglut.v 1 1 " "Found 1 design units, including 1 entities, in source file seglut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SegLut.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SegLut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954057837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954057837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emrobot_lcdcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file emrobot_lcdcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 EmRobot_LCDCtrol " "Found entity 1: EmRobot_LCDCtrol" {  } { { "EmRobot_LCDControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_LCDControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954057847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954057847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emrobot_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file emrobot_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 EmRobot_Uart " "Found entity 1: EmRobot_Uart" {  } { { "EmRobot_Uart.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_Uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954057847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954057847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954057847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954057847 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EmRobot_FSM.v(70) " "Verilog HDL information at EmRobot_FSM.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "EmRobot_FSM.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_FSM.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1354954057857 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "EmRobot_FSM EmRobot_FSM.v(25) " "Verilog Module Declaration warning at EmRobot_FSM.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"EmRobot_FSM\"" {  } { { "EmRobot_FSM.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_FSM.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1 1354954057857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emrobot_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file emrobot_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 EmRobot_FSM " "Found entity 1: EmRobot_FSM" {  } { { "EmRobot_FSM.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_FSM.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954057857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954057857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y SwDebounce.v(16) " "Verilog HDL Implicit Net warning at SwDebounce.v(16): created implicit net for \"Y\"" {  } { { "SwDebounce.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SwDebounce.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1354954057857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset EmRobot_TOP.v(121) " "Verilog HDL Implicit Net warning at EmRobot_TOP.v(121): created implicit net for \"reset\"" {  } { { "EmRobot_TOP.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1354954057857 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Cmmds packed EmRobot_FSM.v(40) " "Verilog HDL Port Declaration warning at EmRobot_FSM.v(40): data type declaration for \"Cmmds\" declares packed dimensions but the port declaration declaration does not" {  } { { "EmRobot_FSM.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_FSM.v" 40 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1354954057857 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Cmmds EmRobot_FSM.v(29) " "HDL info at EmRobot_FSM.v(29): see declaration for object \"Cmmds\"" {  } { { "EmRobot_FSM.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_FSM.v" 29 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1354954057857 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "OpCode packed EmRobot_FSM.v(43) " "Verilog HDL Port Declaration warning at EmRobot_FSM.v(43): data type declaration for \"OpCode\" declares packed dimensions but the port declaration declaration does not" {  } { { "EmRobot_FSM.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_FSM.v" 43 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1354954057857 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "OpCode EmRobot_FSM.v(31) " "HDL info at EmRobot_FSM.v(31): see declaration for object \"OpCode\"" {  } { { "EmRobot_FSM.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_FSM.v" 31 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1354954057857 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "SegValue packed EmRobot_FSM.v(44) " "Verilog HDL Port Declaration warning at EmRobot_FSM.v(44): data type declaration for \"SegValue\" declares packed dimensions but the port declaration declaration does not" {  } { { "EmRobot_FSM.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_FSM.v" 44 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1354954057857 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SegValue EmRobot_FSM.v(32) " "HDL info at EmRobot_FSM.v(32): see declaration for object \"SegValue\"" {  } { { "EmRobot_FSM.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_FSM.v" 32 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1354954057857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Em_Robot " "Elaborating entity \"Em_Robot\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1354954058427 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR Em_Robot.v(393) " "Output port \"DRAM_ADDR\" at Em_Robot.v(393) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA Em_Robot.v(394) " "Output port \"DRAM_BA\" at Em_Robot.v(394) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 394 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM Em_Robot.v(400) " "Output port \"DRAM_DQM\" at Em_Robot.v(400) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 400 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR Em_Robot.v(406) " "Output port \"SRAM_ADDR\" at Em_Robot.v(406) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR Em_Robot.v(415) " "Output port \"FL_ADDR\" at Em_Robot.v(415) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_TX_D_P Em_Robot.v(443) " "Output port \"HSMC_TX_D_P\" at Em_Robot.v(443) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS Em_Robot.v(286) " "Output port \"UART_CTS\" at Em_Robot.v(286) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 286 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N Em_Robot.v(395) " "Output port \"DRAM_CAS_N\" at Em_Robot.v(395) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 395 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE Em_Robot.v(396) " "Output port \"DRAM_CKE\" at Em_Robot.v(396) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 396 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK Em_Robot.v(397) " "Output port \"DRAM_CLK\" at Em_Robot.v(397) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 397 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N Em_Robot.v(398) " "Output port \"DRAM_CS_N\" at Em_Robot.v(398) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 398 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N Em_Robot.v(401) " "Output port \"DRAM_RAS_N\" at Em_Robot.v(401) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 401 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N Em_Robot.v(402) " "Output port \"DRAM_WE_N\" at Em_Robot.v(402) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 402 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N Em_Robot.v(407) " "Output port \"SRAM_CE_N\" at Em_Robot.v(407) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 407 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N Em_Robot.v(409) " "Output port \"SRAM_LB_N\" at Em_Robot.v(409) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 409 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N Em_Robot.v(410) " "Output port \"SRAM_OE_N\" at Em_Robot.v(410) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 410 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N Em_Robot.v(411) " "Output port \"SRAM_UB_N\" at Em_Robot.v(411) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 411 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N Em_Robot.v(412) " "Output port \"SRAM_WE_N\" at Em_Robot.v(412) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 412 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N Em_Robot.v(416) " "Output port \"FL_CE_N\" at Em_Robot.v(416) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 416 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N Em_Robot.v(418) " "Output port \"FL_OE_N\" at Em_Robot.v(418) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 418 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N Em_Robot.v(419) " "Output port \"FL_RST_N\" at Em_Robot.v(419) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 419 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N Em_Robot.v(421) " "Output port \"FL_WE_N\" at Em_Robot.v(421) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 421 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N Em_Robot.v(422) " "Output port \"FL_WP_N\" at Em_Robot.v(422) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 422 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_P1 Em_Robot.v(436) " "Output port \"HSMC_CLKOUT_P1\" at Em_Robot.v(436) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 436 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_P2 Em_Robot.v(437) " "Output port \"HSMC_CLKOUT_P2\" at Em_Robot.v(437) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 437 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT0 Em_Robot.v(438) " "Output port \"HSMC_CLKOUT0\" at Em_Robot.v(438) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 438 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058427 "|Em_Robot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EmRobot_TOP EmRobot_TOP:top " "Elaborating entity \"EmRobot_TOP\" for hierarchy \"EmRobot_TOP:top\"" {  } { { "Em_Robot.v" "top" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354954058437 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "try_to_send EmRobot_TOP.v(57) " "Verilog HDL or VHDL warning at EmRobot_TOP.v(57): object \"try_to_send\" assigned a value but never read" {  } { { "EmRobot_TOP.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1354954058437 "|Em_Robot|EmRobot_TOP:top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4..0\] EmRobot_TOP.v(18) " "Output port \"LEDR\[4..0\]\" at EmRobot_TOP.v(18) has no driver" {  } { { "EmRobot_TOP.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058437 "|Em_Robot|EmRobot_TOP:top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS EmRobot_TOP.v(31) " "Output port \"UART_CTS\" at EmRobot_TOP.v(31) has no driver" {  } { { "EmRobot_TOP.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1354954058437 "|Em_Robot|EmRobot_TOP:top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwDebounce EmRobot_TOP:top\|SwDebounce:sd " "Elaborating entity \"SwDebounce\" for hierarchy \"EmRobot_TOP:top\|SwDebounce:sd\"" {  } { { "EmRobot_TOP.v" "sd" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354954058527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 SwDebounce.v(19) " "Verilog HDL assignment warning at SwDebounce.v(19): truncated value with size 32 to match size of target (17)" {  } { { "SwDebounce.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SwDebounce.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058527 "|Em_Robot|EmRobot_TOP:top|SwDebounce:sd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EmRobot_FSM EmRobot_TOP:top\|EmRobot_FSM:fsm " "Elaborating entity \"EmRobot_FSM\" for hierarchy \"EmRobot_TOP:top\|EmRobot_FSM:fsm\"" {  } { { "EmRobot_TOP.v" "fsm" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354954058537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EmRobot_SegControl EmRobot_TOP:top\|EmRobot_SegControl:em_segcontrol " "Elaborating entity \"EmRobot_SegControl\" for hierarchy \"EmRobot_TOP:top\|EmRobot_SegControl:em_segcontrol\"" {  } { { "EmRobot_TOP.v" "em_segcontrol" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354954058537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 EmRobot_SegControl.v(35) " "Verilog HDL assignment warning at EmRobot_SegControl.v(35): truncated value with size 8 to match size of target (7)" {  } { { "EmRobot_SegControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_SegControl.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058537 "|Em_Robot|EmRobot_TOP:top|EmRobot_SegControl:em_segcontrol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 EmRobot_SegControl.v(36) " "Verilog HDL assignment warning at EmRobot_SegControl.v(36): truncated value with size 8 to match size of target (7)" {  } { { "EmRobot_SegControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_SegControl.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058537 "|Em_Robot|EmRobot_TOP:top|EmRobot_SegControl:em_segcontrol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 EmRobot_SegControl.v(37) " "Verilog HDL assignment warning at EmRobot_SegControl.v(37): truncated value with size 8 to match size of target (7)" {  } { { "EmRobot_SegControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_SegControl.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058537 "|Em_Robot|EmRobot_TOP:top|EmRobot_SegControl:em_segcontrol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 EmRobot_SegControl.v(38) " "Verilog HDL assignment warning at EmRobot_SegControl.v(38): truncated value with size 8 to match size of target (7)" {  } { { "EmRobot_SegControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_SegControl.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058537 "|Em_Robot|EmRobot_TOP:top|EmRobot_SegControl:em_segcontrol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 EmRobot_SegControl.v(39) " "Verilog HDL assignment warning at EmRobot_SegControl.v(39): truncated value with size 8 to match size of target (7)" {  } { { "EmRobot_SegControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_SegControl.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058537 "|Em_Robot|EmRobot_TOP:top|EmRobot_SegControl:em_segcontrol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 EmRobot_SegControl.v(40) " "Verilog HDL assignment warning at EmRobot_SegControl.v(40): truncated value with size 8 to match size of target (7)" {  } { { "EmRobot_SegControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_SegControl.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058537 "|Em_Robot|EmRobot_TOP:top|EmRobot_SegControl:em_segcontrol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 EmRobot_SegControl.v(41) " "Verilog HDL assignment warning at EmRobot_SegControl.v(41): truncated value with size 8 to match size of target (7)" {  } { { "EmRobot_SegControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_SegControl.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058537 "|Em_Robot|EmRobot_TOP:top|EmRobot_SegControl:em_segcontrol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 EmRobot_SegControl.v(42) " "Verilog HDL assignment warning at EmRobot_SegControl.v(42): truncated value with size 8 to match size of target (7)" {  } { { "EmRobot_SegControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_SegControl.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058537 "|Em_Robot|EmRobot_TOP:top|EmRobot_SegControl:em_segcontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegDrive EmRobot_TOP:top\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0 " "Elaborating entity \"SegDrive\" for hierarchy \"EmRobot_TOP:top\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\"" {  } { { "EmRobot_SegControl.v" "u0" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_SegControl.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354954058537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT EmRobot_TOP:top\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|SEG7_LUT:sl " "Elaborating entity \"SEG7_LUT\" for hierarchy \"EmRobot_TOP:top\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|SEG7_LUT:sl\"" {  } { { "SegDrive.v" "sl" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SegDrive.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354954058537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EmRobot_LCDCtrol EmRobot_TOP:top\|EmRobot_LCDCtrol:em_lcdctrol " "Elaborating entity \"EmRobot_LCDCtrol\" for hierarchy \"EmRobot_TOP:top\|EmRobot_LCDCtrol:em_lcdctrol\"" {  } { { "EmRobot_TOP.v" "em_lcdctrol" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354954058547 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 EmRobot_LCDControl.v(38) " "Verilog HDL assignment warning at EmRobot_LCDControl.v(38): truncated value with size 32 to match size of target (21)" {  } { { "EmRobot_LCDControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_LCDControl.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058547 "|Em_Robot|EmRobot_TOP:top|EmRobot_LCDCtrol:em_lcdctrol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 EmRobot_LCDControl.v(44) " "Verilog HDL assignment warning at EmRobot_LCDControl.v(44): truncated value with size 32 to match size of target (11)" {  } { { "EmRobot_LCDControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_LCDControl.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058547 "|Em_Robot|EmRobot_TOP:top|EmRobot_LCDCtrol:em_lcdctrol"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "EmRobot_LCDControl.v(129) " "Verilog HDL Case Statement warning at EmRobot_LCDControl.v(129): case item expression covers a value already covered by a previous case item" {  } { { "EmRobot_LCDControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_LCDControl.v" 129 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1 1354954058547 "|Em_Robot|EmRobot_TOP:top|EmRobot_LCDCtrol:em_lcdctrol"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "EmRobot_LCDControl.v(134) " "Verilog HDL Case Statement warning at EmRobot_LCDControl.v(134): case item expression covers a value already covered by a previous case item" {  } { { "EmRobot_LCDControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_LCDControl.v" 134 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1 1354954058547 "|Em_Robot|EmRobot_TOP:top|EmRobot_LCDCtrol:em_lcdctrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO EmRobot_TOP:top\|FIFO:rx_fifo " "Elaborating entity \"FIFO\" for hierarchy \"EmRobot_TOP:top\|FIFO:rx_fifo\"" {  } { { "EmRobot_TOP.v" "rx_fifo" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354954058547 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Fifo.v(37) " "Verilog HDL assignment warning at Fifo.v(37): truncated value with size 32 to match size of target (5)" {  } { { "Fifo.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Fifo.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058547 "|Em_Robot|EmRobot_TOP:top|FIFO:rx_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Fifo.v(38) " "Verilog HDL assignment warning at Fifo.v(38): truncated value with size 32 to match size of target (4)" {  } { { "Fifo.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Fifo.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058547 "|Em_Robot|EmRobot_TOP:top|FIFO:rx_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Fifo.v(44) " "Verilog HDL assignment warning at Fifo.v(44): truncated value with size 32 to match size of target (5)" {  } { { "Fifo.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Fifo.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058547 "|Em_Robot|EmRobot_TOP:top|FIFO:rx_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Fifo.v(45) " "Verilog HDL assignment warning at Fifo.v(45): truncated value with size 32 to match size of target (4)" {  } { { "Fifo.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Fifo.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058547 "|Em_Robot|EmRobot_TOP:top|FIFO:rx_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Fifo.v(55) " "Verilog HDL assignment warning at Fifo.v(55): truncated value with size 32 to match size of target (4)" {  } { { "Fifo.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Fifo.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058547 "|Em_Robot|EmRobot_TOP:top|FIFO:rx_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Fifo.v(56) " "Verilog HDL assignment warning at Fifo.v(56): truncated value with size 32 to match size of target (4)" {  } { { "Fifo.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Fifo.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058547 "|Em_Robot|EmRobot_TOP:top|FIFO:rx_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART EmRobot_TOP:top\|UART:uart " "Elaborating entity \"UART\" for hierarchy \"EmRobot_TOP:top\|UART:uart\"" {  } { { "EmRobot_TOP.v" "uart" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354954058547 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(37) " "Verilog HDL assignment warning at UART.v(37): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058557 "|Em_Robot|EmRobot_TOP:top|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(38) " "Verilog HDL assignment warning at UART.v(38): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058557 "|Em_Robot|EmRobot_TOP:top|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(70) " "Verilog HDL assignment warning at UART.v(70): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058557 "|Em_Robot|EmRobot_TOP:top|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(72) " "Verilog HDL assignment warning at UART.v(72): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058557 "|Em_Robot|EmRobot_TOP:top|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 UART.v(73) " "Verilog HDL assignment warning at UART.v(73): truncated value with size 32 to match size of target (6)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058557 "|Em_Robot|EmRobot_TOP:top|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(75) " "Verilog HDL assignment warning at UART.v(75): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058557 "|Em_Robot|EmRobot_TOP:top|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(77) " "Verilog HDL assignment warning at UART.v(77): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058557 "|Em_Robot|EmRobot_TOP:top|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 UART.v(78) " "Verilog HDL assignment warning at UART.v(78): truncated value with size 32 to match size of target (6)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058557 "|Em_Robot|EmRobot_TOP:top|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(89) " "Verilog HDL assignment warning at UART.v(89): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058557 "|Em_Robot|EmRobot_TOP:top|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(118) " "Verilog HDL assignment warning at UART.v(118): truncated value with size 32 to match size of target (4)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058557 "|Em_Robot|EmRobot_TOP:top|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(162) " "Verilog HDL assignment warning at UART.v(162): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058557 "|Em_Robot|EmRobot_TOP:top|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(172) " "Verilog HDL assignment warning at UART.v(172): truncated value with size 32 to match size of target (4)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1354954058557 "|Em_Robot|EmRobot_TOP:top|UART:uart"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ou14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ou14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ou14 " "Found entity 1: altsyncram_ou14" {  } { { "db/altsyncram_ou14.tdf" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/db/altsyncram_ou14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954059947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954059947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0tc " "Found entity 1: mux_0tc" {  } { { "db/mux_0tc.tdf" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/db/mux_0tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954060077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954060077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954060157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954060157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/db/cntr_kgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954060257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954060257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954060317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954060317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h6j " "Found entity 1: cntr_h6j" {  } { { "db/cntr_h6j.tdf" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/db/cntr_h6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954060397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954060397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954060487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954060487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954060547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954060547 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "UartDetect " "Analysis and Synthesis generated SignalTap II or debug node instance \"UartDetect\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1354954060617 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "EmRobot_TOP:top\|FIFO:tx_fifo\|ram_rtl_0 " "Inferred RAM node \"EmRobot_TOP:top\|FIFO:tx_fifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1354954061547 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "EmRobot_TOP:top\|FIFO:tx_fifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"EmRobot_TOP:top\|FIFO:tx_fifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1354954061967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1354954061967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1354954061967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1354954061967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1354954061967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1354954061967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1354954061967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1354954061967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1354954061967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1354954061967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1354954061967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1354954061967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1354954061967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1354954061967 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1354954061967 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1354954061967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EmRobot_TOP:top\|FIFO:tx_fifo\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"EmRobot_TOP:top\|FIFO:tx_fifo\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1354954061997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EmRobot_TOP:top\|FIFO:tx_fifo\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"EmRobot_TOP:top\|FIFO:tx_fifo\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354954061997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354954061997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354954061997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354954061997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354954061997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354954061997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354954061997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354954061997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354954061997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354954061997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354954061997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354954061997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354954061997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354954061997 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1354954061997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u9c1 " "Found entity 1: altsyncram_u9c1" {  } { { "db/altsyncram_u9c1.tdf" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/db/altsyncram_u9c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354954062057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354954062057 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1354954062827 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1354954062927 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1354954062927 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "Bidir \"DRAM_DQ\[16\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "Bidir \"DRAM_DQ\[17\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "Bidir \"DRAM_DQ\[18\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "Bidir \"DRAM_DQ\[19\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "Bidir \"DRAM_DQ\[20\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "Bidir \"DRAM_DQ\[21\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "Bidir \"DRAM_DQ\[22\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "Bidir \"DRAM_DQ\[23\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "Bidir \"DRAM_DQ\[24\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "Bidir \"DRAM_DQ\[25\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "Bidir \"DRAM_DQ\[26\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "Bidir \"DRAM_DQ\[27\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "Bidir \"DRAM_DQ\[28\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "Bidir \"DRAM_DQ\[29\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "Bidir \"DRAM_DQ\[30\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "Bidir \"DRAM_DQ\[31\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "Bidir \"GPIO\[0\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "Bidir \"GPIO\[1\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "Bidir \"GPIO\[2\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "Bidir \"GPIO\[3\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "Bidir \"GPIO\[4\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "Bidir \"GPIO\[5\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "Bidir \"GPIO\[6\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "Bidir \"GPIO\[7\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "Bidir \"GPIO\[8\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "Bidir \"GPIO\[9\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "Bidir \"GPIO\[10\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "Bidir \"GPIO\[11\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "Bidir \"GPIO\[12\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "Bidir \"GPIO\[13\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "Bidir \"GPIO\[14\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "Bidir \"GPIO\[15\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "Bidir \"GPIO\[16\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "Bidir \"GPIO\[17\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "Bidir \"GPIO\[18\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "Bidir \"GPIO\[19\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "Bidir \"GPIO\[20\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "Bidir \"GPIO\[21\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "Bidir \"GPIO\[22\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "Bidir \"GPIO\[23\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "Bidir \"GPIO\[24\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "Bidir \"GPIO\[25\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "Bidir \"GPIO\[26\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "Bidir \"GPIO\[27\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "Bidir \"GPIO\[28\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "Bidir \"GPIO\[29\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "Bidir \"GPIO\[30\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "Bidir \"GPIO\[31\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "Bidir \"GPIO\[32\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "Bidir \"GPIO\[33\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "Bidir \"GPIO\[34\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "Bidir \"GPIO\[35\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "Bidir \"HSMC_D\[0\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 439 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "Bidir \"HSMC_D\[1\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 439 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "Bidir \"HSMC_D\[2\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 439 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "Bidir \"HSMC_D\[3\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 439 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "Bidir \"EX_IO\[0\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "Bidir \"EX_IO\[1\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "Bidir \"EX_IO\[2\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "Bidir \"EX_IO\[3\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "Bidir \"EX_IO\[4\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "Bidir \"EX_IO\[5\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "Bidir \"EX_IO\[6\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1354954062927 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1354954062927 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1354954063477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1354954063477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1354954063477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1354954063477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1354954063477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1354954063477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1354954063477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1354954063477 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1354954063477 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 394 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 394 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 397 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 398 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 410 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 412 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 416 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 418 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 419 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 421 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 422 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_P1 GND " "Pin \"HSMC_CLKOUT_P1\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 436 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|HSMC_CLKOUT_P1"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_P2 GND " "Pin \"HSMC_CLKOUT_P2\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|HSMC_CLKOUT_P2"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT0 GND " "Pin \"HSMC_CLKOUT0\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 438 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|HSMC_CLKOUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[0\] GND " "Pin \"HSMC_TX_D_P\[0\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|HSMC_TX_D_P[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[1\] GND " "Pin \"HSMC_TX_D_P\[1\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|HSMC_TX_D_P[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[2\] GND " "Pin \"HSMC_TX_D_P\[2\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|HSMC_TX_D_P[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[3\] GND " "Pin \"HSMC_TX_D_P\[3\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|HSMC_TX_D_P[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[4\] GND " "Pin \"HSMC_TX_D_P\[4\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|HSMC_TX_D_P[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[5\] GND " "Pin \"HSMC_TX_D_P\[5\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|HSMC_TX_D_P[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[6\] GND " "Pin \"HSMC_TX_D_P\[6\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|HSMC_TX_D_P[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[7\] GND " "Pin \"HSMC_TX_D_P\[7\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|HSMC_TX_D_P[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[8\] GND " "Pin \"HSMC_TX_D_P\[8\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|HSMC_TX_D_P[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[9\] GND " "Pin \"HSMC_TX_D_P\[9\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|HSMC_TX_D_P[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[10\] GND " "Pin \"HSMC_TX_D_P\[10\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|HSMC_TX_D_P[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[11\] GND " "Pin \"HSMC_TX_D_P\[11\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|HSMC_TX_D_P[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[12\] GND " "Pin \"HSMC_TX_D_P\[12\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|HSMC_TX_D_P[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[13\] GND " "Pin \"HSMC_TX_D_P\[13\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|HSMC_TX_D_P[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[14\] GND " "Pin \"HSMC_TX_D_P\[14\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|HSMC_TX_D_P[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[15\] GND " "Pin \"HSMC_TX_D_P\[15\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|HSMC_TX_D_P[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[16\] GND " "Pin \"HSMC_TX_D_P\[16\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954063477 "|Em_Robot|HSMC_TX_D_P[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1354954063477 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1354954063667 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1354954064475 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1354954064525 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1354954064525 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354954064625 "|Em_Robot|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1354954064625 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1354954064755 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default " "Ignored assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354954065115 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1354954065115 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/MyLibriary/project_real/IROBOT/Project_Verilog/output_files/Em_Robot.map.smsg " "Generated suppressed messages file C:/MyLibriary/project_real/IROBOT/Project_Verilog/output_files/Em_Robot.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1354954065225 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "UartDetect 39 " "Succesfully connected in-system debug instance \"UartDetect\" to all 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1354954065905 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1354954065945 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1354954065945 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "37 " "Design contains 37 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 287 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 420 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P1 " "No output dependent on input pin \"HSMC_CLKIN_P1\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 431 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|HSMC_CLKIN_P1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P2 " "No output dependent on input pin \"HSMC_CLKIN_P2\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 432 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|HSMC_CLKIN_P2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN0 " "No output dependent on input pin \"HSMC_CLKIN0\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 433 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|HSMC_CLKIN0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[0\] " "No output dependent on input pin \"HSMC_RX_D_P\[0\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|HSMC_RX_D_P[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[1\] " "No output dependent on input pin \"HSMC_RX_D_P\[1\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|HSMC_RX_D_P[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[2\] " "No output dependent on input pin \"HSMC_RX_D_P\[2\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|HSMC_RX_D_P[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[3\] " "No output dependent on input pin \"HSMC_RX_D_P\[3\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|HSMC_RX_D_P[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[4\] " "No output dependent on input pin \"HSMC_RX_D_P\[4\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|HSMC_RX_D_P[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[5\] " "No output dependent on input pin \"HSMC_RX_D_P\[5\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|HSMC_RX_D_P[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[6\] " "No output dependent on input pin \"HSMC_RX_D_P\[6\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|HSMC_RX_D_P[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[7\] " "No output dependent on input pin \"HSMC_RX_D_P\[7\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|HSMC_RX_D_P[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[8\] " "No output dependent on input pin \"HSMC_RX_D_P\[8\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|HSMC_RX_D_P[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[9\] " "No output dependent on input pin \"HSMC_RX_D_P\[9\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|HSMC_RX_D_P[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[10\] " "No output dependent on input pin \"HSMC_RX_D_P\[10\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|HSMC_RX_D_P[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[11\] " "No output dependent on input pin \"HSMC_RX_D_P\[11\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|HSMC_RX_D_P[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[12\] " "No output dependent on input pin \"HSMC_RX_D_P\[12\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|HSMC_RX_D_P[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[13\] " "No output dependent on input pin \"HSMC_RX_D_P\[13\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|HSMC_RX_D_P[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[14\] " "No output dependent on input pin \"HSMC_RX_D_P\[14\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|HSMC_RX_D_P[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[15\] " "No output dependent on input pin \"HSMC_RX_D_P\[15\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|HSMC_RX_D_P[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[16\] " "No output dependent on input pin \"HSMC_RX_D_P\[16\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|HSMC_RX_D_P[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1354954066225 "|Em_Robot|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1354954066225 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1711 " "Implemented 1711 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1354954066235 ""} { "Info" "ICUT_CUT_TM_OPINS" "189 " "Implemented 189 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1354954066235 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "111 " "Implemented 111 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1354954066235 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1334 " "Implemented 1334 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1354954066235 ""} { "Info" "ICUT_CUT_TM_RAMS" "27 " "Implemented 27 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1354954066235 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1354954066235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 367 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 367 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "396 " "Peak virtual memory: 396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1354954066295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 08 19:07:46 2012 " "Processing ended: Sat Dec 08 19:07:46 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1354954066295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1354954066295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1354954066295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1354954066295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1354954067515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1354954067515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 08 19:07:47 2012 " "Processing started: Sat Dec 08 19:07:47 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1354954067515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1354954067515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Em_Robot -c Em_Robot " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Em_Robot -c Em_Robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1354954067515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1354954067675 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Em_Robot EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Em_Robot\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1354954067695 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1354954067775 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1354954067775 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1354954068085 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1354954068095 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1354954068635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1354954068635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1354954068635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1354954068635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1354954068635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1354954068635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1354954068635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1354954068635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1354954068635 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1354954068635 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 4153 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1354954068645 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 4155 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1354954068645 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 4157 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1354954068645 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 4159 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1354954068645 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 4161 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1354954068645 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1354954068645 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1354954068645 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1354954068665 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354954071345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1354954071345 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1354954071345 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1354954071345 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Em_Robot.sdc " "Synopsys Design Constraints File file not found: 'Em_Robot.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1354954071385 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1354954071385 "|Em_Robot|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EmRobot_TOP:top\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\] " "Node: EmRobot_TOP:top\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1354954071385 "|Em_Robot|EmRobot_TOP:top|EmRobot_SegControl:em_segcontrol|SegDrive:u0|cnt[16]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EmRobot_TOP:top\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k " "Node: EmRobot_TOP:top\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1354954071385 "|Em_Robot|EmRobot_TOP:top|EmRobot_LCDCtrol:em_lcdctrol|clk_1k"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1354954071405 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1354954071405 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1354954071405 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1354954071405 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1354954071405 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1354954071405 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1354954071405 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1354954071405 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354954071525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:UartDetect\|acq_trigger_in_reg\[16\] " "Destination node sld_signaltap:UartDetect\|acq_trigger_in_reg\[16\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_signaltap.vhd" 280 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:UartDetect|acq_trigger_in_reg[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 2828 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354954071525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:UartDetect\|acq_data_in_reg\[16\] " "Destination node sld_signaltap:UartDetect\|acq_data_in_reg\[16\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_signaltap.vhd" 280 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:UartDetect|acq_data_in_reg[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 2847 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354954071525 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1354954071525 ""}  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 248 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 4138 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354954071525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354954071525 ""}  } { { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 1912 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354954071525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EmRobot_TOP:top\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k  " "Automatically promoted node EmRobot_TOP:top\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354954071525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EmRobot_TOP:top\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k~0 " "Destination node EmRobot_TOP:top\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k~0" {  } { { "EmRobot_LCDControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_LCDControl.v" 23 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EmRobot_TOP:top|EmRobot_LCDCtrol:em_lcdctrol|clk_1k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 1462 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354954071525 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1354954071525 ""}  } { { "EmRobot_LCDControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_LCDControl.v" 23 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EmRobot_TOP:top|EmRobot_LCDCtrol:em_lcdctrol|clk_1k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 784 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354954071525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EmRobot_TOP:top\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\]  " "Automatically promoted node EmRobot_TOP:top\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354954071525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EmRobot_TOP:top\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\]~49 " "Destination node EmRobot_TOP:top\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\]~49" {  } { { "SegDrive.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SegDrive.v" 18 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EmRobot_TOP:top|EmRobot_SegControl:em_segcontrol|SegDrive:u0|cnt[16]~49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 1530 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354954071525 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1354954071525 ""}  } { { "SegDrive.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SegDrive.v" 18 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EmRobot_TOP:top|EmRobot_SegControl:em_segcontrol|SegDrive:u0|cnt[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 843 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354954071525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:UartDetect\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:UartDetect\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1354954071525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:UartDetect\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:UartDetect\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:UartDetect|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 3239 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354954071525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:UartDetect\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:UartDetect\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:UartDetect|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 2390 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1354954071525 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1354954071525 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:UartDetect|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 2792 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1354954071525 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1354954072515 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1354954072515 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1354954072515 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1354954072525 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1354954072525 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1354954072535 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1354954072535 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1354954072535 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1354954072595 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1354954072595 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1354954072595 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1354954073065 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1354954073065 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1354954073085 ""}
