git clone --depth 1 --no-tags https://github.com/osafune/nios2_ci_sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313137034
git clone --depth 1 --no-tags https://github.com/josephtnguyen/RISC_processor_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312935064
git clone --depth 1 --no-tags https://github.com/nitrogar/K-Means-Clustering-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314663826
git clone --depth 1 --no-tags https://github.com/dalnefre/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314694843
git clone --depth 1 --no-tags https://github.com/Antonio-Colonna/Lab1ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313677236
git clone --depth 1 --no-tags https://github.com/brian-strickler/brick_breaker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313801607
git clone --depth 1 --no-tags https://github.com/nickr67/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313451080
git clone --depth 1 --no-tags https://github.com/Tannerpalin/Tangled-Qat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314087184
git clone --depth 1 --no-tags https://github.com/AdrianCorrea08/Proyecto_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315795958
git clone --depth 1 --no-tags https://github.com/RodrigoUFC/RISC-V_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315469433
git clone --depth 1 --no-tags https://github.com/omarelharras/AutomaticClockGate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316064524
git clone --depth 1 --no-tags https://github.com/mslinklater/digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316353068
git clone --depth 1 --no-tags https://github.com/Vnbxu/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314237438
git clone --depth 1 --no-tags https://github.com/tizentos/16b-ALU-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314767396
git clone --depth 1 --no-tags https://github.com/Filipedgeraldo/iob_soc_teste1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313695626
git clone --depth 1 --no-tags https://github.com/Pedro-Rella/iob-soc-teste-exemplo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313675974
git clone --depth 1 --no-tags https://github.com/SandaruJayawardana/custom-fast-ethernet-mac-layer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312952338
git clone --depth 1 --no-tags https://github.com/butterflyred/pmp_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313271056
git clone --depth 1 --no-tags https://github.com/wanhch/TR5-D8M-HDMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313632460
git clone --depth 1 --no-tags https://github.com/emwilbanks/CPU_SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313052892
git clone --depth 1 --no-tags https://github.com/rsrkpatwari1234/Computer-Organization-and-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315101153
git clone --depth 1 --no-tags https://github.com/EliseoLux/Digital1-ProyectoFinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315205163
git clone --depth 1 --no-tags https://github.com/ISAgroup01/Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315557403
git clone --depth 1 --no-tags https://github.com/roodni/life-on-verilog-simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316381283
git clone --depth 1 --no-tags https://github.com/bradhoward1/Image-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316831829
git clone --depth 1 --no-tags https://github.com/hardik-kapoor/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316307686
git clone --depth 1 --no-tags https://github.com/Alvir-Islam/Automated-Key-Based-Locking-of-Gate-Level-Design-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315936961
git clone --depth 1 --no-tags https://github.com/ReyOkvianto/ARMv8-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316786089
git clone --depth 1 --no-tags https://github.com/awsmit07/enel453_lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315120551
git clone --depth 1 --no-tags https://github.com/ArtisticZhao/ppm_transceiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314597202
git clone --depth 1 --no-tags https://github.com/sarvesh8423/spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314788335
git clone --depth 1 --no-tags https://github.com/nonas-hunter/MIPS-coprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312351398
git clone --depth 1 --no-tags https://github.com/emwilbanks/MUX2_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313069774
git clone --depth 1 --no-tags https://github.com/faith-zhao/plotclock1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312999655
git clone --depth 1 --no-tags https://github.com/emwilbanks/Flopenr_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313055774
git clone --depth 1 --no-tags https://github.com/emwilbanks/Decoder_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313067294
git clone --depth 1 --no-tags https://github.com/emwilbanks/ALU32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313052298
git clone --depth 1 --no-tags https://github.com/giulio-naggi/isa33Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314317124
git clone --depth 1 --no-tags https://github.com/SamahAyman/IBEX-based-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316069013
git clone --depth 1 --no-tags https://github.com/kondamacharyuluD/N_bit_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316195193
git clone --depth 1 --no-tags https://github.com/tropssap/week13Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316235476
git clone --depth 1 --no-tags https://github.com/kojima0615/DES-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313994105
git clone --depth 1 --no-tags https://github.com/leticiasma/UFMG-Organizacao-de-Computadores-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314124305
git clone --depth 1 --no-tags https://github.com/pastchick3/risc-v-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312732124
git clone --depth 1 --no-tags https://github.com/armenuhiarakelyan1978/pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314286092
git clone --depth 1 --no-tags https://github.com/yihuajack/VE370_FA2020_P3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314472930
git clone --depth 1 --no-tags https://github.com/Anoxiacxy/CPU-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312619451
git clone --depth 1 --no-tags https://github.com/swarupa29/ddco-project-sequential-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312322984
git clone --depth 1 --no-tags https://github.com/Ki11erCoffee/CSE_141L_ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313442474
git clone --depth 1 --no-tags https://github.com/Lourmati/VHDL-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313498831
git clone --depth 1 --no-tags https://github.com/king2b3/Embedded_System_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313458770
git clone --depth 1 --no-tags https://github.com/hyc3z/7z010-experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313620243
git clone --depth 1 --no-tags https://github.com/dclay0324/Simple_cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313629345
git clone --depth 1 --no-tags https://github.com/zxc97st60108/catch_pdm_zedboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314588670
git clone --depth 1 --no-tags https://github.com/JWIGGS/ButtonSmash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316247320
git clone --depth 1 --no-tags https://github.com/m-hoseyny/fpga-materials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316487123
git clone --depth 1 --no-tags https://github.com/wintermao/sdram_xiuyue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316674214
git clone --depth 1 --no-tags https://github.com/Jec222/EE4352_Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314132940
git clone --depth 1 --no-tags https://github.com/irallabhandi/DDCO-Shift-Register-and-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312589481
git clone --depth 1 --no-tags https://github.com/FrancescoBellino97/isa_gr02_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312844427
git clone --depth 1 --no-tags https://github.com/nithin-jaikar/verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312854980
git clone --depth 1 --no-tags https://github.com/emwilbanks/SameBit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313064167
git clone --depth 1 --no-tags https://github.com/emwilbanks/SPLICE_PCJ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313065954
git clone --depth 1 --no-tags https://github.com/Hermannt-explore/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314347480
git clone --depth 1 --no-tags https://github.com/LuoJiqing/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314722796
git clone --depth 1 --no-tags https://github.com/Group40ISA/ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313327218
git clone --depth 1 --no-tags https://github.com/201911054/Vidhi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313918833
git clone --depth 1 --no-tags https://github.com/megatp/mocha.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314050320
git clone --depth 1 --no-tags https://github.com/jaspreet-pawa/Computer-Architecture-MIPS-datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316187248
git clone --depth 1 --no-tags https://github.com/0xC0ba1t/Personal-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315898579
git clone --depth 1 --no-tags https://github.com/wifixcort/iv_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316274446
git clone --depth 1 --no-tags https://github.com/nikanika0221/PC_part.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316734492
git clone --depth 1 --no-tags https://github.com/wcpannell/ISAProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316830020
git clone --depth 1 --no-tags https://github.com/MinaGawargious/HighSpeedComputerArithmeticFinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316540962
git clone --depth 1 --no-tags https://github.com/Mizraelly/verilogProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316463906
git clone --depth 1 --no-tags https://github.com/bwkim71/myhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316632899
git clone --depth 1 --no-tags https://github.com/dinuly23/computer_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316499580
git clone --depth 1 --no-tags https://github.com/Mohamed-Elesaily/TLP_Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312476333
git clone --depth 1 --no-tags https://github.com/Andresblz/Computadores-I-USAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313690415
git clone --depth 1 --no-tags https://github.com/Ore19095/Proyecto2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313454591
git clone --depth 1 --no-tags https://github.com/ColeTynan/cse141L-cibba.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315047916
git clone --depth 1 --no-tags https://github.com/lab85-ru/gowin_tang_nano_prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315371105
git clone --depth 1 --no-tags https://github.com/bat19122/Proyecto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315157305
git clone --depth 1 --no-tags https://github.com/abhi-1405/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315363848
git clone --depth 1 --no-tags https://github.com/Unike267/MPPT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314923812
git clone --depth 1 --no-tags https://github.com/Asfagus/300Mhz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314091952
git clone --depth 1 --no-tags https://github.com/A-LinCui/Coin-operated_Mobile_Phone_Charger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313976409
git clone --depth 1 --no-tags https://github.com/RIT3shSapata/DDCO_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312494308
git clone --depth 1 --no-tags https://github.com/Egna-Praneeth/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313004459
git clone --depth 1 --no-tags https://github.com/emwilbanks/Adder_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313069031
git clone --depth 1 --no-tags https://github.com/emwilbanks/MUX4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313060762
git clone --depth 1 --no-tags https://github.com/Dragosk97/ISA-laboratories.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313418918
git clone --depth 1 --no-tags https://github.com/belamarib/Projeto_Cronometro_Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313626537
git clone --depth 1 --no-tags https://github.com/lydia7635/CA2020-Homework_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314111846
git clone --depth 1 --no-tags https://github.com/yudi-azvd/oac-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314947171
