--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml adder_display.twx adder_display.ncd -o adder_display.twr
adder_display.pcf -ucf adder.ucf

Design file:              adder_display.ncd
Physical constraint file: adder_display.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;

 146704 paths analyzed, 1384 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.034ns.
--------------------------------------------------------------------------------

Paths for end point adder_operand5_28 (SLICE_X44Y121.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     88.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_module/touch_module/byte_count_1 (FF)
  Destination:          adder_operand5_28 (FF)
  Requirement:          100.000ns
  Data Path Delay:      11.217ns (Levels of Logic = 3)
  Clock Path Skew:      0.218ns (0.862 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lcd_module/touch_module/byte_count_1 to adder_operand5_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y144.AQ     Tcko                  0.408   lcd_module/touch_module/byte_count<3>
                                                       lcd_module/touch_module/byte_count_1
    SLICE_X66Y128.C2     net (fanout=18)       2.124   lcd_module/touch_module/byte_count<1>
    SLICE_X66Y128.C      Tilo                  0.205   lcd_module/touch_module/touch_array_7<11>
                                                       lcd_module/touch_module/btn_pushed1
    SLICE_X27Y99.D5      net (fanout=56)       4.154   lcd_module/touch_module/btn_pushed
    SLICE_X27Y99.D       Tilo                  0.259   input_valid
                                                       lcd_module/touch_module/input_valid1
    SLICE_X26Y98.A6      net (fanout=5)        0.301   input_valid
    SLICE_X26Y98.A       Tilo                  0.203   input_valid_input_sel5_AND_25_o
                                                       input_valid_input_sel5_AND_25_o11
    SLICE_X44Y121.CE     net (fanout=8)        3.232   input_valid_input_sel5_AND_25_o
    SLICE_X44Y121.CLK    Tceck                 0.331   adder_operand5<31>
                                                       adder_operand5_28
    -------------------------------------------------  ---------------------------
    Total                                     11.217ns (1.406ns logic, 9.811ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_module/touch_module/byte_count_0 (FF)
  Destination:          adder_operand5_28 (FF)
  Requirement:          100.000ns
  Data Path Delay:      11.148ns (Levels of Logic = 3)
  Clock Path Skew:      0.218ns (0.862 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lcd_module/touch_module/byte_count_0 to adder_operand5_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y144.AMUX   Tshcko                0.455   lcd_module/touch_module/byte_count<3>
                                                       lcd_module/touch_module/byte_count_0
    SLICE_X66Y128.C1     net (fanout=18)       2.008   lcd_module/touch_module/byte_count<0>
    SLICE_X66Y128.C      Tilo                  0.205   lcd_module/touch_module/touch_array_7<11>
                                                       lcd_module/touch_module/btn_pushed1
    SLICE_X27Y99.D5      net (fanout=56)       4.154   lcd_module/touch_module/btn_pushed
    SLICE_X27Y99.D       Tilo                  0.259   input_valid
                                                       lcd_module/touch_module/input_valid1
    SLICE_X26Y98.A6      net (fanout=5)        0.301   input_valid
    SLICE_X26Y98.A       Tilo                  0.203   input_valid_input_sel5_AND_25_o
                                                       input_valid_input_sel5_AND_25_o11
    SLICE_X44Y121.CE     net (fanout=8)        3.232   input_valid_input_sel5_AND_25_o
    SLICE_X44Y121.CLK    Tceck                 0.331   adder_operand5<31>
                                                       adder_operand5_28
    -------------------------------------------------  ---------------------------
    Total                                     11.148ns (1.453ns logic, 9.695ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_module/touch_module/byte_count_3 (FF)
  Destination:          adder_operand5_28 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.901ns (Levels of Logic = 3)
  Clock Path Skew:      0.218ns (0.862 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lcd_module/touch_module/byte_count_3 to adder_operand5_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y144.CQ     Tcko                  0.408   lcd_module/touch_module/byte_count<3>
                                                       lcd_module/touch_module/byte_count_3
    SLICE_X66Y128.C6     net (fanout=13)       1.808   lcd_module/touch_module/byte_count<3>
    SLICE_X66Y128.C      Tilo                  0.205   lcd_module/touch_module/touch_array_7<11>
                                                       lcd_module/touch_module/btn_pushed1
    SLICE_X27Y99.D5      net (fanout=56)       4.154   lcd_module/touch_module/btn_pushed
    SLICE_X27Y99.D       Tilo                  0.259   input_valid
                                                       lcd_module/touch_module/input_valid1
    SLICE_X26Y98.A6      net (fanout=5)        0.301   input_valid
    SLICE_X26Y98.A       Tilo                  0.203   input_valid_input_sel5_AND_25_o
                                                       input_valid_input_sel5_AND_25_o11
    SLICE_X44Y121.CE     net (fanout=8)        3.232   input_valid_input_sel5_AND_25_o
    SLICE_X44Y121.CLK    Tceck                 0.331   adder_operand5<31>
                                                       adder_operand5_28
    -------------------------------------------------  ---------------------------
    Total                                     10.901ns (1.406ns logic, 9.495ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point adder_operand5_30 (SLICE_X44Y121.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     89.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_module/touch_module/byte_count_1 (FF)
  Destination:          adder_operand5_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      11.181ns (Levels of Logic = 3)
  Clock Path Skew:      0.218ns (0.862 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lcd_module/touch_module/byte_count_1 to adder_operand5_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y144.AQ     Tcko                  0.408   lcd_module/touch_module/byte_count<3>
                                                       lcd_module/touch_module/byte_count_1
    SLICE_X66Y128.C2     net (fanout=18)       2.124   lcd_module/touch_module/byte_count<1>
    SLICE_X66Y128.C      Tilo                  0.205   lcd_module/touch_module/touch_array_7<11>
                                                       lcd_module/touch_module/btn_pushed1
    SLICE_X27Y99.D5      net (fanout=56)       4.154   lcd_module/touch_module/btn_pushed
    SLICE_X27Y99.D       Tilo                  0.259   input_valid
                                                       lcd_module/touch_module/input_valid1
    SLICE_X26Y98.A6      net (fanout=5)        0.301   input_valid
    SLICE_X26Y98.A       Tilo                  0.203   input_valid_input_sel5_AND_25_o
                                                       input_valid_input_sel5_AND_25_o11
    SLICE_X44Y121.CE     net (fanout=8)        3.232   input_valid_input_sel5_AND_25_o
    SLICE_X44Y121.CLK    Tceck                 0.295   adder_operand5<31>
                                                       adder_operand5_30
    -------------------------------------------------  ---------------------------
    Total                                     11.181ns (1.370ns logic, 9.811ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_module/touch_module/byte_count_0 (FF)
  Destination:          adder_operand5_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      11.112ns (Levels of Logic = 3)
  Clock Path Skew:      0.218ns (0.862 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lcd_module/touch_module/byte_count_0 to adder_operand5_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y144.AMUX   Tshcko                0.455   lcd_module/touch_module/byte_count<3>
                                                       lcd_module/touch_module/byte_count_0
    SLICE_X66Y128.C1     net (fanout=18)       2.008   lcd_module/touch_module/byte_count<0>
    SLICE_X66Y128.C      Tilo                  0.205   lcd_module/touch_module/touch_array_7<11>
                                                       lcd_module/touch_module/btn_pushed1
    SLICE_X27Y99.D5      net (fanout=56)       4.154   lcd_module/touch_module/btn_pushed
    SLICE_X27Y99.D       Tilo                  0.259   input_valid
                                                       lcd_module/touch_module/input_valid1
    SLICE_X26Y98.A6      net (fanout=5)        0.301   input_valid
    SLICE_X26Y98.A       Tilo                  0.203   input_valid_input_sel5_AND_25_o
                                                       input_valid_input_sel5_AND_25_o11
    SLICE_X44Y121.CE     net (fanout=8)        3.232   input_valid_input_sel5_AND_25_o
    SLICE_X44Y121.CLK    Tceck                 0.295   adder_operand5<31>
                                                       adder_operand5_30
    -------------------------------------------------  ---------------------------
    Total                                     11.112ns (1.417ns logic, 9.695ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_module/touch_module/byte_count_3 (FF)
  Destination:          adder_operand5_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.865ns (Levels of Logic = 3)
  Clock Path Skew:      0.218ns (0.862 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lcd_module/touch_module/byte_count_3 to adder_operand5_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y144.CQ     Tcko                  0.408   lcd_module/touch_module/byte_count<3>
                                                       lcd_module/touch_module/byte_count_3
    SLICE_X66Y128.C6     net (fanout=13)       1.808   lcd_module/touch_module/byte_count<3>
    SLICE_X66Y128.C      Tilo                  0.205   lcd_module/touch_module/touch_array_7<11>
                                                       lcd_module/touch_module/btn_pushed1
    SLICE_X27Y99.D5      net (fanout=56)       4.154   lcd_module/touch_module/btn_pushed
    SLICE_X27Y99.D       Tilo                  0.259   input_valid
                                                       lcd_module/touch_module/input_valid1
    SLICE_X26Y98.A6      net (fanout=5)        0.301   input_valid
    SLICE_X26Y98.A       Tilo                  0.203   input_valid_input_sel5_AND_25_o
                                                       input_valid_input_sel5_AND_25_o11
    SLICE_X44Y121.CE     net (fanout=8)        3.232   input_valid_input_sel5_AND_25_o
    SLICE_X44Y121.CLK    Tceck                 0.295   adder_operand5<31>
                                                       adder_operand5_30
    -------------------------------------------------  ---------------------------
    Total                                     10.865ns (1.370ns logic, 9.495ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Paths for end point adder_operand5_31 (SLICE_X44Y121.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     89.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_module/touch_module/byte_count_1 (FF)
  Destination:          adder_operand5_31 (FF)
  Requirement:          100.000ns
  Data Path Delay:      11.177ns (Levels of Logic = 3)
  Clock Path Skew:      0.218ns (0.862 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lcd_module/touch_module/byte_count_1 to adder_operand5_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y144.AQ     Tcko                  0.408   lcd_module/touch_module/byte_count<3>
                                                       lcd_module/touch_module/byte_count_1
    SLICE_X66Y128.C2     net (fanout=18)       2.124   lcd_module/touch_module/byte_count<1>
    SLICE_X66Y128.C      Tilo                  0.205   lcd_module/touch_module/touch_array_7<11>
                                                       lcd_module/touch_module/btn_pushed1
    SLICE_X27Y99.D5      net (fanout=56)       4.154   lcd_module/touch_module/btn_pushed
    SLICE_X27Y99.D       Tilo                  0.259   input_valid
                                                       lcd_module/touch_module/input_valid1
    SLICE_X26Y98.A6      net (fanout=5)        0.301   input_valid
    SLICE_X26Y98.A       Tilo                  0.203   input_valid_input_sel5_AND_25_o
                                                       input_valid_input_sel5_AND_25_o11
    SLICE_X44Y121.CE     net (fanout=8)        3.232   input_valid_input_sel5_AND_25_o
    SLICE_X44Y121.CLK    Tceck                 0.291   adder_operand5<31>
                                                       adder_operand5_31
    -------------------------------------------------  ---------------------------
    Total                                     11.177ns (1.366ns logic, 9.811ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_module/touch_module/byte_count_0 (FF)
  Destination:          adder_operand5_31 (FF)
  Requirement:          100.000ns
  Data Path Delay:      11.108ns (Levels of Logic = 3)
  Clock Path Skew:      0.218ns (0.862 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lcd_module/touch_module/byte_count_0 to adder_operand5_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y144.AMUX   Tshcko                0.455   lcd_module/touch_module/byte_count<3>
                                                       lcd_module/touch_module/byte_count_0
    SLICE_X66Y128.C1     net (fanout=18)       2.008   lcd_module/touch_module/byte_count<0>
    SLICE_X66Y128.C      Tilo                  0.205   lcd_module/touch_module/touch_array_7<11>
                                                       lcd_module/touch_module/btn_pushed1
    SLICE_X27Y99.D5      net (fanout=56)       4.154   lcd_module/touch_module/btn_pushed
    SLICE_X27Y99.D       Tilo                  0.259   input_valid
                                                       lcd_module/touch_module/input_valid1
    SLICE_X26Y98.A6      net (fanout=5)        0.301   input_valid
    SLICE_X26Y98.A       Tilo                  0.203   input_valid_input_sel5_AND_25_o
                                                       input_valid_input_sel5_AND_25_o11
    SLICE_X44Y121.CE     net (fanout=8)        3.232   input_valid_input_sel5_AND_25_o
    SLICE_X44Y121.CLK    Tceck                 0.291   adder_operand5<31>
                                                       adder_operand5_31
    -------------------------------------------------  ---------------------------
    Total                                     11.108ns (1.413ns logic, 9.695ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_module/touch_module/byte_count_3 (FF)
  Destination:          adder_operand5_31 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.861ns (Levels of Logic = 3)
  Clock Path Skew:      0.218ns (0.862 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lcd_module/touch_module/byte_count_3 to adder_operand5_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y144.CQ     Tcko                  0.408   lcd_module/touch_module/byte_count<3>
                                                       lcd_module/touch_module/byte_count_3
    SLICE_X66Y128.C6     net (fanout=13)       1.808   lcd_module/touch_module/byte_count<3>
    SLICE_X66Y128.C      Tilo                  0.205   lcd_module/touch_module/touch_array_7<11>
                                                       lcd_module/touch_module/btn_pushed1
    SLICE_X27Y99.D5      net (fanout=56)       4.154   lcd_module/touch_module/btn_pushed
    SLICE_X27Y99.D       Tilo                  0.259   input_valid
                                                       lcd_module/touch_module/input_valid1
    SLICE_X26Y98.A6      net (fanout=5)        0.301   input_valid
    SLICE_X26Y98.A       Tilo                  0.203   input_valid_input_sel5_AND_25_o
                                                       input_valid_input_sel5_AND_25_o11
    SLICE_X44Y121.CE     net (fanout=8)        3.232   input_valid_input_sel5_AND_25_o
    SLICE_X44Y121.CLK    Tceck                 0.291   adder_operand5<31>
                                                       adder_operand5_31
    -------------------------------------------------  ---------------------------
    Total                                     10.861ns (1.366ns logic, 9.495ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adder_operand3_12 (SLICE_X41Y111.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/input_value_12 (FF)
  Destination:          adder_operand3_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.659 - 0.599)
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/input_value_12 to adder_operand3_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y112.AQ     Tcko                  0.198   input_value<15>
                                                       lcd_module/touch_module/input_value_12
    SLICE_X41Y111.AX     net (fanout=7)        0.212   input_value<12>
    SLICE_X41Y111.CLK    Tckdi       (-Th)    -0.059   adder_operand3<15>
                                                       adder_operand3_12
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.257ns logic, 0.212ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/touch_array_7_44 (SLICE_X66Y127.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/touch_array_7_44 (FF)
  Destination:          lcd_module/touch_module/touch_array_7_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/touch_array_7_44 to lcd_module/touch_module/touch_array_7_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y127.AQ     Tcko                  0.200   lcd_module/touch_module/touch_array_7<47>
                                                       lcd_module/touch_module/touch_array_7_44
    SLICE_X66Y127.A6     net (fanout=2)        0.021   lcd_module/touch_module/touch_array_7<44>
    SLICE_X66Y127.CLK    Tah         (-Th)    -0.190   lcd_module/touch_module/touch_array_7<47>
                                                       lcd_module/touch_module/Mmux_touch_array[0][5]_PWR_8_o_mux_171_OUT391
                                                       lcd_module/touch_module/touch_array_7_44
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/touch_array_7_11 (SLICE_X66Y128.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/touch_array_7_11 (FF)
  Destination:          lcd_module/touch_module/touch_array_7_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/touch_array_7_11 to lcd_module/touch_module/touch_array_7_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y128.DQ     Tcko                  0.200   lcd_module/touch_module/touch_array_7<11>
                                                       lcd_module/touch_module/touch_array_7_11
    SLICE_X66Y128.D6     net (fanout=2)        0.021   lcd_module/touch_module/touch_array_7<11>
    SLICE_X66Y128.CLK    Tah         (-Th)    -0.190   lcd_module/touch_module/touch_array_7<11>
                                                       lcd_module/touch_module/Mmux_touch_array[0][5]_PWR_8_o_mux_171_OUT310
                                                       lcd_module/touch_module/touch_array_7_11
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y62.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y64.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.034|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 146704 paths, 0 nets, and 2043 connections

Design statistics:
   Minimum period:  11.034ns{1}   (Maximum frequency:  90.629MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 13 18:50:30 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 410 MB



