Pipelined logic with clock buffers