// Seed: 498572437
module module_0 (
    input  tri0 id_0,
    output tri0 id_1,
    input  wand id_2
);
  logic [7:0] id_4;
  assign module_1.id_10 = 0;
  assign id_4[1] = id_0;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output supply1 module_1,
    input tri0 id_3,
    input wor id_4,
    input tri id_5,
    input supply1 id_6,
    input uwire id_7,
    input supply1 id_8,
    input wire id_9,
    output tri1 id_10,
    input uwire id_11,
    input supply1 id_12,
    input wor id_13,
    output tri id_14,
    input tri0 id_15,
    output uwire id_16,
    input wor id_17
);
  initial id_2 = 1;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_17
  );
endmodule
