// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pipelined_L4_out_dist__m_axi_L4_out_dist__m_axi_0 (
    input wire         Knn_inner_inst_L4_out_dist__m_axi_rst,
    output wire [ 1:0] _L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARBURSTcfe,
    output wire [ 3:0] _L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARCACHE590,
    input wire         _L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARREADY0e4,
    output wire        _L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARVALID0ff,
    output wire [ 1:0] _L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWBURSTa86,
    output wire [ 3:0] _L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWCACHEb58,
    input wire         _L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWREADYd3c,
    output wire        _L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWVALIDfd7,
    output wire [63:0] __L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARADDR26e,
    output wire        __L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARLOCK3be,
    output wire [ 2:0] __L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARPROT314,
    output wire [ 2:0] __L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARSIZEc28,
    output wire [63:0] __L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWADDRfe0,
    output wire        __L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWLOCK31e,
    output wire [ 2:0] __L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWPROTbe2,
    output wire [ 2:0] __L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWSIZEb3c,
    output wire        __L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_BREADYd89,
    input wire         __L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_BVALID3c9,
    output wire        __L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_RREADYaed,
    input wire         __L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_RVALID519,
    input wire         __L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_WREADY53f,
    output wire        __L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_WVALIDa1e,
    output wire [ 7:0] __dist__m_axi_wrapper_inner_Knn_inner_inst_L4_out_dist__m_axi_write_resp_dout49f,
    input wire         __dist__m_axi_wrapper_inner_Knn_inner_inst_L4_out_dist__m_axi_write_resp_read1a1,
    input wire         __inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_addr_s_writef56,
    input wire  [ 0:0] __rs_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_BID0e8,
    input wire  [ 0:0] __rs_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_RID0bd,
    input wire  [63:0] _er_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_addr_s_dinc88,
    input wire         _er_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_data_write9a8,
    output wire        _ist__m_axi_wrapper_inner_Knn_inner_inst_L4_out_dist__m_axi_write_addr_full_n81f,
    output wire        _ist__m_axi_wrapper_inner_Knn_inner_inst_L4_out_dist__m_axi_write_data_full_n9c5,
    input wire  [32:0] _pper_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_data_dinaab,
    output wire [ 0:0] _rs_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARID436,
    output wire [ 0:0] _rs_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWID92f,
    output wire [ 7:0] _s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARLEN1a4,
    output wire [ 3:0] _s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARQOSc2c,
    output wire [ 7:0] _s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWLENa00,
    output wire [ 3:0] _s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWQOS3f7,
    input wire  [ 1:0] _s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_BRESP329,
    input wire  [31:0] _s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_RDATAccf,
    input wire         _s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_RLAST293,
    input wire  [ 1:0] _s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_RRESP2a3,
    output wire [31:0] _s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_WDATA6e2,
    output wire        _s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_WLAST345,
    output wire [ 3:0] _s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_WSTRBb44,
    output wire        _st__m_axi_wrapper_inner_Knn_inner_inst_L4_out_dist__m_axi_write_resp_empty_nc10,
    input wire         ap_clk
);

wire        __rs_pipelined_Knn_inner_inst_L4_out_dist__m_axi_rst;



L4_out_dist__m_axi _ (
    .Knn_inner_inst_L4_out_dist__m_axi_rst                                            (__rs_pipelined_Knn_inner_inst_L4_out_dist__m_axi_rst),
    ._L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARBURSTcfe (_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARBURSTcfe),
    ._L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARCACHE590 (_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARCACHE590),
    ._L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARREADY0e4 (_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARREADY0e4),
    ._L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARVALID0ff (_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARVALID0ff),
    ._L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWBURSTa86 (_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWBURSTa86),
    ._L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWCACHEb58 (_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWCACHEb58),
    ._L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWREADYd3c (_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWREADYd3c),
    ._L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWVALIDfd7 (_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWVALIDfd7),
    .__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARADDR26e (__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARADDR26e),
    .__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARLOCK3be (__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARLOCK3be),
    .__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARPROT314 (__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARPROT314),
    .__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARSIZEc28 (__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARSIZEc28),
    .__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWADDRfe0 (__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWADDRfe0),
    .__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWLOCK31e (__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWLOCK31e),
    .__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWPROTbe2 (__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWPROTbe2),
    .__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWSIZEb3c (__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWSIZEb3c),
    .__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_BREADYd89 (__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_BREADYd89),
    .__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_BVALID3c9 (__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_BVALID3c9),
    .__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_RREADYaed (__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_RREADYaed),
    .__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_RVALID519 (__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_RVALID519),
    .__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_WREADY53f (__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_WREADY53f),
    .__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_WVALIDa1e (__L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_WVALIDa1e),
    .__dist__m_axi_wrapper_inner_Knn_inner_inst_L4_out_dist__m_axi_write_resp_dout49f (__dist__m_axi_wrapper_inner_Knn_inner_inst_L4_out_dist__m_axi_write_resp_dout49f),
    .__dist__m_axi_wrapper_inner_Knn_inner_inst_L4_out_dist__m_axi_write_resp_read1a1 (__dist__m_axi_wrapper_inner_Knn_inner_inst_L4_out_dist__m_axi_write_resp_read1a1),
    .__inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_addr_s_writef56 (__inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_addr_s_writef56),
    .__rs_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_BID0e8 (__rs_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_BID0e8),
    .__rs_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_RID0bd (__rs_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_RID0bd),
    ._er_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_addr_s_dinc88 (_er_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_addr_s_dinc88),
    ._er_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_data_write9a8 (_er_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_data_write9a8),
    ._ist__m_axi_wrapper_inner_Knn_inner_inst_L4_out_dist__m_axi_write_addr_full_n81f (_ist__m_axi_wrapper_inner_Knn_inner_inst_L4_out_dist__m_axi_write_addr_full_n81f),
    ._ist__m_axi_wrapper_inner_Knn_inner_inst_L4_out_dist__m_axi_write_data_full_n9c5 (_ist__m_axi_wrapper_inner_Knn_inner_inst_L4_out_dist__m_axi_write_data_full_n9c5),
    ._pper_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_data_dinaab (_pper_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_data_dinaab),
    ._rs_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARID436 (_rs_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARID436),
    ._rs_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWID92f (_rs_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWID92f),
    ._s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARLEN1a4 (_s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARLEN1a4),
    ._s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARQOSc2c (_s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_ARQOSc2c),
    ._s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWLENa00 (_s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWLENa00),
    ._s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWQOS3f7 (_s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_AWQOS3f7),
    ._s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_BRESP329 (_s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_BRESP329),
    ._s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_RDATAccf (_s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_RDATAccf),
    ._s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_RLAST293 (_s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_RLAST293),
    ._s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_RRESP2a3 (_s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_RRESP2a3),
    ._s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_WDATA6e2 (_s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_WDATA6e2),
    ._s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_WLAST345 (_s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_WLAST345),
    ._s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_WSTRBb44 (_s_L4_out_dist__m_axi_wrapper_inner___rs_pt_Knn_inner_m_axi_L4_out_dist_WSTRBb44),
    ._st__m_axi_wrapper_inner_Knn_inner_inst_L4_out_dist__m_axi_write_resp_empty_nc10 (_st__m_axi_wrapper_inner_Knn_inner_inst_L4_out_dist__m_axi_write_resp_empty_nc10),
    .ap_clk                                                                           (ap_clk)
);

(* RS_ROUTE="SLOT_X0Y1_TO_SLOT_X0Y1,SLOT_X1Y1_TO_SLOT_X1Y1" *)
__rs_ff_pipeline_2 #(
    .BODY_LEVEL      (2),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) ff_0 /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  ({ Knn_inner_inst_L4_out_dist__m_axi_rst }),
    .if_dout ({ __rs_pipelined_Knn_inner_inst_L4_out_dist__m_axi_rst })
);

endmodule  // __rs_pipelined_L4_out_dist__m_axi_L4_out_dist__m_axi_0