# ‚ö° Optimization Module

## üìã M√¥ t·∫£
Th∆∞ m·ª•c ch·ª©a c√°c thu·∫≠t to√°n t·ªëi ∆∞u h√≥a logic cho MyLogic EDA Tool, t·∫≠p trung v√†o gi·∫£m s·ªë l∆∞·ª£ng c·ªïng, ƒë∆°n gi·∫£n h√≥a logic, v√† c·∫£i thi·ªán timing.

## üìÅ Files

- `dce.py` ‚Äî Dead Code Elimination (DCE)
  - Lo·∫°i b·ªè logic kh√¥ng th·ªÉ ·∫£nh h∆∞·ªüng t·ªõi b·∫•t k·ª≥ output n√†o (unreachable from outputs)
  - Thu·∫≠t to√°n: Reachability (BFS/DFS) + cleanup wires

- `cse.py` ‚Äî Common Subexpression Elimination (CSE)
  - Chia s·∫ª c√°c bi·ªÉu th·ª©c con tr√πng l·∫∑p (shared nodes), gi·∫£m s·ªë node t√≠nh to√°n
  - Thu·∫≠t to√°n: Expression canonicalization + grouping

- `constprop.py` ‚Äî Constant Propagation
  - Lan truy·ªÅn h·∫±ng s·ªë qua m·∫°ch ƒë·ªÉ ƒë∆°n gi·∫£n h√≥a c·ªïng
  - Thu·∫≠t to√°n: Multi-pass propagation + gate evaluation

- `balance.py` ‚Äî Logic Balancing
  - C√¢n b·∫±ng ƒë·ªô s√¢u logic nh·∫±m c·∫£i thi·ªán timing (gi·∫£m critical path)
  - Thu·∫≠t to√°n: Levelization + tree rebalancing (associative gates)

---

## üîç Gi·∫£i th√≠ch code (t√≥m t·∫Øt API)

### 1) Dead Code Elimination (`dce.py`)
- Class: `DCEOptimizer`
- H√†m ch√≠nh: `optimize(netlist)` ‚Üí tr·∫£ v·ªÅ netlist ƒë√£ lo·∫°i b·ªè dead nodes/wires
- H·ªó tr·ª£ ph√¢n t√≠ch Don't Cares ·ªü m·ª©c c∆° b·∫£n (ODC/SDC, simplified)

C√°c b∆∞·ªõc ch√≠nh:
```python
# Pseudocode (comments in English)
reachable = find_reachable_from_outputs(netlist)
netlist = remove_nodes_not_in(reachable)
netlist = update_wires_after_removal(netlist)
```

Quick use:
```python
from core.optimization.dce import DCEOptimizer, apply_dce

opt = DCEOptimizer()
netlist2 = opt.optimize(netlist)  # or: netlist2 = apply_dce(netlist, level="basic")
```

### 2) Common Subexpression Elimination (`cse.py`)
- Class: `CSEOptimizer`
- H√†m ch√≠nh: `optimize(netlist)` ‚Üí t·∫°o shared nodes, c·∫≠p nh·∫≠t connections
- √ù t∆∞·ªüng: chu·∫©n h√≥a bi·ªÉu th·ª©c (canonical signature) v√† nh√≥m c√°c node tr√πng bi·ªÉu th·ª©c

C√°c b∆∞·ªõc ch√≠nh:
```python
# Pseudocode
common = find_common_expressions(netlist)  # AND(a,b), OR(x,y), ...
netlist = create_shared_nodes(common)
netlist = rewrite_connections_to_shared(netlist)
```

Quick use:
```python
from core.optimization.cse import CSEOptimizer, apply_cse

opt = CSEOptimizer()
netlist2 = opt.optimize(netlist)  # or: netlist2 = apply_cse(netlist)
```

### 3) Constant Propagation (`constprop.py`)
- Class: `ConstPropOptimizer`
- H√†m ch√≠nh: `optimize(netlist)` ‚Üí lan truy·ªÅn h·∫±ng s·ªë, thay th·∫ø gate b·∫±ng CONST0/CONST1 khi c√≥ th·ªÉ

C√°c b∆∞·ªõc ch√≠nh:
```python
# Pseudocode
constants = initialize_constants_from_inputs(netlist)
for pass in range(MAX):
    changed |= propagate_constants_through_gates(netlist, constants)
netlist = rewrite_nodes_with_constants(netlist, constants)
```

Quick use:
```python
from core.optimization.constprop import ConstPropOptimizer, apply_constprop

opt = ConstPropOptimizer()
netlist2 = opt.optimize(netlist)  # or: netlist2 = apply_constprop(netlist)
```

### 4) Logic Balancing (`balance.py`)
- Class: `BalanceOptimizer`
- H√†m ch√≠nh: `optimize(netlist)` ‚Üí c√¢n b·∫±ng c√°c c·ªïng c√≥ nhi·ªÅu input th√†nh c·∫•u tr√∫c c√¢y c√¢n b·∫±ng

C√°c b∆∞·ªõc ch√≠nh:
```python
# Pseudocode
levels = levelize_from_inputs(netlist)  # compute node levels
targets = pick_nodes_to_balance(levels)
for n in targets:
    if can_balance(n):
        netlist = balance_node_inputs_as_tree(netlist, n)
```

Quick use:
```python
from core.optimization.balance import BalanceOptimizer, apply_balance

opt = BalanceOptimizer()
netlist2 = opt.optimize(netlist)  # or: netlist2 = apply_balance(netlist)
```

---

## üöÄ V√≠ d·ª• s·ª≠ d·ª•ng chu·ªói t·ªëi ∆∞u h√≥a (pipeline)
```python
# Example pipeline (comments in English)
from core.optimization.dce import apply_dce
from core.optimization.cse import apply_cse
from core.optimization.constprop import apply_constprop
from core.optimization.balance import apply_balance

netlist1 = apply_dce(netlist0, level="basic")
netlist2 = apply_cse(netlist1)
netlist3 = apply_constprop(netlist2)
netlist4 = apply_balance(netlist3)
```

---

## üìä Optimization metrics
- Area: Gate count reduction
- Delay: Critical path/timing improvement
- Power: Switching activity reduction (gi√°n ti·∫øp)
- Structural: Depth/level distribution

---

## üìö T√†i li·ªáu tham kh·∫£o
- VLSI CAD textbooks (logic optimization)
- ABC/Yosys documentation (inspiration/algorithms)
- Academic papers v·ªÅ logic optimization, technology mapping

---

Ng√†y c·∫≠p nh·∫≠t: 2025-10-10  
T√°c gi·∫£: MyLogic EDA Tool Team  
Phi√™n b·∫£n: 1.1
