git clone --depth 1 --no-tags https://github.com/Nepranal/musicdecoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735823312
git clone --depth 1 --no-tags https://github.com/CEGB03/Copia-Proyecto-Arquitectura-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737870827
git clone --depth 1 --no-tags https://github.com/MrVineetSharma/uvmproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737993972
git clone --depth 1 --no-tags https://github.com/Rahma-Aly/DPRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739631721
git clone --depth 1 --no-tags https://github.com/Ashwin4514/SysVerilog_Cadence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739544857
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/UVM_Register_Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739593397
git clone --depth 1 --no-tags https://github.com/myuan678/systolic_array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734573760
git clone --depth 1 --no-tags https://github.com/AdwayPau1/CPUtiny.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737449152
git clone --depth 1 --no-tags https://github.com/MAHANTHADEEKSHA-SB/apb_uvc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742113815
git clone --depth 1 --no-tags https://github.com/vaibhavambastha/risc-machine-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741891863
git clone --depth 1 --no-tags https://github.com/GST-HUANG/finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742441061
git clone --depth 1 --no-tags https://github.com/rishabh4749/Rule_90.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742795800
git clone --depth 1 --no-tags https://github.com/Arvind-Kumar-Dv/uvm_mem_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744476306
git clone --depth 1 --no-tags https://github.com/BillyScreezo/KuznInSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745945092
git clone --depth 1 --no-tags https://github.com/laperex/Tiny16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732648820
git clone --depth 1 --no-tags https://github.com/MohamedRuby/UVM-for-a-custom-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739258497
git clone --depth 1 --no-tags https://github.com/Gorruy/debouncer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745991215
git clone --depth 1 --no-tags https://github.com/tebina/Simple-UART-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747783435
git clone --depth 1 --no-tags https://github.com/barrya0/Computer-Hardware-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736823616
git clone --depth 1 --no-tags https://github.com/tracymiao111/Pipelined-CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735699925
git clone --depth 1 --no-tags https://github.com/twliu1/sync_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742938509
git clone --depth 1 --no-tags https://github.com/ThomasRen2077/Bus_Protocol_Imp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737687336
git clone --depth 1 --no-tags https://github.com/JashwanthAdama/HTAX_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736885256
git clone --depth 1 --no-tags https://github.com/wwchin/GreedySnake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740129858
git clone --depth 1 --no-tags https://github.com/AlaaTaha32/ARM-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732543423
git clone --depth 1 --no-tags https://github.com/rrzhang139/fromthetransistor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732989140
git clone --depth 1 --no-tags https://github.com/nick-pilgrim/Alarm-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735109411
git clone --depth 1 --no-tags https://github.com/JahahShin/ECE-253-verilog-and-assembly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735678317
git clone --depth 1 --no-tags https://github.com/Rahma-Aly/ArrayMultiplier_4x5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735986872
git clone --depth 1 --no-tags https://github.com/ShkalikovDenis4m0/AP_lr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736536166
git clone --depth 1 --no-tags https://github.com/apoorvaaaa5/riscv_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737992664
git clone --depth 1 --no-tags https://github.com/AliMaher15/AXI-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737644871
git clone --depth 1 --no-tags https://github.com/mira-sweis/CAM-Lookup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739214005
git clone --depth 1 --no-tags https://github.com/jdakrofi/FPGA_OrderBook.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737808330
git clone --depth 1 --no-tags https://github.com/maachaa/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740516789
git clone --depth 1 --no-tags https://github.com/falconlive09/8-Bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741056356
git clone --depth 1 --no-tags https://github.com/miguelJalube/VSE_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733039202
git clone --depth 1 --no-tags https://github.com/jacobz333/gameboy-emulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740794683
git clone --depth 1 --no-tags https://github.com/LoctStrider/dd-tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737584712
git clone --depth 1 --no-tags https://github.com/Ghanshyam1409/Protocol-design-and-verification-of-SOC-application-using-AMBA-APB-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741805746
git clone --depth 1 --no-tags https://github.com/Ayesha-Ilyas/System-Verilog-i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743228195
git clone --depth 1 --no-tags https://github.com/chibits42/lobotomy-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744562133
git clone --depth 1 --no-tags https://github.com/flaviens/cxxrtl-b3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745967559
git clone --depth 1 --no-tags https://github.com/Ramagond15/MEMORY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748052999
git clone --depth 1 --no-tags https://github.com/JiteshNayak2004/HDL_PRACTICE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745598197
git clone --depth 1 --no-tags https://github.com/axyrai/axi4_testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748019211
git clone --depth 1 --no-tags https://github.com/SK-bod/soc-performance-analyzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742626841
git clone --depth 1 --no-tags https://github.com/edgarherrera03/ASCON128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746224945
git clone --depth 1 --no-tags https://github.com/neildeo05/nnoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742076913
git clone --depth 1 --no-tags https://github.com/Pasha-2033/monolit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738150037
git clone --depth 1 --no-tags https://github.com/meentallyy/LR2_AP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736464432
git clone --depth 1 --no-tags https://github.com/ManalHasan/COLOR-HUNT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732963010
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/SV_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739594476
git clone --depth 1 --no-tags https://github.com/AlphaAnas/Foosball-basys-3-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734188809
git clone --depth 1 --no-tags https://github.com/GaalElbaz/twoBitSynchronousCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741971611
git clone --depth 1 --no-tags https://github.com/Weiss-F/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737769501
git clone --depth 1 --no-tags https://github.com/rishabh4749/Shift_Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742703113
git clone --depth 1 --no-tags https://github.com/hieupt12062001/h266_affine_hieu_nhat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743886500
git clone --depth 1 --no-tags https://github.com/flaviens/icarus-b1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744115845
git clone --depth 1 --no-tags https://github.com/yoon123seul/CAST_DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742272534
git clone --depth 1 --no-tags https://github.com/ilyakupriyan/arch_risc-16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747839408
git clone --depth 1 --no-tags https://github.com/ZakiyaAbuMurra/Single-level-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743979928
git clone --depth 1 --no-tags https://github.com/Rubayet13/SPI-systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746510128
git clone --depth 1 --no-tags https://github.com/AndreaCastronovo/APB_BUS_SYSTEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732987918
git clone --depth 1 --no-tags https://github.com/attar8/Fifo-module-using-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732935201
git clone --depth 1 --no-tags https://github.com/andycha1234/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742384361
git clone --depth 1 --no-tags https://github.com/Gorruy/serialaizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736397919
git clone --depth 1 --no-tags https://github.com/ruchit-422/pipelined_convolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744839389
git clone --depth 1 --no-tags https://github.com/RavinderReddy741/FIFO_SVA_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745114688
git clone --depth 1 --no-tags https://github.com/mbcruz96/Cache-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744220551
git clone --depth 1 --no-tags https://github.com/rishabh4749/Single_Edge_Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741954495
git clone --depth 1 --no-tags https://github.com/GaalElbaz/Get-Started-with-Basys-3-Board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747119872
git clone --depth 1 --no-tags https://github.com/featherweight-vip/fwvip-wb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746731042
git clone --depth 1 --no-tags https://github.com/pat0kamba/10-bit-Processor-With-Immediate-Instructions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745248457
git clone --depth 1 --no-tags https://github.com/Mertozkaya21/UART-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743632367
git clone --depth 1 --no-tags https://github.com/johnrscott/hdl_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743706385
git clone --depth 1 --no-tags https://github.com/galaxybabyy/LABA_SAP_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734031917
git clone --depth 1 --no-tags https://github.com/kennethcollins138/Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734600679
git clone --depth 1 --no-tags https://github.com/SupunDK/matrix-multiplier-and-accumulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735325977
git clone --depth 1 --no-tags https://github.com/ldiatrvy/sapr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736447040
git clone --depth 1 --no-tags https://github.com/Katerinalex001/laba_1-_SAP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736504668
git clone --depth 1 --no-tags https://github.com/gbsurendar/VLSI_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736246207
git clone --depth 1 --no-tags https://github.com/iamshaheer12/Three_Stage_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737347949
git clone --depth 1 --no-tags https://github.com/IqraMuzaffar/RiscV-3-stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737327987
git clone --depth 1 --no-tags https://github.com/Sheikh-Khansa/3-Staged-Pipelined-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735280363
git clone --depth 1 --no-tags https://github.com/Fatim-Sohail/RSC-V-Three-Stage-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732750740
git clone --depth 1 --no-tags https://github.com/Mbonyimfura/single_cycle_PS_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738667506
git clone --depth 1 --no-tags https://github.com/ashutosh9991/systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739617321
git clone --depth 1 --no-tags https://github.com/SKrishnaPrasad-10/Design-of-32-bit-Low-Power-Pipelined-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739891611
git clone --depth 1 --no-tags https://github.com/Rossetas/RVfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733748838
git clone --depth 1 --no-tags https://github.com/ruwayd99/Reduced-Instruction-Set-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738344718
git clone --depth 1 --no-tags https://github.com/GaalElbaz/halfAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741113463
git clone --depth 1 --no-tags https://github.com/arruk/MIPS_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741166147
git clone --depth 1 --no-tags https://github.com/clancy-mitchell/uvm-uart-tx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741322722
git clone --depth 1 --no-tags https://github.com/0xoleg/chidesignschool_tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741059724
git clone --depth 1 --no-tags https://github.com/MahantaTalakal/Prefix-Adder_32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743351093
git clone --depth 1 --no-tags https://github.com/GaalElbaz/bcdCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743134563
git clone --depth 1 --no-tags https://github.com/pogoreli/TPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734881401
git clone --depth 1 --no-tags https://github.com/TJ178/ece113dw_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746126458
git clone --depth 1 --no-tags https://github.com/Mohsannaeem/apb_uvc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733075553
