<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='247' type='0'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1967' u='r' c='_ZNK4llvm18TargetLoweringBase26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1974' u='r' c='_ZNK4llvm18TargetLoweringBase29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1981' u='r' c='_ZNK4llvm18TargetLoweringBase25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='247'>// Don&apos;t expand the instruction.</doc>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='235' u='r' c='_ZN12_GLOBAL__N_112AtomicExpand13runOnFunctionERN4llvm8FunctionE'/>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='367' c='_ZN12_GLOBAL__N_112AtomicExpand19tryExpandAtomicLoadEPN4llvm8LoadInstE'/>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='535' c='_ZN12_GLOBAL__N_112AtomicExpand18tryExpandAtomicRMWEPN4llvm13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='1451' c='_ZN12_GLOBAL__N_112AtomicExpand22tryExpandAtomicCmpXchgEPN4llvm17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16327' u='r' c='_ZNK4llvm21AArch64TargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16337' u='r' c='_ZNK4llvm21AArch64TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16342' u='r' c='_ZNK4llvm21AArch64TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16354' u='r' c='_ZNK4llvm21AArch64TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16365' u='r' c='_ZNK4llvm21AArch64TargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16372' u='r' c='_ZNK4llvm21AArch64TargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4727' u='r' c='_ZNK4llvm20AMDGPUTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11746' u='r' c='_ZNK4llvm16SITargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11758' u='r' c='_ZNK4llvm16SITargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11765' u='r' c='_ZNK4llvm16SITargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='18647' u='r' c='_ZNK4llvm17ARMTargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='18661' u='r' c='_ZNK4llvm17ARMTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='18679' u='r' c='_ZNK4llvm17ARMTargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3543' u='r' c='_ZNK4llvm21HexagonTargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='4340' u='r' c='_ZNK4llvm19RISCVTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='4443' u='r' c='_ZNK4llvm19RISCVTargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='1357' u='r' c='_ZNK4llvm19SparcTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='301' u='r' c='_ZNK4llvm25WebAssemblyTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28669' u='r' c='_ZNK4llvm17X86TargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28672' u='r' c='_ZNK4llvm17X86TargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28684' u='r' c='_ZNK4llvm17X86TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28695' u='r' c='_ZNK4llvm17X86TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28702' u='r' c='_ZNK4llvm17X86TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
