<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Register `LP_AONCLKRST_HP_CLK_CTRL` reader"><title>R in esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-e935ef01ae1c1829.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="esp32p4" data-themes="" data-resource-suffix="" data-rustdoc-version="1.78.0-nightly (c475e2303 2024-02-28)" data-channel="nightly" data-search-js="search-dd67cee4cfa65049.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-4c98445ec4002617.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../../static.files/main-12cf3b4f4f9dc36d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-04d5337699b92874.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc type"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button><a class="logo-container" href="../../../esp32p4/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt=""></a></nav><nav class="sidebar"><div class="sidebar-crate"><a class="logo-container" href="../../../esp32p4/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt="logo"></a><h2><a href="../../../esp32p4/index.html">esp32p4</a><span class="version">0.1.0</span></h2></div><h2 class="location"><a href="#">R</a></h2><div class="sidebar-elems"><section><h3><a href="#aliased-type">Aliased type</a></h3><h3><a href="#implementations">Methods</a></h3><ul class="block method"><li><a href="#method.lp_aonclkrst_hp_audio_pll_clk_en">lp_aonclkrst_hp_audio_pll_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_cpll_400m_clk_en">lp_aonclkrst_hp_cpll_400m_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_fosc_20m_clk_en">lp_aonclkrst_hp_fosc_20m_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_mpll_500m_clk_en">lp_aonclkrst_hp_mpll_500m_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_pad_emac_rx_clk_en">lp_aonclkrst_hp_pad_emac_rx_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_pad_emac_tx_clk_en">lp_aonclkrst_hp_pad_emac_tx_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_pad_emac_txrx_clk_en">lp_aonclkrst_hp_pad_emac_txrx_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_pad_i2s0_mclk_en">lp_aonclkrst_hp_pad_i2s0_mclk_en</a></li><li><a href="#method.lp_aonclkrst_hp_pad_i2s1_mclk_en">lp_aonclkrst_hp_pad_i2s1_mclk_en</a></li><li><a href="#method.lp_aonclkrst_hp_pad_i2s2_mclk_en">lp_aonclkrst_hp_pad_i2s2_mclk_en</a></li><li><a href="#method.lp_aonclkrst_hp_pad_parlio_rx_clk_en">lp_aonclkrst_hp_pad_parlio_rx_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_pad_parlio_tx_clk_en">lp_aonclkrst_hp_pad_parlio_tx_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_pad_uart0_slp_clk_en">lp_aonclkrst_hp_pad_uart0_slp_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_pad_uart1_slp_clk_en">lp_aonclkrst_hp_pad_uart1_slp_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_pad_uart2_slp_clk_en">lp_aonclkrst_hp_pad_uart2_slp_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_pad_uart3_slp_clk_en">lp_aonclkrst_hp_pad_uart3_slp_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_pad_uart4_slp_clk_en">lp_aonclkrst_hp_pad_uart4_slp_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_pll_8m_clk_en">lp_aonclkrst_hp_pll_8m_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_rc_32k_clk_en">lp_aonclkrst_hp_rc_32k_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_root_clk_en">lp_aonclkrst_hp_root_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_root_clk_src_sel">lp_aonclkrst_hp_root_clk_src_sel</a></li><li><a href="#method.lp_aonclkrst_hp_sdio_pll0_clk_en">lp_aonclkrst_hp_sdio_pll0_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_sdio_pll1_clk_en">lp_aonclkrst_hp_sdio_pll1_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_sdio_pll2_clk_en">lp_aonclkrst_hp_sdio_pll2_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_sosc_150k_clk_en">lp_aonclkrst_hp_sosc_150k_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_spll_480m_clk_en">lp_aonclkrst_hp_spll_480m_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_xtal_32k_clk_en">lp_aonclkrst_hp_xtal_32k_clk_en</a></li><li><a href="#method.lp_aonclkrst_hp_xtal_40m_clk_en">lp_aonclkrst_hp_xtal_40m_clk_en</a></li></ul></section><h2><a href="index.html">In esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl</a></h2></div></nav><div class="sidebar-resizer"></div>
    <main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><div id="sidebar-button" tabindex="-1"><a href="../../../esp32p4/all.html" title="show sidebar"></a></div><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" tabindex="-1"><a href="../../../help.html" title="help">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Type Alias <a href="../../index.html">esp32p4</a>::<wbr><a href="../index.html">lp_aon_clkrst</a>::<wbr><a href="index.html">lp_aonclkrst_hp_clk_ctrl</a>::<wbr><a class="type" href="#">R</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="src" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#2">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><pre class="rust item-decl"><code>pub type R = <a class="type" href="../../generic/type.R.html" title="type esp32p4::generic::R">R</a>&lt;<a class="struct" href="struct.LP_AONCLKRST_HP_CLK_CTRL_SPEC.html" title="struct esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_CLK_CTRL_SPEC">LP_AONCLKRST_HP_CLK_CTRL_SPEC</a>&gt;;</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Register <code>LP_AONCLKRST_HP_CLK_CTRL</code> reader</p>
</div></details><h2 id="aliased-type" class="section-header">Aliased Type<a href="#aliased-type" class="anchor">§</a></h2><pre class="rust item-decl"><code>struct R { <span class="comment">/* private fields */</span> }</code></pre><h2 id="implementations" class="section-header">Implementations<a href="#implementations" class="anchor">§</a></h2><div id="implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-R%3CLP_AONCLKRST_HP_CLK_CTRL_SPEC%3E" class="impl"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#117-258">source</a><a href="#impl-R%3CLP_AONCLKRST_HP_CLK_CTRL_SPEC%3E" class="anchor">§</a><h3 class="code-header">impl <a class="type" href="type.R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::R">R</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_root_clk_src_sel" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#120-122">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_root_clk_src_sel" class="fn">lp_aonclkrst_hp_root_clk_src_sel</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_ROOT_CLK_SRC_SEL_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_ROOT_CLK_SRC_SEL_R">LP_AONCLKRST_HP_ROOT_CLK_SRC_SEL_R</a></h4></section></summary><div class="docblock"><p>Bits 0:1 - HP SoC Root Clock Source Select. 2’d0: xtal_40m, 2’d1: cpll_400m, 2’d2: fosc_20m.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_root_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#125-127">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_root_clk_en" class="fn">lp_aonclkrst_hp_root_clk_en</a>(&amp;self) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_ROOT_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_ROOT_CLK_EN_R">LP_AONCLKRST_HP_ROOT_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 2 - HP SoC Root Clock Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_pad_parlio_tx_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#130-132">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_pad_parlio_tx_clk_en" class="fn">lp_aonclkrst_hp_pad_parlio_tx_clk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_PAD_PARLIO_TX_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_PARLIO_TX_CLK_EN_R">LP_AONCLKRST_HP_PAD_PARLIO_TX_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 3 - PARLIO TX Clock From Pad Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_pad_parlio_rx_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#135-137">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_pad_parlio_rx_clk_en" class="fn">lp_aonclkrst_hp_pad_parlio_rx_clk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_PAD_PARLIO_RX_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_PARLIO_RX_CLK_EN_R">LP_AONCLKRST_HP_PAD_PARLIO_RX_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 4 - PARLIO RX Clock From Pad Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_pad_uart4_slp_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#140-142">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_pad_uart4_slp_clk_en" class="fn">lp_aonclkrst_hp_pad_uart4_slp_clk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_PAD_UART4_SLP_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_UART4_SLP_CLK_EN_R">LP_AONCLKRST_HP_PAD_UART4_SLP_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 5 - UART4 SLP Clock From Pad Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_pad_uart3_slp_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#145-147">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_pad_uart3_slp_clk_en" class="fn">lp_aonclkrst_hp_pad_uart3_slp_clk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_PAD_UART3_SLP_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_UART3_SLP_CLK_EN_R">LP_AONCLKRST_HP_PAD_UART3_SLP_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 6 - UART3 SLP Clock From Pad Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_pad_uart2_slp_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#150-152">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_pad_uart2_slp_clk_en" class="fn">lp_aonclkrst_hp_pad_uart2_slp_clk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_PAD_UART2_SLP_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_UART2_SLP_CLK_EN_R">LP_AONCLKRST_HP_PAD_UART2_SLP_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 7 - UART2 SLP Clock From Pad Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_pad_uart1_slp_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#155-157">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_pad_uart1_slp_clk_en" class="fn">lp_aonclkrst_hp_pad_uart1_slp_clk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_PAD_UART1_SLP_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_UART1_SLP_CLK_EN_R">LP_AONCLKRST_HP_PAD_UART1_SLP_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 8 - UART1 SLP Clock From Pad Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_pad_uart0_slp_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#160-162">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_pad_uart0_slp_clk_en" class="fn">lp_aonclkrst_hp_pad_uart0_slp_clk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_PAD_UART0_SLP_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_UART0_SLP_CLK_EN_R">LP_AONCLKRST_HP_PAD_UART0_SLP_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 9 - UART0 SLP Clock From Pad Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_pad_i2s2_mclk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#165-167">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_pad_i2s2_mclk_en" class="fn">lp_aonclkrst_hp_pad_i2s2_mclk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_PAD_I2S2_MCLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_I2S2_MCLK_EN_R">LP_AONCLKRST_HP_PAD_I2S2_MCLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 10 - I2S2 MCLK Clock From Pad Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_pad_i2s1_mclk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#170-172">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_pad_i2s1_mclk_en" class="fn">lp_aonclkrst_hp_pad_i2s1_mclk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_PAD_I2S1_MCLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_I2S1_MCLK_EN_R">LP_AONCLKRST_HP_PAD_I2S1_MCLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 11 - I2S1 MCLK Clock From Pad Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_pad_i2s0_mclk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#175-177">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_pad_i2s0_mclk_en" class="fn">lp_aonclkrst_hp_pad_i2s0_mclk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_PAD_I2S0_MCLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_I2S0_MCLK_EN_R">LP_AONCLKRST_HP_PAD_I2S0_MCLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 12 - I2S0 MCLK Clock From Pad Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_pad_emac_tx_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#180-182">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_pad_emac_tx_clk_en" class="fn">lp_aonclkrst_hp_pad_emac_tx_clk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_PAD_EMAC_TX_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_EMAC_TX_CLK_EN_R">LP_AONCLKRST_HP_PAD_EMAC_TX_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 13 - EMAC RX Clock From Pad Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_pad_emac_rx_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#185-187">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_pad_emac_rx_clk_en" class="fn">lp_aonclkrst_hp_pad_emac_rx_clk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_PAD_EMAC_RX_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_EMAC_RX_CLK_EN_R">LP_AONCLKRST_HP_PAD_EMAC_RX_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 14 - EMAC TX Clock From Pad Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_pad_emac_txrx_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#190-192">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_pad_emac_txrx_clk_en" class="fn">lp_aonclkrst_hp_pad_emac_txrx_clk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_PAD_EMAC_TXRX_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_EMAC_TXRX_CLK_EN_R">LP_AONCLKRST_HP_PAD_EMAC_TXRX_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 15 - EMAC TXRX Clock From Pad Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_xtal_32k_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#195-197">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_xtal_32k_clk_en" class="fn">lp_aonclkrst_hp_xtal_32k_clk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_XTAL_32K_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_XTAL_32K_CLK_EN_R">LP_AONCLKRST_HP_XTAL_32K_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 16 - XTAL 32K Clock Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_rc_32k_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#200-202">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_rc_32k_clk_en" class="fn">lp_aonclkrst_hp_rc_32k_clk_en</a>(&amp;self) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_RC_32K_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_RC_32K_CLK_EN_R">LP_AONCLKRST_HP_RC_32K_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 17 - RC 32K Clock Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_sosc_150k_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#205-207">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_sosc_150k_clk_en" class="fn">lp_aonclkrst_hp_sosc_150k_clk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_SOSC_150K_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_SOSC_150K_CLK_EN_R">LP_AONCLKRST_HP_SOSC_150K_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 18 - SOSC 150K Clock Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_pll_8m_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#210-212">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_pll_8m_clk_en" class="fn">lp_aonclkrst_hp_pll_8m_clk_en</a>(&amp;self) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_PLL_8M_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PLL_8M_CLK_EN_R">LP_AONCLKRST_HP_PLL_8M_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 19 - PLL 8M Clock Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_audio_pll_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#215-217">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_audio_pll_clk_en" class="fn">lp_aonclkrst_hp_audio_pll_clk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_AUDIO_PLL_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_AUDIO_PLL_CLK_EN_R">LP_AONCLKRST_HP_AUDIO_PLL_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 20 - AUDIO PLL Clock Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_sdio_pll2_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#220-222">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_sdio_pll2_clk_en" class="fn">lp_aonclkrst_hp_sdio_pll2_clk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_SDIO_PLL2_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_SDIO_PLL2_CLK_EN_R">LP_AONCLKRST_HP_SDIO_PLL2_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 21 - SDIO PLL2 Clock Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_sdio_pll1_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#225-227">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_sdio_pll1_clk_en" class="fn">lp_aonclkrst_hp_sdio_pll1_clk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_SDIO_PLL1_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_SDIO_PLL1_CLK_EN_R">LP_AONCLKRST_HP_SDIO_PLL1_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 22 - SDIO PLL1 Clock Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_sdio_pll0_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#230-232">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_sdio_pll0_clk_en" class="fn">lp_aonclkrst_hp_sdio_pll0_clk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_SDIO_PLL0_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_SDIO_PLL0_CLK_EN_R">LP_AONCLKRST_HP_SDIO_PLL0_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 23 - SDIO PLL0 Clock Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_fosc_20m_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#235-237">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_fosc_20m_clk_en" class="fn">lp_aonclkrst_hp_fosc_20m_clk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_FOSC_20M_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_FOSC_20M_CLK_EN_R">LP_AONCLKRST_HP_FOSC_20M_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 24 - FOSC 20M Clock Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_xtal_40m_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#240-242">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_xtal_40m_clk_en" class="fn">lp_aonclkrst_hp_xtal_40m_clk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_XTAL_40M_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_XTAL_40M_CLK_EN_R">LP_AONCLKRST_HP_XTAL_40M_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 25 - XTAL 40M Clock Enalbe.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_cpll_400m_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#245-247">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_cpll_400m_clk_en" class="fn">lp_aonclkrst_hp_cpll_400m_clk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_CPLL_400M_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_CPLL_400M_CLK_EN_R">LP_AONCLKRST_HP_CPLL_400M_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 26 - CPLL 400M Clock Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_spll_480m_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#250-252">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_spll_480m_clk_en" class="fn">lp_aonclkrst_hp_spll_480m_clk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_SPLL_480M_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_SPLL_480M_CLK_EN_R">LP_AONCLKRST_HP_SPLL_480M_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 27 - SPLL 480M Clock Enable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.lp_aonclkrst_hp_mpll_500m_clk_en" class="method"><a class="src rightside" href="../../../src/esp32p4/lp_aon_clkrst/lp_aonclkrst_hp_clk_ctrl.rs.html#255-257">source</a><h4 class="code-header">pub fn <a href="#method.lp_aonclkrst_hp_mpll_500m_clk_en" class="fn">lp_aonclkrst_hp_mpll_500m_clk_en</a>(
    &amp;self
) -&gt; <a class="type" href="type.LP_AONCLKRST_HP_MPLL_500M_CLK_EN_R.html" title="type esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_MPLL_500M_CLK_EN_R">LP_AONCLKRST_HP_MPLL_500M_CLK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 28 - MPLL 500M Clock Enable.</p>
</div></details></div></details></div></section></div></main></body></html>