// Seed: 2917507451
module module_0 ();
  id_1(
      .id_0(1),
      .id_1(1 ? -1 || id_2 : id_2 - id_2),
      .id_2(1),
      .id_3(({1} >> id_2)),
      .id_4(id_2),
      .id_5(-1 - 1),
      .id_6((id_2)),
      .id_7(id_2),
      .id_8(id_2)
  );
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  if ('d0) assign id_6 = -1;
  else begin : LABEL_0
    wire id_7;
    assign id_2 = -1;
    wire id_8;
  end
  time id_9;
  assign id_2 = id_5 && ~id_5.id_9;
  wire id_10;
  wire id_11;
  module_0 modCall_1 ();
  assign id_3 = 1;
endmodule
