{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601999797278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601999797279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  6 17:56:37 2020 " "Processing started: Tue Oct  6 17:56:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601999797279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601999797279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maxv_top -c maxv_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off maxv_top -c maxv_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601999797280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1601999797430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 min_max_top-struct " "Found design unit 1: min_max_top-struct" {  } { { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601999797803 ""} { "Info" "ISGN_ENTITY_NAME" "1 min_max_top " "Found entity 1: min_max_top" {  } { { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601999797803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601999797803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/marche_normale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/marche_normale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marche_normale-comport " "Found design unit 1: marche_normale-comport" {  } { { "../src/marche_normale.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/marche_normale.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601999797804 ""} { "Info" "ISGN_ENTITY_NAME" "1 marche_normale " "Found entity 1: marche_normale" {  } { { "../src/marche_normale.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/marche_normale.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601999797804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601999797804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/bin_lin_4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/bin_lin_4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_lin_4to16-flot_don " "Found design unit 1: bin_lin_4to16-flot_don" {  } { { "../src/bin_lin_4to16.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/bin_lin_4to16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601999797807 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_lin_4to16 " "Found entity 1: bin_lin_4to16" {  } { { "../src/bin_lin_4to16.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/bin_lin_4to16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601999797807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601999797807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maxv_top-struct " "Found design unit 1: maxv_top-struct" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601999797808 ""} { "Info" "ISGN_ENTITY_NAME" "1 maxv_top " "Found entity 1: maxv_top" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601999797808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601999797808 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maxv_top " "Elaborating entity \"maxv_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1601999797852 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Con_25p_DO_s maxv_top.vhd(72) " "VHDL Signal Declaration warning at maxv_top.vhd(72): used implicit default value for signal \"Con_25p_DO_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601999797854 "|maxv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Button_s maxv_top.vhd(80) " "Verilog HDL or VHDL warning at maxv_top.vhd(80): object \"Button_s\" assigned a value but never read" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1601999797854 "|maxv_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Con_80p_DO_s\[73..72\] maxv_top.vhd(75) " "Using initial value X (don't care) for net \"Con_80p_DO_s\[73..72\]\" at maxv_top.vhd(75)" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 75 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1601999797854 "|maxv_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Con_80p_DO_s\[43..13\] maxv_top.vhd(75) " "Using initial value X (don't care) for net \"Con_80p_DO_s\[43..13\]\" at maxv_top.vhd(75)" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 75 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1601999797854 "|maxv_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Con_80p_DO_s\[3..2\] maxv_top.vhd(75) " "Using initial value X (don't care) for net \"Con_80p_DO_s\[3..2\]\" at maxv_top.vhd(75)" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 75 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1601999797854 "|maxv_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Con_80p_OE_s\[30\] maxv_top.vhd(76) " "Using initial value X (don't care) for net \"Con_80p_OE_s\[30\]\" at maxv_top.vhd(76)" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 76 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1601999797854 "|maxv_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "min_max_top min_max_top:U1 A:struct " "Elaborating entity \"min_max_top\" using architecture \"A:struct\" for hierarchy \"min_max_top:U1\"" {  } { { "../src_cpld/maxv_top.vhd" "U1" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 177 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601999797857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bin_lin_4to16 min_max_top:U1\|bin_lin_4to16:bin_lin_max A:flot_don " "Elaborating entity \"bin_lin_4to16\" using architecture \"A:flot_don\" for hierarchy \"min_max_top:U1\|bin_lin_4to16:bin_lin_max\"" {  } { { "../src/min_max_top.vhd" "bin_lin_max" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 82 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601999797859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "marche_normale min_max_top:U1\|marche_normale:marche_normale_comp A:comport " "Elaborating entity \"marche_normale\" using architecture \"A:comport\" for hierarchy \"min_max_top:U1\|marche_normale:marche_normale_comp\"" {  } { { "../src/min_max_top.vhd" "marche_normale_comp" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 91 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601999797862 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[5\] " "Bidir \"Mezzanine_io\[5\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1601999798140 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[6\] " "Bidir \"Mezzanine_io\[6\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1601999798140 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[7\] " "Bidir \"Mezzanine_io\[7\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1601999798140 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[8\] " "Bidir \"Mezzanine_io\[8\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1601999798140 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[9\] " "Bidir \"Mezzanine_io\[9\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1601999798140 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[10\] " "Bidir \"Mezzanine_io\[10\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1601999798140 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[11\] " "Bidir \"Mezzanine_io\[11\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1601999798140 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[12\] " "Bidir \"Mezzanine_io\[12\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1601999798140 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[13\] " "Bidir \"Mezzanine_io\[13\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1601999798140 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[14\] " "Bidir \"Mezzanine_io\[14\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1601999798140 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[15\] " "Bidir \"Mezzanine_io\[15\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1601999798140 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[16\] " "Bidir \"Mezzanine_io\[16\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1601999798140 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[17\] " "Bidir \"Mezzanine_io\[17\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1601999798140 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[18\] " "Bidir \"Mezzanine_io\[18\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1601999798140 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[19\] " "Bidir \"Mezzanine_io\[19\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1601999798140 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[20\] " "Bidir \"Mezzanine_io\[20\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1601999798140 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1601999798140 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[74\] GND pin " "The pin \"Con_80p_io\[74\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1601999798140 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[75\] GND pin " "The pin \"Con_80p_io\[75\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1601999798140 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[76\] GND pin " "The pin \"Con_80p_io\[76\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1601999798140 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[77\] GND pin " "The pin \"Con_80p_io\[77\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1601999798140 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[78\] GND pin " "The pin \"Con_80p_io\[78\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1601999798140 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[79\] VCC pin " "The pin \"Con_80p_io\[79\]\" is fed by VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1601999798140 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1601999798140 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[79\]~synth " "Node \"Con_80p_io\[79\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601999798200 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1601999798200 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[0\] VCC " "Pin \"nLed_o\[0\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601999798201 "|maxv_top|nLed_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[1\] VCC " "Pin \"nLed_o\[1\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601999798201 "|maxv_top|nLed_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[2\] VCC " "Pin \"nLed_o\[2\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601999798201 "|maxv_top|nLed_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[3\] VCC " "Pin \"nLed_o\[3\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601999798201 "|maxv_top|nLed_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[4\] VCC " "Pin \"nLed_o\[4\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601999798201 "|maxv_top|nLed_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[5\] VCC " "Pin \"nLed_o\[5\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601999798201 "|maxv_top|nLed_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[6\] VCC " "Pin \"nLed_o\[6\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601999798201 "|maxv_top|nLed_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[7\] VCC " "Pin \"nLed_o\[7\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601999798201 "|maxv_top|nLed_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_RGB_o\[0\] GND " "Pin \"Led_RGB_o\[0\]\" is stuck at GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601999798201 "|maxv_top|Led_RGB_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_RGB_o\[1\] GND " "Pin \"Led_RGB_o\[1\]\" is stuck at GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601999798201 "|maxv_top|Led_RGB_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_RGB_o\[2\] GND " "Pin \"Led_RGB_o\[2\]\" is stuck at GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601999798201 "|maxv_top|Led_RGB_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[0\] VCC " "Pin \"nSeven_Seg_o\[0\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601999798201 "|maxv_top|nSeven_Seg_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[1\] VCC " "Pin \"nSeven_Seg_o\[1\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601999798201 "|maxv_top|nSeven_Seg_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[2\] VCC " "Pin \"nSeven_Seg_o\[2\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601999798201 "|maxv_top|nSeven_Seg_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[3\] VCC " "Pin \"nSeven_Seg_o\[3\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601999798201 "|maxv_top|nSeven_Seg_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[4\] VCC " "Pin \"nSeven_Seg_o\[4\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601999798201 "|maxv_top|nSeven_Seg_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[5\] VCC " "Pin \"nSeven_Seg_o\[5\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601999798201 "|maxv_top|nSeven_Seg_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[6\] VCC " "Pin \"nSeven_Seg_o\[6\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601999798201 "|maxv_top|nSeven_Seg_o[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1601999798201 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk_Gen_i " "No output dependent on input pin \"Clk_Gen_i\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 41 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601999798356 "|maxv_top|Clk_Gen_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Encoder_A_i " "No output dependent on input pin \"Encoder_A_i\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601999798356 "|maxv_top|Encoder_A_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Encoder_B_i " "No output dependent on input pin \"Encoder_B_i\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601999798356 "|maxv_top|Encoder_B_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[1\] " "No output dependent on input pin \"nButton_i\[1\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601999798356 "|maxv_top|nButton_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[2\] " "No output dependent on input pin \"nButton_i\[2\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601999798356 "|maxv_top|nButton_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[3\] " "No output dependent on input pin \"nButton_i\[3\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601999798356 "|maxv_top|nButton_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[4\] " "No output dependent on input pin \"nButton_i\[4\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601999798356 "|maxv_top|nButton_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[5\] " "No output dependent on input pin \"nButton_i\[5\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601999798356 "|maxv_top|nButton_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[6\] " "No output dependent on input pin \"nButton_i\[6\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601999798356 "|maxv_top|nButton_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[7\] " "No output dependent on input pin \"nButton_i\[7\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601999798356 "|maxv_top|nButton_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[8\] " "No output dependent on input pin \"nButton_i\[8\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601999798356 "|maxv_top|nButton_i[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1601999798356 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "300 " "Implemented 300 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1601999798357 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1601999798357 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "119 " "Implemented 119 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1601999798357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1601999798357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1601999798357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601999798410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  6 17:56:38 2020 " "Processing ended: Tue Oct  6 17:56:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601999798410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601999798410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601999798410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601999798410 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601999799715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601999799716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  6 17:56:39 2020 " "Processing started: Tue Oct  6 17:56:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601999799716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1601999799716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off maxv_top -c maxv_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off maxv_top -c maxv_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1601999799716 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1601999799737 ""}
{ "Info" "0" "" "Project  = maxv_top" {  } {  } 0 0 "Project  = maxv_top" 0 0 "Fitter" 0 0 1601999799738 ""}
{ "Info" "0" "" "Revision = maxv_top" {  } {  } 0 0 "Revision = maxv_top" 0 0 "Fitter" 0 0 1601999799738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1601999799793 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "maxv_top 5M570ZF256C5 " "Selected device 5M570ZF256C5 for design \"maxv_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1601999799802 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601999799850 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601999799850 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1601999799995 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZF256I5 " "Device 5M570ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1601999800063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256C5 " "Device 5M1270ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1601999800063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256I5 " "Device 5M1270ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1601999800063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256C5 " "Device 5M2210ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1601999800063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256I5 " "Device 5M2210ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1601999800063 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1601999800063 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "maxv_top.sdc " "Synopsys Design Constraints File file not found: 'maxv_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1601999800168 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1601999800169 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1601999800172 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1601999800172 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1601999800172 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1601999800172 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000   Clk_Main_i " "   1.000   Clk_Main_i" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1601999800172 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1601999800172 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1601999800175 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1601999800176 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1601999800181 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Clk_Main_i Global clock in PIN H5 " "Automatically promoted signal \"Clk_Main_i\" to use Global clock in PIN H5" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1601999800188 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "nReset_i Global clock " "Automatically promoted signal \"nReset_i\" to use Global clock" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 51 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1601999800188 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "nReset_i " "Pin \"nReset_i\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { nReset_i } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nReset_i" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 51 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nReset_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 538 9224 9983 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1601999800188 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1601999800188 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1601999800192 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1601999800203 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1601999800203 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1601999800209 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1601999800209 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1601999800210 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1601999800210 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601999800276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1601999800351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601999800418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1601999800425 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1601999800680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601999800680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1601999800698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1601999800818 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1601999800818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601999800900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1601999800901 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1601999800901 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1601999800909 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601999800915 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "82 " "Following 82 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[5\] a permanently disabled " "Pin Mezzanine_io\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[5] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[5\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 479 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[6\] a permanently disabled " "Pin Mezzanine_io\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[6] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[6\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[7\] a permanently disabled " "Pin Mezzanine_io\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[7] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[7\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 481 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[8\] a permanently disabled " "Pin Mezzanine_io\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[8] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[8\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[9\] a permanently disabled " "Pin Mezzanine_io\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[9] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[9\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 483 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[10\] a permanently disabled " "Pin Mezzanine_io\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[10] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[10\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[11\] a permanently disabled " "Pin Mezzanine_io\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[11] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[11\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 485 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[12\] a permanently disabled " "Pin Mezzanine_io\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[12] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[12\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 486 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[13\] a permanently disabled " "Pin Mezzanine_io\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[13] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[13\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 487 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[14\] a permanently disabled " "Pin Mezzanine_io\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[14] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[14\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[15\] a permanently disabled " "Pin Mezzanine_io\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[15] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[15\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[16\] a permanently disabled " "Pin Mezzanine_io\[16\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[16] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[16\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[17\] a permanently disabled " "Pin Mezzanine_io\[17\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[17] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[17\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[18\] a permanently disabled " "Pin Mezzanine_io\[18\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[18] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[18\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 492 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[19\] a permanently disabled " "Pin Mezzanine_io\[19\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[19] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[19\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[20\] a permanently disabled " "Pin Mezzanine_io\[20\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[20] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[20\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[1\] a permanently disabled " "Pin Con_25p_io\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[1] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[1\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[2\] a permanently disabled " "Pin Con_25p_io\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[2] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[2\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[3\] a permanently disabled " "Pin Con_25p_io\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[3] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[3\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[4\] a permanently disabled " "Pin Con_25p_io\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[4] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[4\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 469 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[5\] a permanently disabled " "Pin Con_25p_io\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[5] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[5\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 468 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[6\] a permanently disabled " "Pin Con_25p_io\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[6] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[6\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 467 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[7\] a permanently disabled " "Pin Con_25p_io\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[7] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[7\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 466 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[8\] a permanently disabled " "Pin Con_25p_io\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[8] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[8\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[9\] a permanently disabled " "Pin Con_25p_io\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[9] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[9\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 464 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[10\] a permanently disabled " "Pin Con_25p_io\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[10] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[10\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[11\] a permanently disabled " "Pin Con_25p_io\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[11] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[11\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 462 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[12\] a permanently disabled " "Pin Con_25p_io\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[12] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[12\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[13\] a permanently disabled " "Pin Con_25p_io\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[13] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[13\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[14\] a permanently disabled " "Pin Con_25p_io\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[14] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[14\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[15\] a permanently disabled " "Pin Con_25p_io\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[15] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[15\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[16\] a permanently disabled " "Pin Con_25p_io\[16\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[16] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[16\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[17\] a permanently disabled " "Pin Con_25p_io\[17\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[17] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[17\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[18\] a permanently disabled " "Pin Con_25p_io\[18\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[18] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[18\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[19\] a permanently disabled " "Pin Con_25p_io\[19\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[19] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[19\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[20\] a permanently disabled " "Pin Con_25p_io\[20\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[20] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[20\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[21\] a permanently disabled " "Pin Con_25p_io\[21\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[21] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[21\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[22\] a permanently disabled " "Pin Con_25p_io\[22\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[22] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[22\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[23\] a permanently disabled " "Pin Con_25p_io\[23\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[23] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[23\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[24\] a permanently disabled " "Pin Con_25p_io\[24\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[24] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[24\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[25\] a permanently disabled " "Pin Con_25p_io\[25\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[25] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[25\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[2\] a permanently disabled " "Pin Con_80p_io\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[2] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[2\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[3\] a permanently disabled " "Pin Con_80p_io\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[3] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[3\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[13\] a permanently disabled " "Pin Con_80p_io\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[13] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[13\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[14\] a permanently disabled " "Pin Con_80p_io\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[14] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[14\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[15\] a permanently disabled " "Pin Con_80p_io\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[15] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[15\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[16\] a permanently disabled " "Pin Con_80p_io\[16\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[16] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[16\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[17\] a permanently disabled " "Pin Con_80p_io\[17\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[17] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[17\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[18\] a permanently disabled " "Pin Con_80p_io\[18\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[18] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[18\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[19\] a permanently disabled " "Pin Con_80p_io\[19\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[19] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[19\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[20\] a permanently disabled " "Pin Con_80p_io\[20\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[20] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[20\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[21\] a permanently disabled " "Pin Con_80p_io\[21\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[21] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[21\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[22\] a permanently disabled " "Pin Con_80p_io\[22\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[22] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[22\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[23\] a permanently disabled " "Pin Con_80p_io\[23\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[23] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[23\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[24\] a permanently disabled " "Pin Con_80p_io\[24\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[24] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[24\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[25\] a permanently disabled " "Pin Con_80p_io\[25\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[25] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[25\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[26\] a permanently disabled " "Pin Con_80p_io\[26\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[26] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[26\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[27\] a permanently disabled " "Pin Con_80p_io\[27\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[27] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[27\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[28\] a permanently disabled " "Pin Con_80p_io\[28\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[28] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[28\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[29\] a permanently disabled " "Pin Con_80p_io\[29\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[29] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[29\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[30\] a permanently disabled " "Pin Con_80p_io\[30\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[30] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[30\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[31\] a permanently disabled " "Pin Con_80p_io\[31\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[31] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[31\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[32\] a permanently disabled " "Pin Con_80p_io\[32\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[32] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[32\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[33\] a permanently disabled " "Pin Con_80p_io\[33\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[33] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[33\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[34\] a permanently disabled " "Pin Con_80p_io\[34\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[34] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[34\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[35\] a permanently disabled " "Pin Con_80p_io\[35\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[35] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[35\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[36\] a permanently disabled " "Pin Con_80p_io\[36\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[36] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[36\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[37\] a permanently disabled " "Pin Con_80p_io\[37\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[37] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[37\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[38\] a permanently disabled " "Pin Con_80p_io\[38\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[38] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[38\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[39\] a permanently disabled " "Pin Con_80p_io\[39\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[39] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[39\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[40\] a permanently disabled " "Pin Con_80p_io\[40\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[40] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[40\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[41\] a permanently disabled " "Pin Con_80p_io\[41\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[41] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[41\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[42\] a permanently disabled " "Pin Con_80p_io\[42\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[42] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[42\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[43\] a permanently disabled " "Pin Con_80p_io\[43\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[43] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[43\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[72\] a permanently disabled " "Pin Con_80p_io\[72\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[72] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[72\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[72] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[73\] a permanently disabled " "Pin Con_80p_io\[73\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[73] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[73\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[73] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[74\] a permanently enabled " "Pin Con_80p_io\[74\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[74] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[74\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[74] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[75\] a permanently enabled " "Pin Con_80p_io\[75\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[75] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[75\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[75] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[76\] a permanently enabled " "Pin Con_80p_io\[76\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[76] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[76\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[76] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[77\] a permanently enabled " "Pin Con_80p_io\[77\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[77] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[77\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[77] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[78\] a permanently enabled " "Pin Con_80p_io\[78\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[78] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[78\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[78] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 477 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[79\] a permanently enabled " "Pin Con_80p_io\[79\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[79] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[79\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[79] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1601999800963 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1601999800963 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1601999800968 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/output_files/maxv_top.fit.smsg " "Generated suppressed messages file /home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/output_files/maxv_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1601999801019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "667 " "Peak virtual memory: 667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601999801038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  6 17:56:41 2020 " "Processing ended: Tue Oct  6 17:56:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601999801038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601999801038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601999801038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1601999801038 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1601999802320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601999802321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  6 17:56:42 2020 " "Processing started: Tue Oct  6 17:56:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601999802321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1601999802321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off maxv_top -c maxv_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off maxv_top -c maxv_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1601999802322 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1601999802527 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1601999802531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601999802625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  6 17:56:42 2020 " "Processing ended: Tue Oct  6 17:56:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601999802625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601999802625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601999802625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1601999802625 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1601999802712 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1601999803726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601999803727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  6 17:56:43 2020 " "Processing started: Tue Oct  6 17:56:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601999803727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601999803727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta maxv_top -c maxv_top " "Command: quartus_sta maxv_top -c maxv_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601999803728 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1601999803751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1601999803847 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1601999803901 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1601999803901 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1601999803953 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1601999804252 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "maxv_top.sdc " "Synopsys Design Constraints File file not found: 'maxv_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1601999804293 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1601999804293 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk_Main_i Clk_Main_i " "create_clock -period 1.000 -name Clk_Main_i Clk_Main_i" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1601999804296 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1601999804296 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1601999804297 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1601999804305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.866 " "Worst-case setup slack is -10.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601999804305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601999804305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.866      -197.593 Clk_Main_i  " "  -10.866      -197.593 Clk_Main_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601999804305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601999804305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 3.375 " "Worst-case hold slack is 3.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601999804306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601999804306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375         0.000 Clk_Main_i  " "    3.375         0.000 Clk_Main_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601999804306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601999804306 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1601999804307 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1601999804307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601999804308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601999804308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 Clk_Main_i  " "   -2.289        -2.289 Clk_Main_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601999804308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601999804308 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1601999804331 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1601999804339 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1601999804340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601999804362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  6 17:56:44 2020 " "Processing ended: Tue Oct  6 17:56:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601999804362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601999804362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601999804362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601999804362 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601999805917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601999805920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  6 17:56:45 2020 " "Processing started: Tue Oct  6 17:56:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601999805920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601999805920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off maxv_top -c maxv_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off maxv_top -c maxv_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601999805920 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "maxv_top.vho maxv_top_vhd.sdo /home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/simulation/modelsim/ simulation " "Generated files \"maxv_top.vho\" and \"maxv_top_vhd.sdo\" in directory \"/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1601999806158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "770 " "Peak virtual memory: 770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601999806189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  6 17:56:46 2020 " "Processing ended: Tue Oct  6 17:56:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601999806189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601999806189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601999806189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601999806189 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 68 s " "Quartus II Full Compilation was successful. 0 errors, 68 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601999806251 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601999843469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601999843470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  6 17:57:23 2020 " "Processing started: Tue Oct  6 17:57:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601999843470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1601999843470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp maxv_top -c maxv_top --netlist_type=sgate " "Command: quartus_rpp maxv_top -c maxv_top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1601999843471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601999843521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  6 17:57:23 2020 " "Processing ended: Tue Oct  6 17:57:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601999843521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601999843521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601999843521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1601999843521 ""}
