
AVRASM ver. 2.1.57  D:\Cloud.mail.ru\.ATMEL STUDIO\9V\9V\9V.asm Wed Aug 16 13:30:02 2017

[builtin](2): Including file 'C:\Program Files (x86)\Atmel\Atmel Toolchain\AVR Assembler\Native\2.1.1175\avrassembler\Include\tn13Adef.inc'
D:\Cloud.mail.ru\.ATMEL STUDIO\9V\9V\9V.asm(5): Including file 'D:\Cloud.mail.ru\.ATMEL STUDIO\9V\9V\macro.inc'
D:\Cloud.mail.ru\.ATMEL STUDIO\9V\9V\9V.asm(14): Including file 'D:\Cloud.mail.ru\.ATMEL STUDIO\9V\9V\interrupts.inc'
D:\Cloud.mail.ru\.ATMEL STUDIO\9V\9V\9V.asm(15): Including file 'D:\Cloud.mail.ru\.ATMEL STUDIO\9V\9V\coreinit.inc'
                 
                 	.def	temp = r17
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATtiny13A.xml ***********
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "tn13Adef.inc"
                 ;* Title             : Register/Bit Definitions for the ATtiny13A
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATtiny13A
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _TN13ADEF_INC_
                 #define _TN13ADEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATtiny13A
                 #pragma AVRPART ADMIN PART_NAME ATtiny13A
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x90
                 .equ	SIGNATURE_002	= 0x07
                 
                 #pragma AVRPART CORE CORE_VERSION V2
                 #pragma AVRPART CORE NEW_INSTRUCTIONS lpm rd,z+
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	GIMSK	= 0x3b
                 .equ	GIFR	= 0x3a
                 .equ	TIMSK0	= 0x39
                 .equ	TIFR0	= 0x38
                 .equ	SPMCSR	= 0x37
                 .equ	OCR0A	= 0x36
                 .equ	MCUCR	= 0x35
                 .equ	MCUSR	= 0x34
                 .equ	TCCR0B	= 0x33
                 .equ	TCNT0	= 0x32
                 .equ	OSCCAL	= 0x31
                 .equ	BODCR	= 0x30
                 .equ	TCCR0A	= 0x2f
                 .equ	DWDR	= 0x2e
                 .equ	OCR0B	= 0x29
                 .equ	GTCCR	= 0x28
                 .equ	CLKPR	= 0x26
                 .equ	PRR	= 0x25
                 .equ	WDTCR	= 0x21
                 .equ	EEAR	= 0x1e
                 .equ	EEDR	= 0x1d
                 .equ	EECR	= 0x1c
                 .equ	PORTB	= 0x18
                 .equ	DDRB	= 0x17
                 .equ	PINB	= 0x16
                 .equ	PCMSK	= 0x15
                 .equ	DIDR0	= 0x14
                 .equ	ACSR	= 0x08
                 .equ	ADMUX	= 0x07
                 .equ	ADCSRA	= 0x06
                 .equ	ADCH	= 0x05
                 .equ	ADCL	= 0x04
                 .equ	ADCSRB	= 0x03
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 
                 ; ADCSRA - The ADC Control and Status register
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADATE	= 5	; ADC Auto Trigger Enable
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 ; ADCSRB - ADC Control and Status Register B
                 .equ	ADTS0	= 0	; ADC Auto Trigger Source 0
                 .equ	ADTS1	= 1	; ADC Auto Trigger Source 1
                 .equ	ADTS2	= 2	; ADC Auto Trigger Source 2
                 
                 ; DIDR0 - Digital Input Disable Register 0
                 .equ	ADC1D	= 2	; ADC2 Digital input Disable
                 .equ	ADC3D	= 3	; ADC3 Digital input Disable
                 .equ	ADC2D	= 4	; ADC2 Digital input Disable
                 .equ	ADC0D	= 5	; ADC0 Digital input Disable
                 
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; ADCSRB - ADC Control and Status Register B
                 .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
                 
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	AINBG	= ACBG	; For compatibility
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 ; DIDR0 - 
                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEAR - EEPROM Read/Write Access
                 .equ	EEARL	= EEAR	; For compatibility
                 .equ	EEAR0	= 0	; EEPROM Read/Write Access bit 0
                 .equ	EEAR1	= 1	; EEPROM Read/Write Access bit 1
                 .equ	EEAR2	= 2	; EEPROM Read/Write Access bit 2
                 .equ	EEAR3	= 3	; EEPROM Read/Write Access bit 3
                 .equ	EEAR4	= 4	; EEPROM Read/Write Access bit 4
                 .equ	EEAR5	= 5	; EEPROM Read/Write Access bit 5
                 
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEWE	= 1	; EEPROM Write Enable
                 .equ	EEPE	= EEWE	; For compatibility
                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                 .equ	EEMPE	= EEMWE	; For compatibility
                 .equ	EERIE	= 3	; EEProm Ready Interrupt Enable
                 .equ	EEPM0	= 4	; 
                 .equ	EEPM1	= 5	; 
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Data Register, Port B
                 .equ	PORTB0	= 0	; 
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; 
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; 
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; 
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; 
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; 
                 .equ	PB5	= 5	; For compatibility
                 
                 ; DDRB - Data Direction Register, Port B
                 .equ	DDB0	= 0	; 
                 .equ	DDB1	= 1	; 
                 .equ	DDB2	= 2	; 
                 .equ	DDB3	= 3	; 
                 .equ	DDB4	= 4	; 
                 .equ	DDB5	= 5	; 
                 
                 ; PINB - Input Pins, Port B
                 .equ	PINB0	= 0	; 
                 .equ	PINB1	= 1	; 
                 .equ	PINB2	= 2	; 
                 .equ	PINB3	= 3	; 
                 .equ	PINB4	= 4	; 
                 .equ	PINB5	= 5	; 
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; MCUCR - MCU Control Register
                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                 
                 ; GIMSK - General Interrupt Mask Register
                 .equ	GICR	= GIMSK	; For compatibility
                 .equ	PCIE	= 5	; Pin Change Interrupt Enable
                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                 
                 ; GIFR - General Interrupt Flag register
                 .equ	PCIF	= 5	; Pin Change Interrupt Flag
                 .equ	INTF0	= 6	; External Interrupt Flag 0
                 
                 ; PCMSK - Pin Change Enable Mask
                 .equ	PCINT0	= 0	; Pin Change Enable Mask Bit 0
                 .equ	PCINT1	= 1	; Pin Change Enable Mask Bit 1
                 .equ	PCINT2	= 2	; Pin Change Enable Mask Bit 2
                 .equ	PCINT3	= 3	; Pin Change Enable Mask Bit 3
                 .equ	PCINT4	= 4	; Pin Change Enable Mask Bit 4
                 .equ	PCINT5	= 5	; Pin Change Enable Mask Bit 5
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                 .equ	TOIE0	= 1	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0A	= 2	; Timer/Counter0 Output Compare Match A Interrupt Enable
                 .equ	OCIE0B	= 3	; Timer/Counter0 Output Compare Match B Interrupt Enable
                 
                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                 .equ	TOV0	= 1	; Timer/Counter0 Overflow Flag
                 .equ	OCF0A	= 2	; Timer/Counter0 Output Compare Flag 0A
                 .equ	OCF0B	= 3	; Timer/Counter0 Output Compare Flag 0B
                 
                 ; OCR0A - Timer/Counter0 Output Compare Register
                 .equ	OCR0A_0	= 0	; 
                 .equ	OCR0A_1	= 1	; 
                 .equ	OCR0A_2	= 2	; 
                 .equ	OCR0A_3	= 3	; 
                 .equ	OCR0A_4	= 4	; 
                 .equ	OCR0A_5	= 5	; 
                 .equ	OCR0A_6	= 6	; 
                 .equ	OCR0A_7	= 7	; 
                 
                 ; TCCR0A - Timer/Counter  Control Register A
                 .equ	WGM00	= 0	; Waveform Generation Mode
                 .equ	WGM01	= 1	; Waveform Generation Mode
                 .equ	COM0B0	= 4	; Compare Match Output B Mode
                 .equ	COM0B1	= 5	; Compare Match Output B Mode
                 .equ	COM0A0	= 6	; Compare Match Output A Mode
                 .equ	COM0A1	= 7	; Compare Match Output A Mode
                 
                 ; TCNT0 - Timer/Counter0
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; TCCR0B - Timer/Counter Control Register B
                 .equ	CS00	= 0	; Clock Select
                 .equ	CS01	= 1	; Clock Select
                 .equ	CS02	= 2	; Clock Select
                 .equ	WGM02	= 3	; Waveform Generation Mode
                 .equ	FOC0B	= 6	; Force Output Compare B
                 .equ	FOC0A	= 7	; Force Output Compare A
                 
                 ; OCR0B - Timer/Counter0 Output Compare Register
                 .equ	OCR0B_0	= 0	; 
                 .equ	OCR0B_1	= 1	; 
                 .equ	OCR0B_2	= 2	; 
                 .equ	OCR0B_3	= 3	; 
                 .equ	OCR0B_4	= 4	; 
                 .equ	OCR0B_5	= 5	; 
                 .equ	OCR0B_6	= 6	; 
                 .equ	OCR0B_7	= 7	; 
                 
                 ; GTCCR - General Timer Conuter Register
                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter0
                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCR - Watchdog Timer Control Register
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDCE	= 4	; Watchdog Change Enable
                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                 .equ	WDTIE	= 6	; Watchdog Timeout Interrupt Enable
                 .equ	WDTIF	= 7	; Watchdog Timeout Interrupt Flag
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; SPL - Stack Pointer Low Byte
                 .equ	SP0	= 0	; Stack Pointer Bit 0
                 .equ	SP1	= 1	; Stack Pointer Bit 1
                 .equ	SP2	= 2	; Stack Pointer Bit 2
                 .equ	SP3	= 3	; Stack Pointer Bit 3
                 .equ	SP4	= 4	; Stack Pointer Bit 4
                 .equ	SP5	= 5	; Stack Pointer Bit 5
                 .equ	SP6	= 6	; Stack Pointer Bit 6
                 .equ	SP7	= 7	; Stack Pointer Bit 7
                 
                 ; MCUCR - MCU Control Register
                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 bit 0
                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 bit 1
                 .equ	SM0	= 3	; Sleep Mode Select Bit 0
                 .equ	SM1	= 4	; Sleep Mode Select Bit 1
                 .equ	SE	= 5	; Sleep Enable
                 .equ	PUD	= 6	; Pull-up Disable
                 
                 ; MCUSR - MCU Status register
                 .equ	PORF	= 0	; Power-On Reset Flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 
                 ; OSCCAL - Oscillator Calibration Register
                 .equ	CAL0	= 0	; Oscillatro Calibration Value Bit 0
                 .equ	CAL1	= 1	; Oscillatro Calibration Value Bit 1
                 .equ	CAL2	= 2	; Oscillatro Calibration Value Bit 2
                 .equ	CAL3	= 3	; Oscillatro Calibration Value Bit 3
                 .equ	CAL4	= 4	; Oscillatro Calibration Value Bit 4
                 .equ	CAL5	= 5	; Oscillatro Calibration Value Bit 5
                 .equ	CAL6	= 6	; Oscillatro Calibration Value Bit 6
                 
                 ; CLKPR - Clock Prescale Register
                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                 
                 ; DWDR - Debug Wire Data Register
                 .equ	DWDR0	= 0	; Debug Wire Data Register Bit 0
                 .equ	DWDR1	= 1	; Debug Wire Data Register Bit 1
                 .equ	DWDR2	= 2	; Debug Wire Data Register Bit 2
                 .equ	DWDR3	= 3	; Debug Wire Data Register Bit 3
                 .equ	DWDR4	= 4	; Debug Wire Data Register Bit 4
                 .equ	DWDR5	= 5	; Debug Wire Data Register Bit 5
                 .equ	DWDR6	= 6	; Debug Wire Data Register Bit 6
                 .equ	DWDR7	= 7	; Debug Wire Data Register Bit 7
                 
                 ; SPMCSR - Store Program Memory Control and Status Register
                 .equ	SPMEN	= 0	; Store program Memory Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	RFLB	= 3	; Read Fuse and Lock Bits
                 .equ	CTPB	= 4	; Clear Temporary Page Buffer
                 
                 ; PRR - Power Reduction Register
                 .equ	PRADC	= 0	; Power Reduction ADC
                 .equ	PRTIM0	= 1	; Power Reduction Timer/Counter0
                 
                 ; BODCR - BOD Control Register
                 .equ	BPDSE	= 0	; BOD Power-Down Sleep Enable
                 .equ	BPDS	= 1	; BOD Power-Down in Power-Down Sleep
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lockbit
                 .equ	LB2	= 1	; Lockbit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	SUT0	= 2	; Select start-up time
                 .equ	SUT1	= 3	; Select start-up time
                 .equ	CKDIV8	= 4	; Start up with system clock divided by 8
                 .equ	WDTON	= 5	; Watch dog timer always on
                 .equ	EESAVE	= 6	; Keep EEprom contents during chip erase
                 .equ	SPIEN	= 7	; SPI programming enable
                 
                 ; HIGH fuse bits
                 .equ	RSTDISBL	= 0	; Disable external reset
                 .equ	BODLEVEL0	= 1	; Enable BOD and select level
                 .equ	BODLEVEL1	= 2	; Enable BOD and select level
                 .equ	DWEN	= 3	; DebugWire Enable
                 .equ	SELFPRGEN	= 4	; Self Programming Enable
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0x01ff	; Note: Word address
                 .equ	IOEND	= 0x003f
                 .equ	SRAM_START	= 0x0060
                 .equ	SRAM_SIZE	= 64
                 .equ	RAMEND	= 0x009f
                 .equ	XRAMEND	= 0x0000
                 .equ	E2END	= 0x003f
                 .equ	EEPROMEND	= 0x003f
                 .equ	EEADRBITS	= 6
                 #pragma AVRPART MEMORY PROG_FLASH 1024
                 #pragma AVRPART MEMORY EEPROM 64
                 #pragma AVRPART MEMORY INT_SRAM SIZE 64
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	PAGESIZE	= 16
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0001	; External Interrupt 0
                 .equ	PCI0addr	= 0x0002	; External Interrupt Request 0
                 .equ	OVF0addr	= 0x0003	; Timer/Counter0 Overflow
                 .equ	ERDYaddr	= 0x0004	; EEPROM Ready
                 .equ	ACIaddr	= 0x0005	; Analog Comparator
                 .equ	OC0Aaddr	= 0x0006	; Timer/Counter Compare Match A
                 .equ	OC0Baddr	= 0x0007	; Timer/Counter Compare Match B
                 .equ	WDTaddr	= 0x0008	; Watchdog Time-out
                 .equ	ADCCaddr	= 0x0009	; ADC Conversion Complete
                 
                 .equ	INT_VECTORS_SIZE	= 10	; size in words
                 
                 #endif  /* _TN13ADEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 
                 	.def	null = r10
                 	.equ	pinin = 4
                 	.equ	pinout = 2
                 	.include "macro.inc"	
                 
                 ;OUTI регистр значение
                 .macro OUTI
                 	;PUSH R16  
                 	LDI temp,@1        	
                 	.if @0 < 0x40
                 		OUT @0,temp       
                    	.else
                 		STS @0,temp
                    	.endif
                 	;POP R16
                 .endm
                 
                 ;универсальный вывод 
                 ;UOUT регистр значение
                 .macro    UOUT      
                 	.if	@0 < 0x40
                 		OUT	@0,@1         
                 	.else
                       	STS	@0,@1
                    	.endif
                 .endm
                 	
                 ;поместить регистр SREG в стэк
                 ;PUSHF
                 .MACRO PUSHF
                 	PUSH	R16
                 	IN	R16,SREG
                 	PUSH	R16
                 .ENDM
                  
                 ;достать регистр SREG из стека
                 ;POPF
                 .MACRO POPF
                 	POP	R16
                 	OUT	SREG,R16
                 	POP	R16
                 .ENDM
                 
                 ;установить бит с использованием стека
                 ;SETBM регистр бит
                 .MACRO	SETBM 
                 	.if @0 < 0x20
                 		SBI	@0,@1
                 	.else
                 		.if @0<0x40
                 			PUSH	R17
                 			IN	R17,@0
                 			ORI	R17,1<<@1
                 			OUT	@0,R17
                 			POP	R17
                 		.else
                 			PUSH	R17
                 			LDS	R17,@0
                 			ORI	R17,1<<@1
                 			STS	@0,R17
                 			POP	R17
                 		.endif
                 	.endif
                 .ENDM
                  
                 ;установить бит с использованием регистра
                 ;SETB регистр бит регистр_буфер
                 .MACRO	SETB
                 	.if @0 < 0x20			; Low IO
                 		SBI	@0,@1
                 	.else
                 		.if @0<0x40		; High IO
                 			IN	@2,@0
                 			ORI	@2,1<<@1
                 			OUT	@0,@2
                 		.else			; Memory
                 			LDS	@2,@0
                 			ORI	@2,1<<@1
                 			STS	@0,@2
                 		.endif
                 	.endif
                 .ENDM
                 
                 ;очистить бит с использованием регистра
                 ;CLRB регистр бит регистр_буфер
                 .MACRO	CLRB 
                 	.if @0 < 0x20			; Low IO
                 		CBI	@0,@1
                 	.else
                 		.if @0<0x40		; High IO
                 			IN	@2,@0
                 			ANDI @2,~(1<<@1)
                 			OUT	@0,@2
                 		.else			; Memory
                 			LDS	@2,@0
                 			ANDI @2,~(1<<@1)
                 			STS	@0,@2
                 		.endif
                 	.endif
                 .ENDM
                  
                 ;очисттить бит с использованием стека
                 ;CLRBM регистр бит
                 .MACRO	CLRBM 
                 	.if @0 < 0x20
                 		CBI	@0,@1
                 	.else
                 		.if @0<0x40
                 			PUSH R17
                 			IN R17,@0
                 			ANDI R17,~(1<<@1)
                 			OUT	@0,R17
                 			POP	R17
                 		.else
                 			PUSH	R17
                 			LDS	R17,@0
                 			ANDI	R17,~(1<<@1)
                 			STS	@0,R17
                 			POP	R17
                 		.endif
                 	.endif
                 .ENDM
                 
                 ;инвертирование бита с использованием двух регистров
                 ;INVB регистр бит регистр_буфер_1 регистр_буфер_2
                 .MACRO	INVB
                 	.if	@0 < 0x40
                 		IN	@2,@0
                 		LDI	@3,1<<@1
                 		EOR	@3,@2
                 		OUT	@0,@3
                 	.else
                 		LDS	@2,@0
                 		LDI	@3,1<<@1
                 		EOR	@2,@3
                 		STS	@0,@2
                 	.endif
                 .ENDM
                  
                 ;инвертирование бита с использованием стека
                 ;INVBM регистр бит
                 .MACRO	INVBM
                 	.if	@0 < 0x40
                 		PUSH R16
                 		PUSH R17
                 		IN	R16,@0
                 		LDI	R17,1<<@1
                 		EOR	R17,R16
                 		OUT	@0,R17
                 		POP	R17
                 		POP	R16
                 	.else
                 		PUSH R16
                 		PUSH R17
                 		LDS	R16,@0
                 		LDI	R17,1<<@1
                 		EOR	R17,R16
                 		STS	@0,R17
                 		POP	R17
                 		POP	R16
                 	.endif
                 .ENDM
                 
                 
                 ;тупить заданное количество тактов
                 ;WAIT количество_тактов_тупить
                 .MACRO	WAIT
                 	LDI		temp,	@0	
                 	DEC		temp
                 	BRNE	PC-1
                 ;88 RAM ========================================================
                 .DSEG ; Сегмент 
                 ;CCNT:	.byte	4
                 ;TCNT:	.byte	4
                 
                 ;88 END RAM / FLASH ============================================
                 .CSEG ; Сегмент
                 ; Include ======================================================
                 	.include "interrupts.inc"
                 
000000 c020      RJMP   Reset
                 .ORG $001		; IRQ0 Handler
000001 9518      RETI          
                 .ORG $002		; PCINT0 Handler
000002 9518      RETI	;RJMP	PCINT           
                 .ORG $003		; Timer0 Overflow Handler
000003 9518      RETI
                 .ORG $004		; EEPROM Ready Handler
000004 9518      RETI             
                 .ORG $005		; Analog Comparator Handler
000005 c010      RJMP	ANA_COMP;RETI	;RJMP	T0IO 	    
                 .ORG $006		; Timer0 CompareA Handler
000006 9518      RETI       
                 .ORG $007		; Timer0 CompareB Handler
000007 9518      RETI            
                 .ORG $008		; Watchdog Interrupt Handler
000008 9518      RETI
                 .ORG $009		; ADC Conversion Handler
000009 c00d      RJMP	ADC_COMPL;RETI
                 .ORG  $016      	; Конец таблицы прерываний
                 		
                 ; Interrupts ==============================================
                 ANA_COMP:
                 
000016 9518      	RETI
                 
                 ADC_COMPL:
000017 9ab2      	SBI		PINB, pinout
000018 b115      	IN		temp,	ADCH
                 	;COM		temp		
000019 371f      	CPI		temp, 127
00001a f018      	BRLO	lbl1
00001b e011
00001c bd19      	OUTI		OCR0B,	1
00001d 9518      	RETI
                 lbl1:
00001e e014
00001f bd19      	OUTI		OCR0B,	4
000020 9518      	RETI
                 
                 
                 
                 ; End Interrupts ==========================================
                 Reset:  
                 	.include "coreinit.inc"	
                 
                 RAM_Flush:	
000021 e6e0      	LDI	ZL,Low(SRAM_START)	; Адрес начала ОЗУ в индекс
000022 e0f0      	LDI	ZH,High(SRAM_START)
000023 2700      	CLR	R16			; Очищаем R16
                 Flush:	
000024 9301      	ST 	Z+,R16			; Сохраняем 0 в ячейку памяти
000025 30f0      	CPI	ZH,High(RAMEND)		; Достигли конца оперативки?
000026 f7e9      	BRNE Flush			; Нет? Крутимся дальше!
000027 39ef       	CPI	ZL,Low(RAMEND)		; А младший байт достиг конца?
000028 f7d9      	BRNE Flush
                  
                 ; Очищаем регистры
000029 e1ee      	LDI	ZL, 30		; Адрес самого старшего регистра	
00002a 27ff      	CLR	ZH		; А тут у нас будет ноль
00002b 95ea      	DEC	ZL		; Уменьшая адрес
00002c 83f0      	ST	Z, ZH		; Записываем в регистр 0
00002d f7e9      	BRNE	PC-2		; Пока не перебрали все не успокоились
                 		
00002e e90f      	LDI R16,Low(RAMEND)	; Инициализация стека
00002f bf0d      	OUT SPL,R16		; Обязательно!!!
                 
                 ; Вводим константные регистры
000030 e010       	LDI		temp,	0x00
000031 2ea1      ; END Include / Internal Hardware Init  ========================
                 //настройка портов
000032 ee1f
000033 bb17      	OUTI	DDRB,		0xff-(1<<pinin)
                 
                 //настройка таймера
000034 e613
000035 bd1f      	OUTI	TCCR0A,		(0<<COM0A1)|(1<<COM0A0)|(1<<COM0B1)|(0<<COM0B0)|(1<<WGM01)|(1<<WGM00)		//нормальная работа таймера
000036 e019
000037 bf13      	OUTI	TCCR0B,		(1<<WGM02)|(1<<CS00)		//таймер остановлен, запущен при 0x01
000038 bea9      	OUT		TIMSK0,		null	//прерывание по переполнению
000039 bea2      	OUT		TCNT0,		null		//константа начальная счетчика
00003a bea8      	OUT		TIFR0,		null		//флаговый регистр
00003b e018
00003c bf16      	OUTI	OCR0A,		8
                 
                 // Настройка ADC
00003d e612      	LDI		temp,		(1<<REFS0)|(1<<ADLAR)|(1<<MUX1)|(0<<MUX0);0x62
00003e b917      	OUT		ADMUX,		temp
00003f ee1f      	LDI		temp,		(1<<ADEN)|(1<<ADSC)|(1<<ADATE)|(0<<ADIF)|(1<<ADIE)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0)
000040 b916      	OUT 	ADCSRA,		temp
000041 b8a3      	OUT		ADCSRB,		null
000042 e110
000043 bb14      	OUTI	DIDR0,		(1<<ADC2D)
000044 0000      	NOP
000045 0000      	NOP
000046 0000      	NOP
000047 0000      	NOP
000048 0000      	NOP
                 ; END Internal Hardware Init / External Hardware Init  =========
                 
                 ; END External Hardware Init / Main ============================
                 
                 	/*OUTI	MCUCR,	0b00100000		//сон Idle
                 	LDI		mode,	1	//режим поднято (выключено)
                 	CLR		R25*/
                 main:
                 	;SBI		PINB, pinout
000049 9478      	SEI
00004a 0000      	NOP 
                 /*	SLEEP*/
00004b cffd       	RJMP main
                 
                 ; END Main / Procedure =========================================
                 
                 ; END Procedure ================================================
                 ;88 END FLASH / EEPROM =========================================
                 .ESEG				; Сегмент EEPROM
                 
                 ;88 End EEPROM =================================================


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATtiny13A" register use summary:
r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   5 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   4 r17:  22 r18:   0 r19:   0 r20:   0 r21:   0 r22:   0 r23:   0 
r24:   0 r25:   0 r26:   0 r27:   0 r28:   0 r29:   0 r30:   4 r31:   4 
x  :   0 y  :   0 z  :   2 
Registers used: 6 out of 35 (17.1%)

"ATtiny13A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   0 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   0 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 brlt  :   0 brmi  :   0 
brne  :   3 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 cbi   :   0 cbr   :   0 clc   :   0 
clh   :   0 cli   :   0 cln   :   0 clr   :   2 cls   :   0 clt   :   0 
clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 cpi   :   3 
cpse  :   0 dec   :   1 eor   :   0 icall :   0 ijmp  :   0 in    :   1 
inc   :   0 ld    :   0 ldd   :   0 ldi   :  14 lds   :   0 lpm   :   0 
lsl   :   0 lsr   :   0 mov   :   1 movw  :   0 neg   :   0 nop   :   6 
or    :   0 ori   :   0 out   :  14 pop   :   0 push  :   0 rcall :   0 
ret   :   0 reti  :  10 rjmp  :   4 rol   :   0 ror   :   0 sbc   :   0 
sbci  :   0 sbi   :   1 sbic  :   0 sbis  :   0 sbiw  :   0 sbr   :   0 
sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 
ser   :   0 ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :   2 std   :   0 sts   :   0 sub   :   0 subi  :   0 
swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 15 out of 105 (14.3%)

"ATtiny13A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000098    128      0    128    1024  12.5%
[.dseg] 0x000060 0x000060      0      0      0      64   0.0%
[.eseg] 0x000000 0x000000      0      0      0      64   0.0%

Assembly complete, 0 errors, 0 warnings
