// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLBusBypass(
  input         clock,
                reset,
                auto_node_out_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_node_out_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_node_out_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [8:0]  auto_node_out_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0] auto_node_out_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_node_out_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_node_out_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_node_out_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_node_out_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_node_out_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_node_out_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_node_out_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_node_out_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [31:0] auto_node_out_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_node_out_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_node_in_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_node_in_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_node_in_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [8:0]  auto_node_in_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [31:0] auto_node_in_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_node_in_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_node_in_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_node_in_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_node_in_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_node_in_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_node_in_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_node_in_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_node_in_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0] auto_node_in_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_node_in_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         io_bypass	// src/main/scala/devices/tilelink/BusBypass.scala:42:16
);

  wire         nodeInOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]  nodeInOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nodeInOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nodeInOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nodeInOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   nodeInOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   nodeInOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   nodeInOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nodeInOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nodeInOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         _error_auto_in_a_ready;	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
  wire         _error_auto_in_d_valid;	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
  wire [2:0]   _error_auto_in_d_bits_opcode;	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
  wire [1:0]   _error_auto_in_d_bits_param;	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
  wire [1:0]   _error_auto_in_d_bits_size;	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
  wire         _error_auto_in_d_bits_denied;	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
  wire         _error_auto_in_d_bits_corrupt;	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
  wire         _bar_auto_out_0_a_valid;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33
  wire [2:0]   _bar_auto_out_0_a_bits_opcode;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33
  wire [127:0] _bar_auto_out_0_a_bits_address;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33
  wire [31:0]  _bar_auto_out_0_a_bits_data;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33
  wire         _bar_auto_out_0_d_ready;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33
  wire         auto_node_out_out_a_ready_0 = auto_node_out_out_a_ready;
  wire         auto_node_out_out_d_valid_0 = auto_node_out_out_d_valid;
  wire [2:0]   auto_node_out_out_d_bits_opcode_0 = auto_node_out_out_d_bits_opcode;
  wire [1:0]   auto_node_out_out_d_bits_param_0 = auto_node_out_out_d_bits_param;
  wire [1:0]   auto_node_out_out_d_bits_size_0 = auto_node_out_out_d_bits_size;
  wire         auto_node_out_out_d_bits_source_0 = auto_node_out_out_d_bits_source;
  wire         auto_node_out_out_d_bits_sink_0 = auto_node_out_out_d_bits_sink;
  wire         auto_node_out_out_d_bits_denied_0 = auto_node_out_out_d_bits_denied;
  wire [31:0]  auto_node_out_out_d_bits_data_0 = auto_node_out_out_d_bits_data;
  wire         auto_node_out_out_d_bits_corrupt_0 = auto_node_out_out_d_bits_corrupt;
  wire         auto_node_in_in_a_valid_0 = auto_node_in_in_a_valid;
  wire [2:0]   auto_node_in_in_a_bits_opcode_0 = auto_node_in_in_a_bits_opcode;
  wire [8:0]   auto_node_in_in_a_bits_address_0 = auto_node_in_in_a_bits_address;
  wire [31:0]  auto_node_in_in_a_bits_data_0 = auto_node_in_in_a_bits_data;
  wire         auto_node_in_in_d_ready_0 = auto_node_in_in_d_ready;
  wire         io_bypass_0 = io_bypass;
  wire [3:0]   auto_node_out_out_a_bits_mask = 4'hF;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   auto_node_in_in_a_bits_mask = 4'hF;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   nodeInOut_a_bits_mask = 4'hF;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   nodeInIn_a_bits_mask = 4'hF;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   nodeOutOut_a_bits_mask = 4'hF;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   nodeOutIn_a_bits_mask = 4'hF;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         auto_node_out_out_a_bits_source = 1'h0;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         auto_node_out_out_a_bits_corrupt = 1'h0;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         auto_node_in_in_a_bits_source = 1'h0;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         auto_node_in_in_a_bits_corrupt = 1'h0;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeInOut_a_bits_source = 1'h0;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeInOut_a_bits_corrupt = 1'h0;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeInIn_a_bits_source = 1'h0;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeInIn_a_bits_corrupt = 1'h0;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeOutOut_a_bits_source = 1'h0;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeOutOut_a_bits_corrupt = 1'h0;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeOutIn_a_bits_source = 1'h0;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeOutIn_a_bits_corrupt = 1'h0;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   auto_node_out_out_a_bits_size = 2'h2;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   auto_node_in_in_a_bits_size = 2'h2;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   nodeInOut_a_bits_size = 2'h2;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   nodeInIn_a_bits_size = 2'h2;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   nodeOutOut_a_bits_size = 2'h2;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   nodeOutIn_a_bits_size = 2'h2;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   auto_node_out_out_a_bits_param = 3'h0;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   auto_node_in_in_a_bits_param = 3'h0;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   nodeInOut_a_bits_param = 3'h0;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   nodeInIn_a_bits_param = 3'h0;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   nodeOutOut_a_bits_param = 3'h0;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   nodeOutIn_a_bits_param = 3'h0;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33, :27:40, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeOutOut_a_ready = auto_node_out_out_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nodeOutOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   nodeOutOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [8:0]   nodeOutOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]  nodeOutOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nodeOutOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nodeOutOut_d_valid = auto_node_out_out_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   nodeOutOut_d_bits_opcode = auto_node_out_out_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   nodeOutOut_d_bits_param = auto_node_out_out_d_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   nodeOutOut_d_bits_size = auto_node_out_out_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nodeOutOut_d_bits_source = auto_node_out_out_d_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nodeOutOut_d_bits_sink = auto_node_out_out_d_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nodeOutOut_d_bits_denied = auto_node_out_out_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]  nodeOutOut_d_bits_data = auto_node_out_out_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nodeInIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeOutOut_d_bits_corrupt = auto_node_out_out_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nodeInIn_a_valid = auto_node_in_in_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   nodeInIn_a_bits_opcode = auto_node_in_in_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]   nodeInIn_a_bits_address = auto_node_in_in_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]  nodeInIn_a_bits_data = auto_node_in_in_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeInIn_d_ready = auto_node_in_in_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeInIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   nodeInIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   nodeInIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   nodeInIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeInIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeInIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeInIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]  nodeInIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeInIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeInIn_a_ready = nodeInOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeInIn_d_valid = nodeInOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeInIn_d_bits_opcode = nodeInOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeInIn_d_bits_param = nodeInOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeInIn_d_bits_size = nodeInOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeInIn_d_bits_source = nodeInOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeInIn_d_bits_sink = nodeInOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeInIn_d_bits_denied = nodeInOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeInIn_d_bits_data = nodeInOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeInIn_d_bits_corrupt = nodeInOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         auto_node_in_in_a_ready_0 = nodeInIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeInOut_a_valid = nodeInIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   nodeInOut_a_bits_opcode = nodeInIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [8:0]   nodeInOut_a_bits_address = nodeInIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0]  nodeInOut_a_bits_data = nodeInIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeInOut_d_ready = nodeInIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         auto_node_in_in_d_valid_0 = nodeInIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   auto_node_in_in_d_bits_opcode_0 = nodeInIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   auto_node_in_in_d_bits_param_0 = nodeInIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   auto_node_in_in_d_bits_size_0 = nodeInIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         auto_node_in_in_d_bits_source_0 = nodeInIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         auto_node_in_in_d_bits_sink_0 = nodeInIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         auto_node_in_in_d_bits_denied_0 = nodeInIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]  auto_node_in_in_d_bits_data_0 = nodeInIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         auto_node_in_in_d_bits_corrupt_0 = nodeInIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeOutIn_a_ready = nodeOutOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeOutIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         auto_node_out_out_a_valid_0 = nodeOutOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   nodeOutIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   auto_node_out_out_a_bits_opcode_0 = nodeOutOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [8:0]   nodeOutIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]   auto_node_out_out_a_bits_address_0 = nodeOutOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]  nodeOutIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]  auto_node_out_out_a_bits_data_0 = nodeOutOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nodeOutIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         auto_node_out_out_d_ready_0 = nodeOutOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nodeOutIn_d_valid = nodeOutOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   nodeOutIn_d_bits_opcode = nodeOutOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   nodeOutIn_d_bits_param = nodeOutOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   nodeOutIn_d_bits_size = nodeOutOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeOutIn_d_bits_source = nodeOutOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeOutIn_d_bits_sink = nodeOutOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeOutIn_d_bits_denied = nodeOutOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0]  nodeOutIn_d_bits_data = nodeOutOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeOutIn_d_bits_corrupt = nodeOutOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOutOut_a_valid = nodeOutIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOutOut_a_bits_opcode = nodeOutIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOutOut_a_bits_address = nodeOutIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOutOut_a_bits_data = nodeOutIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOutOut_d_ready = nodeOutIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  TLBusBypassBar bar (	// src/main/scala/devices/tilelink/BusBypass.scala:17:33
    .clock                     (clock),
    .reset                     (reset),
    .auto_in_a_ready           (nodeInOut_a_ready),
    .auto_in_a_valid           (nodeInOut_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_opcode     (nodeInOut_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_address    (nodeInOut_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_data       (nodeInOut_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_d_ready           (nodeInOut_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_d_valid           (nodeInOut_d_valid),
    .auto_in_d_bits_opcode     (nodeInOut_d_bits_opcode),
    .auto_in_d_bits_param      (nodeInOut_d_bits_param),
    .auto_in_d_bits_size       (nodeInOut_d_bits_size),
    .auto_in_d_bits_source     (nodeInOut_d_bits_source),
    .auto_in_d_bits_sink       (nodeInOut_d_bits_sink),
    .auto_in_d_bits_denied     (nodeInOut_d_bits_denied),
    .auto_in_d_bits_data       (nodeInOut_d_bits_data),
    .auto_in_d_bits_corrupt    (nodeInOut_d_bits_corrupt),
    .auto_out_1_a_ready        (nodeOutIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_1_a_valid        (nodeOutIn_a_valid),
    .auto_out_1_a_bits_opcode  (nodeOutIn_a_bits_opcode),
    .auto_out_1_a_bits_address (nodeOutIn_a_bits_address),
    .auto_out_1_a_bits_data    (nodeOutIn_a_bits_data),
    .auto_out_1_d_ready        (nodeOutIn_d_ready),
    .auto_out_1_d_valid        (nodeOutIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_1_d_bits_opcode  (nodeOutIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_1_d_bits_param   (nodeOutIn_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_1_d_bits_size    (nodeOutIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_1_d_bits_source  (nodeOutIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_1_d_bits_sink    (nodeOutIn_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_1_d_bits_denied  (nodeOutIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_1_d_bits_data    (nodeOutIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_1_d_bits_corrupt (nodeOutIn_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_0_a_ready        (_error_auto_in_a_ready),	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
    .auto_out_0_a_valid        (_bar_auto_out_0_a_valid),
    .auto_out_0_a_bits_opcode  (_bar_auto_out_0_a_bits_opcode),
    .auto_out_0_a_bits_address (_bar_auto_out_0_a_bits_address),
    .auto_out_0_a_bits_data    (_bar_auto_out_0_a_bits_data),
    .auto_out_0_d_ready        (_bar_auto_out_0_d_ready),
    .auto_out_0_d_valid        (_error_auto_in_d_valid),	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
    .auto_out_0_d_bits_opcode  (_error_auto_in_d_bits_opcode),	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
    .auto_out_0_d_bits_param   (_error_auto_in_d_bits_param),	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
    .auto_out_0_d_bits_size    (_error_auto_in_d_bits_size),	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
    .auto_out_0_d_bits_denied  (_error_auto_in_d_bits_denied),	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
    .auto_out_0_d_bits_corrupt (_error_auto_in_d_bits_corrupt),	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
    .io_bypass                 (io_bypass_0)
  );
  TLError_1 error (	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
    .clock                  (clock),
    .reset                  (reset),
    .auto_in_a_ready        (_error_auto_in_a_ready),
    .auto_in_a_valid        (_bar_auto_out_0_a_valid),	// src/main/scala/devices/tilelink/BusBypass.scala:17:33
    .auto_in_a_bits_opcode  (_bar_auto_out_0_a_bits_opcode),	// src/main/scala/devices/tilelink/BusBypass.scala:17:33
    .auto_in_a_bits_address (_bar_auto_out_0_a_bits_address),	// src/main/scala/devices/tilelink/BusBypass.scala:17:33
    .auto_in_a_bits_data    (_bar_auto_out_0_a_bits_data),	// src/main/scala/devices/tilelink/BusBypass.scala:17:33
    .auto_in_d_ready        (_bar_auto_out_0_d_ready),	// src/main/scala/devices/tilelink/BusBypass.scala:17:33
    .auto_in_d_valid        (_error_auto_in_d_valid),
    .auto_in_d_bits_opcode  (_error_auto_in_d_bits_opcode),
    .auto_in_d_bits_param   (_error_auto_in_d_bits_param),
    .auto_in_d_bits_size    (_error_auto_in_d_bits_size),
    .auto_in_d_bits_denied  (_error_auto_in_d_bits_denied),
    .auto_in_d_bits_corrupt (_error_auto_in_d_bits_corrupt)
  );
  assign auto_node_out_out_a_valid = auto_node_out_out_a_valid_0;
  assign auto_node_out_out_a_bits_opcode = auto_node_out_out_a_bits_opcode_0;
  assign auto_node_out_out_a_bits_address = auto_node_out_out_a_bits_address_0;
  assign auto_node_out_out_a_bits_data = auto_node_out_out_a_bits_data_0;
  assign auto_node_out_out_d_ready = auto_node_out_out_d_ready_0;
  assign auto_node_in_in_a_ready = auto_node_in_in_a_ready_0;
  assign auto_node_in_in_d_valid = auto_node_in_in_d_valid_0;
  assign auto_node_in_in_d_bits_opcode = auto_node_in_in_d_bits_opcode_0;
  assign auto_node_in_in_d_bits_param = auto_node_in_in_d_bits_param_0;
  assign auto_node_in_in_d_bits_size = auto_node_in_in_d_bits_size_0;
  assign auto_node_in_in_d_bits_source = auto_node_in_in_d_bits_source_0;
  assign auto_node_in_in_d_bits_sink = auto_node_in_in_d_bits_sink_0;
  assign auto_node_in_in_d_bits_denied = auto_node_in_in_d_bits_denied_0;
  assign auto_node_in_in_d_bits_data = auto_node_in_in_d_bits_data_0;
  assign auto_node_in_in_d_bits_corrupt = auto_node_in_in_d_bits_corrupt_0;
endmodule

