// Seed: 1621248592
module module_0 (
    input  id_0,
    output id_1
);
  reg id_2;
  type_5 id_3 (
      .id_0(1),
      .id_1(id_2),
      .id_2(1'b0),
      .id_3(id_1),
      .id_4(id_2),
      .id_5(1),
      .id_6(1),
      .id_7(id_1),
      .id_8(id_0)
  );
  assign id_3 = id_3;
  always @(posedge id_2 or posedge {1{id_0}}) id_2 <= 1;
endmodule
