Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Aug  5 16:11:25 2023
| Host         : LAPTOP-59026BCA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_new_control_sets_placed.rpt
| Design       : TOP_new
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   255 |
|    Minimum number of control sets                        |   255 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   835 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   255 |
| >= 0 to < 4        |    31 |
| >= 4 to < 6        |    26 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |    13 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |    30 |
| >= 16              |   125 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1369 |          344 |
| No           | No                    | Yes                    |            2157 |          663 |
| No           | Yes                   | No                     |            1714 |          459 |
| Yes          | No                    | No                     |             608 |          173 |
| Yes          | No                    | Yes                    |            2734 |          747 |
| Yes          | Yes                   | No                     |             287 |           74 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                          | ila_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                              |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  commu_u/clk_send                       |                                                                                                                                                                                                                                                          | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |                1 |              1 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                        | ila_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                              |                1 |              1 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                        | ila_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                              |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | ila_u/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                          |                1 |              2 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  clk_1_8MHz_BUFG                        | jcu/Freq_const_discrim/u_fsm_max_min_0/u_max_0/E[0]                                                                                                                                                                                                      | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  clk_1_8MHz_BUFG                        | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/E[0]                                                                                                                                                                                     | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |                1 |              4 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | ila_u/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                              |                1 |              4 |
|  clk_1_8MHz_BUFG                        | selector_u/AGC_u/nolabel_line57/u_fsm_max_min_0/u_max_0/E[0]                                                                                                                                                                                             | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                               | ila_u/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | ila_u/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                   |                1 |              4 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | ila_u/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                              |                1 |              4 |
|  clk_1_8MHz_BUFG                        | discrim_u/signal_type[2]_i_1_n_0                                                                                                                                                                                                                         | discrim_u/signal_type[2]_i_3_n_0                                                                                                                                                                                                        |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | ila_u/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                              |                1 |              4 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | ila_u/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                              |                1 |              4 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | ila_u/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                              |                1 |              4 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | ila_u/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                              |                1 |              4 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | ila_u/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                              |                1 |              4 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | ila_u/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                              |                1 |              4 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | ila_u/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                              |                1 |              4 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | ila_u/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                              |                1 |              4 |
|  clk_1_8MHz_BUFG                        | jcu/A_const_discrim/u_fsm_max_min_0/u_max_0/E[0]                                                                                                                                                                                                         | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                1 |              4 |
|  clk_1_8MHz_BUFG                        | jcu/F_Freq_judge/next_state[4]_i_1__0_n_0                                                                                                                                                                                                                | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                2 |              5 |
|  clk_1_8MHz_BUFG                        | jcu/A_Freq_judge/next_state[4]_i_1_n_0                                                                                                                                                                                                                   | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                2 |              5 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | ila_u/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                     |                2 |              6 |
|  clk_1_8MHz_BUFG                        | Demodulate_u/phase_dev_u/u/u_max_0/E[0]                                                                                                                                                                                                                  | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                     | ila_u/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                   |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | ila_u/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                     |                2 |              7 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                  | ila_u/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                   |                2 |              7 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                              | ila_u/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                             |                2 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                    | ila_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                |                2 |             10 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             10 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             10 |
|  clk_1_8MHz_BUFG                        | selector_u/dat_DAC_r[13]_i_1_n_0                                                                                                                                                                                                                         | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |                4 |             10 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                    | ila_u/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                          |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | ila_u/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                            |                8 |             11 |
|  clk_1_8MHz_BUFG                        | jcu/A_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/max_r[13]_i_1__1_n_0                                                                                                                                                                                 | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                3 |             11 |
|  commu_u/clk_send                       | commu_u/bit_pos[9]_i_1_n_0                                                                                                                                                                                                                               | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |                4 |             11 |
|  clk_1_8MHz_BUFG                        | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/max_r[13]_i_1__0_n_0                                                                                                                                                                     | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |                2 |             11 |
|  clk_1_8MHz_BUFG                        | jcu/A_const_discrim/u_fsm_max_min_0/u_max_0/max_r[13]_i_1_n_0                                                                                                                                                                                            | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                4 |             11 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | ila_u/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                        |                4 |             11 |
|  clk_1_8MHz_BUFG                        | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/min_r[13]_i_1_n_0                                                                                                                                                                        | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |                4 |             12 |
|  clk_1_8MHz_BUFG                        | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/cnt[11]_i_1__1_n_0                                                                                                                                                                       | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |                3 |             12 |
|  clk_1_8MHz_BUFG                        | jcu/A_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/min_r[13]_i_1__1_n_0                                                                                                                                                                                 | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                2 |             12 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  clk_1_8MHz_BUFG                        | jcu/A_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/cnt[11]_i_1__3_n_0                                                                                                                                                                                   | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                2 |             12 |
|  clk_1_8MHz_BUFG                        | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/cnt[11]_i_1__6_n_0                                                                                                                                                                                   | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                2 |             12 |
|  clk_1_8MHz_BUFG                        | jcu/Freq_const_discrim/u_fsm_max_min_0/u_max_0/cnt[11]_i_1__0_n_0                                                                                                                                                                                        | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                3 |             12 |
|  clk_1_8MHz_BUFG                        | jcu/A_const_discrim/u_fsm_max_min_0/u_max_0/cnt[11]_i_1_n_0                                                                                                                                                                                              | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                2 |             12 |
|  clk_1_8MHz_BUFG                        | jcu/A_const_discrim/u_fsm_max_min_0/u_max_0/min_r[13]_i_1_n_0                                                                                                                                                                                            | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                4 |             12 |
|  clk_1_8MHz_BUFG                        | Demodulate_u/phase_dev_u/u/u_max_0/cnt[11]_i_1_n_0                                                                                                                                                                                                       | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |                2 |             12 |
|  clk_1_8MHz_BUFG                        | selector_u/AGC_u/nolabel_line57/u_fsm_max_min_0/u_max_0/cnt[11]_i_1__0_n_0                                                                                                                                                                               | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |                3 |             12 |
|  clk_1_8MHz_BUFG                        | jcu/F_Freq_judge/u_judge_1/cnt[12]_i_1__3_n_0                                                                                                                                                                                                            | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                4 |             13 |
|  clk_1_8MHz_BUFG                        | jcu/A_Freq_judge/u_judge_1/cnt[12]_i_1__1_n_0                                                                                                                                                                                                            | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                3 |             13 |
|  clk_1_8MHz_BUFG                        | FSM_u/judge_cnt_4                                                                                                                                                                                                                                        | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |                4 |             13 |
|  clk_1_8MHz_BUFG                        | discrim_u/signal_type[2]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             13 |
|  clk_1_8MHz_BUFG                        | selector_u/AGC_u/nolabel_line57/u_fsm_max_min_0/dready_r_reg_n_0                                                                                                                                                                                         | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |                5 |             14 |
|  clk_1_8MHz_BUFG                        | selector_u/AGC_u/nolabel_line57/u_fsm_max_min_0/u_max_0/max_r[13]_i_1_n_0                                                                                                                                                                                | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |                3 |             14 |
|  clk_1_8MHz_BUFG                        | jcu/Freq_square_judge/min_pp_edge_width_r                                                                                                                                                                                                                | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                3 |             14 |
|  clk_1_8MHz_BUFG                        | selector_u/AGC_u/nolabel_line57/u_fsm_max_min_0/u_max_0/cur_state_reg[2][0]                                                                                                                                                                              | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |                3 |             14 |
|  clk_1_8MHz_BUFG                        | jcu/A_Freq_judge/u_judge_1/judge_ready                                                                                                                                                                                                                   | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                7 |             14 |
|  clk_1_8MHz_BUFG                        | jcu/F_Freq_judge/u_judge_1/nedge_time_r[31]_i_1__2_n_0                                                                                                                                                                                                   | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                5 |             14 |
|  clk_1_8MHz_BUFG                        | jcu/A_Freq_judge/u_judge_1/pedge_time_r_vaild[31]_i_1_n_0                                                                                                                                                                                                | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                6 |             14 |
|  clk_1_8MHz_BUFG                        | jcu/A_Freq_judge/u_judge_1/pedge_time_r[31]_i_1__1_n_0                                                                                                                                                                                                   | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                4 |             14 |
|  clk_1_8MHz_BUFG                        | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/max_r[13]_i_1__3_n_0                                                                                                                                                                                 | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                6 |             14 |
|  clk_1_8MHz_BUFG                        | jcu/A_Freq_judge/u_judge_1/min_pp_edge_width_r                                                                                                                                                                                                           | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                4 |             14 |
|  clk_1_8MHz_BUFG                        | jcu/A_Freq_judge/u_judge_1/nedge_time_r_vaild[31]_i_1_n_0                                                                                                                                                                                                | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                6 |             14 |
|  clk_1_8MHz_BUFG                        | jcu/Freq_const_discrim/u_fsm_max_min_0/u_max_0/max_r[13]_i_1__0_n_0                                                                                                                                                                                      | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                7 |             14 |
|  clk_1_8MHz_BUFG                        | jcu/Freq_const_discrim/u_fsm_max_min_0/u_max_0/min_r[13]_i_1__0_n_0                                                                                                                                                                                      | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                3 |             14 |
|  clk_1_8MHz_BUFG                        | jcu/F_Freq_judge/u_judge_1/judge_ready                                                                                                                                                                                                                   | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                6 |             14 |
|  clk_1_8MHz_BUFG                        | jcu/F_Freq_judge/u_judge_1/min_pp_edge_width_r                                                                                                                                                                                                           | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                2 |             14 |
|  clk_1_8MHz_BUFG                        | jcu/F_Freq_judge/u_judge_1/nedge_time_r_vaild[31]_i_1__0_n_0                                                                                                                                                                                             | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                5 |             14 |
|  clk_1_8MHz_BUFG                        | jcu/F_Freq_judge/u_judge_1/pedge_time_r[31]_i_1__2_n_0                                                                                                                                                                                                   | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                6 |             14 |
|  clk_1_8MHz_BUFG                        | jcu/F_Freq_judge/u_judge_1/pedge_time_r_vaild[31]_i_1__0_n_0                                                                                                                                                                                             | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                5 |             14 |
|  clk_1_8MHz_BUFG                        | selector_u/AGC_u/nolabel_line57/u_fsm_max_min_0/E[0]                                                                                                                                                                                                     | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |                5 |             14 |
|  clk_1_8MHz_BUFG                        | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/min_r[13]_i_1__2_n_0                                                                                                                                                                                 | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                3 |             14 |
|  clk_1_8MHz_BUFG                        | FSM_u/cnt_5ms[0]_i_1_n_0                                                                                                                                                                                                                                 | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |                4 |             14 |
|  clk_1_8MHz_BUFG                        | jcu/A_Freq_judge/u_judge_1/nedge_time_r[31]_i_1__1_n_0                                                                                                                                                                                                   | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                4 |             14 |
|  clk_1_8MHz_BUFG                        | FSM_u/transmit2_cnt_0                                                                                                                                                                                                                                    | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |                4 |             15 |
|  clk_1_8MHz_BUFG                        | selector_u/u_psk_judge_01/u_psk_judge/cnt[14]_i_1_n_0                                                                                                                                                                                                    | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |                3 |             15 |
|  clk_1_8MHz_BUFG                        | jcu/Freq_square_judge/cnt[14]_i_1__0_n_0                                                                                                                                                                                                                 | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                4 |             15 |
|  clk_1_8MHz_BUFG                        | jcu/A_square_judge/cnt[14]_i_1_n_0                                                                                                                                                                                                                       | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                5 |             15 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             15 |
|  clk_1_8MHz_BUFG                        | jcu/A_Freq_judge/u/cnt[14]_i_1__1_n_0                                                                                                                                                                                                                    | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                4 |             15 |
|  clk_1_8MHz_BUFG                        | jcu/F_Freq_judge/u/cnt[14]_i_1__2_n_0                                                                                                                                                                                                                    | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                5 |             15 |
|  clk_1_8MHz_BUFG                        | FSM_u/transmit1_cnt_1                                                                                                                                                                                                                                    | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |                3 |             15 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  clk_1_8MHz_BUFG                        | jcu/A_square_judge/pedge_time_r_vaild[31]_i_1__1_n_0                                                                                                                                                                                                     | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                8 |             16 |
|  clk_1_8MHz_BUFG                        | jcu/A_square_judge/pedge_time_r[31]_i_1_n_0                                                                                                                                                                                                              | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                5 |             16 |
|  clk_1_8MHz_BUFG                        | jcu/A_square_judge/nedge_time_r_vaild[31]_i_1__1_n_0                                                                                                                                                                                                     | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                5 |             16 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_1_8MHz_BUFG                        | jcu/A_square_judge/nedge_time_r[31]_i_1_n_0                                                                                                                                                                                                              | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                5 |             16 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_1_8MHz_BUFG                        | jcu/Freq_square_judge/pedge_time_r_vaild[31]_i_1__2_n_0                                                                                                                                                                                                  | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                6 |             16 |
|  clk_1_8MHz_BUFG                        | jcu/Freq_square_judge/pedge_time_r[31]_i_1__0_n_0                                                                                                                                                                                                        | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                7 |             16 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | ila_u/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                        |                7 |             16 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_1_8MHz_BUFG                        | jcu/Freq_square_judge/nedge_time_r[31]_i_1__0_n_0                                                                                                                                                                                                        | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                5 |             16 |
|  clk_1_8MHz_BUFG                        | jcu/Freq_square_judge/nedge_time_r_vaild[31]_i_1__2_n_0                                                                                                                                                                                                  | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                7 |             16 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_1_8MHz_BUFG                        | selector_u/u_psk_judge_01/u_psk_judge/pedge_time_r[31]_i_1_n_0                                                                                                                                                                                           | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |                5 |             16 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_1_8MHz_BUFG                        | FSM_u/output_cnt_2                                                                                                                                                                                                                                       | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |                3 |             16 |
|  clk_1_8MHz_BUFG                        | selector_u/u_psk_judge_01/u_psk_judge/nedge_time_r[31]_i_1_n_0                                                                                                                                                                                           | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |                7 |             16 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clk_1_8MHz_BUFG                        | jcu/A_Freq_judge/u/max_r[32]_i_1_n_0                                                                                                                                                                                                                     | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                4 |             17 |
|  clk_1_8MHz_BUFG                        | jcu/A_Freq_judge/u_judge_1/delta_edge_time_r[32]_i_1_n_0                                                                                                                                                                                                 | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                7 |             17 |
|  clk_1_8MHz_BUFG                        | jcu/F_Freq_judge/u_judge_1/delta_edge_time_r[32]_i_1__0_n_0                                                                                                                                                                                              | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                6 |             17 |
|  clk_1_8MHz_BUFG                        | jcu/F_Freq_judge/u_judge_1/np_delta_edge_time[31]_i_1__2_n_0                                                                                                                                                                                             | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                3 |             17 |
|  clk_1_8MHz_BUFG                        | jcu/A_Freq_judge/u_judge_1/np_delta_edge_time[31]_i_1__1_n_0                                                                                                                                                                                             | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                3 |             17 |
|  clk_1_8MHz_BUFG                        | jcu/F_Freq_judge/u/max_r[32]_i_1__0_n_0                                                                                                                                                                                                                  | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                3 |             17 |
|  clk_1_8MHz_BUFG                        | jcu/F_Freq_judge/u_judge_1/min_delta_edge_time[32]_i_1__2_n_0                                                                                                                                                                                            | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                5 |             17 |
|  clk_1_8MHz_BUFG                        | selector_u/AGC_u/nolabel_line57/u_fsm_max_min_0/max_sum[16]_i_1_n_0                                                                                                                                                                                      | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |                4 |             17 |
|  clk_1_8MHz_BUFG                        | jcu/A_Freq_judge/u_judge_1/min_delta_edge_time[32]_i_1__1_n_0                                                                                                                                                                                            | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                5 |             17 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  clk_1_8MHz_BUFG                        | FSM_u/standby_cnt_3                                                                                                                                                                                                                                      | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |                6 |             18 |
|  clk_1_8MHz_BUFG                        | FSM_u/judge_trigger                                                                                                                                                                                                                                      | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  clk_1_8MHz_BUFG                        | jcu/Freq_square_judge/min_delta_edge_time[32]_i_1__0_n_0                                                                                                                                                                                                 | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                7 |             19 |
|  clk_1_8MHz_BUFG                        | jcu/Freq_square_judge/np_delta_edge_time[32]_i_1__0_n_0                                                                                                                                                                                                  | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                4 |             19 |
|  clk_1_8MHz_BUFG                        | selector_u/u_psk_judge_01/u_psk_judge/np_delta_edge_time[32]_i_1_n_0                                                                                                                                                                                     | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |                4 |             19 |
|  clk_1_8MHz_BUFG                        | jcu/A_square_judge/min_delta_edge_time[32]_i_1_n_0                                                                                                                                                                                                       | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                6 |             19 |
|  clk_1_8MHz_BUFG                        | jcu/A_square_judge/np_delta_edge_time[32]_i_1_n_0                                                                                                                                                                                                        | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                4 |             19 |
|  clk_1_8MHz_BUFG                        | jcu/A_square_judge/pp_delta_time[32]_i_1_n_0                                                                                                                                                                                                             | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                5 |             19 |
|  clk_1_8MHz_BUFG                        | jcu/A_square_judge/min_pp_delta_edge_time[32]_i_1_n_0                                                                                                                                                                                                    | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                3 |             19 |
|  clk_1_8MHz_BUFG                        | jcu/A_const_discrim/u_fsm_max_min_0/u_max_0/cur_state_reg[2][0]                                                                                                                                                                                          | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                4 |             23 |
|  clk_1_8MHz_BUFG                        | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/cur_state_reg[2][0]                                                                                                                                                                      | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |                4 |             23 |
|  clk_1_8MHz_BUFG                        | jcu/A_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/E[0]                                                                                                                                                                                                 | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                4 |             23 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  clk_1_8MHz_BUFG                        | jcu/A_Freq_judge/u_get_ma_1/u_fsm_max_min_0/dready_r_reg_n_0                                                                                                                                                                                             | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |               11 |             25 |
|  clk_1_8MHz_BUFG                        | jcu/A_Freq_judge/u_get_ma_1/u_fsm_max_min_0/E[0]                                                                                                                                                                                                         | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                7 |             25 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_1_8MHz_BUFG                        | jcu/A_Freq_judge/u_get_ma_1/u_fsm_max_min_0/max_sum[14]_i_1__1_n_0                                                                                                                                                                                       | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                5 |             27 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             27 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  clk_1_8MHz_BUFG                        | jcu/Freq_const_discrim/u_fsm_max_min_0/dready_r_reg_n_0                                                                                                                                                                                                  | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                9 |             28 |
|  clk_1_8MHz_BUFG                        | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/dready_r_reg_n_0                                                                                                                                                                                             | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |               10 |             28 |
|  clk_1_8MHz_BUFG                        | jcu/Freq_const_discrim/u_fsm_max_min_0/E[0]                                                                                                                                                                                                              | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                7 |             28 |
|  clk_1_8MHz_BUFG                        | jcu/Freq_const_discrim/u_fsm_max_min_0/u_max_0/cur_state_reg[0][0]                                                                                                                                                                                       | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                5 |             28 |
|  clk_1_8MHz_BUFG                        | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/E[0]                                                                                                                                                                                                         | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                8 |             28 |
|  clk_1_8MHz_BUFG                        | jcu/A_const_discrim/u_fsm_max_min_0/dready_r_reg_n_0                                                                                                                                                                                                     | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |               10 |             28 |
|  clk_1_8MHz_BUFG                        | jcu/A_const_discrim/u_fsm_max_min_0/E[0]                                                                                                                                                                                                                 | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                7 |             28 |
|  clk_1_8MHz_BUFG                        | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/E[0]                                                                                                                                                                                                 | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                6 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  clk_1_8MHz_BUFG                        | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/E[0]                                                                                                                                                                                             | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |                8 |             28 |
|  clk_1_8MHz_BUFG                        | jcu/A_square_judge/min_edge_width_r[13]_i_1__2_n_0                                                                                                                                                                                                       | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                6 |             28 |
|  clk_1_8MHz_BUFG                        | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/dready_r_reg_n_0                                                                                                                                                                                 | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |                8 |             28 |
|  clk_1_8MHz_BUFG                        | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/max_sum[14]_i_1__2_n_0                                                                                                                                                                                       | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                6 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                9 |             31 |
|  clk_1_8MHz_BUFG                        | jcu/A_const_discrim/u_fsm_max_min_0/max_sum[16]_i_1_n_0                                                                                                                                                                                                  | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                5 |             31 |
|  clk_1_8MHz_BUFG                        | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/min_sum[16]_i_1_n_0                                                                                                                                                                              | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |                8 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             33 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  clk_1_8MHz_BUFG                        | jcu/Freq_const_discrim/u_fsm_max_min_0/max_sum[16]_i_1__0_n_0                                                                                                                                                                                            | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |                8 |             34 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             34 |
|  clk_1_8MHz_BUFG                        | Demodulate_u/phase_dev_u/phase_offset[1]_i_1_n_0                                                                                                                                                                                                         | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |               11 |             41 |
|  clk_1_8MHz_BUFG                        | Demodulate_u/phase_dev_u/u/u_max_0/max_r[41]_i_1_n_0                                                                                                                                                                                                     | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |                9 |             42 |
|  clk_1_8MHz_BUFG                        | Demodulate_u/phase_dev_u/u/u_max_0/min_r[41]_i_1_n_0                                                                                                                                                                                                     | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |                9 |             42 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | ila_u/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                          |               15 |             44 |
|  clk_1_8MHz_BUFG                        | jcu/A_square_judge/delta_edge_time_r[32]_i_1__1_n_0                                                                                                                                                                                                      | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |               15 |             51 |
|  clk_1_8MHz_BUFG                        | jcu/Freq_square_judge/delta_edge_time_r[32]_i_1__2_n_0                                                                                                                                                                                                   | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |               15 |             51 |
|  clk_1_8MHz_BUFG                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             51 |
|  clk_1_8MHz_BUFG                        | FSM_u/E[0]                                                                                                                                                                                                                                               | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |               21 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               22 |             63 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             65 |
|  clk_1_8MHz_BUFG                        | Demodulate_u/phase_dev_u/u/dready_r_reg_n_0                                                                                                                                                                                                              | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |               25 |             84 |
|  clk_1_8MHz_BUFG                        | Demodulate_u/phase_dev_u/u/E[0]                                                                                                                                                                                                                          | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |               19 |             84 |
|  clk_1_8MHz_BUFG                        | Demodulate_u/phase_dev_u/u/u_max_0/cur_state_reg[2][0]                                                                                                                                                                                                   | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |               16 |             84 |
|  clk_wiz_u/inst/clk_ADC_36MHz           | IQ_DownConversion/CIC_I/phase_1                                                                                                                                                                                                                          | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |               32 |             91 |
|  clk_wiz_u/inst/clk_ADC_36MHz           | IQ_DownConversion/CIC_Q/phase_1                                                                                                                                                                                                                          | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |               28 |             91 |
|  clk_1_8MHz_BUFG                        | Demodulate_u/phase_dev_u/u/max_sum[46]_i_1_n_0                                                                                                                                                                                                           | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |               14 |             94 |
|  clk_wiz_u/inst/clk_ADC_36MHz           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |             95 |
|  clk_1_8MHz_BUFG                        | msg_gen/phase_dev_sec                                                                                                                                                                                                                                    | msg_gen/signal_type_sec[2]_i_3_n_0                                                                                                                                                                                                      |               26 |            101 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          | ila_u/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               26 |            103 |
|  clk_1_8MHz_BUFG                        |                                                                                                                                                                                                                                                          | selector_u/DC_Isolator_u/nolabel_line55/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                               |               37 |            105 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          | ila_u/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                        |               30 |            127 |
|  clk_1_8MHz_BUFG                        |                                                                                                                                                                                                                                                          | jcu/F_Freq_judge/u_get_ma_1/u_fsm_max_min_0/u_max_0/sys_rst_n                                                                                                                                                                           |               95 |            232 |
|  clk_wiz_u/inst/clk_ADC_36MHz           |                                                                                                                                                                                                                                                          | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |              255 |            972 |
|  clk_wiz_u/inst/clk_ILA_7_2MHz          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              280 |           1310 |
|  clk_1_8MHz_BUFG                        |                                                                                                                                                                                                                                                          | IQ_DownConversion/cordic_u/SR[0]                                                                                                                                                                                                        |              583 |           2059 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


