// Seed: 3546424052
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wand id_2;
  input wire id_1;
  assign id_2 = -1;
  wire id_9, id_10;
  wire id_11;
endmodule
module module_1 #(
    parameter id_11 = 32'd37
) (
    input wand id_0,
    input wand id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri0 id_4,
    output supply1 id_5,
    output uwire id_6,
    input tri id_7,
    output tri1 id_8,
    input wand id_9[id_11 : -  1],
    input supply1 id_10,
    input tri0 _id_11
);
  logic id_13 = id_10, id_14 = id_0;
  wire id_15;
  tri id_16, id_17, id_18;
  module_0 modCall_1 (
      id_15,
      id_13,
      id_15,
      id_18,
      id_17,
      id_16,
      id_15,
      id_14
  );
  assign id_17 = 1;
endmodule
