<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-8242</identifier><datestamp>2013-11-22T07:06:37Z</datestamp><dc:title>Assessment of SET logic robustness through noise margin modeling</dc:title><dc:creator>SATHE, C</dc:creator><dc:creator>DAN, SS</dc:creator><dc:creator>MAHAPATRA, S</dc:creator><dc:subject>single-electron transistor</dc:subject><dc:subject>circuits</dc:subject><dc:subject>devices</dc:subject><dc:subject>simulator</dc:subject><dc:subject>design</dc:subject><dc:subject>background charge</dc:subject><dc:subject>compact model</dc:subject><dc:subject>coulomb blockade</dc:subject><dc:subject>noise margin (nm)</dc:subject><dc:subject>single-electron transistor (set)</dc:subject><dc:description>A compact model for noise margin (NM) of single-electron transistor (SET) logic is developed, which is a function of device capacitances and background charge (zeta). Noise margin is, then, used as a metric to evaluate the robustness of SET logic against background charge, temperature, and variation of SET gate and tunnel junction capacitances (C-G and C-T) It is shown that choosing alpha = C-T/C-G = 1/3 maximizes the NM. An estimate of the maximum tolerable zeta is shown to be equal to +/- 0.03e. Finally, the effect of mismatch in device parameters on the NM is studied through exhaustive simulations, which indicates that alpha is an element of [0.3, 0.4] provides maximum robustness. It is also observed that mismatch can have a significant impact on static power dissipation.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2011-07-31T21:25:28Z</dc:date><dc:date>2011-12-26T12:53:09Z</dc:date><dc:date>2011-12-27T05:40:20Z</dc:date><dc:date>2011-07-31T21:25:28Z</dc:date><dc:date>2011-12-26T12:53:09Z</dc:date><dc:date>2011-12-27T05:40:20Z</dc:date><dc:date>2008</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE TRANSACTIONS ON ELECTRON DEVICES, 55(3), 909-915</dc:identifier><dc:identifier>0018-9383</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/TED.2007.915086</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/8242</dc:identifier><dc:identifier>http://hdl.handle.net/10054/8242</dc:identifier><dc:language>en</dc:language></oai_dc:dc>