[{"DBLP title": "Analysis and approximation for bank selection instruction minimization on partitioned memory architecture.", "DBLP authors": ["Minming Li", "Chun Jason Xue", "Tiantian Liu", "Yingchao Zhao"], "year": 2010, "doi": "https://doi.org/10.1145/1755888.1755890", "OA papers": [{"PaperId": "https://openalex.org/W2045695359", "PaperTitle": "Analysis and approximation for bank selection instruction minimization on partitioned memory architecture", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"City University of Hong Kong": 4.0}, "Authors": ["Minming Li", "Chun Jason Xue", "Tiantian Liu", "Yingchao Zhao"]}]}, {"DBLP title": "Versatile system-level memory-aware platform description approach for embedded MPSoCs.", "DBLP authors": ["Robert Pyka", "Felipe Klein", "Peter Marwedel", "Stylianos Mamagkakis"], "year": 2010, "doi": "https://doi.org/10.1145/1755888.1755891", "OA papers": [{"PaperId": "https://openalex.org/W2137976240", "PaperTitle": "Versatile system-level memory-aware platform description approach for embedded MPSoCs", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Klinikum Dortmund": 1.0, "Universidade Estadual de Campinas": 1.0, "TU Dortmund University": 1.0, "Imec": 1.0}, "Authors": ["Robert Pyka", "Felipe Klein", "Peter Marwedel", "Stylianos Mamagkakis"]}]}, {"DBLP title": "Operation and data mapping for CGRAs with multi-bank memory.", "DBLP authors": ["Yongjoo Kim", "Jongeun Lee", "Aviral Shrivastava", "Yunheung Paek"], "year": 2010, "doi": "https://doi.org/10.1145/1755888.1755892", "OA papers": [{"PaperId": "https://openalex.org/W2172296269", "PaperTitle": "Operation and data mapping for CGRAs with multi-bank memory", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"SEOUL NATIONAL UNIVERSITY Seoul, South Korea": 2.0, "Ulsan National Institute of Science and Technology": 1.0, "Arizona State University": 1.0}, "Authors": ["Young-Jin Kim", "Jongeun Lee", "Aviral Shrivastava", "Yunheung Paek"]}]}, {"DBLP title": "Look into details: the benefits of fine-grain streaming buffer analysis.", "DBLP authors": ["Mohammad H. Foroozannejad", "Matin Hashemi", "Trevor L. Hodges", "Soheil Ghiasi"], "year": 2010, "doi": "https://doi.org/10.1145/1755888.1755894", "OA papers": [{"PaperId": "https://openalex.org/W2037121693", "PaperTitle": "Look into details", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Davis": 4.0}, "Authors": ["Mohammad H. Foroozannejad", "Matin Hashemi", "Trevor L. Hodges", "Soheil Ghiasi"]}]}, {"DBLP title": "Modeling structured event streams in system level performance analysis.", "DBLP authors": ["Simon Perathoner", "Tobias Rein", "Lothar Thiele", "Kai Lampka", "Jonas Rox"], "year": 2010, "doi": "https://doi.org/10.1145/1755888.1755895", "OA papers": [{"PaperId": "https://openalex.org/W1966293963", "PaperTitle": "Modeling structured event streams in system level performance analysis", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ETH Zurich Zurich Switzerland": 4.0, "Technische Universit\u00e4t Braunschweig": 1.0}, "Authors": ["Simon Perathoner", "Tobias Rein", "Lothar Thiele", "Kai Lampka", "Jonas Rox"]}]}, {"DBLP title": "Translating concurrent action oriented specifications to synchronous guarded actions.", "DBLP authors": ["Jens Brandt", "Klaus Schneider", "Sandeep K. Shukla"], "year": 2010, "doi": "https://doi.org/10.1145/1755888.1755896", "OA papers": [{"PaperId": "https://openalex.org/W2081036036", "PaperTitle": "Translating concurrent action oriented specifications to synchronous guarded actions", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Kaiserslautern": 2.0, "Virginia Tech": 1.0}, "Authors": ["Jens Brandt", "Klaus Schneider", "Sandeep K. Shukla"]}]}, {"DBLP title": "Contracts for modular discrete controller synthesis.", "DBLP authors": ["Gwena\u00ebl Delaval", "Herv\u00e9 Marchand", "\u00c9ric Rutten"], "year": 2010, "doi": "https://doi.org/10.1145/1755888.1755898", "OA papers": [{"PaperId": "https://openalex.org/W2130876362", "PaperTitle": "Contracts for modular discrete controller synthesis", "Year": 2010, "CitationCount": 62, "EstimatedCitation": 62, "Affiliations": {"French Institute for Research in Computer Science and Automation": 3.0}, "Authors": ["Gwena\u00ebl Delaval", "Herv\u00e9 Marchand", "Eric Rutten"]}]}, {"DBLP title": "Semi-automatic derivation of timing models for WCET analysis.", "DBLP authors": ["Marc Schlickling", "Markus Pister"], "year": 2010, "doi": "https://doi.org/10.1145/1755888.1755899", "OA papers": [{"PaperId": "https://openalex.org/W2020291837", "PaperTitle": "Semi-automatic derivation of timing models for WCET analysis", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"AbsInt (Germany)": 1.0, "Saarland University": 1.0}, "Authors": ["Marc Schlickling", "Markus Pister"]}]}, {"DBLP title": "Design exploration and automatic generation of MPSoC platform TLMs from Kahn Process Network applications.", "DBLP authors": ["Ines Viskic", "Lochi Yu", "Daniel Gajski"], "year": 2010, "doi": "https://doi.org/10.1145/1755888.1755900", "OA papers": [{"PaperId": "https://openalex.org/W2015541974", "PaperTitle": "Design exploration and automatic generation of MPSoC platform TLMs from Kahn Process Network applications", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Embedded Systems (United States)": 3.0}, "Authors": ["Ines Viskic", "Lochi Yu", "Daniel D. Gajski"]}]}, {"DBLP title": "Compiler directed network-on-chip reliability enhancement for chip multiprocessors.", "DBLP authors": ["Ozcan Ozturk", "Mahmut T. Kandemir", "Mary Jane Irwin", "Sri Hari Krishna Narayanan"], "year": 2010, "doi": "https://doi.org/10.1145/1755888.1755902", "OA papers": [{"PaperId": "https://openalex.org/W2159636078", "PaperTitle": "Compiler directed network-on-chip reliability enhancement for chip multiprocessors", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Bilkent University": 1.0, "Pennsylvania State University": 3.0}, "Authors": ["Ozcan Ozturk", "Mahmut Kandemir", "Mary Jane Irwin", "Sri Hari Krishna Narayanan"]}]}, {"DBLP title": "Improving both the performance benefits and speed of optimization phase sequence searches.", "DBLP authors": ["Prasad A. Kulkarni", "Michael R. Jantz", "David B. Whalley"], "year": 2010, "doi": "https://doi.org/10.1145/1755888.1755903", "OA papers": [{"PaperId": "https://openalex.org/W2147347061", "PaperTitle": "Improving both the performance benefits and speed of optimization phase sequence searches", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Kansas": 2.0, "Florida State University": 1.0}, "Authors": ["Prasad S. Kulkarni", "Michael R. Jantz", "David Whalley"]}]}, {"DBLP title": "An efficient code update scheme for DSP applications in mobile embedded systems.", "DBLP authors": ["Weijia Li", "Youtao Zhang"], "year": 2010, "doi": "https://doi.org/10.1145/1755888.1755904", "OA papers": [{"PaperId": "https://openalex.org/W2127760585", "PaperTitle": "An efficient code update scheme for DSP applications in mobile embedded systems", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Pittsburgh": 2.0}, "Authors": ["Weijia Li", "Youtao Zhang"]}]}, {"DBLP title": "Elastic computing: a framework for transparent, portable, and adaptive multi-core heterogeneous computing.", "DBLP authors": ["John Robert Wernsing", "Greg Stitt"], "year": 2010, "doi": "https://doi.org/10.1145/1755888.1755906", "OA papers": [{"PaperId": "https://openalex.org/W2127844926", "PaperTitle": "Elastic computing", "Year": 2010, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"University of Florida": 2.0}, "Authors": ["John Wernsing", "Greg Stitt"]}]}, {"DBLP title": "Integrating safety analysis into the model-based development toolchain of automotive embedded systems.", "DBLP authors": ["Matthias Biehl", "De-Jiu Chen", "Martin T\u00f6rngren"], "year": 2010, "doi": "https://doi.org/10.1145/1755888.1755907", "OA papers": [{"PaperId": "https://openalex.org/W1995916972", "PaperTitle": "Integrating safety analysis into the model-based development toolchain of automotive embedded systems", "Year": 2010, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Royal Institute of Technology": 3.0}, "Authors": ["Matthias Biehl", "Chen DeJiu", "Martin T\u00f6rngren"]}]}, {"DBLP title": "Sampling-based program execution monitoring.", "DBLP authors": ["Sebastian Fischmeister", "Yanmeng Ba"], "year": 2010, "doi": "https://doi.org/10.1145/1755888.1755908", "OA papers": [{"PaperId": "https://openalex.org/W1988323408", "PaperTitle": "Sampling-based program execution monitoring", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Waterloo": 2.0}, "Authors": ["Sebastian Fischmeister", "Yanmeng Ba"]}]}, {"DBLP title": "Cache vulnerability equations for protecting data in embedded processor caches from soft errors.", "DBLP authors": ["Aviral Shrivastava", "Jongeun Lee", "Reiley Jeyapaul"], "year": 2010, "doi": "https://doi.org/10.1145/1755888.1755910", "OA papers": [{"PaperId": "https://openalex.org/W2171617263", "PaperTitle": "Cache vulnerability equations for protecting data in embedded processor caches from soft errors", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Arizona State University": 2.0, "Ulsan National Institute of Science and Technology": 1.0}, "Authors": ["Aviral Shrivastava", "Jongeun Lee", "Reiley Jeyapaul"]}]}, {"DBLP title": "Resilience analysis: tightening the CRPD bound for set-associative caches.", "DBLP authors": ["Sebastian Altmeyer", "Claire Maiza", "Jan Reineke"], "year": 2010, "doi": "https://doi.org/10.1145/1755888.1755911", "OA papers": [{"PaperId": "https://openalex.org/W2087735050", "PaperTitle": "Resilience analysis", "Year": 2010, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Saarland University": 3.0}, "Authors": ["Sebastian Altmeyer", "Claire Maiza", "Jan Reineke"]}]}, {"DBLP title": "RNFTL: a reuse-aware NAND flash translation layer for flash memory.", "DBLP authors": ["Yi Wang", "Duo Liu", "Meng Wang", "Zhiwei Qin", "Zili Shao", "Yong Guan"], "year": 2010, "doi": "https://doi.org/10.1145/1755888.1755912", "OA papers": [{"PaperId": "https://openalex.org/W1995339705", "PaperTitle": "RNFTL", "Year": 2010, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Hong Kong Polytechnic University": 5.0, "Capital Normal University": 1.0}, "Authors": ["Yi Wang", "Duo Liu", "Meng Wang", "Zhiwei Qin", "Zili Shao", "Yong Liang Guan"]}]}]