
ubuntu-preinstalled/systemd-tty-ask-password-agent:     file format elf32-littlearm


Disassembly of section .init:

00001470 <.init>:
    1470:	push	{r3, lr}
    1474:	bl	1d24 <log_oom_internal@plt+0x474>
    1478:	pop	{r3, pc}

Disassembly of section .plt:

0000147c <acquire_terminal@plt-0x14>:
    147c:	push	{lr}		; (str lr, [sp, #-4]!)
    1480:	ldr	lr, [pc, #4]	; 148c <acquire_terminal@plt-0x4>
    1484:	add	lr, pc, lr
    1488:	ldr	pc, [lr, #8]!
    148c:			; <UNDEFINED> instruction: 0x000139b4

00001490 <acquire_terminal@plt>:
    1490:	add	ip, pc, #0, 12
    1494:	add	ip, ip, #77824	; 0x13000
    1498:	ldr	pc, [ip, #2484]!	; 0x9b4

0000149c <path_is_absolute@plt>:
    149c:	add	ip, pc, #0, 12
    14a0:	add	ip, ip, #77824	; 0x13000
    14a4:	ldr	pc, [ip, #2476]!	; 0x9ac

000014a8 <ask_password_tty@plt>:
    14a8:	add	ip, pc, #0, 12
    14ac:	add	ip, ip, #77824	; 0x13000
    14b0:	ldr	pc, [ip, #2468]!	; 0x9a4

000014b4 <version@plt>:
    14b4:	add	ip, pc, #0, 12
    14b8:	add	ip, ip, #77824	; 0x13000
    14bc:	ldr	pc, [ip, #2460]!	; 0x99c

000014c0 <free@plt>:
    14c0:	add	ip, pc, #0, 12
    14c4:	add	ip, ip, #77824	; 0x13000
    14c8:	ldr	pc, [ip, #2452]!	; 0x994

000014cc <sockaddr_un_set_path@plt>:
    14cc:	add	ip, pc, #0, 12
    14d0:	add	ip, ip, #77824	; 0x13000
    14d4:	ldr	pc, [ip, #2444]!	; 0x98c

000014d8 <log_assert_failed_unreachable_realm@plt>:
    14d8:	add	ip, pc, #0, 12
    14dc:	add	ip, ip, #77824	; 0x13000
    14e0:	ldr	pc, [ip, #2436]!	; 0x984

000014e4 <__explicit_bzero_chk@plt>:
    14e4:	add	ip, pc, #0, 12
    14e8:	add	ip, ip, #77824	; 0x13000
    14ec:	ldr	pc, [ip, #2428]!	; 0x97c

000014f0 <get_ctty_devnr@plt>:
    14f0:	add	ip, pc, #0, 12
    14f4:	add	ip, ip, #77824	; 0x13000
    14f8:	ldr	pc, [ip, #2420]!	; 0x974

000014fc <path_join_internal@plt>:
    14fc:	add	ip, pc, #0, 12
    1500:	add	ip, ip, #77824	; 0x13000
    1504:	ldr	pc, [ip, #2412]!	; 0x96c

00001508 <closedir@plt>:
    1508:	add	ip, pc, #0, 12
    150c:	add	ip, ip, #77824	; 0x13000
    1510:	ldr	pc, [ip, #2404]!	; 0x964

00001514 <ask_password_agent_close@plt>:
    1514:	add	ip, pc, #0, 12
    1518:	add	ip, ip, #77824	; 0x13000
    151c:	ldr	pc, [ip, #2396]!	; 0x95c

00001520 <polkit_agent_close@plt>:
    1520:	add	ip, pc, #0, 12
    1524:	add	ip, ip, #77824	; 0x13000
    1528:	ldr	pc, [ip, #2388]!	; 0x954

0000152c <mac_selinux_finish@plt>:
    152c:	add	ip, pc, #0, 12
    1530:	add	ip, ip, #77824	; 0x13000
    1534:	ldr	pc, [ip, #2380]!	; 0x94c

00001538 <release_terminal@plt>:
    1538:	add	ip, pc, #0, 12
    153c:	add	ip, ip, #77824	; 0x13000
    1540:	ldr	pc, [ip, #2372]!	; 0x944

00001544 <stpcpy@plt>:
    1544:	add	ip, pc, #0, 12
    1548:	add	ip, ip, #77824	; 0x13000
    154c:	ldr	pc, [ip, #2364]!	; 0x93c

00001550 <signalfd@plt>:
    1550:	add	ip, pc, #0, 12
    1554:	add	ip, ip, #77824	; 0x13000
    1558:	ldr	pc, [ip, #2356]!	; 0x934

0000155c <timespec_store@plt>:
    155c:	add	ip, pc, #0, 12
    1560:	add	ip, ip, #77824	; 0x13000
    1564:	ldr	pc, [ip, #2348]!	; 0x92c

00001568 <sd_notifyf@plt>:
    1568:	add	ip, pc, #0, 12
    156c:	add	ip, ip, #77824	; 0x13000
    1570:	ldr	pc, [ip, #2340]!	; 0x924

00001574 <strv_free_erase@plt>:
    1574:	add	ip, pc, #0, 12
    1578:	add	ip, ip, #77824	; 0x13000
    157c:	ldr	pc, [ip, #2332]!	; 0x91c

00001580 <sigtimedwait@plt>:
    1580:	add	ip, pc, #0, 12
    1584:	add	ip, ip, #77824	; 0x13000
    1588:	ldr	pc, [ip, #2324]!	; 0x914

0000158c <internal_set_new@plt>:
    158c:	add	ip, pc, #0, 12
    1590:	add	ip, ip, #77824	; 0x13000
    1594:	ldr	pc, [ip, #2316]!	; 0x90c

00001598 <readdir64@plt>:
    1598:	add	ip, pc, #0, 12
    159c:	add	ip, ip, #77824	; 0x13000
    15a0:	ldr	pc, [ip, #2308]!	; 0x904

000015a4 <sendto@plt>:
    15a4:	add	ip, pc, #0, 12
    15a8:	add	ip, ip, #77824	; 0x13000
    15ac:	ldr	pc, [ip, #2300]!	; 0x8fc

000015b0 <prctl@plt>:
    15b0:	add	ip, pc, #0, 12
    15b4:	add	ip, ip, #77824	; 0x13000
    15b8:	ldr	pc, [ip, #2292]!	; 0x8f4

000015bc <set_put@plt>:
    15bc:	add	ip, pc, #0, 12
    15c0:	add	ip, ip, #77824	; 0x13000
    15c4:	ldr	pc, [ip, #2284]!	; 0x8ec

000015c8 <memset@plt>:
    15c8:	add	ip, pc, #0, 12
    15cc:	add	ip, ip, #77824	; 0x13000
    15d0:	ldr	pc, [ip, #2276]!	; 0x8e4

000015d4 <opendir@plt>:
    15d4:	add	ip, pc, #0, 12
    15d8:	add	ip, ip, #77824	; 0x13000
    15dc:	ldr	pc, [ip, #2268]!	; 0x8dc

000015e0 <log_get_max_level_realm@plt>:
    15e0:	add	ip, pc, #0, 12
    15e4:	add	ip, ip, #77824	; 0x13000
    15e8:	ldr	pc, [ip, #2260]!	; 0x8d4

000015ec <flush_fd@plt>:
    15ec:	add	ip, pc, #0, 12
    15f0:	add	ip, ip, #77824	; 0x13000
    15f4:	ldr	pc, [ip, #2252]!	; 0x8cc

000015f8 <sigaddset@plt>:
    15f8:	add	ip, pc, #0, 12
    15fc:	add	ip, ip, #77824	; 0x13000
    1600:	ldr	pc, [ip, #2244]!	; 0x8c4

00001604 <get_kernel_consoles@plt>:
    1604:	add	ip, pc, #0, 12
    1608:	add	ip, ip, #77824	; 0x13000
    160c:	ldr	pc, [ip, #2236]!	; 0x8bc

00001610 <malloc_usable_size@plt>:
    1610:	add	ip, pc, #0, 12
    1614:	add	ip, ip, #77824	; 0x13000
    1618:	ldr	pc, [ip, #2228]!	; 0x8b4

0000161c <abort@plt>:
    161c:	add	ip, pc, #0, 12
    1620:	add	ip, ip, #77824	; 0x13000
    1624:	ldr	pc, [ip, #2220]!	; 0x8ac

00001628 <poll@plt>:
    1628:	add	ip, pc, #0, 12
    162c:	add	ip, ip, #77824	; 0x13000
    1630:	ldr	pc, [ip, #2212]!	; 0x8a4

00001634 <safe_fork_full@plt>:
    1634:	add	ip, pc, #0, 12
    1638:	add	ip, ip, #77824	; 0x13000
    163c:	ldr	pc, [ip, #2204]!	; 0x89c

00001640 <mkfifo@plt>:
    1640:	add	ip, pc, #0, 12
    1644:	add	ip, ip, #77824	; 0x13000
    1648:	ldr	pc, [ip, #2196]!	; 0x894

0000164c <log_setup_service@plt>:
    164c:	add	ip, pc, #0, 12
    1650:	add	ip, ip, #77824	; 0x13000
    1654:	ldr	pc, [ip, #2188]!	; 0x88c

00001658 <kill@plt>:
    1658:	add	ip, pc, #0, 12
    165c:	add	ip, ip, #77824	; 0x13000
    1660:	ldr	pc, [ip, #2180]!	; 0x884

00001664 <open64@plt>:
    1664:	add	ip, pc, #0, 12
    1668:	add	ip, ip, #77824	; 0x13000
    166c:	ldr	pc, [ip, #2172]!	; 0x87c

00001670 <internal_hashmap_remove@plt>:
    1670:	add	ip, pc, #0, 12
    1674:	add	ip, ip, #77824	; 0x13000
    1678:	ldr	pc, [ip, #2164]!	; 0x874

0000167c <utmp_wall@plt>:
    167c:	add	ip, pc, #0, 12
    1680:	add	ip, ip, #77824	; 0x13000
    1684:	ldr	pc, [ip, #2156]!	; 0x86c

00001688 <waitid@plt>:
    1688:	add	ip, pc, #0, 12
    168c:	add	ip, ip, #77824	; 0x13000
    1690:	ldr	pc, [ip, #2148]!	; 0x864

00001694 <safe_close@plt>:
    1694:	add	ip, pc, #0, 12
    1698:	add	ip, ip, #77824	; 0x13000
    169c:	ldr	pc, [ip, #2140]!	; 0x85c

000016a0 <sigset_add_many@plt>:
    16a0:	add	ip, pc, #0, 12
    16a4:	add	ip, ip, #77824	; 0x13000
    16a8:	ldr	pc, [ip, #2132]!	; 0x854

000016ac <__stack_chk_fail@plt>:
    16ac:	add	ip, pc, #0, 12
    16b0:	add	ip, ip, #77824	; 0x13000
    16b4:	ldr	pc, [ip, #2124]!	; 0x84c

000016b8 <terminal_urlify_man@plt>:
    16b8:	add	ip, pc, #0, 12
    16bc:	add	ip, ip, #77824	; 0x13000
    16c0:	ldr	pc, [ip, #2116]!	; 0x844

000016c4 <internal_hashmap_free@plt>:
    16c4:	add	ip, pc, #0, 12
    16c8:	add	ip, ip, #77824	; 0x13000
    16cc:	ldr	pc, [ip, #2108]!	; 0x83c

000016d0 <socket@plt>:
    16d0:	add	ip, pc, #0, 12
    16d4:	add	ip, ip, #77824	; 0x13000
    16d8:	ldr	pc, [ip, #2100]!	; 0x834

000016dc <access@plt>:
    16dc:	add	ip, pc, #0, 12
    16e0:	add	ip, ip, #77824	; 0x13000
    16e4:	ldr	pc, [ip, #2092]!	; 0x82c

000016e8 <internal_hashmap_size@plt>:
    16e8:	add	ip, pc, #0, 12
    16ec:	add	ip, ip, #77824	; 0x13000
    16f0:	ldr	pc, [ip, #2084]!	; 0x824

000016f4 <config_parse@plt>:
    16f4:	add	ip, pc, #0, 12
    16f8:	add	ip, ip, #77824	; 0x13000
    16fc:	ldr	pc, [ip, #2076]!	; 0x81c

00001700 <setsid@plt>:
    1700:	add	ip, pc, #0, 12
    1704:	add	ip, ip, #77824	; 0x13000
    1708:	ldr	pc, [ip, #2068]!	; 0x814

0000170c <set_iterate@plt>:
    170c:	add	ip, pc, #0, 12
    1710:	add	ip, ip, #77824	; 0x13000
    1714:	ldr	pc, [ip, #2060]!	; 0x80c

00001718 <pid_is_alive@plt>:
    1718:	add	ip, pc, #0, 12
    171c:	add	ip, ip, #77824	; 0x13000
    1720:	ldr	pc, [ip, #2052]!	; 0x804

00001724 <__asprintf_chk@plt>:
    1724:	add	ip, pc, #0, 12
    1728:	add	ip, ip, #77824	; 0x13000
    172c:	ldr	pc, [ip, #2044]!	; 0x7fc

00001730 <getopt_long@plt>:
    1730:	add	ip, pc, #0, 12
    1734:	add	ip, ip, #77824	; 0x13000
    1738:	ldr	pc, [ip, #2036]!	; 0x7f4

0000173c <ask_password_plymouth@plt>:
    173c:	add	ip, pc, #0, 12
    1740:	add	ip, ip, #77824	; 0x13000
    1744:	ldr	pc, [ip, #2028]!	; 0x7ec

00001748 <pager_close@plt>:
    1748:	add	ip, pc, #0, 12
    174c:	add	ip, ip, #77824	; 0x13000
    1750:	ldr	pc, [ip, #2020]!	; 0x7e4

00001754 <sigaction@plt>:
    1754:	add	ip, pc, #0, 12
    1758:	add	ip, ip, #77824	; 0x13000
    175c:	ldr	pc, [ip, #2012]!	; 0x7dc

00001760 <strjoin_real@plt>:
    1760:	add	ip, pc, #0, 12
    1764:	add	ip, ip, #77824	; 0x13000
    1768:	ldr	pc, [ip, #2004]!	; 0x7d4

0000176c <umask@plt>:
    176c:	add	ip, pc, #0, 12
    1770:	add	ip, ip, #77824	; 0x13000
    1774:	ldr	pc, [ip, #1996]!	; 0x7cc

00001778 <malloc@plt>:
    1778:	add	ip, pc, #0, 12
    177c:	add	ip, ip, #77824	; 0x13000
    1780:	ldr	pc, [ip, #1988]!	; 0x7c4

00001784 <strlen@plt>:
    1784:	add	ip, pc, #0, 12
    1788:	add	ip, ip, #77824	; 0x13000
    178c:	ldr	pc, [ip, #1980]!	; 0x7bc

00001790 <mkdir_p_label@plt>:
    1790:	add	ip, pc, #0, 12
    1794:	add	ip, ip, #77824	; 0x13000
    1798:	ldr	pc, [ip, #1972]!	; 0x7b4

0000179c <is_clean_exit@plt>:
    179c:	add	ip, pc, #0, 12
    17a0:	add	ip, ip, #77824	; 0x13000
    17a4:	ldr	pc, [ip, #1964]!	; 0x7ac

000017a8 <now@plt>:
    17a8:	add	ip, pc, #0, 12
    17ac:	add	ip, ip, #77824	; 0x13000
    17b0:	ldr	pc, [ip, #1956]!	; 0x7a4

000017b4 <strv_copy@plt>:
    17b4:	add	ip, pc, #0, 12
    17b8:	add	ip, ip, #77824	; 0x13000
    17bc:	ldr	pc, [ip, #1948]!	; 0x79c

000017c0 <execv@plt>:
    17c0:	add	ip, pc, #0, 12
    17c4:	add	ip, ip, #77824	; 0x13000
    17c8:	ldr	pc, [ip, #1940]!	; 0x794

000017cc <_exit@plt>:
    17cc:	add	ip, pc, #0, 12
    17d0:	add	ip, ip, #77824	; 0x13000
    17d4:	ldr	pc, [ip, #1932]!	; 0x78c

000017d8 <strcmp@plt>:
    17d8:	add	ip, pc, #0, 12
    17dc:	add	ip, ip, #77824	; 0x13000
    17e0:	ldr	pc, [ip, #1924]!	; 0x784

000017e4 <__errno_location@plt>:
    17e4:	add	ip, pc, #0, 12
    17e8:	add	ip, ip, #77824	; 0x13000
    17ec:	ldr	pc, [ip, #1916]!	; 0x77c

000017f0 <inotify_add_watch_and_warn@plt>:
    17f0:	add	ip, pc, #0, 12
    17f4:	add	ip, ip, #77824	; 0x13000
    17f8:	ldr	pc, [ip, #1908]!	; 0x774

000017fc <inotify_init1@plt>:
    17fc:	add	ip, pc, #0, 12
    1800:	add	ip, ip, #77824	; 0x13000
    1804:	ldr	pc, [ip, #1900]!	; 0x76c

00001808 <__lxstat64@plt>:
    1808:	add	ip, pc, #0, 12
    180c:	add	ip, ip, #77824	; 0x13000
    1810:	ldr	pc, [ip, #1892]!	; 0x764

00001814 <reset_terminal_fd@plt>:
    1814:	add	ip, pc, #0, 12
    1818:	add	ip, ip, #77824	; 0x13000
    181c:	ldr	pc, [ip, #1884]!	; 0x75c

00001820 <log_assert_failed_realm@plt>:
    1820:	add	ip, pc, #0, 12
    1824:	add	ip, ip, #77824	; 0x13000
    1828:	ldr	pc, [ip, #1876]!	; 0x754

0000182c <sigemptyset@plt>:
    182c:	add	ip, pc, #0, 12
    1830:	add	ip, ip, #77824	; 0x13000
    1834:	ldr	pc, [ip, #1868]!	; 0x74c

00001838 <log_internal_realm@plt>:
    1838:	add	ip, pc, #0, 12
    183c:	add	ip, ip, #77824	; 0x13000
    1840:	ldr	pc, [ip, #1860]!	; 0x744

00001844 <strv_free@plt>:
    1844:	add	ip, pc, #0, 12
    1848:	add	ip, ip, #77824	; 0x13000
    184c:	ldr	pc, [ip, #1852]!	; 0x73c

00001850 <__libc_start_main@plt>:
    1850:	add	ip, pc, #0, 12
    1854:	add	ip, ip, #77824	; 0x13000
    1858:	ldr	pc, [ip, #1844]!	; 0x734

0000185c <__gmon_start__@plt>:
    185c:	add	ip, pc, #0, 12
    1860:	add	ip, ip, #77824	; 0x13000
    1864:	ldr	pc, [ip, #1836]!	; 0x72c

00001868 <hidden_or_backup_file@plt>:
    1868:	add	ip, pc, #0, 12
    186c:	add	ip, ip, #77824	; 0x13000
    1870:	ldr	pc, [ip, #1828]!	; 0x724

00001874 <mkdir_parents_label@plt>:
    1874:	add	ip, pc, #0, 12
    1878:	add	ip, ip, #77824	; 0x13000
    187c:	ldr	pc, [ip, #1820]!	; 0x71c

00001880 <sigprocmask@plt>:
    1880:	add	ip, pc, #0, 12
    1884:	add	ip, ip, #77824	; 0x13000
    1888:	ldr	pc, [ip, #1812]!	; 0x714

0000188c <__cxa_finalize@plt>:
    188c:	add	ip, pc, #0, 12
    1890:	add	ip, ip, #77824	; 0x13000
    1894:	ldr	pc, [ip, #1804]!	; 0x70c

00001898 <sigprocmask_many@plt>:
    1898:	add	ip, pc, #0, 12
    189c:	add	ip, ip, #77824	; 0x13000
    18a0:	ldr	pc, [ip, #1796]!	; 0x704

000018a4 <__printf_chk@plt>:
    18a4:	add	ip, pc, #0, 12
    18a8:	add	ip, ip, #77824	; 0x13000
    18ac:	ldr	pc, [ip, #1788]!	; 0x6fc

000018b0 <log_oom_internal@plt>:
    18b0:	add	ip, pc, #0, 12
    18b4:	add	ip, ip, #77824	; 0x13000
    18b8:	ldr	pc, [ip, #1780]!	; 0x6f4

Disassembly of section .text:

000018bc <.text>:
    18bc:	blmi	ff4d440c <log_oom_internal@plt+0xff4d2b5c>
    18c0:	push	{r1, r3, r4, r5, r6, sl, lr}
    18c4:	strdlt	r4, [r7], r0
    18c8:			; <UNDEFINED> instruction: 0x460658d3
    18cc:	movthi	pc, #2271	; 0x8df	; <UNPREDICTABLE>
    18d0:	bmi	ff413114 <log_oom_internal@plt+0xff411864>
    18d4:	movwls	r6, #22555	; 0x581b
    18d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    18dc:	blmi	ff392cc4 <log_oom_internal@plt+0xff391414>
    18e0:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    18e4:			; <UNDEFINED> instruction: 0xf8586010
    18e8:	andsvs	r3, r9, r3
    18ec:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    18f0:			; <UNDEFINED> instruction: 0xf7ff2012
    18f4:	mcrcs	15, 0, lr, cr0, cr12, {1}
    18f8:	rschi	pc, r9, r0, asr #5
    18fc:			; <UNDEFINED> instruction: 0xf0002f00
    1900:			; <UNDEFINED> instruction: 0xf8df80f5
    1904:			; <UNDEFINED> instruction: 0xf8dfb318
    1908:			; <UNDEFINED> instruction: 0xf8df9318
    190c:	ldrbtmi	sl, [fp], #792	; 0x318
    1910:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    1914:	ldrbmi	r2, [fp], -r0, lsl #10
    1918:	ldrtmi	r4, [r9], -sl, asr #12
    191c:	strls	r4, [r0, #-1584]	; 0xfffff9d0
    1920:	svc	0x0006f7ff
    1924:	vmull.p8	<illegal reg q8.5>, d0, d4
    1928:			; <UNDEFINED> instruction: 0xf5b480f0
    192c:	vpmax.f32	d7, d16, d3
    1930:	ldfcsp	f0, [pc], #332	; 1a84 <log_oom_internal@plt+0x1d4>
    1934:			; <UNDEFINED> instruction: 0xf46fdd0a
    1938:	ldrmi	r7, [ip], #-896	; 0xfffffc80
    193c:			; <UNDEFINED> instruction: 0xf2002c05
    1940:	ldm	pc, {r0, r2, r3, r4, r6, r8, pc}^	; <UNPREDICTABLE>
    1944:	orrhi	pc, r6, r4
    1948:	blhi	145f740 <log_oom_internal@plt+0x145de90>
    194c:	teqle	r0, pc, lsr ip
    1950:	ldreq	pc, [r5, #-111]	; 0xffffff91
    1954:	rsbmi	r4, sl, #180, 18	; 0x2d0000
    1958:	ldrbtmi	r2, [r9], #-0
    195c:	mcr	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1960:	ldcl	7, cr15, [r8, #1020]	; 0x3fc
    1964:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
    1968:	mcr	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    196c:	ldcl	7, cr15, [lr, #1020]	; 0x3fc
    1970:			; <UNDEFINED> instruction: 0xf8584bae
    1974:	cmnlt	ip, r3
    1978:	strcc	r4, [r3], #-2989	; 0xfffff453
    197c:	streq	pc, [r3], #-36	; 0xffffffdc
    1980:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1984:	andle	r4, r5, #180, 4	; 0x4000000b
    1988:	movweq	lr, #2516	; 0x9d4
    198c:	ldrmi	r3, [r8, r8, lsl #8]
    1990:	mvnsle	r4, #180, 4	; 0x4000000b
    1994:	svceq	0x00e84aa7
    1998:	ldrbtmi	r4, [sl], #-2972	; 0xfffff464
    199c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    19a0:	subsmi	r9, sl, r5, lsl #22
    19a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    19a8:	msrhi	CPSR_sx, r0, asr #32
    19ac:	pop	{r0, r1, r2, ip, sp, pc}
    19b0:	stclcs	15, cr8, [r8], #-960	; 0xfffffc40
    19b4:	tsthi	r0, r0, asr #32	; <UNPREDICTABLE>
    19b8:	bge	11403c <log_oom_internal@plt+0x11278c>
    19bc:	ldrbtmi	r4, [r9], #-2207	; 0xfffff761
    19c0:	ldrbtmi	r9, [r8], #-1284	; 0xfffffafc
    19c4:	mrc	7, 3, APSR_nzcv, cr8, cr15, {7}
    19c8:	blle	1b0b9d0 <log_oom_internal@plt+0x1b0a120>
    19cc:	mulcs	r1, ip, sl
    19d0:	blls	114048 <log_oom_internal@plt+0x112798>
    19d4:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    19d8:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
    19dc:	svc	0x0062f7ff
    19e0:			; <UNDEFINED> instruction: 0xf7ff9804
    19e4:	ldr	lr, [fp, lr, ror #26]!
    19e8:	andcs	r4, r1, #154624	; 0x25c00
    19ec:	andcs	pc, r0, sl, lsl #17
    19f0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    19f4:	blcs	1ba68 <log_oom_internal@plt+0x1a1b8>
    19f8:	ldmdavc	r8, {r2, r3, r7, ip, lr, pc}
    19fc:	cmnle	r3, r0, lsl #16
    1a00:	stcl	7, cr15, [lr, #1020]!	; 0x3fc
    1a04:	stcle	8, cr2, [r3, #8]!
    1a08:			; <UNDEFINED> instruction: 0x21164c90
    1a0c:			; <UNDEFINED> instruction: 0xf2c44a90
    1a10:	ldmmi	r0, {r8}
    1a14:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1a18:	mvnsvc	pc, #1325400064	; 0x4f000000
    1a1c:			; <UNDEFINED> instruction: 0xf5024478
    1a20:	stmib	sp, {r1, r4, r5, r6, r7, r9, ip, sp, lr}^
    1a24:	strmi	r2, [r2], -r0, lsl #8
    1a28:	andcc	r2, r3, #3
    1a2c:	svc	0x0004f7ff
    1a30:	ands	r4, r6, r5, lsl #12
    1a34:	andcs	r4, r1, #136, 22	; 0x22000
    1a38:	subsvc	r4, sl, fp, ror r4
    1a3c:	blmi	fe1fb7ec <log_oom_internal@plt+0xfe1f9f3c>
    1a40:	ldrbtmi	r2, [fp], #-515	; 0xfffffdfd
    1a44:			; <UNDEFINED> instruction: 0xe765601a
    1a48:	andcs	r4, r2, #136192	; 0x21400
    1a4c:	andsvs	r4, sl, fp, ror r4
    1a50:	blmi	fe13b7d8 <log_oom_internal@plt+0xfe139f28>
    1a54:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1a58:	smmla	fp, sl, r0, r6
    1a5c:	stc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    1a60:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    1a64:	blmi	fe038ec0 <log_oom_internal@plt+0xfe037610>
    1a68:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1a6c:	blmi	1fee120 <log_oom_internal@plt+0x1fec870>
    1a70:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1a74:	rsble	r2, lr, r0, lsl #22
    1a78:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1a7c:	ldcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    1a80:	ldrbtmi	r4, [fp], #-2939	; 0xfffff485
    1a84:	stmdacc	r1, {r3, r4, fp, sp, lr}
    1a88:	andcs	fp, r1, r8, lsl pc
    1a8c:	stc2	0, cr15, [r4]
    1a90:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    1a94:	svcge	0x0064f6bf
    1a98:	blmi	1dbb810 <log_oom_internal@plt+0x1db9f60>
    1a9c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1aa0:	rscle	r2, sp, r0, lsl #22
    1aa4:	blmi	1d3ba4c <log_oom_internal@plt+0x1d3a19c>
    1aa8:	ldmdbmi	r4!, {r3, r5, r9, sl, lr}^
    1aac:	sbcvc	pc, lr, #1325400064	; 0x4f000000
    1ab0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1ab4:	mvnvc	pc, #12582912	; 0xc00000
    1ab8:			; <UNDEFINED> instruction: 0xf7ff3103
    1abc:			; <UNDEFINED> instruction: 0x4605eefa
    1ac0:			; <UNDEFINED> instruction: 0xf7ff9804
    1ac4:			; <UNDEFINED> instruction: 0xe7ccecfe
    1ac8:	andcc	pc, r4, sl, asr #17
    1acc:	stclmi	7, cr14, [ip], #-136	; 0xffffff78
    1ad0:	mvnvc	pc, #1325400064	; 0x4f000000
    1ad4:	andcs	r4, r0, fp, ror #20
    1ad8:	ldrbtmi	r4, [ip], #-2411	; 0xfffff695
    1adc:			; <UNDEFINED> instruction: 0xf504447a
    1ae0:	ldrbtmi	r7, [r9], #-1256	; 0xfffffb18
    1ae4:	strls	r3, [r0], #-515	; 0xfffffdfd
    1ae8:	mrc	7, 4, APSR_nzcv, cr10, cr15, {7}
    1aec:	ldrtmi	r4, [r8], -r7, ror #24
    1af0:	vpmax.s8	q10, q0, <illegal reg q11.5>
    1af4:	stmdbmi	r7!, {r0, r1, r3, r6, r7, r8, r9, ip}^
    1af8:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1afc:	strbtvc	pc, [r8], #1284	; 0x504	; <UNPREDICTABLE>
    1b00:	andcc	r4, r3, #2030043136	; 0x79000000
    1b04:			; <UNDEFINED> instruction: 0xf7ff9400
    1b08:	blmi	18fd540 <log_oom_internal@plt+0x18fbc90>
    1b0c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1b10:	addsmi	r6, lr, #1769472	; 0x1b0000
    1b14:	strtmi	sp, [r8], -r4, lsr #32
    1b18:	stcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1b1c:			; <UNDEFINED> instruction: 0xf77f2802
    1b20:	mcrrmi	15, 1, sl, r7, cr7
    1b24:	bmi	1749f84 <log_oom_internal@plt+0x17486d4>
    1b28:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    1b2c:	vtst.8	q10, q0, q6
    1b30:			; <UNDEFINED> instruction: 0xf85813ff
    1b34:	ldrbtmi	r4, [sl], #-4
    1b38:			; <UNDEFINED> instruction: 0xf5024478
    1b3c:	stmib	sp, {r1, r4, r5, r6, r7, r9, ip, sp, lr}^
    1b40:	andcs	r2, r3, r0
    1b44:	bmi	15dbbdc <log_oom_internal@plt+0x15da32c>
    1b48:	strls	r4, [r2], #-1146	; 0xfffffb86
    1b4c:			; <UNDEFINED> instruction: 0xf7ff4402
    1b50:			; <UNDEFINED> instruction: 0x4605ee74
    1b54:	ldrtmi	lr, [r8], -r5, lsl #15
    1b58:			; <UNDEFINED> instruction: 0xf948f000
    1b5c:	ldr	r4, [r8, r5, lsl #12]
    1b60:	ldrbtmi	r4, [fp], #-2897	; 0xfffff4af
    1b64:	ldmiblt	sl, {r1, r3, r4, r6, fp, ip, sp, lr}^
    1b68:	blcs	1fbdc <log_oom_internal@plt+0x1e32c>
    1b6c:	blmi	13f5dc8 <log_oom_internal@plt+0x13f4518>
    1b70:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1b74:	blcs	50780 <log_oom_internal@plt+0x4eed0>
    1b78:	svcge	0x0079f67f
    1b7c:			; <UNDEFINED> instruction: 0xf7ff2000
    1b80:	stmdacs	r2, {r4, r5, r8, sl, fp, sp, lr, pc}
    1b84:	mcrge	7, 7, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    1b88:	tstcs	r6, r9, asr #24
    1b8c:	vmull.s<illegal width 8>	q10, d4, d1[2]
    1b90:	stmdami	r9, {r8}^
    1b94:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1b98:	movwcs	pc, #21056	; 0x5240	; <UNPREDICTABLE>
    1b9c:			; <UNDEFINED> instruction: 0xe73e4478
    1ba0:	ldrbtmi	r4, [sl], #-2630	; 0xfffff5ba
    1ba4:	bcc	5bbf4 <log_oom_internal@plt+0x5a344>
    1ba8:	stmiale	r7!, {r0, r9, fp, sp}^
    1bac:	blcs	1fc20 <log_oom_internal@plt+0x1e370>
    1bb0:	svcge	0x0073f43f
    1bb4:			; <UNDEFINED> instruction: 0xf7ff4628
    1bb8:	stmdacs	r2, {r2, r4, r8, sl, fp, sp, lr, pc}
    1bbc:	mcrge	7, 6, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    1bc0:	tstcs	r6, pc, lsr ip
    1bc4:	vmvn.i16	d20, #20224	; 0x4f00
    1bc8:	ldmdami	pc!, {r8}	; <UNPREDICTABLE>
    1bcc:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1bd0:	movwcs	pc, #37440	; 0x9240	; <UNPREDICTABLE>
    1bd4:			; <UNDEFINED> instruction: 0xe7224478
    1bd8:	vfma.f32	d20, d0, d28
    1bdc:	bmi	f06bd0 <log_oom_internal@plt+0xf05320>
    1be0:	ldmdbmi	ip!, {sp}
    1be4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1be8:	rscvc	pc, r8, #8388608	; 0x800000
    1bec:	andls	r4, r0, #2030043136	; 0x79000000
    1bf0:	andcc	r4, r3, #35651584	; 0x2200000
    1bf4:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
    1bf8:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    1bfc:	andcs	r4, r0, #55296	; 0xd800
    1c00:	andsvs	r4, sl, fp, ror r4
    1c04:	svclt	0x0000e686
    1c08:	andeq	r3, r1, ip, ror r5
    1c0c:	andeq	r0, r0, r4, ror r1
    1c10:	andeq	r3, r1, r0, ror #10
    1c14:	andeq	r0, r0, ip, lsl #3
    1c18:	andeq	r0, r0, ip, ror r1
    1c1c:	andeq	r3, r1, r2, lsl #6
    1c20:	andeq	r2, r0, r4, lsr #6
    1c24:	strdeq	r3, [r1], -r6
    1c28:	andeq	r2, r0, sl, lsr #5
    1c2c:	muleq	r0, r8, r1
    1c30:	muleq	r0, ip, r1
    1c34:	andeq	r3, r1, r2, lsr #9
    1c38:	andeq	r1, r0, sl, lsl #31
    1c3c:	andeq	r1, r0, sl, lsl #31
    1c40:			; <UNDEFINED> instruction: 0x000001b0
    1c44:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    1c48:	andeq	r0, r0, r4, lsl #3
    1c4c:	andeq	r2, r0, r4, asr #2
    1c50:	andeq	r2, r0, lr, lsr r2
    1c54:	andeq	r1, r0, r8, ror #17
    1c58:	ldrdeq	r3, [r1], -r0
    1c5c:			; <UNDEFINED> instruction: 0x000135be
    1c60:			; <UNDEFINED> instruction: 0x000135b4
    1c64:	andeq	r3, r1, sl, lsr #11
    1c68:	andeq	r3, r1, r0, lsr #11
    1c6c:	muleq	r1, r8, r5
    1c70:	andeq	r3, r1, lr, ror r5
    1c74:	andeq	r3, r1, ip, ror #10
    1c78:	andeq	r2, r0, r4, lsr #3
    1c7c:	andeq	r1, r0, r2, asr r8
    1c80:	andeq	r2, r0, sl, ror r1
    1c84:	andeq	r1, r0, r8, lsr #16
    1c88:	andeq	r1, r0, r2, asr lr
    1c8c:	andeq	r2, r0, ip, asr r1
    1c90:	andeq	r1, r0, sl, lsl #16
    1c94:	andeq	r1, r0, r0, asr #28
    1c98:	andeq	r0, r0, r8, ror r1
    1c9c:	andeq	r2, r0, lr, lsl r1
    1ca0:	andeq	r2, r0, r0, rrx
    1ca4:			; <UNDEFINED> instruction: 0x000017bc
    1ca8:	andeq	r3, r1, r6, lsr #9
    1cac:	muleq	r1, r0, r4
    1cb0:	andeq	r2, r0, ip, lsl r0
    1cb4:	strheq	r2, [r0], -lr
    1cb8:	andeq	r1, r0, r8, ror #14
    1cbc:	andeq	r3, r1, lr, asr r4
    1cc0:	andeq	r2, r0, ip
    1cc4:	andeq	r2, r0, r6, lsl #1
    1cc8:	andeq	r1, r0, r0, lsr r7
    1ccc:	andeq	r1, r0, r0, lsr #14
    1cd0:	andeq	r2, r0, lr, rrx
    1cd4:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    1cd8:	andeq	r3, r1, r0, lsl #8
    1cdc:	bleq	3de20 <log_oom_internal@plt+0x3c570>
    1ce0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1ce4:	strbtmi	fp, [sl], -r2, lsl #24
    1ce8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1cec:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1cf0:	ldrmi	sl, [sl], #776	; 0x308
    1cf4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1cf8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1cfc:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1d00:			; <UNDEFINED> instruction: 0xf85a4b06
    1d04:	stmdami	r6, {r0, r1, ip, sp}
    1d08:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1d0c:	stc	7, cr15, [r0, #1020]!	; 0x3fc
    1d10:	stc	7, cr15, [r4], {255}	; 0xff
    1d14:	andeq	r3, r1, ip, lsr #2
    1d18:	andeq	r0, r0, ip, lsr #3
    1d1c:	andeq	r0, r0, r4, lsr #3
    1d20:	andeq	r0, r0, r0, lsl #3
    1d24:	ldr	r3, [pc, #20]	; 1d40 <log_oom_internal@plt+0x490>
    1d28:	ldr	r2, [pc, #20]	; 1d44 <log_oom_internal@plt+0x494>
    1d2c:	add	r3, pc, r3
    1d30:	ldr	r2, [r3, r2]
    1d34:	cmp	r2, #0
    1d38:	bxeq	lr
    1d3c:	b	185c <__gmon_start__@plt>
    1d40:	andeq	r3, r1, ip, lsl #2
    1d44:			; <UNDEFINED> instruction: 0x000001b4
    1d48:	blmi	1d3d68 <log_oom_internal@plt+0x1d24b8>
    1d4c:	bmi	1d2f34 <log_oom_internal@plt+0x1d1684>
    1d50:	addmi	r4, r3, #2063597568	; 0x7b000000
    1d54:	andle	r4, r3, sl, ror r4
    1d58:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1d5c:	ldrmi	fp, [r8, -r3, lsl #2]
    1d60:	svclt	0x00004770
    1d64:			; <UNDEFINED> instruction: 0x000132b8
    1d68:			; <UNDEFINED> instruction: 0x000132b4
    1d6c:	andeq	r3, r1, r8, ror #1
    1d70:	andeq	r0, r0, r8, lsr #3
    1d74:	stmdbmi	r9, {r3, fp, lr}
    1d78:	bmi	252f60 <log_oom_internal@plt+0x2516b0>
    1d7c:	bne	252f68 <log_oom_internal@plt+0x2516b8>
    1d80:	svceq	0x00cb447a
    1d84:			; <UNDEFINED> instruction: 0x01a1eb03
    1d88:	andle	r1, r3, r9, asr #32
    1d8c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1d90:	ldrmi	fp, [r8, -r3, lsl #2]
    1d94:	svclt	0x00004770
    1d98:	andeq	r3, r1, ip, lsl #5
    1d9c:	andeq	r3, r1, r8, lsl #5
    1da0:	strheq	r3, [r1], -ip
    1da4:			; <UNDEFINED> instruction: 0x000001b8
    1da8:	blmi	2af1d0 <log_oom_internal@plt+0x2ad920>
    1dac:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1db0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1db4:	blmi	270368 <log_oom_internal@plt+0x26eab8>
    1db8:	ldrdlt	r5, [r3, -r3]!
    1dbc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1dc0:			; <UNDEFINED> instruction: 0xf7ff6818
    1dc4:			; <UNDEFINED> instruction: 0xf7ffed64
    1dc8:	blmi	1c1ccc <log_oom_internal@plt+0x1c041c>
    1dcc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1dd0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1dd4:	andeq	r3, r1, r6, asr r2
    1dd8:	andeq	r3, r1, ip, lsl #1
    1ddc:			; <UNDEFINED> instruction: 0x000001bc
    1de0:	andeq	r3, r1, lr, lsr r2
    1de4:	andeq	r3, r1, r6, lsr r2
    1de8:	svclt	0x0000e7c4
    1dec:	svcmi	0x00f0e92d
    1df0:	stc	6, cr2, [sp, #-0]
    1df4:	ldrtmi	r8, [r1], -r2, lsl #22
    1df8:	ldrbmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1dfc:			; <UNDEFINED> instruction: 0xf8df2280
    1e00:	pkhtbmi	r3, r0, r8, asr #9
    1e04:	rsclt	r4, pc, ip, ror r4	; <UNPREDICTABLE>
    1e08:	ldmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    1e0c:	stcge	8, cr5, [r7, #-908]	; 0xfffffc74
    1e10:	ldmdavs	fp, {r3, r6, r9, sl, lr}
    1e14:			; <UNDEFINED> instruction: 0xf04f936d
    1e18:	eorvs	r0, lr, r0, lsl #6
    1e1c:	bl	ff53fe20 <log_oom_internal@plt+0xff53e570>
    1e20:			; <UNDEFINED> instruction: 0xf7ff4628
    1e24:	vmovne.16	d20[1], lr
    1e28:	blle	16d36f0 <log_oom_internal@plt+0x16d1e40>
    1e2c:	bl	febbfe30 <log_oom_internal@plt+0xfebbe580>
    1e30:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    1e34:			; <UNDEFINED> instruction: 0x4640d074
    1e38:	ldc	7, cr15, [ip], #1020	; 0x3fc
    1e3c:	stmdacs	r0, {r7, r9, sl, lr}
    1e40:	tsthi	r1, r0	; <UNPREDICTABLE>
    1e44:	cdpcs	8, 0, cr6, cr0, cr14, {1}
    1e48:			; <UNDEFINED> instruction: 0xf8dfd078
    1e4c:	mcrcc	4, 0, r3, cr4, cr0, {4}
    1e50:	strlt	pc, [ip], #2271	; 0x8df
    1e54:	bls	43d67c <log_oom_internal@plt+0x43bdcc>
    1e58:	movwls	r4, #21627	; 0x547b
    1e5c:	ldrbtmi	r3, [fp], #804	; 0x324
    1e60:	ldrmi	r4, [sl], r9, lsr #13
    1e64:	svcmi	0x0004f856
    1e68:	rsble	r2, r4, r0, lsl #24
    1e6c:	ldrbmi	r2, [r9], -r0, lsl #4
    1e70:			; <UNDEFINED> instruction: 0xf7ff2011
    1e74:	stmdacs	r0, {r4, r5, r6, sl, fp, sp, lr, pc}
    1e78:	sbchi	pc, sp, r0, asr #5
    1e7c:	ldrbmi	r2, [r1], -r0, lsl #4
    1e80:			; <UNDEFINED> instruction: 0xf7ff2001
    1e84:	stmdacs	r0, {r3, r5, r6, sl, fp, sp, lr, pc}
    1e88:	sbcshi	pc, r3, r0, asr #5
    1e8c:			; <UNDEFINED> instruction: 0xf04f2201
    1e90:			; <UNDEFINED> instruction: 0x461033ff
    1e94:	mrscs	r9, LR_irq
    1e98:			; <UNDEFINED> instruction: 0xf7ff2311
    1e9c:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    1ea0:	sbcshi	pc, r4, r0, asr #5
    1ea4:	ldrteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1ea8:	sfmge	f2, 4, [r6, #-0]
    1eac:	ldrbtmi	r4, [r8], #-1553	; 0xfffff9ef
    1eb0:	strls	r2, [r0, #-801]	; 0xfffffcdf
    1eb4:	bl	fefbfeb8 <log_oom_internal@plt+0xfefbe608>
    1eb8:	blle	180bec0 <log_oom_internal@plt+0x180a610>
    1ebc:	stmdavs	r9!, {r1, r2, r3, r5, r6, ip, lr, pc}
    1ec0:			; <UNDEFINED> instruction: 0xf7ff4638
    1ec4:	stmdacs	r0, {r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    1ec8:			; <UNDEFINED> instruction: 0xf8dfdacc
    1ecc:	vqshl.s8	d17, d12, d0
    1ed0:	blls	14a920 <log_oom_internal@plt+0x149070>
    1ed4:	ldrbtmi	r2, [r9], #-0
    1ed8:	tstcc	r3, sp, asr #12
    1edc:	stcl	7, cr15, [r8], #1020	; 0x3fc
    1ee0:	sub	r4, lr, r2, lsl #13
    1ee4:	bl	1f3fee8 <log_oom_internal@plt+0x1f3e638>
    1ee8:	vsub.i8	d2, d0, d2
    1eec:	rsbmi	r8, r0, #131	; 0x83
    1ef0:			; <UNDEFINED> instruction: 0xf1c0b2c0
    1ef4:	stmdavs	r8!, {r9, fp}
    1ef8:			; <UNDEFINED> instruction: 0xf7ffb108
    1efc:	bmi	ffefd194 <log_oom_internal@plt+0xffefb8e4>
    1f00:	ldrbtmi	r4, [sl], #-3061	; 0xfffff40b
    1f04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f08:	subsmi	r9, sl, sp, ror #22
    1f0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1f10:	bichi	pc, sl, r0, asr #32
    1f14:	rsblt	r4, pc, r0, asr r6	; <UNPREDICTABLE>
    1f18:	blhi	bd214 <log_oom_internal@plt+0xbb964>
    1f1c:	svchi	0x00f0e8bd
    1f20:	vmul.i8	q10, q8, <illegal reg q9.5>
    1f24:	blmi	ffcca940 <log_oom_internal@plt+0xffcc9090>
    1f28:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    1f2c:			; <UNDEFINED> instruction: 0xf7ff3103
    1f30:	strmi	lr, [r2], r0, asr #25
    1f34:			; <UNDEFINED> instruction: 0x464de7df
    1f38:	bls	43d7a0 <log_oom_internal@plt+0x43bef0>
    1f3c:	smlabbcs	r0, r0, r2, r2
    1f40:			; <UNDEFINED> instruction: 0xf7ff4648
    1f44:	tstcs	r0, r2, asr #22
    1f48:	movwcs	r4, #17928	; 0x4608
    1f4c:			; <UNDEFINED> instruction: 0xf7ff464a
    1f50:	stmdacs	r0, {r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    1f54:	adcshi	pc, sp, r0, lsl #5
    1f58:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    1f5c:	stccs	8, cr6, [r4], {4}
    1f60:	andcs	sp, r0, ip, ror #1
    1f64:	bl	f3ff68 <log_oom_internal@plt+0xf3e6b8>
    1f68:	vsub.i8	d2, d0, d2
    1f6c:	b	fe1221f8 <log_oom_internal@plt+0xfe120948>
    1f70:	bl	fe8def08 <log_oom_internal@plt+0xfe8dd658>
    1f74:	sbcslt	r7, fp, #228, 6	; 0x90000003
    1f78:	beq	3e68c <log_oom_internal@plt+0x3cddc>
    1f7c:	strmi	lr, [r2], r1
    1f80:	strbmi	r4, [r0], -sp, asr #12
    1f84:	mrrc	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    1f88:	tstlt	r8, r8, lsr #16
    1f8c:	mrrc	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    1f90:	ldrtmi	r2, [r8], -r0, lsl #4
    1f94:			; <UNDEFINED> instruction: 0xf7ff4611
    1f98:			; <UNDEFINED> instruction: 0xe7b0eb96
    1f9c:	strmi	r2, [r2], r1, lsl #2
    1fa0:			; <UNDEFINED> instruction: 0xf7ff4608
    1fa4:	stmdacs	r0, {r1, r2, r8, r9, fp, sp, lr, pc}
    1fa8:			; <UNDEFINED> instruction: 0xf8d8db75
    1fac:	biclt	r0, r8, r0
    1fb0:	movtls	pc, #18655	; 0x48df	; <UNPREDICTABLE>
    1fb4:	svcmi	0x00d14646
    1fb8:	ldrbtmi	r4, [pc], #-1273	; 1fc0 <log_oom_internal@plt+0x710>
    1fbc:			; <UNDEFINED> instruction: 0xf7ff4649
    1fc0:	strmi	lr, [r2], -ip, lsl #24
    1fc4:			; <UNDEFINED> instruction: 0x4621b950
    1fc8:			; <UNDEFINED> instruction: 0xf7ff4638
    1fcc:	strmi	lr, [r5], -sl, asr #23
    1fd0:	subsle	r2, r3, r0, lsl #16
    1fd4:			; <UNDEFINED> instruction: 0xf7ff6830
    1fd8:	eorsvs	lr, r5, r4, ror sl
    1fdc:	svceq	0x0004f856
    1fe0:	mvnle	r2, r0, lsl #16
    1fe4:	strbmi	r4, [r1], -r6, asr #17
    1fe8:			; <UNDEFINED> instruction: 0xf7ff4478
    1fec:	andcs	lr, r1, sl, ror #23
    1ff0:	bl	ffb3fff4 <log_oom_internal@plt+0xffb3e744>
    1ff4:	strtmi	r4, [r1], -r3, asr #21
    1ff8:	vadd.i8	q10, q8, <illegal reg q1.5>
    1ffc:	stclmi	3, cr2, [r3], {129}	; 0x81
    2000:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    2004:	ldrbtmi	r9, [ip], #-1
    2008:	strls	r2, [r0], #-3
    200c:			; <UNDEFINED> instruction: 0xf7ff4402
    2010:	pkhbtmi	lr, r2, r4, lsl #24
    2014:	ldcmi	7, cr14, [lr], #444	; 0x1bc
    2018:	msrcs	CPSR_c, #64, 4
    201c:			; <UNDEFINED> instruction: 0x20004abd
    2020:	ldrbtmi	r4, [ip], #-2493	; 0xfffff643
    2024:	ldrcc	r4, [r0], #-1146	; 0xfffffb86
    2028:	andcc	r4, r3, #2030043136	; 0x79000000
    202c:			; <UNDEFINED> instruction: 0xf7ff9400
    2030:	stmdbls	r5, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    2034:	msrcs	CPSR_x, #64, 4
    2038:			; <UNDEFINED> instruction: 0x20004ab8
    203c:	tstls	r0, r0, lsl r1
    2040:	ldrbtmi	r4, [sl], #-2487	; 0xfffff649
    2044:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    2048:	bl	ffac004c <log_oom_internal@plt+0xffabe79c>
    204c:	vmla.i8	d25, d0, d5
    2050:	bmi	fed0ace4 <log_oom_internal@plt+0xfed09434>
    2054:	tstcc	r0, r0
    2058:	ldmibmi	r3!, {r8, ip, pc}
    205c:	andcc	r4, r3, #2046820352	; 0x7a000000
    2060:			; <UNDEFINED> instruction: 0xf7ff4479
    2064:	ldmibmi	r1!, {r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    2068:	addcs	pc, r9, #64, 4
    206c:	ldrbtmi	r4, [r9], #-2992	; 0xfffff450
    2070:	tstcc	r3, fp, ror r4
    2074:	ldc	7, cr15, [ip], {255}	; 0xff
    2078:	str	r4, [r5, r2, lsl #13]
    207c:	vqdmulh.s<illegal width 8>	d20, d16, d29
    2080:	stmibmi	sp!, {r0, r2, r4, r5, r9, sp}
    2084:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2088:			; <UNDEFINED> instruction: 0x310333b0
    208c:	ldc	7, cr15, [r0], {255}	; 0xff
    2090:			; <UNDEFINED> instruction: 0xf7ff2001
    2094:	stmdbls	r5, {r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    2098:	bmi	fea139e0 <log_oom_internal@plt+0xfea12130>
    209c:	msrcs	CPSR_fxc, #64, 4
    20a0:	tstls	r0, r0, lsl r1
    20a4:	ldrbtmi	r4, [sl], #-2470	; 0xfffff65a
    20a8:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    20ac:	bl	fee400b0 <log_oom_internal@plt+0xfee3e800>
    20b0:	strtmi	r4, [r1], -r4, lsr #21
    20b4:	vadd.i8	d20, d16, d20
    20b8:	stcmi	3, cr2, [r4], #628	; 0x274
    20bc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    20c0:	ldrbtmi	r9, [ip], #-1
    20c4:	strls	r2, [r0], #-3
    20c8:			; <UNDEFINED> instruction: 0xf7ff4402
    20cc:			; <UNDEFINED> instruction: 0x4682ebb6
    20d0:			; <UNDEFINED> instruction: 0xf8d9e757
    20d4:	ldrtmi	r1, [r8], -ip
    20d8:	b	ff2c00dc <log_oom_internal@plt+0xff2be82c>
    20dc:			; <UNDEFINED> instruction: 0xf8d92300
    20e0:			; <UNDEFINED> instruction: 0x461a1014
    20e4:	ldrdeq	pc, [r8], -r9
    20e8:	bl	16400ec <log_oom_internal@plt+0x163e83c>
    20ec:	stmdblt	r0!, {r2, r9, sl, lr}
    20f0:	b	1dc00f4 <log_oom_internal@plt+0x1dbe844>
    20f4:	vsub.i8	d2, d0, d2
    20f8:			; <UNDEFINED> instruction: 0xf10d80d9
    20fc:			; <UNDEFINED> instruction: 0xf10d0ab4
    2100:	addcs	r0, r0, #44, 18	; 0xb0000
    2104:	ldrbmi	r2, [r0], -r0, lsl #2
    2108:			; <UNDEFINED> instruction: 0xf7ffae08
    210c:			; <UNDEFINED> instruction: 0xf06fea5e
    2110:	movwcs	r0, #513	; 0x201
    2114:	movwcs	lr, #2505	; 0x9c9
    2118:	ldmdavs	r0!, {r0, r1, sp, lr, pc}
    211c:			; <UNDEFINED> instruction: 0xf7ff210f
    2120:			; <UNDEFINED> instruction: 0x4632ea9c
    2124:	ldrtmi	r4, [r8], -r9, asr #12
    2128:	b	ffc4012c <log_oom_internal@plt+0xffc3e87c>
    212c:	mvnsle	r2, r0, lsl #16
    2130:	blvc	fe6bf56c <log_oom_internal@plt+0xfe6bdcbc>
    2134:	ldrbmi	r4, [r8], -r4, lsl #12
    2138:	bl	1e4013c <log_oom_internal@plt+0x1e3e88c>
    213c:	vmlal.s8	q9, d0, d0
    2140:	tstcs	r1, r4, lsr #1
    2144:			; <UNDEFINED> instruction: 0xf7ff4658
    2148:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr, pc}
    214c:	addhi	pc, lr, r0, asr #5
    2150:			; <UNDEFINED> instruction: 0xf24cac09
    2154:	movwcs	r3, #592	; 0x250
    2158:			; <UNDEFINED> instruction: 0xf7ff4620
    215c:	ldrtmi	lr, [r8], -r0, lsl #20
    2160:	b	ff0c0164 <log_oom_internal@plt+0xff0be8b4>
    2164:	subsle	r2, r0, r0, lsl #16
    2168:	smlabbcs	r0, r0, r2, r2
    216c:			; <UNDEFINED> instruction: 0xf7ff4650
    2170:	tstcs	r0, ip, lsr #20
    2174:	movwcs	r4, #22024	; 0x5608
    2178:			; <UNDEFINED> instruction: 0xf7ff4652
    217c:	stmdacs	r0, {r1, r2, r7, r9, fp, sp, lr, pc}
    2180:	tstle	r3, ip, lsl fp
    2184:	ldrdne	pc, [ip], -sl
    2188:			; <UNDEFINED> instruction: 0xdc1d2900
    218c:	tstcs	r0, r2, lsr #12
    2190:			; <UNDEFINED> instruction: 0xf7ff4658
    2194:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    2198:	ldmdacs	r1, {r1, r3, r4, r8, r9, fp, ip, lr, pc}
    219c:	stclmi	0, cr13, [ip], #-892	; 0xfffffc84
    21a0:	msrcs	SPSR_fxc, #64, 4
    21a4:	andcs	r4, r0, fp, ror #20
    21a8:	ldrbtmi	r4, [ip], #-2411	; 0xfffff695
    21ac:	sbccc	r4, r4, #2046820352	; 0x7a000000
    21b0:	andls	r4, r0, #2030043136	; 0x79000000
    21b4:	andcc	r4, r3, #35651584	; 0x2200000
    21b8:	bl	cc01bc <log_oom_internal@plt+0xcbe90c>
    21bc:	bl	4c01c0 <log_oom_internal@plt+0x4be910>
    21c0:	blcs	11c1d4 <log_oom_internal@plt+0x11a924>
    21c4:	strb	sp, [sl, r2, ror #3]
    21c8:			; <UNDEFINED> instruction: 0xf7ff4638
    21cc:			; <UNDEFINED> instruction: 0xe7c6ea52
    21d0:	bl	2401d4 <log_oom_internal@plt+0x23e924>
    21d4:	ldrdge	pc, [r0], -r0
    21d8:	svceq	0x000bf1ba
    21dc:	andcs	sp, r0, r5, lsl r0
    21e0:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21e4:	ldcle	8, cr2, [r0, #-8]
    21e8:			; <UNDEFINED> instruction: 0x4651485c
    21ec:	vst1.16	{d20-d21}, [pc :64], ip
    21f0:	ldrbtmi	r7, [r8], #-794	; 0xfffffce6
    21f4:	ldrbtmi	r4, [sl], #-3163	; 0xfffff3a5
    21f8:	ldrbtmi	r3, [ip], #-728	; 0xfffffd28
    21fc:	strcs	lr, [r0], #-2509	; 0xfffff633
    2200:	andcs	r4, r3, r2, lsl #12
    2204:			; <UNDEFINED> instruction: 0xf7ff3203
    2208:			; <UNDEFINED> instruction: 0xf8dfeb18
    220c:			; <UNDEFINED> instruction: 0xf06fa15c
    2210:	lfmmi	f0, 2, [r6], {1}
    2214:			; <UNDEFINED> instruction: 0xf8df2300
    2218:	ldrbtmi	fp, [sl], #344	; 0x158
    221c:			; <UNDEFINED> instruction: 0xf10a447c
    2220:	ldrbcc	r0, [r8], #2563	; 0xa03
    2224:			; <UNDEFINED> instruction: 0xf8c944fb
    2228:			; <UNDEFINED> instruction: 0xf8c92000
    222c:	and	r3, r3, r4
    2230:	tstcs	r9, r0, lsr r8
    2234:	b	440238 <log_oom_internal@plt+0x43e988>
    2238:			; <UNDEFINED> instruction: 0x46494632
    223c:			; <UNDEFINED> instruction: 0xf7ff4638
    2240:	orrlt	lr, r8, r6, ror #20
    2244:			; <UNDEFINED> instruction: 0xf7ff2000
    2248:	stmdacs	r3, {r2, r3, r6, r7, r8, fp, sp, lr, pc}
    224c:	ldmdavs	r0!, {r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    2250:	cmncs	r2, #64, 4	; <UNPREDICTABLE>
    2254:	tstcs	r0, r2, asr r6
    2258:	andlt	pc, r4, sp, asr #17
    225c:	andcs	r9, r4, r2
    2260:			; <UNDEFINED> instruction: 0xf7ff9400
    2264:	strb	lr, [r3, sl, ror #21]!
    2268:	str	r4, [sl], r2, lsl #13
    226c:	mcrrmi	6, 2, r4, r1, cr0
    2270:	vpmax.s8	q10, q0, <illegal reg q0.5>
    2274:	stmdbmi	r1, {r1, r2, r4, r6, r8, r9, sp}^
    2278:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    227c:	ldrbtmi	r3, [r9], #-708	; 0xfffffd3c
    2280:	strtmi	r9, [r2], -r0, lsl #4
    2284:			; <UNDEFINED> instruction: 0xf7ff3203
    2288:	strtmi	lr, [r0], -ip, asr #21
    228c:	bmi	f55384 <log_oom_internal@plt+0xf53ad4>
    2290:	cmpcs	r5, #64, 4	; <UNPREDICTABLE>
    2294:	ldrbtmi	r4, [ip], #-2364	; 0xfffff6c4
    2298:	sbccc	r4, r4, #2046820352	; 0x7a000000
    229c:	andls	r4, r0, #2030043136	; 0x79000000
    22a0:	andcc	r4, r3, #35651584	; 0x2200000
    22a4:	b	fef402a8 <log_oom_internal@plt+0xfef3e9f8>
    22a8:	b	402ac <log_oom_internal@plt+0x3e9fc>
    22ac:			; <UNDEFINED> instruction: 0x46214a37
    22b0:			; <UNDEFINED> instruction: 0x0014f8d9
    22b4:			; <UNDEFINED> instruction: 0x23a5f240
    22b8:	andls	r4, r1, #2046820352	; 0x7a000000
    22bc:			; <UNDEFINED> instruction: 0x4c354a34
    22c0:	andls	r4, r2, sl, ror r4
    22c4:	andcs	r4, r3, ip, ror r4
    22c8:	strmi	r9, [r2], #-1024	; 0xfffffc00
    22cc:	b	fed402d0 <log_oom_internal@plt+0xfed3ea20>
    22d0:	svclt	0x0000e713
    22d4:	andeq	r3, r1, r8, lsr r0
    22d8:	andeq	r0, r0, r4, ror r1
    22dc:	strdeq	r1, [r0], -ip
    22e0:	andeq	r2, r1, r2, asr #28
    22e4:	andeq	r1, r0, lr, asr #10
    22e8:	andeq	r1, r0, lr, lsr #8
    22ec:	andeq	r2, r1, sl, lsr pc
    22f0:	ldrdeq	r1, [r0], -ip
    22f4:	andeq	r1, r0, sl, lsr #26
    22f8:	muleq	r0, ip, r4
    22fc:	andeq	r1, r0, r6, lsr #9
    2300:	andeq	r1, r0, r0, lsr #8
    2304:	andeq	r1, r0, r4, lsl #6
    2308:	andeq	r1, r0, sl, lsr r3
    230c:	andeq	r1, r0, lr, asr #24
    2310:	andeq	r1, r0, r2, lsr ip
    2314:	andeq	r1, r0, r0, ror #5
    2318:	andeq	r1, r0, r4, asr #6
    231c:	andeq	r1, r0, r2, asr #5
    2320:	andeq	r1, r0, lr, asr #6
    2324:	andeq	r1, r0, r8, lsr #5
    2328:	andeq	r1, r0, ip, asr r3
    232c:	muleq	r0, r6, r2
    2330:	andeq	r1, r0, r4, ror #23
    2334:	ldrdeq	r1, [r0], -r0
    2338:	andeq	r1, r0, lr, ror r2
    233c:	andeq	r1, r0, lr, asr r2
    2340:	andeq	r1, r0, r2, lsl #7
    2344:	andeq	r1, r0, r8, asr #4
    2348:	andeq	r1, r0, lr, lsr #7
    234c:	muleq	r0, r2, fp
    2350:	andeq	r1, r0, sl, asr r1
    2354:	andeq	r1, r0, r8, lsr #21
    2358:	andeq	r1, r0, r4, asr #6
    235c:	andeq	r1, r0, r2, lsl r1
    2360:	andeq	r1, r0, lr, asr sl
    2364:	ldrdeq	r1, [r0], -lr
    2368:	andeq	r1, r0, sl, ror #1
    236c:	andeq	r1, r0, r8, lsr sl
    2370:	andeq	r1, r0, r4, ror #5
    2374:	andeq	r1, r0, ip, lsl #1
    2378:	ldrdeq	r1, [r0], -sl
    237c:	andeq	r1, r0, sl, lsr r2
    2380:	andeq	r1, r0, lr, rrx
    2384:			; <UNDEFINED> instruction: 0x000019bc
    2388:	andeq	r1, r0, r4, lsl #4
    238c:	andeq	r1, r0, r8, asr #3
    2390:	andeq	r1, r0, r4, asr #32
    2394:	muleq	r0, r0, r9
    2398:	blmi	1f14d8c <log_oom_internal@plt+0x1f134dc>
    239c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    23a0:	svcge	0x0004b0a3
    23a4:			; <UNDEFINED> instruction: 0x460458d3
    23a8:			; <UNDEFINED> instruction: 0x677b681b
    23ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    23b0:	rsbsvs	r2, fp, r0, lsl #6
    23b4:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    23b8:			; <UNDEFINED> instruction: 0x2c00bb10
    23bc:	sbcshi	pc, r8, r0
    23c0:	strtmi	r4, [r0], -r5, lsl #12
    23c4:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    23c8:	strmi	r1, [r3], -r2, lsl #27
    23cc:	svceq	0x0080f5b2
    23d0:	sbchi	pc, r1, r0, lsl #4
    23d4:	movwcc	r4, #55918	; 0xda6e
    23d8:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    23dc:	bl	feb535cc <log_oom_internal@plt+0xfeb51d1c>
    23e0:	stcge	13, cr0, [r4, #-12]
    23e4:	ldrdeq	lr, [r0, -r2]
    23e8:			; <UNDEFINED> instruction: 0xf10d9004
    23ec:			; <UNDEFINED> instruction: 0xf88d0015
    23f0:			; <UNDEFINED> instruction: 0x46211014
    23f4:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23f8:	strmi	r4, [r3], -ip, lsr #12
    23fc:	andsvc	r2, sl, r0, lsl #4
    2400:	andeq	pc, r8, #-1073741823	; 0xc0000001
    2404:	andcs	r4, r3, r1, lsr #12
    2408:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    240c:	blle	188c414 <log_oom_internal@plt+0x188ab64>
    2410:	vst2.32	{d6,d8}, [r3 :256], fp
    2414:			; <UNDEFINED> instruction: 0xf5b34370
    2418:	andsle	r5, sp, r0, lsl #30
    241c:			; <UNDEFINED> instruction: 0xf7ff2000
    2420:	stmdacs	r6, {r5, r6, r7, fp, sp, lr, pc}
    2424:	addhi	pc, r2, r0, lsl #6
    2428:	ldrbcc	pc, [pc, #79]!	; 247f <log_oom_internal@plt+0xbcf>	; <UNPREDICTABLE>
    242c:	strtmi	r2, [r8], -r1, lsl #8
    2430:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2434:			; <UNDEFINED> instruction: 0xf7ff6878
    2438:	bmi	15bc550 <log_oom_internal@plt+0x15baca0>
    243c:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
    2440:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2444:	subsmi	r6, sl, fp, ror pc
    2448:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    244c:	addshi	pc, sl, r0, asr #32
    2450:	ldrbcc	r4, [ip, -r0, lsr #12]!
    2454:	ldcllt	6, cr4, [r0, #756]!	; 0x2f4
    2458:	vldmdbne	r8!, {s12-s200}
    245c:	strdcs	r6, [r1, -fp]
    2460:	vmull.u<illegal width 8>	q10, d5, d1[3]
    2464:	bleq	b0bc98 <log_oom_internal@plt+0xb0a3e8>
    2468:	b	112f024 <log_oom_internal@plt+0x112d774>
    246c:	vld3.8	{d5-d7}, [r3], r3
    2470:			; <UNDEFINED> instruction: 0xf024637f
    2474:			; <UNDEFINED> instruction: 0xf02304ff
    2478:	ldrbtmi	r0, [sl], #-783	; 0xfffffcf1
    247c:	teqmi	r3, #44, 6	; 0xb0000000
    2480:			; <UNDEFINED> instruction: 0xf7ff9400
    2484:	stmdacs	r0, {r4, r6, r8, fp, sp, lr, pc}
    2488:	ldmdavs	r8!, {r1, r6, r8, r9, fp, ip, lr, pc}^
    248c:	tstne	r1, r0, asr #12	; <UNPREDICTABLE>
    2490:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    2494:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2498:	svclt	0x00a81e05
    249c:	ble	ff18b4a4 <log_oom_internal@plt+0xff189bf4>
    24a0:			; <UNDEFINED> instruction: 0xf7ff2000
    24a4:	stmdacs	r6, {r1, r2, r3, r4, r7, fp, sp, lr, pc}
    24a8:	strcs	fp, [r1], #-4056	; 0xfffff028
    24ac:			; <UNDEFINED> instruction: 0xf7ffddbf
    24b0:			; <UNDEFINED> instruction: 0x4e3ae99a
    24b4:	orrcs	r4, r3, #237568	; 0x3a000
    24b8:	ldrdgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    24bc:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    24c0:	ldrbtmi	r3, [ip], #1788	; 0x6fc
    24c4:	strcs	r3, [r1], #-515	; 0xfffffdfd
    24c8:	andcs	r6, r7, r1, lsl #16
    24cc:			; <UNDEFINED> instruction: 0x6c00e9cd
    24d0:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    24d4:	andcs	lr, r0, fp, lsr #15
    24d8:	stm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    24dc:	stcle	8, cr2, [r3, #24]!
    24e0:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    24e4:	bmi	c55dac <log_oom_internal@plt+0xc544fc>
    24e8:			; <UNDEFINED> instruction: 0xf8df236b
    24ec:	ldrbtmi	ip, [lr], #-196	; 0xffffff3c
    24f0:	uxtahcc	r4, ip, sl, ror #8
    24f4:	andcc	r4, r3, #252, 8	; 0xfc000000
    24f8:	ldrbcc	pc, [pc, #79]!	; 254f <log_oom_internal@plt+0xc9f>	; <UNPREDICTABLE>
    24fc:	andcs	r6, r7, r1, lsl #16
    2500:	strcs	r9, [r1], #-1026	; 0xfffffbfe
    2504:	andgt	pc, r4, sp, asr #17
    2508:			; <UNDEFINED> instruction: 0xf7ff9600
    250c:			; <UNDEFINED> instruction: 0xe78ee996
    2510:	rsbscs	r4, sp, #40, 22	; 0xa000
    2514:	andcs	r4, r0, r8, lsr #18
    2518:			; <UNDEFINED> instruction: 0xf04f447b
    251c:	ldrbtmi	r3, [r9], #-1535	; 0xfffffa01
    2520:	strdcc	r3, [r3, -ip]
    2524:			; <UNDEFINED> instruction: 0xf7ff2401
    2528:	str	lr, [r0, r4, asr #19]
    252c:	cmncs	r0, #2240	; 0x8c0
    2530:	tstcs	r0, r3, lsr #20
    2534:	mcrmi	4, 1, r4, cr3, cr13, {3}
    2538:	strls	r4, [r2], #-1146	; 0xfffffb86
    253c:			; <UNDEFINED> instruction: 0x462c447e
    2540:	ldrbtcc	r3, [ip], #515	; 0x203
    2544:	strls	r2, [r0], #-7
    2548:			; <UNDEFINED> instruction: 0xf04f9601
    254c:			; <UNDEFINED> instruction: 0xf7ff35ff
    2550:	strcs	lr, [r1], #-2420	; 0xfffff68c
    2554:	ldcmi	7, cr14, [ip], {107}	; 0x6b
    2558:	bmi	713e00 <log_oom_internal@plt+0x712550>
    255c:	ldmdbmi	ip, {r3, r5, r6, r8, r9, sp}
    2560:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    2564:	ldrbtmi	r3, [r9], #-1260	; 0xfffffb14
    2568:	strls	r3, [r0], #-515	; 0xfffffdfd
    256c:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2570:	addlt	r4, r2, r8, lsl sl
    2574:	ldrbtmi	sl, [sl], #-3076	; 0xfffff3fc
    2578:	ldm	r2, {r0, r1, r5, r6, r8, sl, fp, ip}
    257c:	eorvs	r0, r0, r3
    2580:	ldr	r8, [fp, -r1, lsr #1]!
    2584:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2588:	andeq	r2, r1, r0, lsr #21
    258c:	andeq	r0, r0, r4, ror r1
    2590:	strdeq	r1, [r0], -ip
    2594:	strdeq	r2, [r1], -lr
    2598:	andeq	r1, r0, r2, lsl r1
    259c:	muleq	r0, r8, r7
    25a0:	andeq	r0, r0, r6, asr #28
    25a4:	strdeq	r1, [r0], -r2
    25a8:	andeq	r1, r0, r6, ror #14
    25ac:	andeq	r0, r0, r4, lsl lr
    25b0:	andeq	r1, r0, r0, rrx
    25b4:	andeq	r1, r0, ip, lsr r7
    25b8:	andeq	r0, r0, r6, ror #27
    25bc:	andeq	r1, r0, r0, lsr #14
    25c0:	andeq	r0, r0, ip, asr #27
    25c4:	andeq	r1, r0, r0, lsr r0
    25c8:	strdeq	r1, [r0], -r4
    25cc:	andeq	r0, r0, r2, lsr #27
    25d0:	andeq	r0, r0, lr, asr #31
    25d4:	andeq	r1, r0, r2, rrx
    25d8:	svcmi	0x00f0e92d
    25dc:	cfstr32	mvfx2, [sp, #-0]
    25e0:			; <UNDEFINED> instruction: 0xf8df8b02
    25e4:			; <UNDEFINED> instruction: 0xf8df2b6c
    25e8:	ldrbtmi	fp, [sl], #-2924	; 0xfffff494
    25ec:	cfstr32vc	mvfx15, [r7, #-692]	; 0xfffffd4c
    25f0:	blge	7139e4 <log_oom_internal@plt+0x712134>
    25f4:	stmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    25f8:	ldrmi	r9, [r9], -sl, lsl #6
    25fc:	movwls	r4, #46595	; 0xb603
    2600:			; <UNDEFINED> instruction: 0xf8df4628
    2604:	ldmpl	r3, {r2, r4, r6, r8, r9, fp, ip, sp}^
    2608:	orrls	r6, r5, #1769472	; 0x1b0000
    260c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2610:	andpl	pc, r0, r9, asr #17
    2614:	svc	0x006cf7fe
    2618:			; <UNDEFINED> instruction: 0xf0001d82
    261c:	adcmi	r8, r8, #64, 10	; 0x10000000
    2620:	vsubhn.i16	d20, q0, q2
    2624:	blls	2a2d5c <log_oom_internal@plt+0x2a14ac>
    2628:			; <UNDEFINED> instruction: 0xf8df9e1d
    262c:	ldmdavs	fp, {r4, r5, r8, r9, fp, sp}
    2630:	ldrbtvs	pc, [pc], #-1062	; 2638 <log_oom_internal@plt+0xd88>	; <UNPREDICTABLE>
    2634:	streq	pc, [pc], #-36	; 263c <log_oom_internal@plt+0xd8c>
    2638:	bleq	653828 <log_oom_internal@plt+0x651f78>
    263c:	b	106f1a4 <log_oom_internal@plt+0x106d8f4>
    2640:	vaddw.u8	<illegal reg q10.5>, <illegal reg q1.5>, d6
    2644:			; <UNDEFINED> instruction: 0xf021230b
    2648:			; <UNDEFINED> instruction: 0x432301ff
    264c:	tstcs	r1, r8, lsl #6
    2650:	strbmi	r9, [r8], -r0
    2654:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2658:	vmlal.s8	q9, d0, d0
    265c:	vst4.<illegal width 64>	{d24,d26,d28,d30}, [pc :128]!
    2660:			; <UNDEFINED> instruction: 0xf8d971e0
    2664:			; <UNDEFINED> instruction: 0xf7ff0000
    2668:	vst2.8	{d30,d32}, [pc], r6
    266c:			; <UNDEFINED> instruction: 0xf8d971c0
    2670:			; <UNDEFINED> instruction: 0xf7fe0000
    2674:			; <UNDEFINED> instruction: 0xf8d9efe6
    2678:	vst4.8	{d16-d19}, [pc], r0
    267c:	vorr.i32	d22, #0	; 0x00000000
    2680:			; <UNDEFINED> instruction: 0xf7fe0108
    2684:	mcrne	15, 0, lr, cr3, cr0, {7}
    2688:	vsubw.s8	<illegal reg q12.5>, q0, d14
    268c:			; <UNDEFINED> instruction: 0xf8df822f
    2690:	vstmdbge	r2!, {s8-s215}
    2694:	ldrdeq	pc, [r0], -r9
    2698:			; <UNDEFINED> instruction: 0xf7fe447c
    269c:	vrecps.f32	d30, d0, d2
    26a0:	strtmi	r1, [r0], -sp, ror #3
    26a4:	ldmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    26a8:			; <UNDEFINED> instruction: 0xf7ff4628
    26ac:	stmdacs	r0, {r6, r7, fp, sp, lr, pc}
    26b0:	eorhi	pc, sp, #192, 4
    26b4:	rscscc	pc, pc, #79	; 0x4f
    26b8:	strtmi	r2, [r8], -pc, lsl #2
    26bc:	svc	0x00f0f7fe
    26c0:	vmlal.s8	q9, d0, d0
    26c4:	andcs	r8, r0, #1610612739	; 0x60000003
    26c8:	andcs	r4, r2, r9, lsr #12
    26cc:	ldm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    26d0:	vmlal.s8	q9, d0, d0
    26d4:	blls	2e2fdc <log_oom_internal@plt+0x2e172c>
    26d8:			; <UNDEFINED> instruction: 0xf0402b00
    26dc:			; <UNDEFINED> instruction: 0xf04f8182
    26e0:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    26e4:			; <UNDEFINED> instruction: 0xf7ff3310
    26e8:			; <UNDEFINED> instruction: 0xf8dfe87e
    26ec:			; <UNDEFINED> instruction: 0xf8df2a78
    26f0:			; <UNDEFINED> instruction: 0x465f3a78
    26f4:			; <UNDEFINED> instruction: 0xf8cd447a
    26f8:	ldrbtmi	r9, [fp], #-60	; 0xffffffc4
    26fc:	bcs	fe43df24 <log_oom_internal@plt+0xfe43c674>
    2700:			; <UNDEFINED> instruction: 0x73bef503
    2704:	andls	r9, r7, r4, lsl r3
    2708:	beq	fe43df70 <log_oom_internal@plt+0xfe43c6c0>
    270c:	svc	0x0062f7fe
    2710:	stmdacs	r0, {r0, r7, r9, sl, lr}
    2714:	rschi	pc, r6, r0
    2718:	strcs	r9, [r0, #-2823]	; 0xfffff4f9
    271c:			; <UNDEFINED> instruction: 0xf7fe601d
    2720:			; <UNDEFINED> instruction: 0x4604ef3c
    2724:			; <UNDEFINED> instruction: 0xf0002800
    2728:			; <UNDEFINED> instruction: 0xf8df8401
    272c:			; <UNDEFINED> instruction: 0xf8df3a40
    2730:	ldrbtmi	r2, [fp], #-2624	; 0xfffff5c0
    2734:	ldrbtmi	r9, [sl], #-1288	; 0xfffffaf8
    2738:	andsls	r3, r3, #201326592	; 0xc000000
    273c:	and	r9, r9, r2, lsl r3
    2740:	movwcs	r9, #2567	; 0xa07
    2744:	andsvs	r4, r3, r8, asr #12
    2748:	svc	0x0026f7fe
    274c:	stmdacs	r0, {r2, r9, sl, lr}
    2750:	teqhi	pc, r0	; <UNPREDICTABLE>
    2754:	ldreq	pc, [r3, #-260]	; 0xfffffefc
    2758:			; <UNDEFINED> instruction: 0xf7ff4628
    275c:	strmi	lr, [r3], -r6, lsl #17
    2760:	mvnle	r2, r0, lsl #16
    2764:	bcs	2219f4 <log_oom_internal@plt+0x220144>
    2768:	stfvcp	f5, [r2], #936	; 0x3a8
    276c:	mvnle	r2, r1, ror #20
    2770:	bcs	1ce1c00 <log_oom_internal@plt+0x1ce0350>
    2774:	stfvcp	f5, [r2, #-912]!	; 0xfffffc70
    2778:	mvnle	r2, fp, ror #20
    277c:	bcs	ba1e0c <log_oom_internal@plt+0xba055c>
    2780:	ldmdals	r3, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    2784:			; <UNDEFINED> instruction: 0xf04f4629
    2788:	tstls	r5, #-268435441	; 0xf000000f
    278c:			; <UNDEFINED> instruction: 0xf7fe9306
    2790:	blls	1be270 <log_oom_internal@plt+0x1bc9c0>
    2794:	beq	43dfbc <log_oom_internal@plt+0x43c70c>
    2798:			; <UNDEFINED> instruction: 0xf0002800
    279c:	bge	6632dc <log_oom_internal@plt+0x661a2c>
    27a0:	sfmls	f1, 1, [r6, #-24]	; 0xffffffe8
    27a4:	addcs	r4, r0, #26214400	; 0x1900000
    27a8:	cdpge	8, 1, cr10, cr10, cr5, {3}
    27ac:	stceq	0, cr15, [r0], {79}	; 0x4f
    27b0:			; <UNDEFINED> instruction: 0xf04f6033
    27b4:	strls	r0, [ip], -r0, lsl #22
    27b8:	stmib	sp, {r3, r4, sl, fp, sp, pc}^
    27bc:			; <UNDEFINED> instruction: 0xf10dbc1c
    27c0:	eorvs	r0, fp, lr, asr r8
    27c4:	beq	17fec00 <log_oom_internal@plt+0x17fd350>
    27c8:	eorvs	r9, r3, r9, lsl #6
    27cc:	andcc	pc, r0, r8, lsl #17
    27d0:	andcc	pc, r0, sl, lsl #17
    27d4:	mrc	7, 7, APSR_nzcv, cr8, cr14, {7}
    27d8:	ldmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    27dc:	stceq	0, cr15, [r5], {79}	; 0x4f
    27e0:	ldmibcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    27e4:	ldmibeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    27e8:			; <UNDEFINED> instruction: 0xf8df447a
    27ec:	ldrbtmi	lr, [r8], #-2452	; 0xfffff66c
    27f0:	rsbcs	lr, r2, sp, asr #19
    27f4:	ldrbtmi	r5, [lr], #2168	; 0x878
    27f8:	stmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    27fc:	rsbls	r9, r4, r6, ror #8
    2800:	stmib	sp, {r1, r2, r8, r9, fp, ip, pc}^
    2804:	ldmdapl	r9!, {r0, r1, r2, r5, r6, r9, sl, fp, sp}^
    2808:	rsbscc	lr, r0, #3358720	; 0x334000
    280c:	rsbls	r9, lr, sl, lsl #22
    2810:			; <UNDEFINED> instruction: 0xf8df9169
    2814:			; <UNDEFINED> instruction: 0xf8dfe974
    2818:			; <UNDEFINED> instruction: 0xf8df1974
    281c:	ldrbtmi	r0, [lr], #2420	; 0x974
    2820:	cmnls	fp, #108, 4	; 0xc0000006
    2824:			; <UNDEFINED> instruction: 0xf8cd4478
    2828:	ldrhtls	lr, [r2], #-20	; 0xffffffec
    282c:			; <UNDEFINED> instruction: 0xf8df5878
    2830:			; <UNDEFINED> instruction: 0xf8dfe964
    2834:	rsbsls	r1, r3, r4, ror #18
    2838:			; <UNDEFINED> instruction: 0xf8cd44fe
    283c:	blls	27afb4 <log_oom_internal@plt+0x279704>
    2840:	rsbsvs	lr, r5, #3358720	; 0x334000
    2844:	and	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    2848:	ldmdbeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    284c:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2850:	ldrbtmi	r9, [r8], #-771	; 0xfffffcfd
    2854:			; <UNDEFINED> instruction: 0x461a927b
    2858:	mvn	pc, sp, asr #17
    285c:	mvns	pc, sp, asr #17
    2860:	stmdage	r2!, {r2, r3, r4, r5, r6, ip, pc}^
    2864:	mvnhi	pc, sp, asr #17
    2868:	mvnsge	pc, sp, asr #17
    286c:	andgt	pc, r8, sp, asr #17
    2870:	ldrmi	r9, [r8], -r1
    2874:			; <UNDEFINED> instruction: 0x460e5879
    2878:	bne	43e0e0 <log_oom_internal@plt+0x43c830>
    287c:			; <UNDEFINED> instruction: 0xf7fe9600
    2880:	mcrne	15, 0, lr, cr3, cr10, {1}
    2884:	andhi	pc, r2, #192, 4
    2888:	stmdacs	r0, {r5, fp, sp, lr}
    288c:	subhi	pc, sp, #0
    2890:	tstcs	ip, #3620864	; 0x374000
    2894:			; <UNDEFINED> instruction: 0xf0404313
    2898:	blls	32317c <log_oom_internal@plt+0x3218cc>
    289c:	stmdacs	r0, {r3, r4, fp, sp, lr}
    28a0:	eorshi	pc, sp, #64	; 0x40
    28a4:	ldmcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    28a8:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    28ac:	vqdmulh.s<illegal width 8>	d2, d0, d2
    28b0:	blcs	230b8 <log_oom_internal@plt+0x21808>
    28b4:	orrshi	pc, ip, r0, asr #32
    28b8:	andcs	r9, r1, ip, lsl #22
    28bc:			; <UNDEFINED> instruction: 0xf8df9a06
    28c0:	ldmdavs	fp, {r3, r5, r6, r7, fp, ip}
    28c4:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    28c8:	svc	0x00ecf7fe
    28cc:	ldmdavs	r8, {r1, r2, r8, r9, fp, ip, pc}
    28d0:	ldcl	7, cr15, [r6, #1016]!	; 0x3f8
    28d4:			; <UNDEFINED> instruction: 0xf7fe6820
    28d8:	mrc	13, 0, lr, cr8, cr4, {7}
    28dc:			; <UNDEFINED> instruction: 0xf7fe0a10
    28e0:			; <UNDEFINED> instruction: 0xe72dedf0
    28e4:	ldmdavs	ip, {r0, r1, r2, r8, r9, fp, ip, pc}
    28e8:	andle	r2, sp, r2, lsl #24
    28ec:	mrc	7, 3, APSR_nzcv, cr8, cr14, {7}
    28f0:	vsub.i8	d2, d0, d2
    28f4:	stccs	0, cr8, [r0], {229}	; 0xe5
    28f8:	rsbmi	fp, r4, #184, 30	; 0x2e0
    28fc:	submi	fp, r3, #224, 4
    2900:	blls	227528 <log_oom_internal@plt+0x225c78>
    2904:	blle	ecd50c <log_oom_internal@plt+0xecbc5c>
    2908:	rscscc	pc, pc, #79	; 0x4f
    290c:	blcs	29540 <log_oom_internal@plt+0x27c90>
    2910:	movwhi	pc, #40960	; 0xa000	; <UNPREDICTABLE>
    2914:	tstcs	r2, lr, lsl ip
    2918:			; <UNDEFINED> instruction: 0xf7fe4620
    291c:	stmdacs	r0, {r1, r2, r7, r9, sl, fp, sp, lr, pc}
    2920:			; <UNDEFINED> instruction: 0xf9b4db0b
    2924:	blcs	e964 <log_oom_internal@plt+0xd0b4>
    2928:	addhi	pc, r2, r0, asr #32
    292c:			; <UNDEFINED> instruction: 0x3006f9b4
    2930:			; <UNDEFINED> instruction: 0xf43f2b00
    2934:	strcs	sl, [r0], #-3817	; 0xfffff117
    2938:	blls	1fa954 <log_oom_internal@plt+0x1f90a4>
    293c:	stccs	8, cr6, [r4], {28}
    2940:	mcrge	4, 7, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
    2944:	stmdals	lr, {r2, r5, r6, r9, lr}
    2948:	mcr	7, 5, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    294c:			; <UNDEFINED> instruction: 0xf7fe9811
    2950:	ldmdals	r0, {r1, r5, r7, r9, sl, fp, sp, lr, pc}
    2954:	mrc	7, 4, APSR_nzcv, cr14, cr14, {7}
    2958:	ldmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    295c:	ubfxcc	pc, pc, #17, #25
    2960:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2964:	blls	fe15c9d4 <log_oom_internal@plt+0xfe15b124>
    2968:			; <UNDEFINED> instruction: 0xf04f405a
    296c:			; <UNDEFINED> instruction: 0xf0400300
    2970:	strtmi	r8, [r0], -sp, ror #7
    2974:	cfstr32vc	mvfx15, [r7, #-52]	; 0xffffffcc
    2978:	blhi	bdc74 <log_oom_internal@plt+0xbc3c4>
    297c:	svchi	0x00f0e8bd
    2980:			; <UNDEFINED> instruction: 0xf000337d
    2984:	andcs	r8, r0, r5, lsl #1
    2988:	mcr	7, 1, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    298c:	ldcle	8, cr2, [fp, #8]!
    2990:	ldmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2994:	cmnne	pc, #64, 4	; <UNPREDICTABLE>
    2998:	ldmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    299c:	ldmdami	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    29a0:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    29a4:	adcvc	pc, r0, r0, lsl #10
    29a8:	stmdbls	r8, {r0, r1, r9, ip, sp}
    29ac:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    29b0:	andcs	r0, r3, r0, lsl #8
    29b4:	svc	0x0040f7fe
    29b8:	rscscc	pc, pc, #79	; 0x4f
    29bc:	strtmi	lr, [r8], -r6, lsr #15
    29c0:	mcr	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    29c4:	stclle	8, cr2, [r5], #-8
    29c8:	sbclt	r4, r0, #96, 4
    29cc:	movwls	r4, #57923	; 0xe243
    29d0:	blls	1fc34c <log_oom_internal@plt+0x1faa9c>
    29d4:	stccs	8, cr6, [r0], {28}
    29d8:			; <UNDEFINED> instruction: 0x4648dc51
    29dc:	ldc	7, cr15, [r4, #1016]	; 0x3f8
    29e0:	strtmi	lr, [r9], -pc, lsl #15
    29e4:	andvs	pc, r0, #1325400064	; 0x4f000000
    29e8:	rscscc	pc, pc, pc, asr #32
    29ec:	andeq	pc, r8, #192, 4
    29f0:	stc	7, cr15, [lr, #1016]!	; 0x3f8
    29f4:	tstls	r1, #3, 28	; 0x30
    29f8:	blls	4796b8 <log_oom_internal@plt+0x477e08>
    29fc:	andcs	pc, r0, pc, asr #8
    2a00:	strcs	r2, [r1], -r0, lsl #10
    2a04:	rsbspl	pc, lr, sp, lsr #17
    2a08:	eorsvs	sl, fp, lr, lsl pc
    2a0c:			; <UNDEFINED> instruction: 0xf7fe80be
    2a10:	mcrne	14, 0, lr, cr3, cr6, {7}
    2a14:	vorr.i32	d25, #0	; 0x00000000
    2a18:	strtmi	r8, [r1], -r6, asr #1
    2a1c:			; <UNDEFINED> instruction: 0xf7fe2288
    2a20:	cdpne	14, 0, cr14, cr4, cr8, {7}
    2a24:	blls	439868 <log_oom_internal@plt+0x437fb8>
    2a28:			; <UNDEFINED> instruction: 0x81be81fd
    2a2c:			; <UNDEFINED> instruction: 0xe65a60bb
    2a30:			; <UNDEFINED> instruction: 0xf7fe9810
    2a34:			; <UNDEFINED> instruction: 0xe779eddc
    2a38:			; <UNDEFINED> instruction: 0x3780f8df
    2a3c:			; <UNDEFINED> instruction: 0xf8df4628
    2a40:	vabd.s8	d17, d16, d0
    2a44:	ldrbtmi	r1, [fp], #-537	; 0xfffffde7
    2a48:			; <UNDEFINED> instruction: 0xf5034479
    2a4c:	smlabbcc	r3, r6, r3, r7
    2a50:	svc	0x002ef7fe
    2a54:	ldr	r9, [sl], -lr
    2a58:	mcr	7, 6, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2a5c:	andcs	r4, r0, r3, lsl #12
    2a60:			; <UNDEFINED> instruction: 0xf7fe681c
    2a64:	stmdacs	r2, {r1, r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    2a68:	addhi	pc, r0, #0, 6
    2a6c:			; <UNDEFINED> instruction: 0xf04f2c00
    2a70:	svclt	0x00b833ff
    2a74:	tstls	r0, #100, 4	; 0x40000006
    2a78:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    2a7c:	andcs	lr, r0, r3, ror #14
    2a80:	stc	7, cr15, [lr, #1016]!	; 0x3f8
    2a84:	ldclle	8, cr2, [r8], #-8
    2a88:	rsbmi	fp, r3, #228, 4	; 0x4000000e
    2a8c:	str	r9, [r4, r8, lsl #6]!
    2a90:	ldr	r2, [fp, -r0, lsl #4]!
    2a94:			; <UNDEFINED> instruction: 0x072cf8df
    2a98:			; <UNDEFINED> instruction: 0xf8df4621
    2a9c:	vst1.8	{d18}, [pc :128], ip
    2aa0:			; <UNDEFINED> instruction: 0xf8df738b
    2aa4:	ldrbtmi	r5, [r8], #-1832	; 0xfffff8d8
    2aa8:			; <UNDEFINED> instruction: 0xf500447a
    2aac:	ldrbtmi	r7, [sp], #-134	; 0xffffff7a
    2ab0:	stmib	sp, {r0, r1, r9, ip, sp}^
    2ab4:	andcs	r0, r3, r0, lsl #10
    2ab8:	mrc	7, 5, APSR_nzcv, cr14, cr14, {7}
    2abc:	strb	r9, [r6, #14]!
    2ac0:			; <UNDEFINED> instruction: 0x070cf8df
    2ac4:			; <UNDEFINED> instruction: 0xf8df4621
    2ac8:	vabd.s8	d18, d0, d12
    2acc:			; <UNDEFINED> instruction: 0xf8df132f
    2ad0:	ldrbtmi	r5, [r8], #-1800	; 0xfffff8f8
    2ad4:			; <UNDEFINED> instruction: 0xf500447a
    2ad8:	ldrbtmi	r7, [sp], #-178	; 0xffffff4e
    2adc:	stmib	sp, {r0, r1, r9, ip, sp}^
    2ae0:	andcs	r0, r3, r0, lsl #10
    2ae4:	mcr	7, 5, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2ae8:	str	r9, [sl, -r8]
    2aec:	mrc	7, 3, APSR_nzcv, cr10, cr14, {7}
    2af0:	strtmi	r4, [r8], -r3, lsl #12
    2af4:			; <UNDEFINED> instruction: 0xf7fe681c
    2af8:	stmdacs	r6, {r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    2afc:	andshi	pc, pc, #0, 6
    2b00:	svclt	0x00b82c00
    2b04:	rsclt	r4, r0, #100, 4	; 0x40000006
    2b08:	movwls	r4, #57923	; 0xe243
    2b0c:			; <UNDEFINED> instruction: 0xf8dfe5bf
    2b10:	vmax.s8	q10, q8, q6
    2b14:			; <UNDEFINED> instruction: 0xf8df135b
    2b18:	andcs	r2, r0, r8, asr #13
    2b1c:			; <UNDEFINED> instruction: 0x16c4f8df
    2b20:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    2b24:	strvc	pc, [lr], #1284	; 0x504
    2b28:	andcc	r4, r3, #2030043136	; 0x79000000
    2b2c:			; <UNDEFINED> instruction: 0xf7fe9400
    2b30:			; <UNDEFINED> instruction: 0xf8dfee78
    2b34:	vst1.32	{d20-d22}, [pc :256], r4
    2b38:			; <UNDEFINED> instruction: 0xf8df73ae
    2b3c:			; <UNDEFINED> instruction: 0x200026b0
    2b40:	ssatne	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    2b44:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    2b48:	strvc	pc, [lr], #1284	; 0x504
    2b4c:	andcc	r4, r3, #2030043136	; 0x79000000
    2b50:			; <UNDEFINED> instruction: 0xf7fe9400
    2b54:			; <UNDEFINED> instruction: 0xf8dfee66
    2b58:	vmin.s8	d20, d16, d12
    2b5c:			; <UNDEFINED> instruction: 0xf8df135d
    2b60:	mulcs	r0, r8, r6
    2b64:			; <UNDEFINED> instruction: 0x1694f8df
    2b68:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    2b6c:	strvc	pc, [lr], #1284	; 0x504
    2b70:	andcc	r4, r3, #2030043136	; 0x79000000
    2b74:			; <UNDEFINED> instruction: 0xf7fe9400
    2b78:			; <UNDEFINED> instruction: 0xf8dfee54
    2b7c:	strtmi	r0, [r1], -r4, lsl #13
    2b80:	pkhtbcs	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    2b84:	orrsvc	pc, r9, #1325400064	; 0x4f000000
    2b88:			; <UNDEFINED> instruction: 0x567cf8df
    2b8c:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    2b90:	adcsvc	pc, r2, r0, lsl #10
    2b94:	andcc	r4, r3, #2097152000	; 0x7d000000
    2b98:	streq	lr, [r0, #-2509]	; 0xfffff633
    2b9c:			; <UNDEFINED> instruction: 0xf7fe2003
    2ba0:	andls	lr, r8, ip, asr #28
    2ba4:			; <UNDEFINED> instruction: 0xf7fee719
    2ba8:			; <UNDEFINED> instruction: 0x4603ee1e
    2bac:	ldmdavs	ip, {r3, r5, r9, sl, lr}
    2bb0:	ldc	7, cr15, [r6, #-1016]	; 0xfffffc08
    2bb4:	stcle	8, cr2, [r5], {2}
    2bb8:	svclt	0x00b82c00
    2bbc:	rsclt	r4, r4, #100, 4	; 0x40000006
    2bc0:	strb	r4, [r0], r4, ror #4
    2bc4:			; <UNDEFINED> instruction: 0x0644f8df
    2bc8:			; <UNDEFINED> instruction: 0xf8df4621
    2bcc:	vst1.16	{d18-d20}, [pc], r4
    2bd0:			; <UNDEFINED> instruction: 0xf8df73b4
    2bd4:	ldrbtmi	r5, [r8], #-1600	; 0xfffff9c0
    2bd8:			; <UNDEFINED> instruction: 0xf500447a
    2bdc:	ldrbtmi	r7, [sp], #-160	; 0xffffff60
    2be0:	stmib	sp, {r0, r1, r9, ip, sp}^
    2be4:	andcs	r0, r3, r0, lsl #10
    2be8:	mcr	7, 1, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2bec:	strt	r4, [sl], r4, lsl #12
    2bf0:	tstcs	r2, r9, lsl #4
    2bf4:	movwcs	r9, #2575	; 0xa0f
    2bf8:	andsvs	r6, r3, r0, lsr #16
    2bfc:	stcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    2c00:	movwcs	r9, #2569	; 0xa09
    2c04:	vmlal.s8	q9, d0, d0
    2c08:			; <UNDEFINED> instruction: 0xf8df8165
    2c0c:			; <UNDEFINED> instruction: 0xf898360c
    2c10:	ldrbtmi	r8, [fp], #-0
    2c14:	tstlt	fp, fp, lsl r8
    2c18:	stmdaeq	r0, {r3, r6, ip, sp, lr, pc}^
    2c1c:	mulcs	r0, sl, r8
    2c20:			; <UNDEFINED> instruction: 0xf048b10a
    2c24:	stmdbls	r6, {r2, fp}
    2c28:	ldrbcs	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2c2c:	blge	73d3a8 <log_oom_internal@plt+0x73baf8>
    2c30:	ldrbtmi	r6, [sl], #-2057	; 0xfffff7f7
    2c34:	blge	33d370 <log_oom_internal@plt+0x33bac0>
    2c38:	ldmdavc	r1, {r0, r3, r8, ip, pc}^
    2c3c:			; <UNDEFINED> instruction: 0xf0002900
    2c40:	blls	3e2e74 <log_oom_internal@plt+0x3e15c4>
    2c44:	stc	6, cr4, [sp, #328]	; 0x148
    2c48:	stmdals	r9, {r0, r9, fp, pc}
    2c4c:	ldrbmi	r9, [fp], -r2, lsl #6
    2c50:	andhi	pc, r0, sp, asr #17
    2c54:	ldcl	7, cr15, [r2, #-1016]!	; 0xfffffc08
    2c58:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
    2c5c:	adcshi	pc, r0, r0, lsl #5
    2c60:	svceq	0x003ef116
    2c64:	ldcne	0, cr13, [r3], #44	; 0x2c
    2c68:	andcs	sp, r0, r9
    2c6c:	ldc	7, cr15, [r8], #1016	; 0x3f8
    2c70:	vsub.i8	d2, d0, d2
    2c74:	rsbsmi	r8, r3, #1073741881	; 0x40000039
    2c78:	subsmi	fp, fp, #-1342177267	; 0xb000000d
    2c7c:	blls	3e78d8 <log_oom_internal@plt+0x3e6028>
    2c80:	tstlt	r6, lr, lsl r8
    2c84:			; <UNDEFINED> instruction: 0xf7fe4630
    2c88:	blls	57de68 <log_oom_internal@plt+0x57c5b8>
    2c8c:	blls	1a78b8 <log_oom_internal@plt+0x1a6008>
    2c90:			; <UNDEFINED> instruction: 0xf7fe6818
    2c94:	stmdavs	r0!, {r1, r2, r4, sl, fp, sp, lr, pc}
    2c98:	ldc	7, cr15, [r2], {254}	; 0xfe
    2c9c:	blls	2690c4 <log_oom_internal@plt+0x267814>
    2ca0:			; <UNDEFINED> instruction: 0xf281fab1
    2ca4:	b	4851f4 <log_oom_internal@plt+0x483944>
    2ca8:	svclt	0x000872d3
    2cac:	movwls	r4, #34315	; 0x860b
    2cb0:	blcs	fc504 <log_oom_internal@plt+0xfac54>
    2cb4:	mcrge	4, 0, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
    2cb8:			; <UNDEFINED> instruction: 0xf04f9b0c
    2cbc:	stmdals	pc, {fp}	; <UNPREDICTABLE>
    2cc0:			; <UNDEFINED> instruction: 0xf8df2101
    2cc4:			; <UNDEFINED> instruction: 0xf8d3255c
    2cc8:	blls	1b2cd0 <log_oom_internal@plt+0x1b1420>
    2ccc:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    2cd0:	andgt	pc, r0, sp, asr #17
    2cd4:	andhi	pc, r0, r0, asr #17
    2cd8:	stc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    2cdc:	vmls.f<illegal width 8>	d20, d0, d0[0]
    2ce0:	stmdals	pc, {r0, r1, r3, r4, r8, pc}	; <UNPREDICTABLE>
    2ce4:			; <UNDEFINED> instruction: 0xf8df4642
    2ce8:			; <UNDEFINED> instruction: 0x4641353c
    2cec:	andhi	pc, r0, sp, asr #17
    2cf0:	stmdavs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    2cf4:	stcl	7, cr15, [r2], {254}	; 0xfe
    2cf8:	ldmdavs	r8, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
    2cfc:	movwls	r9, #39701	; 0x9b15
    2d00:	bl	ff7c0d00 <log_oom_internal@plt+0xff7bf450>
    2d04:	strb	r9, [r1, r9, lsl #22]
    2d08:			; <UNDEFINED> instruction: 0xf7fe2001
    2d0c:	ldmib	sp, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}^
    2d10:	addmi	r2, fp, #28, 6	; 0x70000000
    2d14:	addmi	fp, r2, #8, 30
    2d18:	cfldrsge	mvf15, [pc, #764]!	; 301c <log_oom_internal@plt+0x176c>
    2d1c:			; <UNDEFINED> instruction: 0xf7fee5d6
    2d20:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    2d24:	cfldrsge	mvf15, [lr, #508]!	; 0x1fc
    2d28:			; <UNDEFINED> instruction: 0xf7fee5d0
    2d2c:	stmdacs	r2, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
    2d30:	adcshi	pc, sl, r0, lsl #6
    2d34:	movteq	pc, #36975	; 0x906f	; <UNPREDICTABLE>
    2d38:			; <UNDEFINED> instruction: 0xf8dfe7a8
    2d3c:	vshl.s8	<illegal reg q9.5>, q14, q8
    2d40:			; <UNDEFINED> instruction: 0xf8df1241
    2d44:	ldrbtmi	r1, [fp], #-1256	; 0xfffffb18
    2d48:			; <UNDEFINED> instruction: 0xf5034479
    2d4c:			; <UNDEFINED> instruction: 0x310373b2
    2d50:	stc	7, cr15, [lr, #1016]!	; 0x3f8
    2d54:	strb	r9, [r0], -r8
    2d58:			; <UNDEFINED> instruction: 0xf0002b00
    2d5c:			; <UNDEFINED> instruction: 0xf8d28121
    2d60:			; <UNDEFINED> instruction: 0xf1baa004
    2d64:			; <UNDEFINED> instruction: 0xf0000f00
    2d68:			; <UNDEFINED> instruction: 0xf04f812b
    2d6c:			; <UNDEFINED> instruction: 0xf04f32ff
    2d70:	strdcs	r3, [r2, -pc]
    2d74:			; <UNDEFINED> instruction: 0xf7fe4650
    2d78:	vmlane.f64	d14, d22, d12
    2d7c:	tsthi	r3, r0, asr #5	; <UNPREDICTABLE>
    2d80:			; <UNDEFINED> instruction: 0xf7fe2101
    2d84:			; <UNDEFINED> instruction: 0xf1b0ed48
    2d88:	vmlsl.s8	q8, d0, d0
    2d8c:	blls	3e324c <log_oom_internal@plt+0x3e199c>
    2d90:	ldmib	sp, {r9, sp}^
    2d94:	ldrtmi	sl, [r0], -ip, lsl #22
    2d98:	bhi	fe3d4 <log_oom_internal@plt+0xfcb24>
    2d9c:	stmdbls	r9, {r2, r8, r9, ip, pc}
    2da0:	andhi	pc, r8, sp, asr #17
    2da4:	blge	3d4e0 <log_oom_internal@plt+0x3bc30>
    2da8:	bl	1fc0da8 <log_oom_internal@plt+0x1fbf4f8>
    2dac:	strcc	pc, [r0], #2271	; 0x8df
    2db0:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2db4:	ldrtmi	fp, [r0], -r3, lsr #2
    2db8:	stcl	7, cr15, [ip], #-1016	; 0xfffffc08
    2dbc:	bl	fef40dbc <log_oom_internal@plt+0xfef3f50c>
    2dc0:	ldmdavs	lr, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
    2dc4:			; <UNDEFINED> instruction: 0xf0002e00
    2dc8:	ldmdavs	r3!, {r0, r1, r2, r5, r6, r7, pc}
    2dcc:			; <UNDEFINED> instruction: 0xf0002b00
    2dd0:	stmdavs	r1!, {r0, r1, r4, r5, r6, r7, pc}
    2dd4:			; <UNDEFINED> instruction: 0xf0002900
    2dd8:	blge	10a337c <log_oom_internal@plt+0x10a1acc>
    2ddc:	ldrmi	r9, [r8], -ip, lsl #6
    2de0:	bl	1d40de0 <log_oom_internal@plt+0x1d3f530>
    2de4:	movwls	r1, #40451	; 0x9e03
    2de8:	tsthi	fp, r0, asr #5	; <UNPREDICTABLE>
    2dec:	blt	43e654 <log_oom_internal@plt+0x43cda4>
    2df0:	stcls	6, cr4, [r6, #-140]	; 0xffffff74
    2df4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2df8:			; <UNDEFINED> instruction: 0x469a4634
    2dfc:	bleq	140f54 <log_oom_internal@plt+0x13f6a4>
    2e00:			; <UNDEFINED> instruction: 0xf7feb128
    2e04:	andcc	lr, r1, r0, asr #25
    2e08:	cfstrscs	mvf4, [r0], {128}	; 0x80
    2e0c:			; <UNDEFINED> instruction: 0x4640d1f6
    2e10:	strls	r2, [r6, #-2049]	; 0xfffff7ff
    2e14:	svclt	0x00384654
    2e18:	cdp	0, 0, cr2, cr8, cr1, {0}
    2e1c:			; <UNDEFINED> instruction: 0xf7feba10
    2e20:	strmi	lr, [r2], ip, lsr #25
    2e24:			; <UNDEFINED> instruction: 0xf0002800
    2e28:	stcls	0, cr8, [r6, #-996]	; 0xfffffc1c
    2e2c:			; <UNDEFINED> instruction: 0xf800232b
    2e30:			; <UNDEFINED> instruction: 0xf8563b01
    2e34:			; <UNDEFINED> instruction: 0xb1211b04
    2e38:	bl	fe140e38 <log_oom_internal@plt+0xfe13f588>
    2e3c:	cdpcs	0, 0, cr3, cr0, cr1, {0}
    2e40:	strdcs	sp, [r2, -r7]
    2e44:	vsubl.s8	q9, d0, d0
    2e48:	andcs	r0, r1, r8, lsl #2
    2e4c:			; <UNDEFINED> instruction: 0xf7fe9506
    2e50:	cdp	12, 0, cr14, cr8, cr0, {2}
    2e54:	vmovne	s12, fp
    2e58:	adcshi	pc, r6, r0, asr #5
    2e5c:	strbmi	r9, [r2], -r9, lsl #22
    2e60:	movwls	r4, #5713	; 0x1651
    2e64:	movwls	r9, #2828	; 0xb0c
    2e68:	orrmi	pc, r0, #1325400064	; 0x4f000000
    2e6c:	bl	fe6c0e6c <log_oom_internal@plt+0xfe6bf5bc>
    2e70:	movwls	r1, #40451	; 0x9e03
    2e74:	smlawthi	r6, r0, r2, pc	; <UNPREDICTABLE>
    2e78:			; <UNDEFINED> instruction: 0xf7fe4630
    2e7c:	ldrbmi	lr, [r0], -ip, lsl #24
    2e80:	bl	ff1c0e80 <log_oom_internal@plt+0xff1bf5d0>
    2e84:			; <UNDEFINED> instruction: 0xf0402800
    2e88:	ldrbmi	r8, [r0], -sp, ror #1
    2e8c:	bl	640e8c <log_oom_internal@plt+0x63f5dc>
    2e90:	blcs	29abc <log_oom_internal@plt+0x2820c>
    2e94:	sbchi	pc, r9, r0, asr #5
    2e98:	ldmdavs	r8, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
    2e9c:			; <UNDEFINED> instruction: 0xf43f2800
    2ea0:			; <UNDEFINED> instruction: 0xf7fead15
    2ea4:	ldr	lr, [r1, #-2920]	; 0xfffff498
    2ea8:	biccs	r4, r8, #14811136	; 0xe20000
    2eac:	smlalttcs	r4, sl, r2, sl
    2eb0:	ldrbtmi	r4, [r8], #-3810	; 0xfffff11e
    2eb4:			; <UNDEFINED> instruction: 0xf500447a
    2eb8:	stc	0, cr7, [sp, #760]	; 0x2f8
    2ebc:	ldrbtmi	r8, [lr], #-2562	; 0xfffff5fe
    2ec0:	vaddl.s8	<illegal reg q12.5>, d4, d0
    2ec4:	andcc	r0, r3, #0, 2
    2ec8:	strls	r2, [r1], -r3
    2ecc:	ldc	7, cr15, [r4], #1016	; 0x3f8
    2ed0:	ldrb	r4, [fp], r3, lsl #12
    2ed4:	bcs	5cf24 <log_oom_internal@plt+0x5b674>
    2ed8:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {3}
    2edc:			; <UNDEFINED> instruction: 0xf7fe4618
    2ee0:	movwcs	lr, #2944	; 0xb80
    2ee4:			; <UNDEFINED> instruction: 0xf77f2805
    2ee8:	bls	32ea18 <log_oom_internal@plt+0x32d168>
    2eec:	blls	194758 <log_oom_internal@plt+0x192ea8>
    2ef0:	ldmdavs	r2, {r0, r1, r4, r6, r7, r9, sl, fp, lr}
    2ef4:	ldrbtmi	r6, [lr], #-2072	; 0xfffff7e8
    2ef8:	mvncs	r9, #1048576	; 0x100000
    2efc:	cdpmi	2, 13, cr9, cr1, cr3, {0}
    2f00:	ldrbtmi	r4, [lr], #-2769	; 0xfffff52f
    2f04:	ldrbtmi	r9, [sl], #-2
    2f08:			; <UNDEFINED> instruction: 0xf5022006
    2f0c:	andls	r7, r0, #-536870901	; 0xe000000b
    2f10:			; <UNDEFINED> instruction: 0xf7fe1cf2
    2f14:	ssat	lr, #19, r2, lsl #25
    2f18:			; <UNDEFINED> instruction: 0x46409b14
    2f1c:	sbcscs	r9, lr, #294912	; 0x48000
    2f20:	stcl	7, cr15, [r6], {254}	; 0xfe
    2f24:	usat	r9, #7, r5
    2f28:	str	r9, [ip, #-3083]	; 0xfffff3f5
    2f2c:	ldmdavs	ip, {r0, r1, r2, r8, r9, fp, ip, pc}
    2f30:			; <UNDEFINED> instruction: 0xf73f42ac
    2f34:	strbmi	sl, [r8], -r4, lsr #27
    2f38:	b	ff9c0f38 <log_oom_internal@plt+0xff9bf688>
    2f3c:			; <UNDEFINED> instruction: 0xf8d9e4e4
    2f40:	strtmi	r2, [r1], -r0
    2f44:			; <UNDEFINED> instruction: 0xf44f4cc1
    2f48:	stclmi	3, cr7, [r1, #576]	; 0x240
    2f4c:	andls	r2, r2, #7
    2f50:	bmi	ff014148 <log_oom_internal@plt+0xff012898>
    2f54:			; <UNDEFINED> instruction: 0xf504447d
    2f58:	strls	r7, [r1, #-1158]	; 0xfffffb7a
    2f5c:	strls	r4, [r0], #-1146	; 0xfffffb86
    2f60:			; <UNDEFINED> instruction: 0xf7fe3203
    2f64:	andls	lr, lr, sl, ror #24
    2f68:	bllt	fe480f6c <log_oom_internal@plt+0xfe47f6bc>
    2f6c:			; <UNDEFINED> instruction: 0x462148ba
    2f70:	vst1.32	{d20-d21}, [pc :256], sl
    2f74:	ldcmi	3, cr7, [sl, #708]!	; 0x2c4
    2f78:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    2f7c:	adcvc	pc, r0, r0, lsl #10
    2f80:	andcc	r4, r3, #2097152000	; 0x7d000000
    2f84:	streq	lr, [r0, #-2509]	; 0xfffff633
    2f88:			; <UNDEFINED> instruction: 0xf04f2003
    2f8c:	ldrls	r3, [r0], #-1279	; 0xfffffb01
    2f90:	mrrc	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    2f94:	ldrb	r4, [r6], #1540	; 0x604
    2f98:	cmneq	ip, #111	; 0x6f	; <UNPREDICTABLE>
    2f9c:			; <UNDEFINED> instruction: 0xe6749315
    2fa0:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    2fa4:	strdcs	lr, [r0], -r3
    2fa8:	bl	6c0fa8 <log_oom_internal@plt+0x6bf6f8>
    2fac:	stclle	8, cr2, [r0], #-8
    2fb0:	rscslt	r4, r6, #1610612743	; 0x60000007
    2fb4:			; <UNDEFINED> instruction: 0xe6504276
    2fb8:	cmneq	ip, #111	; 0x6f	; <UNPREDICTABLE>
    2fbc:			; <UNDEFINED> instruction: 0xe6619315
    2fc0:	adcge	pc, r0, #14614528	; 0xdf0000
    2fc4:			; <UNDEFINED> instruction: 0xe6d044fa
    2fc8:	andcs	r9, r0, r7, lsl #22
    2fcc:	ldrdhi	pc, [r0], -r3
    2fd0:	bl	1c0fd0 <log_oom_internal@plt+0x1bf720>
    2fd4:	vsub.i8	d2, d0, d6
    2fd8:	b	fe223224 <log_oom_internal@plt+0xfe221974>
    2fdc:	bl	fe8dff84 <log_oom_internal@plt+0xfe8de6d4>
    2fe0:	sbcslt	r7, fp, #232, 6	; 0xa0000003
    2fe4:	movwls	r4, #37467	; 0x925b
    2fe8:	andcs	lr, r0, r6, asr #14
    2fec:	b	ffe40fec <log_oom_internal@plt+0xffe3f73c>
    2ff0:			; <UNDEFINED> instruction: 0xf77f2803
    2ff4:	bmi	fe72eb2c <log_oom_internal@plt+0xfe72d27c>
    2ff8:			; <UNDEFINED> instruction: 0xf8df4651
    2ffc:	orrscs	ip, lr, #112, 4
    3000:	ldrbtmi	r4, [sl], #-2203	; 0xfffff765
    3004:			; <UNDEFINED> instruction: 0xf50244fc
    3008:	ldrbtmi	r7, [r8], #-716	; 0xfffffd34
    300c:	andcs	lr, r0, sp, asr #19
    3010:	andeq	pc, r3, #12, 2
    3014:			; <UNDEFINED> instruction: 0xf7fe2004
    3018:	ssat	lr, #25, r0, lsl #24
    301c:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    3020:			; <UNDEFINED> instruction: 0xf04f9309
    3024:			; <UNDEFINED> instruction: 0xf7fe30ff
    3028:	andcs	lr, r0, r6, lsr fp
    302c:	b	ff64102c <log_oom_internal@plt+0xff63f77c>
    3030:	ldclle	8, cr2, [r7], #-8
    3034:	subsmi	r9, fp, #9216	; 0x2400
    3038:	subsmi	fp, fp, #-1342177267	; 0xb000000d
    303c:			; <UNDEFINED> instruction: 0xe61e9315
    3040:	bmi	fe31490c <log_oom_internal@plt+0xfe31305c>
    3044:	mvnscs	r4, #140, 28	; 0x8c0
    3048:	ldrbtmi	r4, [sl], #-2188	; 0xfffff774
    304c:			; <UNDEFINED> instruction: 0xf502447e
    3050:	ldrbtmi	r7, [r8], #-702	; 0xfffffd42
    3054:	andcs	lr, r0, sp, asr #19
    3058:	strdcs	r1, [r3], -r2
    305c:	bl	ffb4105c <log_oom_internal@plt+0xffb3f7ac>
    3060:			; <UNDEFINED> instruction: 0xe60c9015
    3064:			; <UNDEFINED> instruction: 0xf04f4601
    3068:			; <UNDEFINED> instruction: 0x465032ff
    306c:	b	ec106c <log_oom_internal@plt+0xebf7bc>
    3070:	ldrtmi	lr, [r1], -fp, lsl #14
    3074:	vdivmi.f32	s8, s7, s4
    3078:			; <UNDEFINED> instruction: 0xf8df2003
    307c:	ldrbtmi	ip, [sl], #-524	; 0xfffffdf4
    3080:			; <UNDEFINED> instruction: 0xf502447e
    3084:	ldrbtmi	r7, [ip], #716	; 0x2cc
    3088:	orrscs	r9, sl, #0, 4
    308c:			; <UNDEFINED> instruction: 0xf8cd1832
    3090:			; <UNDEFINED> instruction: 0xf8cda008
    3094:			; <UNDEFINED> instruction: 0xf7fec004
    3098:			; <UNDEFINED> instruction: 0x4606ebd0
    309c:			; <UNDEFINED> instruction: 0xf06fe5dd
    30a0:	movwls	r0, #58136	; 0xe318
    30a4:	blt	ffd010a8 <log_oom_internal@plt+0xffcff7f8>
    30a8:			; <UNDEFINED> instruction: 0x46084a78
    30ac:	movtcs	r4, #15480	; 0x3c78
    30b0:	ldrbtmi	r4, [sl], #-2424	; 0xfffff688
    30b4:			; <UNDEFINED> instruction: 0xf502447c
    30b8:	ldrbtmi	r7, [r9], #-728	; 0xfffffd28
    30bc:	sfmne	f1, 3, [r2]
    30c0:	bl	febc10c0 <log_oom_internal@plt+0xfebbf810>
    30c4:	andcs	r9, r0, r7, lsl #22
    30c8:	ldrdhi	pc, [r0], -r3
    30cc:	b	fe2410cc <log_oom_internal@plt+0xfe23f81c>
    30d0:	stcle	8, cr2, [r2, #24]
    30d4:	ldrdgt	pc, [r0, #143]	; 0x8f
    30d8:	bmi	1c149e4 <log_oom_internal@plt+0x1c13134>
    30dc:	ldrbtmi	r2, [ip], #861	; 0x35d
    30e0:	ldrbtmi	r4, [sl], #-2159	; 0xfffff791
    30e4:			; <UNDEFINED> instruction: 0xf5024478
    30e8:	stmib	sp, {r5, r6, r7, r9, ip, sp, lr}^
    30ec:	strbtmi	r2, [r2], -r0
    30f0:	andcc	r2, r3, #7
    30f4:	bl	fe8410f4 <log_oom_internal@plt+0xfe83f844>
    30f8:	ldrt	r9, [sp], r9
    30fc:	strbmi	r4, [r1], -r9, ror #20
    3100:	ldrdgt	pc, [r4, pc]!	; <UNPREDICTABLE>
    3104:	stmdami	r9!, {r0, r3, r4, r6, r8, r9, sp}^
    3108:	ldrbtmi	r4, [ip], #1146	; 0x47a
    310c:	rscvc	pc, r0, #8388608	; 0x800000
    3110:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    3114:			; <UNDEFINED> instruction: 0xf10c2000
    3118:	andcs	r0, r7, r3, lsl #4
    311c:	bl	fe34111c <log_oom_internal@plt+0xfe33f86c>
    3120:	strt	r9, [r9], r9
    3124:	vadd.i8	q10, q0, q9
    3128:	bmi	1887d44 <log_oom_internal@plt+0x1886494>
    312c:	mcrmi	4, 3, r4, cr2, cr8, {3}
    3130:	stmdbls	r9, {r1, r3, r4, r5, r6, sl, lr}
    3134:	adcsvc	pc, lr, #8388608	; 0x800000
    3138:	stmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    313c:	strmi	r2, [r2], -r0, lsl #12
    3140:	andcc	r2, r3, #3
    3144:	bl	1e41144 <log_oom_internal@plt+0x1e3f894>
    3148:	ldr	r9, [r8, #21]
    314c:	b	febc114c <log_oom_internal@plt+0xfebbf89c>
    3150:	andeq	r2, r1, r2, asr r8
    3154:	andeq	r2, r1, ip, asr #16
    3158:	andeq	r0, r0, r4, ror r1
    315c:	andeq	r0, r0, r4, asr pc
    3160:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    3164:	andeq	r0, r0, r8, lsr pc
    3168:	andeq	r1, r0, sl, asr r5
    316c:	ldrdeq	r0, [r0], -r2
    3170:	strdeq	r0, [r0], -r6
    3174:	andeq	r0, r0, r0, ror r1
    3178:	andeq	r0, r0, r0, lsl #31
    317c:	andeq	r0, r0, lr, ror pc
    3180:	andeq	r0, r0, lr, ror pc
    3184:	muleq	r0, r0, r1
    3188:	andeq	r0, r0, r2, ror #30
    318c:	andeq	r0, r0, r0, lsr #3
    3190:	andeq	r0, r0, r4, ror #30
    3194:	andeq	r0, r0, r4, asr pc
    3198:	andeq	r0, r0, r8, lsl #3
    319c:	andeq	r0, r0, sl, asr #30
    31a0:	muleq	r0, r4, r1
    31a4:	andeq	r2, r1, r8, asr r7
    31a8:	strdeq	r0, [r0], -sl
    31ac:	ldrdeq	r2, [r1], -ip
    31b0:			; <UNDEFINED> instruction: 0x000012b4
    31b4:	andeq	r0, r0, r2, ror #18
    31b8:	andeq	r0, r0, r8, ror #30
    31bc:	andeq	r1, r0, lr, lsl #4
    31c0:			; <UNDEFINED> instruction: 0x000008bc
    31c4:	andeq	r1, r0, lr, lsr #3
    31c8:	andeq	r0, r0, ip, asr r8
    31cc:	andeq	r0, r0, r2, asr #22
    31d0:	andeq	r1, r0, r2, lsl #3
    31d4:	andeq	r0, r0, r0, lsr r8
    31d8:	andeq	r0, r0, r6, lsr ip
    31dc:	andeq	r1, r0, r4, lsr r1
    31e0:	andeq	r0, r0, r2, ror #15
    31e4:	andeq	r0, r0, r0, lsr #22
    31e8:	andeq	r1, r0, r0, lsl r1
    31ec:			; <UNDEFINED> instruction: 0x000007be
    31f0:	andeq	r0, r0, r4, lsl fp
    31f4:	andeq	r1, r0, ip, ror #1
    31f8:	muleq	r0, sl, r7
    31fc:	andeq	r0, r0, ip, lsl fp
    3200:	andeq	r1, r0, r8, asr #1
    3204:	andeq	r0, r0, r6, ror r7
    3208:	andeq	r0, r0, ip, lsr #23
    320c:	andeq	r1, r0, lr, ror r0
    3210:	andeq	r0, r0, ip, lsr #14
    3214:	andeq	r0, r0, sl, lsl #22
    3218:	strdeq	r2, [r1], -r6
    321c:	ldrdeq	r2, [r1], -r6
    3220:	andeq	r0, r0, r4, lsl #22
    3224:			; <UNDEFINED> instruction: 0xfffff6a5
    3228:	andeq	r0, r0, lr, lsl #30
    322c:			; <UNDEFINED> instruction: 0x000005bc
    3230:	andeq	r2, r1, r8, asr r2
    3234:	andeq	r0, r0, r2, lsr #27
    3238:	andeq	r0, r0, r0, asr r4
    323c:	andeq	r0, r0, r6, ror #17
    3240:	andeq	r0, r0, sl, asr #18
    3244:	andeq	r0, r0, r2, lsl #8
    3248:	andeq	r0, r0, lr, asr #26
    324c:	andeq	r0, r0, r4, lsl #26
    3250:	andeq	r0, r0, r0, asr #13
    3254:	andeq	r0, r0, r8, lsr #7
    3258:	ldrdeq	r0, [r0], -ip
    325c:	andeq	r0, r0, sl, lsl #7
    3260:	andeq	r0, r0, r8, lsr r7
    3264:	andeq	r0, r0, ip, lsl r6
    3268:	andeq	r0, r0, r2, asr ip
    326c:	andeq	r0, r0, r0, lsl #6
    3270:	andeq	r0, r0, r2, lsl #17
    3274:	andeq	r0, r0, sl, lsl #24
    3278:			; <UNDEFINED> instruction: 0x000002b8
    327c:	andeq	r0, r0, r2, ror #16
    3280:	ldrdeq	r0, [r0], -r6
    3284:	andeq	r0, r0, r4, lsl #5
    3288:	andeq	r0, r0, sl, ror #15
    328c:	andeq	r0, r0, r2, lsr #23
    3290:	andeq	r0, r0, r0, asr r2
    3294:	andeq	r0, r0, sl, lsl r8
    3298:	andeq	r0, r0, r6, lsr #4
    329c:	andeq	r0, r0, r2, ror fp
    32a0:	andeq	r0, r0, ip, lsl #16
    32a4:	andeq	r0, r0, ip, asr #22
    32a8:	strdeq	r0, [r0], -sl
    32ac:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    32b0:	ldrdeq	r0, [r0], -r8
    32b4:	andeq	r0, r0, r4, lsr #22
    32b8:	andeq	r0, r0, r8, asr #15
    32bc:	mvnsmi	lr, #737280	; 0xb4000
    32c0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    32c4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    32c8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    32cc:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    32d0:	blne	1d944cc <log_oom_internal@plt+0x1d92c1c>
    32d4:	strhle	r1, [sl], -r6
    32d8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    32dc:	svccc	0x0004f855
    32e0:	strbmi	r3, [sl], -r1, lsl #8
    32e4:	ldrtmi	r4, [r8], -r1, asr #12
    32e8:	adcmi	r4, r6, #152, 14	; 0x2600000
    32ec:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    32f0:	svclt	0x000083f8
    32f4:	andeq	r1, r1, r2, asr #18
    32f8:	andeq	r1, r1, r8, lsr r9
    32fc:	svclt	0x00004770

Disassembly of section .fini:

00003300 <.fini>:
    3300:	push	{r3, lr}
    3304:	pop	{r3, pc}
