<?xml version="1.0" encoding="UTF-8"?>
<efxpt:design_db name="Ti180J484_devkit" device_def="Ti180J484" location="/home/cslau/Desktop/Workspace/SapphireSoC_SW_Demo/boards/Ti180J484-Evsoc-efx-dev" version="2023.2.307.5.10" db_version="20232999" last_change_date="Thu Jun 27 09:39:15 2024" xmlns:efxpt="http://www.efinixinc.com/peri_design_db" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.efinixinc.com/peri_design_db peri_design_db.xsd ">
    <efxpt:device_info>
        <efxpt:iobank_info>
            <efxpt:iobank name="2A_2B_2C" iostd="1.8 V LVCMOS" is_dyn_voltage="false" mode_sel_name="2A_2B_2C_MODE_SEL"/>
            <efxpt:iobank name="3A" iostd="1.8 V LVCMOS" is_dyn_voltage="false" mode_sel_name="3A_MODE_SEL"/>
            <efxpt:iobank name="3B_3C" iostd="1.8 V LVCMOS" is_dyn_voltage="false" mode_sel_name="3B_3C_MODE_SEL"/>
            <efxpt:iobank name="4A" iostd="1.8 V LVCMOS" is_dyn_voltage="false" mode_sel_name="4A_MODE_SEL"/>
            <efxpt:iobank name="4B" iostd="1.8 V LVCMOS" is_dyn_voltage="false" mode_sel_name="4B_MODE_SEL"/>
            <efxpt:iobank name="4C" iostd="1.8 V LVCMOS" is_dyn_voltage="false" mode_sel_name="4C_MODE_SEL"/>
            <efxpt:iobank name="BL" iostd="3.3 V LVCMOS" is_dyn_voltage="false" mode_sel_name="BL_MODE_SEL"/>
            <efxpt:iobank name="BR" iostd="3.3 V LVCMOS" is_dyn_voltage="false" mode_sel_name="BR_MODE_SEL"/>
            <efxpt:iobank name="TL" iostd="3.3 V LVCMOS" is_dyn_voltage="false" mode_sel_name="TL_MODE_SEL"/>
            <efxpt:iobank name="TR" iostd="3.3 V LVCMOS" is_dyn_voltage="false" mode_sel_name="TR_MODE_SEL"/>
        </efxpt:iobank_info>
        <efxpt:ctrl_info>
            <efxpt:ctrl name="cfg" ctrl_def="CONFIG_CTRL0" clock_name="" is_clk_invert="false" cbsel_bus_name="cfg_CBSEL" config_ctrl_name="cfg_CONFIG" ena_capture_name="cfg_ENA" error_status_name="cfg_ERROR" um_signal_status_name="cfg_USR_STATUS" is_remote_update_enable="false" is_user_mode_enable="false"/>
        </efxpt:ctrl_info>
        <efxpt:seu_info>
            <efxpt:seu name="seu" block_def="CONFIG_SEU0" mode="auto" ena_detect="false" wait_interval="16500000">
                <efxpt:gen_pin>
                    <efxpt:pin name="seu_START" type_name="START" is_bus="false"/>
                    <efxpt:pin name="seu_INJECT_ERROR" type_name="INJECT_ERROR" is_bus="false"/>
                    <efxpt:pin name="seu_RST" type_name="RST" is_bus="false"/>
                    <efxpt:pin name="seu_CONFIG" type_name="CONFIG" is_bus="false"/>
                    <efxpt:pin name="seu_ERROR" type_name="ERROR" is_bus="false"/>
                    <efxpt:pin name="seu_DONE" type_name="DONE" is_bus="false"/>
                </efxpt:gen_pin>
            </efxpt:seu>
        </efxpt:seu_info>
        <efxpt:clkmux_info>
            <efxpt:clkmux name="GCLKMUX_B" block_def="GCLKMUX_B" is_mux_bot0_dyn="false" is_mux_bot7_dyn="false">
                <efxpt:gen_pin>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_7" is_bus="true"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_7" is_bus="false"/>
                    <efxpt:pin name="" type_name="ROUTE0" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE1" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE2" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE3" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_0" is_bus="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_0" is_bus="true"/>
                </efxpt:gen_pin>
            </efxpt:clkmux>
            <efxpt:clkmux name="GCLKMUX_L" block_def="GCLKMUX_L" is_mux_bot0_dyn="false" is_mux_bot7_dyn="false">
                <efxpt:gen_pin>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_7" is_bus="true"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_7" is_bus="false"/>
                    <efxpt:pin name="" type_name="ROUTE0" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE1" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE2" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE3" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_0" is_bus="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_0" is_bus="true"/>
                </efxpt:gen_pin>
            </efxpt:clkmux>
            <efxpt:clkmux name="GCLKMUX_R" block_def="GCLKMUX_R" is_mux_bot0_dyn="false" is_mux_bot7_dyn="true">
                <efxpt:gen_pin>
                    <efxpt:pin name="mux_clk_sw" type_name="DYN_MUX_SEL_7" is_bus="true"/>
                    <efxpt:pin name="mux_clk" type_name="DYN_MUX_OUT_7" is_bus="false"/>
                    <efxpt:pin name="" type_name="ROUTE0" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE1" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE2" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="rgmii_rxc_dum" type_name="ROUTE3" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_0" is_bus="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_0" is_bus="true"/>
                </efxpt:gen_pin>
                <efxpt:dyn_mux7_inputs>
                    <efxpt:dyn_input index="0" resource="ROUTE3" resource_pin="" is_static="false"/>
                    <efxpt:dyn_input index="2" resource="PLL_TR0" resource_pin="CLKOUT1" is_static="true"/>
                    <efxpt:dyn_input index="3" resource="GPIOR_PN_27" resource_pin="DOUT_EVENP" is_static="true"/>
                </efxpt:dyn_mux7_inputs>
            </efxpt:clkmux>
            <efxpt:clkmux name="GCLKMUX_T" block_def="GCLKMUX_T" is_mux_bot0_dyn="false" is_mux_bot7_dyn="false">
                <efxpt:gen_pin>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_7" is_bus="true"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_7" is_bus="false"/>
                    <efxpt:pin name="" type_name="ROUTE0" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE1" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE2" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE3" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_0" is_bus="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_0" is_bus="true"/>
                </efxpt:gen_pin>
            </efxpt:clkmux>
        </efxpt:clkmux_info>
    </efxpt:device_info>
    <efxpt:gpio_info>
        <efxpt:comp_gpio name="cfg_ok" gpio_def="GPIOB_P_12" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="cfg_ok" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_scl" gpio_def="GPIOR_N_24" mode="inout" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="hdmi_scl_read" name_ddio_lo="" conn_type="normal" is_register="true" clock_name="hdmi_clk" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="hdmi_scl_PULL_UP_ENA" dyn_delay_en_name="hdmi_scl_DLY_ENA" dyn_delay_reset_name="hdmi_scl_DLY_RST" dyn_delay_ctrl_name="hdmi_scl_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="hdmi_scl_write" name_ddio_lo="" register_option="register" clock_name="hdmi_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="__gnd__" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="hdmi_scl_writeEnable" is_register="true" clock_name="hdmi_clk" is_clock_inverted="false" name_oen="hdmi_scl_OEN"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_sda" gpio_def="GPIOR_P_24" mode="inout" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="hdmi_sda_read" name_ddio_lo="" conn_type="normal" is_register="true" clock_name="hdmi_clk" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="hdmi_sda_PULL_UP_ENA" dyn_delay_en_name="hdmi_sda_DLY_ENA" dyn_delay_reset_name="hdmi_sda_DLY_RST" dyn_delay_ctrl_name="hdmi_sda_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="hdmi_sda_write" name_ddio_lo="" register_option="register" clock_name="hdmi_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="__gnd__" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="hdmi_sda_writeEnable" is_register="true" clock_name="hdmi_clk" is_clock_inverted="false" name_oen="hdmi_sda_OEN"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_yuv_clk" gpio_def="GPIOR_N_23" mode="clkout" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="" name_ddio_lo="" register_option="none" clock_name="hdmi_yuv_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_yuv_data[0]" gpio_def="GPIOR_P_16" mode="output" bus_name="hdmi_yuv_data" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_yuv_data[0]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_yuv_data[10]" gpio_def="GPIOR_P_21" mode="output" bus_name="hdmi_yuv_data" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_yuv_data[10]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_yuv_data[11]" gpio_def="GPIOR_N_21" mode="output" bus_name="hdmi_yuv_data" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_yuv_data[11]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_yuv_data[12]" gpio_def="GPIOT_P_20" mode="output" bus_name="hdmi_yuv_data" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_yuv_data[12]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_yuv_data[13]" gpio_def="GPIOT_N_20" mode="output" bus_name="hdmi_yuv_data" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_yuv_data[13]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_yuv_data[14]" gpio_def="GPIOR_P_22" mode="output" bus_name="hdmi_yuv_data" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_yuv_data[14]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_yuv_data[15]" gpio_def="GPIOR_N_22" mode="output" bus_name="hdmi_yuv_data" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_yuv_data[15]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_yuv_data[1]" gpio_def="GPIOR_N_17" mode="output" bus_name="hdmi_yuv_data" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_yuv_data[1]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_yuv_data[2]" gpio_def="GPIOR_P_17" mode="output" bus_name="hdmi_yuv_data" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_yuv_data[2]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_yuv_data[3]" gpio_def="GPIOR_N_20" mode="output" bus_name="hdmi_yuv_data" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_yuv_data[3]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_yuv_data[4]" gpio_def="GPIOR_P_20" mode="output" bus_name="hdmi_yuv_data" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_yuv_data[4]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_yuv_data[5]" gpio_def="GPIOR_N_18" mode="output" bus_name="hdmi_yuv_data" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_yuv_data[5]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_yuv_data[6]" gpio_def="GPIOR_P_18" mode="output" bus_name="hdmi_yuv_data" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_yuv_data[6]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_yuv_data[7]" gpio_def="GPIOR_N_19" mode="output" bus_name="hdmi_yuv_data" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_yuv_data[7]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_yuv_data[8]" gpio_def="GPIOR_P_19" mode="output" bus_name="hdmi_yuv_data" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_yuv_data[8]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_yuv_data[9]" gpio_def="GPIOR_P_23" mode="output" bus_name="hdmi_yuv_data" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_yuv_data[9]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_yuv_de" gpio_def="GPIOR_N_16" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_yuv_de" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_yuv_hs" gpio_def="GPIOT_P_13" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_yuv_hs" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_yuv_vs" gpio_def="GPIOT_N_13" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_yuv_vs" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="i2c_0_cam_scl" gpio_def="GPIOR_66" mode="inout" bus_name="" io_standard="3.3 V LVCMOS">
            <efxpt:input_config name="i_cam_scl" name_ddio_lo="" conn_type="normal" is_register="true" clock_name="io_peripheralClk" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="io_scl_PULL_UP_ENA" dyn_delay_en_name="io_scl_DLY_ENA" dyn_delay_reset_name="io_scl_DLY_RST" dyn_delay_ctrl_name="io_scl_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="o_cam_scl[0]" name_ddio_lo="" register_option="register" clock_name="io_peripheralClk" is_clock_inverted="false" is_slew_rate="false" tied_option="__gnd__" ddio_type="none" delay="0" is_serial="false" drive_strength="2" fastclk_name=""/>
            <efxpt:output_enable_config name="o_cam_scl_oe" is_register="true" clock_name="io_peripheralClk" is_clock_inverted="false" name_oen="i2c_0_cam_scl_OEN"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="i2c_0_cam_sda" gpio_def="GPIOR_65" mode="inout" bus_name="" io_standard="3.3 V LVCMOS">
            <efxpt:input_config name="i_cam_sda" name_ddio_lo="" conn_type="normal" is_register="true" clock_name="io_peripheralClk" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="io_sda_PULL_UP_ENA" dyn_delay_en_name="io_sda_DLY_ENA" dyn_delay_reset_name="io_sda_DLY_RST" dyn_delay_ctrl_name="io_sda_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="o_cam_sda[0]" name_ddio_lo="" register_option="register" clock_name="io_peripheralClk" is_clock_inverted="false" is_slew_rate="false" tied_option="__gnd__" ddio_type="none" delay="0" is_serial="false" drive_strength="2" fastclk_name=""/>
            <efxpt:output_enable_config name="o_cam_sda_oe" is_register="true" clock_name="io_peripheralClk" is_clock_inverted="false" name_oen="i2c_0_cam_sda_OEN"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="i2c_1_sensor_scl" gpio_def="GPIOL_04" mode="inout" bus_name="" io_standard="3.3 V LVTTL">
            <efxpt:input_config name="i_sensor_scl" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="i2c_1_sensor_scl_PULL_UP_ENA" dyn_delay_en_name="i2c_1_sensor_scl_DLY_ENA" dyn_delay_reset_name="i2c_1_sensor_scl_DLY_RST" dyn_delay_ctrl_name="i2c_1_sensor_scl_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="o_sensor_scl" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="o_sensor_scl_oe" is_register="false" clock_name="" is_clock_inverted="false" name_oen="i2c_1_sensor_scl_OEN"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="i2c_1_sensor_sda" gpio_def="GPIOL_05" mode="inout" bus_name="" io_standard="3.3 V LVTTL">
            <efxpt:input_config name="i_sensor_sda" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="i2c_1_sensor_sda_PULL_UP_ENA" dyn_delay_en_name="i2c_1_sensor_sda_DLY_ENA" dyn_delay_reset_name="i2c_1_sensor_sda_DLY_RST" dyn_delay_ctrl_name="i2c_1_sensor_sda_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="o_sensor_sda" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="o_sensor_sda_oe" is_register="false" clock_name="" is_clock_inverted="false" name_oen="i2c_1_sensor_sda_OEN"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="phy_active" gpio_def="GPIOB_N_11" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="phy_active" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="phy_mdc" gpio_def="GPIOL_36" mode="output" bus_name="" io_standard="3.3 V LVCMOS">
            <efxpt:output_config name="phy_mdc" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="2" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="phy_mdio" gpio_def="GPIOL_00" mode="inout" bus_name="" io_standard="3.3 V LVCMOS">
            <efxpt:input_config name="phy_mdi" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="phy_mdio_PULL_UP_ENA" dyn_delay_en_name="phy_mdio_DLY_ENA" dyn_delay_reset_name="phy_mdio_DLY_RST" dyn_delay_ctrl_name="phy_mdio_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="phy_mdo" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="2" fastclk_name=""/>
            <efxpt:output_enable_config name="phy_mdo_en" is_register="false" clock_name="" is_clock_inverted="false" name_oen="phy_mdio_OEN"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="refclk_ddr_pll" gpio_def="GPIOL_32" mode="input" bus_name="" io_standard="3.3 V LVCMOS">
            <efxpt:input_config name="refclk_ddr_pll" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="refclk_ddr_pll_PULL_UP_ENA" dyn_delay_en_name="refclk_ddr_pll_DLY_ENA" dyn_delay_reset_name="refclk_ddr_pll_DLY_RST" dyn_delay_ctrl_name="refclk_ddr_pll_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="refclk_mipi0" gpio_def="GPIOL_07" mode="none" bus_name="" io_standard="3.3 V LVCMOS">
            <efxpt:unused_config state="input with weak pullup"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="refclk_mipi1" gpio_def="GPIOL_06" mode="none" bus_name="" io_standard="3.3 V LVCMOS">
            <efxpt:unused_config state="input with weak pullup"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="refclk_mipi2" gpio_def="GPIOL_27" mode="none" bus_name="" io_standard="3.3 V LVCMOS">
            <efxpt:unused_config state="input with weak pullup"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="refclk_mipi3" gpio_def="GPIOL_28" mode="none" bus_name="" io_standard="3.3 V LVCMOS">
            <efxpt:unused_config state="input with weak pullup"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="refclk_mipi_pll" gpio_def="GPIOT_P_11" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="refclk_mipi_pll" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="refclk_mipi_pll_PULL_UP_ENA" dyn_delay_en_name="refclk_mipi_pll_DLY_ENA" dyn_delay_reset_name="refclk_mipi_pll_DLY_RST" dyn_delay_ctrl_name="refclk_mipi_pll_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="refclk_soc_pll" gpio_def="GPIOB_P_11" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="refclk_soc_pll" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="refclk_soc_pll_PULL_UP_ENA" dyn_delay_en_name="refclk_soc_pll_DLY_ENA" dyn_delay_reset_name="refclk_soc_pll_DLY_RST" dyn_delay_ctrl_name="refclk_soc_pll_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rgmii_rx_ctl" gpio_def="GPIOR_N_44" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="rgmii_rx_ctl_HI" name_ddio_lo="rgmii_rx_ctl_LO" conn_type="normal" is_register="true" clock_name="mux_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="pipeline" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="rgmii_rx_ctl_PULL_UP_ENA" dyn_delay_en_name="rgmii_rx_ctl_DLY_ENA" dyn_delay_reset_name="rgmii_rx_ctl_DLY_RST" dyn_delay_ctrl_name="rgmii_rx_ctl_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rgmii_rxc_phy" gpio_def="GPIOR_P_45" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="rgmii_rxc_phy" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="rgmii_rxc_phy_PULL_UP_ENA" dyn_delay_en_name="rgmii_rxc_phy_DLY_ENA" dyn_delay_reset_name="rgmii_rxc_phy_DLY_RST" dyn_delay_ctrl_name="rgmii_rxc_phy_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rgmii_rxc_slow" gpio_def="GPIOR_P_27" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="rgmii_rxc_slow" name_ddio_lo="" conn_type="gclk" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="rgmii_rxc_slow_PULL_UP_ENA" dyn_delay_en_name="rgmii_rxc_slow_DLY_ENA" dyn_delay_reset_name="rgmii_rxc_slow_DLY_RST" dyn_delay_ctrl_name="rgmii_rxc_slow_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rgmii_rxd[0]" gpio_def="GPIOR_N_43" mode="input" bus_name="rgmii_rxd" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="rgmii_rxd_LO[0]" name_ddio_lo="rgmii_rxd_HI[0]" conn_type="normal" is_register="true" clock_name="mux_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="pipeline" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="rgmii_rxd_PULL_UP_ENA[0]" dyn_delay_en_name="rgmii_rxd_DLY_ENA[0]" dyn_delay_reset_name="rgmii_rxd_DLY_RST[0]" dyn_delay_ctrl_name="rgmii_rxd_DLY_CTRL[0]" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rgmii_rxd[1]" gpio_def="GPIOR_P_43" mode="input" bus_name="rgmii_rxd" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="rgmii_rxd_LO[1]" name_ddio_lo="rgmii_rxd_HI[1]" conn_type="normal" is_register="true" clock_name="mux_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="pipeline" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="rgmii_rxd_PULL_UP_ENA[1]" dyn_delay_en_name="rgmii_rxd_DLY_ENA[1]" dyn_delay_reset_name="rgmii_rxd_DLY_RST[1]" dyn_delay_ctrl_name="rgmii_rxd_DLY_CTRL[1]" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rgmii_rxd[2]" gpio_def="GPIOR_N_42" mode="input" bus_name="rgmii_rxd" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="rgmii_rxd_LO[2]" name_ddio_lo="rgmii_rxd_HI[2]" conn_type="normal" is_register="true" clock_name="mux_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="pipeline" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="rgmii_rxd_PULL_UP_ENA[2]" dyn_delay_en_name="rgmii_rxd_DLY_ENA[2]" dyn_delay_reset_name="rgmii_rxd_DLY_RST[2]" dyn_delay_ctrl_name="rgmii_rxd_DLY_CTRL[2]" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rgmii_rxd[3]" gpio_def="GPIOR_P_42" mode="input" bus_name="rgmii_rxd" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="rgmii_rxd_LO[3]" name_ddio_lo="rgmii_rxd_HI[3]" conn_type="normal" is_register="true" clock_name="mux_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="pipeline" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="rgmii_rxd_PULL_UP_ENA[3]" dyn_delay_en_name="rgmii_rxd_DLY_ENA[3]" dyn_delay_reset_name="rgmii_rxd_DLY_RST[3]" dyn_delay_ctrl_name="rgmii_rxd_DLY_CTRL[3]" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rgmii_tx_ctl" gpio_def="GPIOR_P_26" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="rgmii_tx_ctl_HI" name_ddio_lo="rgmii_tx_ctl_LO" register_option="register" clock_name="io_tseClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rgmii_txc" gpio_def="GPIOR_P_31" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="rgmii_txc_HI" name_ddio_lo="rgmii_txc_LO" register_option="register" clock_name="io_tseClk_90" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rgmii_txd[0]" gpio_def="GPIOR_N_28" mode="output" bus_name="rgmii_txd" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="rgmii_txd_HI[0]" name_ddio_lo="rgmii_txd_LO[0]" register_option="register" clock_name="io_tseClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rgmii_txd[1]" gpio_def="GPIOR_P_28" mode="output" bus_name="rgmii_txd" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="rgmii_txd_HI[1]" name_ddio_lo="rgmii_txd_LO[1]" register_option="register" clock_name="io_tseClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rgmii_txd[2]" gpio_def="GPIOR_N_25" mode="output" bus_name="rgmii_txd" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="rgmii_txd_HI[2]" name_ddio_lo="rgmii_txd_LO[2]" register_option="register" clock_name="io_tseClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rgmii_txd[3]" gpio_def="GPIOR_P_25" mode="output" bus_name="rgmii_txd" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="rgmii_txd_HI[3]" name_ddio_lo="rgmii_txd_LO[3]" register_option="register" clock_name="io_tseClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rstn_cam_out" gpio_def="GPIOT_N_14" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="o_cam_rstn" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rstn_master_in" gpio_def="GPIOB_N_13" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="i_master_rstn" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="rstn_master_in_PULL_UP_ENA" dyn_delay_en_name="rstn_master_in_DLY_ENA" dyn_delay_reset_name="rstn_master_in_DLY_RST" dyn_delay_ctrl_name="rstn_master_in_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rstn_phy" gpio_def="GPIOB_N_16" mode="inout" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="rstn_phy_IN" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="rstn_phy_PULL_UP_ENA" dyn_delay_en_name="rstn_phy_DLY_ENA" dyn_delay_reset_name="rstn_phy_DLY_RST" dyn_delay_ctrl_name="rstn_phy_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="rstn_phy_OUT" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="__gnd__" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="rstn_phy_OE" is_register="false" clock_name="" is_clock_inverted="false" name_oen="rstn_phy_OEN"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="sd_clk" gpio_def="GPIOR_62" mode="output" bus_name="" io_standard="3.3 V LVCMOS">
            <efxpt:output_config name="sd_clk_hi" name_ddio_lo="" register_option="register" clock_name="io_peripheralClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="sd_cmd" gpio_def="GPIOR_60" mode="inout" bus_name="" io_standard="3.3 V LVCMOS">
            <efxpt:input_config name="sd_cmd_i" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="sd_cmd_PULL_UP_ENA" dyn_delay_en_name="sd_cmd_DLY_ENA" dyn_delay_reset_name="sd_cmd_DLY_RST" dyn_delay_ctrl_name="sd_cmd_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="sd_cmd_o" name_ddio_lo="" register_option="none" clock_name="io_peripheralClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
            <efxpt:output_enable_config name="sd_cmd_oe" is_register="false" clock_name="io_peripheralClk" is_clock_inverted="false" name_oen="sd_cmd_OEN"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="sd_dat[0]" gpio_def="GPIOR_61" mode="inout" bus_name="sd_dat" io_standard="3.3 V LVCMOS">
            <efxpt:input_config name="sd_dat_i[0]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="sd_dat_PULL_UP_ENA[0]" dyn_delay_en_name="sd_dat_DLY_ENA[0]" dyn_delay_reset_name="sd_dat_DLY_RST[0]" dyn_delay_ctrl_name="sd_dat_DLY_CTRL[0]" clkmux_buf_name=""/>
            <efxpt:output_config name="sd_dat_o[0]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="sd_dat_oe[0]" is_register="false" clock_name="" is_clock_inverted="false" name_oen="sd_dat_OEN[0]"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="sd_dat[1]" gpio_def="GPIOR_63" mode="inout" bus_name="sd_dat" io_standard="3.3 V LVCMOS">
            <efxpt:input_config name="sd_dat_i[1]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="sd_dat_PULL_UP_ENA[1]" dyn_delay_en_name="sd_dat_DLY_ENA[1]" dyn_delay_reset_name="sd_dat_DLY_RST[1]" dyn_delay_ctrl_name="sd_dat_DLY_CTRL[1]" clkmux_buf_name=""/>
            <efxpt:output_config name="sd_dat_o[1]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="sd_dat_oe[1]" is_register="false" clock_name="" is_clock_inverted="false" name_oen="sd_dat_OEN[1]"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="sd_dat[2]" gpio_def="GPIOR_58" mode="inout" bus_name="sd_dat" io_standard="3.3 V LVCMOS">
            <efxpt:input_config name="sd_dat_i[2]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="sd_dat_PULL_UP_ENA[2]" dyn_delay_en_name="sd_dat_DLY_ENA[2]" dyn_delay_reset_name="sd_dat_DLY_RST[2]" dyn_delay_ctrl_name="sd_dat_DLY_CTRL[2]" clkmux_buf_name=""/>
            <efxpt:output_config name="sd_dat_o[2]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="sd_dat_oe[2]" is_register="false" clock_name="" is_clock_inverted="false" name_oen="sd_dat_OEN[2]"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="sd_dat[3]" gpio_def="GPIOR_59" mode="inout" bus_name="sd_dat" io_standard="3.3 V LVCMOS">
            <efxpt:input_config name="sd_dat_i[3]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="sd_dat_PULL_UP_ENA[3]" dyn_delay_en_name="sd_dat_DLY_ENA[3]" dyn_delay_reset_name="sd_dat_DLY_RST[3]" dyn_delay_ctrl_name="sd_dat_DLY_CTRL[3]" clkmux_buf_name=""/>
            <efxpt:output_config name="sd_dat_o[3]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="sd_dat_oe[3]" is_register="false" clock_name="" is_clock_inverted="false" name_oen="sd_dat_OEN[3]"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="softtap_jtag_tck" gpio_def="GPIOR_69" mode="input" bus_name="" io_standard="3.3 V LVCMOS">
            <efxpt:input_config name="softtap_jtag_tck" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="true" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="softtap_jtag_tck_PULL_UP_ENA" dyn_delay_en_name="softtap_jtag_tck_DLY_ENA" dyn_delay_reset_name="softtap_jtag_tck_DLY_RST" dyn_delay_ctrl_name="softtap_jtag_tck_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="softtap_jtag_tdi" gpio_def="GPIOR_70" mode="input" bus_name="" io_standard="3.3 V LVCMOS">
            <efxpt:input_config name="softtap_jtag_tdi" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="softtap_jtag_tdi_PULL_UP_ENA" dyn_delay_en_name="softtap_jtag_tdi_DLY_ENA" dyn_delay_reset_name="softtap_jtag_tdi_DLY_RST" dyn_delay_ctrl_name="softtap_jtag_tdi_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="softtap_jtag_tdo" gpio_def="GPIOB_P_00" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="softtap_jtag_tdo" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="softtap_jtag_tms" gpio_def="GPIOB_P_01" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="softtap_jtag_tms" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="softtap_jtag_tms_PULL_UP_ENA" dyn_delay_en_name="softtap_jtag_tms_DLY_ENA" dyn_delay_reset_name="softtap_jtag_tms_DLY_RST" dyn_delay_ctrl_name="softtap_jtag_tms_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="system_gpio_0_io[0]" gpio_def="GPIOB_N_14" mode="inout" bus_name="system_gpio_0_io" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="system_gpio_0_io_read[0]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="system_gpio_0_io_PULL_UP_ENA[0]" dyn_delay_en_name="system_gpio_0_io_DLY_ENA[0]" dyn_delay_reset_name="system_gpio_0_io_DLY_RST[0]" dyn_delay_ctrl_name="system_gpio_0_io_DLY_CTRL[0]" clkmux_buf_name=""/>
            <efxpt:output_config name="system_gpio_0_io_write[0]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="system_gpio_0_io_writeEnable[0]" is_register="false" clock_name="" is_clock_inverted="false" name_oen="system_gpio_0_io_OEN[0]"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="system_gpio_0_io[1]" gpio_def="GPIOB_P_02" mode="inout" bus_name="system_gpio_0_io" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="system_gpio_0_io_read[1]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="system_gpio_0_io_PULL_UP_ENA[1]" dyn_delay_en_name="system_gpio_0_io_DLY_ENA[1]" dyn_delay_reset_name="system_gpio_0_io_DLY_RST[1]" dyn_delay_ctrl_name="system_gpio_0_io_DLY_CTRL[1]" clkmux_buf_name=""/>
            <efxpt:output_config name="system_gpio_0_io_write[1]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="system_gpio_0_io_writeEnable[1]" is_register="false" clock_name="" is_clock_inverted="false" name_oen="system_gpio_0_io_OEN[1]"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="system_gpio_0_io[2]" gpio_def="GPIOB_P_13" mode="inout" bus_name="system_gpio_0_io" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="system_gpio_0_io_read[2]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="system_gpio_0_io_PULL_UP_ENA[2]" dyn_delay_en_name="system_gpio_0_io_DLY_ENA[2]" dyn_delay_reset_name="system_gpio_0_io_DLY_RST[2]" dyn_delay_ctrl_name="system_gpio_0_io_DLY_CTRL[2]" clkmux_buf_name=""/>
            <efxpt:output_config name="system_gpio_0_io_write[2]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="system_gpio_0_io_writeEnable[2]" is_register="false" clock_name="" is_clock_inverted="false" name_oen="system_gpio_0_io_OEN[2]"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="system_gpio_0_io[3]" gpio_def="GPIOB_P_14" mode="inout" bus_name="system_gpio_0_io" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="system_gpio_0_io_read[3]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="system_gpio_0_io_PULL_UP_ENA[3]" dyn_delay_en_name="system_gpio_0_io_DLY_ENA[3]" dyn_delay_reset_name="system_gpio_0_io_DLY_RST[3]" dyn_delay_ctrl_name="system_gpio_0_io_DLY_CTRL[3]" clkmux_buf_name=""/>
            <efxpt:output_config name="system_gpio_0_io_write[3]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="system_gpio_0_io_writeEnable[3]" is_register="false" clock_name="" is_clock_inverted="false" name_oen="system_gpio_0_io_OEN[3]"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="system_spi_0_io_data_0" gpio_def="GPIOB_P_09" mode="inout" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="system_spi_0_io_data_0_read" name_ddio_lo="" conn_type="normal" is_register="true" clock_name="io_peripheralClk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="system_spi_0_io_data_0_PULL_UP_ENA" dyn_delay_en_name="system_spi_0_io_data_0_DLY_ENA" dyn_delay_reset_name="system_spi_0_io_data_0_DLY_RST" dyn_delay_ctrl_name="system_spi_0_io_data_0_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="system_spi_0_io_data_0_write" name_ddio_lo="" register_option="register" clock_name="io_peripheralClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="system_spi_0_io_data_0_writeEnable" is_register="true" clock_name="io_peripheralClk" is_clock_inverted="false" name_oen="system_spi_0_io_data_0_OEN"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="system_spi_0_io_data_1" gpio_def="GPIOB_N_09" mode="inout" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="system_spi_0_io_data_1_read" name_ddio_lo="" conn_type="normal" is_register="true" clock_name="io_peripheralClk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="system_spi_0_io_data_1_PULL_UP_ENA" dyn_delay_en_name="system_spi_0_io_data_1_DLY_ENA" dyn_delay_reset_name="system_spi_0_io_data_1_DLY_RST" dyn_delay_ctrl_name="system_spi_0_io_data_1_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="system_spi_0_io_data_1_write" name_ddio_lo="" register_option="register" clock_name="io_peripheralClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="system_spi_0_io_data_1_writeEnable" is_register="true" clock_name="io_peripheralClk" is_clock_inverted="false" name_oen="system_spi_0_io_data_1_OEN"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="system_spi_0_io_sclk_write" gpio_def="GPIOB_N_01" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="system_spi_0_io_sclk_write" name_ddio_lo="" register_option="register" clock_name="io_peripheralClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="system_spi_0_io_ss" gpio_def="GPIOB_P_08" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="system_spi_0_io_ss" name_ddio_lo="" register_option="register" clock_name="io_peripheralClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="system_uart_0_io_rxd" gpio_def="GPIOR_68" mode="input" bus_name="" io_standard="3.3 V LVTTL">
            <efxpt:input_config name="system_uart_0_io_rxd" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="system_uart_0_io_rxd_PULL_UP_ENA" dyn_delay_en_name="system_uart_0_io_rxd_DLY_ENA" dyn_delay_reset_name="system_uart_0_io_rxd_DLY_RST" dyn_delay_ctrl_name="system_uart_0_io_rxd_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="system_uart_0_io_txd" gpio_def="GPIOR_67" mode="output" bus_name="" io_standard="3.3 V LVTTL">
            <efxpt:output_config name="system_uart_0_io_txd" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:global_unused_config state="input with weak pullup"/>
        <efxpt:bus name="system_gpio_0_io" mode="inout" msb="3" lsb="0"/>
        <efxpt:bus name="rgmii_rxd" mode="input" msb="3" lsb="0"/>
        <efxpt:bus name="rgmii_txd" mode="output" msb="3" lsb="0"/>
        <efxpt:bus name="hdmi_yuv_data" mode="output" msb="15" lsb="0"/>
        <efxpt:bus name="sd_dat" mode="inout" msb="3" lsb="0"/>
    </efxpt:gpio_info>
    <efxpt:pll_info>
        <efxpt:pll name="soc_pll_clk" pll_def="PLL_BL1" ref_clock_name="" ref_clock_freq="50.0000" multiplier="1" pre_divider="1" post_divider="2" reset_name="systemClk_rstn" locked_name="systemClk_locked" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="io_peripheralClk" feedback_mode="core"/>
            <efxpt:gen_pin>
                <efxpt:pin name="" type_name="DESKEWED" is_bus="false"/>
                <efxpt:pin name="" type_name="SHIFT_ENA" is_bus="false"/>
                <efxpt:pin name="" type_name="SHIFT" is_bus="true"/>
                <efxpt:pin name="" type_name="SHIFT_SEL" is_bus="true"/>
            </efxpt:gen_pin>
            <efxpt:comp_output_clock name="io_peripheralClk" number="0" out_divider="45" is_dyn_phase="false" phase_setting="0" is_inverted="false" conn_type="gclk" clkmux_buf_name="">
                <efxpt:gen_pin>
                    <efxpt:pin name="" type_name="CLKMUX_BUF" is_bus="false"/>
                </efxpt:gen_pin>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="io_systemClk" number="1" out_divider="15" is_dyn_phase="false" phase_setting="0" is_inverted="false" conn_type="gclk" clkmux_buf_name="">
                <efxpt:gen_pin>
                    <efxpt:pin name="" type_name="CLKMUX_BUF" is_bus="false"/>
                </efxpt:gen_pin>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="io_memoryClk" number="2" out_divider="18" is_dyn_phase="false" phase_setting="0" is_inverted="false" conn_type="gclk" clkmux_buf_name="">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_prop/>
        </efxpt:pll>
        <efxpt:pll name="ddr_pll_clk" pll_def="PLL_TL2" ref_clock_name="" ref_clock_freq="33.3300" multiplier="4" pre_divider="1" post_divider="1" reset_name="my_ddr_pll_rstn" locked_name="my_ddr_pll_locked" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="3" clksel_name="" feedback_clock_name="ddr_pll_CLKOUT0" feedback_mode="local"/>
            <efxpt:gen_pin>
                <efxpt:pin name="" type_name="DESKEWED" is_bus="false"/>
                <efxpt:pin name="" type_name="SHIFT_ENA" is_bus="false"/>
                <efxpt:pin name="" type_name="SHIFT" is_bus="true"/>
                <efxpt:pin name="" type_name="SHIFT_SEL" is_bus="true"/>
            </efxpt:gen_pin>
            <efxpt:comp_output_clock name="ddr_pll_CLKOUT0" number="0" out_divider="28" is_dyn_phase="false" phase_setting="0" is_inverted="false" conn_type="gclk" clkmux_buf_name="">
                <efxpt:gen_pin>
                    <efxpt:pin name="" type_name="CLKMUX_BUF" is_bus="false"/>
                </efxpt:gen_pin>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="ddr_pll_CLKOUT4" number="4" out_divider="5" is_dyn_phase="false" phase_setting="0" is_inverted="false" conn_type="gclk" clkmux_buf_name="">
                <efxpt:gen_pin>
                    <efxpt:pin name="" type_name="CLKMUX_BUF" is_bus="false"/>
                </efxpt:gen_pin>
            </efxpt:comp_output_clock>
            <efxpt:comp_prop/>
        </efxpt:pll>
        <efxpt:pll name="tse_pll_clk" pll_def="PLL_TR0" ref_clock_name="" ref_clock_freq="125.0000" multiplier="1" pre_divider="1" post_divider="4" reset_name="tse_pll_rstn" locked_name="tse_pll_locked" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="rgmii_rxc_dum" feedback_mode="core"/>
            <efxpt:gen_pin>
                <efxpt:pin name="" type_name="SHIFT_ENA" is_bus="false"/>
                <efxpt:pin name="" type_name="DESKEWED" is_bus="false"/>
                <efxpt:pin name="" type_name="SHIFT" is_bus="true"/>
                <efxpt:pin name="" type_name="SHIFT_SEL" is_bus="true"/>
            </efxpt:gen_pin>
            <efxpt:comp_output_clock name="rgmii_rxc_dum" number="0" out_divider="10" is_dyn_phase="false" phase_setting="0" is_inverted="true" conn_type="gclk" clkmux_buf_name="">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="rgmii_rxc" number="1" out_divider="10" is_dyn_phase="false" phase_setting="5" is_inverted="true" conn_type="gclk" clkmux_buf_name="">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="io_tseClk" number="2" out_divider="10" is_dyn_phase="false" phase_setting="0" is_inverted="false" conn_type="gclk" clkmux_buf_name="">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="io_tseClk_90" number="3" out_divider="10" is_dyn_phase="false" phase_setting="5" is_inverted="false" conn_type="gclk" clkmux_buf_name="">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_prop/>
        </efxpt:pll>
        <efxpt:pll name="mipi_pll_clk" pll_def="PLL_TL1" ref_clock_name="" ref_clock_freq="25.0000" multiplier="4" pre_divider="1" post_divider="2" reset_name="mipi_pll_rstn" locked_name="mipi_pll_locked" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="mipi_rx_cfgclk" feedback_mode="local"/>
            <efxpt:gen_pin>
                <efxpt:pin name="" type_name="SHIFT_ENA" is_bus="false"/>
                <efxpt:pin name="" type_name="DESKEWED" is_bus="false"/>
                <efxpt:pin name="" type_name="SHIFT" is_bus="true"/>
                <efxpt:pin name="" type_name="SHIFT_SEL" is_bus="true"/>
            </efxpt:gen_pin>
            <efxpt:comp_output_clock name="mipi_rx_cfgclk" number="0" out_divider="26" is_dyn_phase="false" phase_setting="0" is_inverted="false" conn_type="gclk" clkmux_buf_name="">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="mipi_pclk" number="1" out_divider="35" is_dyn_phase="false" phase_setting="0" is_inverted="false" conn_type="gclk" clkmux_buf_name="">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="hdmi_clk" number="2" out_divider="104" is_dyn_phase="false" phase_setting="0" is_inverted="false" conn_type="gclk" clkmux_buf_name="">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="hdmi_yuv_clk" number="3" out_divider="35" is_dyn_phase="false" phase_setting="0" is_inverted="false" conn_type="gclk" clkmux_buf_name="">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_prop/>
        </efxpt:pll>
    </efxpt:pll_info>
    <efxpt:osc_info/>
    <efxpt:lvds_info/>
    <efxpt:mipi_info>
        <efxpt:mipi name="mipi_dphy_rx_inst1" mipi_def="MIPI_RX0" ops_type="rx">
            <efxpt:mipi_hard_dphy_rx_info cal_clk_freq="100" turn_around_enable="false" data_width="16" esc_clkout_conn_type="normal" byte_clkout_conn_type="gclk" buf_esc_clkout_name="" buf_byte_clkout_name="" data_rate="2500">
                <efxpt:gen_pin>
                    <efxpt:pin name="mipi_rx_cfgclk" type_name="CFG_CLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="TX_CLK_ESC" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_WORD_CLKOUT_HS" type_name="WORD_CLKOUT_HS" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_LP_CLK" type_name="LP_CLK" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_STOPSTATE_CLK" type_name="STOPSTATE_CLK" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_CLK_ACTIVE_HS" type_name="RX_CLK_ACTIVE_HS" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_ULPS_CLK_NOT" type_name="RX_ULPS_CLK_NOT" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_ULPS_ACTIVE_CLK_NOT" type_name="RX_ULPS_ACTIVE_CLK_NOT" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_ESC_LAN0_CLK" type_name="RX_CLK_ESC_LAN0" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_ERR_ESC_LAN0" type_name="ERR_ESC_LAN0" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_STOPSTATE_LAN0" type_name="STOPSTATE_LAN0" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_ERR_CONTROL_LAN0" type_name="ERR_CONTROL_LAN0" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_ULPS_ESC_LAN0" type_name="RX_ULPS_ESC_LAN0" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_ULPS_ACTIVE_NOT_LAN0" type_name="RX_ULPS_ACTIVE_NOT_LAN0" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_ACTIVE_HS_LAN0" type_name="RX_ACTIVE_HS_LAN0" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_VALID_HS_LAN0" type_name="RX_VALID_HS_LAN0" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_SYNC_HS_LAN0" type_name="RX_SYNC_HS_LAN0" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_SKEW_CAL_HS_LAN0" type_name="RX_SKEW_CAL_HS_LAN0" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_ERR_SOT_HS_LAN0" type_name="ERR_SOT_HS_LAN0" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_ERR_SOT_SYNC_HS_LAN0" type_name="ERR_SOT_SYNC_HS_LAN0" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_ESC_LAN1_CLK" type_name="RX_CLK_ESC_LAN1" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_ERR_ESC_LAN1" type_name="ERR_ESC_LAN1" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_STOPSTATE_LAN1" type_name="STOPSTATE_LAN1" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_ERR_CONTROL_LAN1" type_name="ERR_CONTROL_LAN1" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_ULPS_ESC_LAN1" type_name="RX_ULPS_ESC_LAN1" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_ULPS_ACTIVE_NOT_LAN1" type_name="RX_ULPS_ACTIVE_NOT_LAN1" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_ACTIVE_HS_LAN1" type_name="RX_ACTIVE_HS_LAN1" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_VALID_HS_LAN1" type_name="RX_VALID_HS_LAN1" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_SYNC_HS_LAN1" type_name="RX_SYNC_HS_LAN1" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_SKEW_CAL_HS_LAN1" type_name="RX_SKEW_CAL_HS_LAN1" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_ERR_SOT_HS_LAN1" type_name="ERR_SOT_HS_LAN1" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_ERR_SOT_SYNC_HS_LAN1" type_name="ERR_SOT_SYNC_HS_LAN1" is_bus="false"/>
                    <efxpt:pin name="" type_name="RX_CLK_ESC_LAN2" is_bus="false"/>
                    <efxpt:pin name="" type_name="ERR_ESC_LAN2" is_bus="false"/>
                    <efxpt:pin name="" type_name="STOPSTATE_LAN2" is_bus="false"/>
                    <efxpt:pin name="" type_name="ERR_CONTROL_LAN2" is_bus="false"/>
                    <efxpt:pin name="" type_name="RX_ULPS_ESC_LAN2" is_bus="false"/>
                    <efxpt:pin name="" type_name="RX_ULPS_ACTIVE_NOT_LAN2" is_bus="false"/>
                    <efxpt:pin name="" type_name="RX_ACTIVE_HS_LAN2" is_bus="false"/>
                    <efxpt:pin name="" type_name="RX_VALID_HS_LAN2" is_bus="false"/>
                    <efxpt:pin name="" type_name="RX_SYNC_HS_LAN2" is_bus="false"/>
                    <efxpt:pin name="" type_name="RX_SKEW_CAL_HS_LAN2" is_bus="false"/>
                    <efxpt:pin name="" type_name="ERR_SOT_HS_LAN2" is_bus="false"/>
                    <efxpt:pin name="" type_name="ERR_SOT_SYNC_HS_LAN2" is_bus="false"/>
                    <efxpt:pin name="" type_name="RX_CLK_ESC_LAN3" is_bus="false"/>
                    <efxpt:pin name="" type_name="ERR_ESC_LAN3" is_bus="false"/>
                    <efxpt:pin name="" type_name="STOPSTATE_LAN3" is_bus="false"/>
                    <efxpt:pin name="" type_name="ERR_CONTROL_LAN3" is_bus="false"/>
                    <efxpt:pin name="" type_name="RX_ULPS_ESC_LAN3" is_bus="false"/>
                    <efxpt:pin name="" type_name="RX_ULPS_ACTIVE_NOT_LAN3" is_bus="false"/>
                    <efxpt:pin name="" type_name="RX_ACTIVE_HS_LAN3" is_bus="false"/>
                    <efxpt:pin name="" type_name="RX_VALID_HS_LAN3" is_bus="false"/>
                    <efxpt:pin name="" type_name="RX_SYNC_HS_LAN3" is_bus="false"/>
                    <efxpt:pin name="" type_name="RX_SKEW_CAL_HS_LAN3" is_bus="false"/>
                    <efxpt:pin name="" type_name="ERR_SOT_HS_LAN3" is_bus="false"/>
                    <efxpt:pin name="" type_name="ERR_SOT_SYNC_HS_LAN3" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RESET_N" type_name="RESET_N" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RST0_N" type_name="RST0_N" is_bus="false"/>
                    <efxpt:pin name="" type_name="TX_REQUEST_ESC" is_bus="false"/>
                    <efxpt:pin name="" type_name="TURN_REQUEST" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_FORCE_RX_MODE" type_name="FORCE_RX_MODE" is_bus="false"/>
                    <efxpt:pin name="" type_name="DIRECTION" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_ERR_CONTENTION_LP0" type_name="ERR_CONTENTION_LP0" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_ERR_CONTENTION_LP1" type_name="ERR_CONTENTION_LP1" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_LPDT_ESC" type_name="RX_LPDT_ESC" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_VALID_ESC" type_name="RX_VALID_ESC" is_bus="false"/>
                    <efxpt:pin name="" type_name="ERR_SYNC_ESC" is_bus="false"/>
                    <efxpt:pin name="" type_name="TX_LPDT_ESC" is_bus="false"/>
                    <efxpt:pin name="" type_name="TX_VALID_ESC" is_bus="false"/>
                    <efxpt:pin name="" type_name="TX_READY_ESC" is_bus="false"/>
                    <efxpt:pin name="" type_name="TX_ULPS_ESC" is_bus="false"/>
                    <efxpt:pin name="" type_name="TX_ULPS_EXIT" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_TEST_MODE" type_name="TEST_MODE" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_TEST_SE" type_name="TEST_SE" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_TEST_RST_N" type_name="TEST_RST_N" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_TEST_CLK" type_name="TEST_CLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_DEBUG_CLK" type_name="DEBUG_CLK" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_STOPSTATE_CLK1" type_name="STOPSTATE_CLK1" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_CLK1_ACTIVE_HS" type_name="RX_CLK1_ACTIVE_HS" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_ULPS_CLK1_NOT" type_name="RX_ULPS_CLK1_NOT" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_ULPS_ACTIVE_CLK1_NOT" type_name="RX_ULPS_ACTIVE_CLK1_NOT" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_LP_CLK1" type_name="LP_CLK1" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RST1_N" type_name="RST1_N" is_bus="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_DATA_HS_LAN0" type_name="RX_DATA_HS_LAN0" is_bus="true"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_DATA_HS_LAN1" type_name="RX_DATA_HS_LAN1" is_bus="true"/>
                    <efxpt:pin name="" type_name="RX_DATA_HS_LAN2" is_bus="true"/>
                    <efxpt:pin name="" type_name="RX_DATA_HS_LAN3" is_bus="true"/>
                    <efxpt:pin name="" type_name="TX_TRIGGER_ESC" is_bus="true"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_TRIGGER_ESC" type_name="RX_TRIGGER_ESC" is_bus="true"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_RX_DATA_ESC" type_name="RX_DATA_ESC" is_bus="true"/>
                    <efxpt:pin name="" type_name="TX_DATA_ESC" is_bus="true"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_REF_CLK" type_name="REF_CLK" is_bus="true" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_DEBUG_IN" type_name="DEBUG_IN" is_bus="true"/>
                    <efxpt:pin name="mipi_dphy_rx_inst1_DEBUG_OUT" type_name="DEBUG_OUT" is_bus="true"/>
                </efxpt:gen_pin>
                <efxpt:clock_lane lane_id="2" is_pn_swap="false" enable="true"/>
                <efxpt:data_lane lane_id="0" enable="true" is_pn_swap="false"/>
                <efxpt:data_lane lane_id="1" enable="true" is_pn_swap="false"/>
                <efxpt:data_lane lane_id="-1" enable="false" is_pn_swap="false"/>
                <efxpt:data_lane lane_id="-1" enable="false" is_pn_swap="false"/>
                <efxpt:rx_timing/>
            </efxpt:mipi_hard_dphy_rx_info>
        </efxpt:mipi>
    </efxpt:mipi_info>
    <efxpt:jtag_info>
        <efxpt:jtag name="jtag_inst1" jtag_def="JTAG_USER1">
            <efxpt:gen_pin>
                <efxpt:pin name="jtag_inst1_CAPTURE" type_name="CAPTURE" is_bus="false"/>
                <efxpt:pin name="" type_name="DRCK" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_RESET" type_name="RESET" is_bus="false"/>
                <efxpt:pin name="" type_name="RUNTEST" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_SEL" type_name="SEL" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_SHIFT" type_name="SHIFT" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_TCK" type_name="TCK" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_TDI" type_name="TDI" is_bus="false"/>
                <efxpt:pin name="" type_name="TMS" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_UPDATE" type_name="UPDATE" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_TDO" type_name="TDO" is_bus="false"/>
            </efxpt:gen_pin>
        </efxpt:jtag>
    </efxpt:jtag_info>
    <efxpt:ddr_info>
        <efxpt:adv_ddr name="ddr_inst1" ddr_def="DDR_0" clkin_sel="2" data_width="32" physical_rank="1" mem_type="LPDDR4x" mem_density="4G">
            <efxpt:axi_target0 is_axi_width_256="false" is_axi_enable="true">
                <efxpt:gen_pin_axi>
                    <efxpt:pin name="io_memoryClk" type_name="ACLK_0" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="io_ddrA_ar_apcmd" type_name="ARAPCMD_0" is_bus="false"/>
                    <efxpt:pin name="io_ddrA_ar_ready" type_name="ARREADY_0" is_bus="false"/>
                    <efxpt:pin name="io_ddrA_ar_valid" type_name="ARVALID_0" is_bus="false"/>
                    <efxpt:pin name="io_ddrA_ar_payload_qos" type_name="ARQOS_0" is_bus="false"/>
                    <efxpt:pin name="io_ddrA_aw_apcmd" type_name="AWAPCMD_0" is_bus="false"/>
                    <efxpt:pin name="io_ddrA_aw_payload_allstrb" type_name="AWALLSTRB_0" is_bus="false"/>
                    <efxpt:pin name="io_ddrA_awcobuf" type_name="AWCOBUF_0" is_bus="false"/>
                    <efxpt:pin name="io_ddrA_aw_ready" type_name="AWREADY_0" is_bus="false"/>
                    <efxpt:pin name="io_ddrA_aw_valid" type_name="AWVALID_0" is_bus="false"/>
                    <efxpt:pin name="io_ddrA_aw_payload_lock" type_name="AWLOCK_0" is_bus="false"/>
                    <efxpt:pin name="io_ddrA_aw_payload_qos" type_name="AWQOS_0" is_bus="false"/>
                    <efxpt:pin name="io_ddrA_b_ready" type_name="BREADY_0" is_bus="false"/>
                    <efxpt:pin name="io_ddrA_b_valid" type_name="BVALID_0" is_bus="false"/>
                    <efxpt:pin name="io_ddrA_r_payload_last" type_name="RLAST_0" is_bus="false"/>
                    <efxpt:pin name="io_ddrA_r_ready" type_name="RREADY_0" is_bus="false"/>
                    <efxpt:pin name="io_ddrA_r_valid" type_name="RVALID_0" is_bus="false"/>
                    <efxpt:pin name="io_ddrA_w_payload_last" type_name="WLAST_0" is_bus="false"/>
                    <efxpt:pin name="io_ddrA_w_ready" type_name="WREADY_0" is_bus="false"/>
                    <efxpt:pin name="io_ddrA_w_valid" type_name="WVALID_0" is_bus="false"/>
                    <efxpt:pin name="io_ddrA_ar_payload_addr" type_name="ARADDR_0" is_bus="true"/>
                    <efxpt:pin name="io_ddrA_ar_payload_burst" type_name="ARBURST_0" is_bus="true"/>
                    <efxpt:pin name="io_ddrA_ar_payload_id" type_name="ARID_0" is_bus="true"/>
                    <efxpt:pin name="io_ddrA_ar_payload_len" type_name="ARLEN_0" is_bus="true"/>
                    <efxpt:pin name="io_ddrA_ar_payload_size" type_name="ARSIZE_0" is_bus="true"/>
                    <efxpt:pin name="io_ddrA_ar_payload_lock" type_name="ARLOCK_0" is_bus="false"/>
                    <efxpt:pin name="io_ddrA_aw_payload_addr" type_name="AWADDR_0" is_bus="true"/>
                    <efxpt:pin name="io_ddrA_aw_payload_burst" type_name="AWBURST_0" is_bus="true"/>
                    <efxpt:pin name="io_ddrA_aw_payload_id" type_name="AWID_0" is_bus="true"/>
                    <efxpt:pin name="io_ddrA_aw_payload_len" type_name="AWLEN_0" is_bus="true"/>
                    <efxpt:pin name="io_ddrA_aw_payload_size" type_name="AWSIZE_0" is_bus="true"/>
                    <efxpt:pin name="io_ddrA_aw_payload_cache" type_name="AWCACHE_0" is_bus="true"/>
                    <efxpt:pin name="io_ddrA_b_payload_id" type_name="BID_0" is_bus="true"/>
                    <efxpt:pin name="io_ddrA_b_payload_resp" type_name="BRESP_0" is_bus="true"/>
                    <efxpt:pin name="io_ddrA_r_payload_data" type_name="RDATA_0" is_bus="true"/>
                    <efxpt:pin name="io_ddrA_r_payload_id" type_name="RID_0" is_bus="true"/>
                    <efxpt:pin name="io_ddrA_r_payload_resp" type_name="RRESP_0" is_bus="true"/>
                    <efxpt:pin name="io_ddrA_w_payload_data" type_name="WDATA_0" is_bus="true"/>
                    <efxpt:pin name="io_ddrA_w_payload_strb" type_name="WSTRB_0" is_bus="true"/>
                    <efxpt:pin name="DDR_AXI0_resetn" type_name="ARSTN_0" is_bus="false"/>
                </efxpt:gen_pin_axi>
            </efxpt:axi_target0>
            <efxpt:axi_target1 is_axi_width_256="false" is_axi_enable="true">
                <efxpt:gen_pin_axi>
                    <efxpt:pin name="io_memoryClk" type_name="ACLK_1" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="io_ddrB_ar_apcmd" type_name="ARAPCMD_1" is_bus="false"/>
                    <efxpt:pin name="io_ddrB_ar_ready" type_name="ARREADY_1" is_bus="false"/>
                    <efxpt:pin name="io_ddrB_ar_valid" type_name="ARVALID_1" is_bus="false"/>
                    <efxpt:pin name="io_ddrB_ar_payload_qos" type_name="ARQOS_1" is_bus="false"/>
                    <efxpt:pin name="io_ddrB_aw_apcmd" type_name="AWAPCMD_1" is_bus="false"/>
                    <efxpt:pin name="io_ddrB_aw_payload_allstrb" type_name="AWALLSTRB_1" is_bus="false"/>
                    <efxpt:pin name="io_ddrB_awcobuf" type_name="AWCOBUF_1" is_bus="false"/>
                    <efxpt:pin name="io_ddrB_aw_ready" type_name="AWREADY_1" is_bus="false"/>
                    <efxpt:pin name="io_ddrB_aw_valid" type_name="AWVALID_1" is_bus="false"/>
                    <efxpt:pin name="io_ddrB_aw_payload_lock" type_name="AWLOCK_1" is_bus="false"/>
                    <efxpt:pin name="io_ddrB_aw_payload_qos" type_name="AWQOS_1" is_bus="false"/>
                    <efxpt:pin name="io_ddrB_b_ready" type_name="BREADY_1" is_bus="false"/>
                    <efxpt:pin name="io_ddrB_b_valid" type_name="BVALID_1" is_bus="false"/>
                    <efxpt:pin name="io_ddrB_r_payload_last" type_name="RLAST_1" is_bus="false"/>
                    <efxpt:pin name="io_ddrB_r_ready" type_name="RREADY_1" is_bus="false"/>
                    <efxpt:pin name="io_ddrB_r_valid" type_name="RVALID_1" is_bus="false"/>
                    <efxpt:pin name="io_ddrB_w_payload_last" type_name="WLAST_1" is_bus="false"/>
                    <efxpt:pin name="io_ddrB_w_ready" type_name="WREADY_1" is_bus="false"/>
                    <efxpt:pin name="io_ddrB_w_valid" type_name="WVALID_1" is_bus="false"/>
                    <efxpt:pin name="io_ddrB_ar_payload_addr" type_name="ARADDR_1" is_bus="true"/>
                    <efxpt:pin name="io_ddrB_ar_payload_burst" type_name="ARBURST_1" is_bus="true"/>
                    <efxpt:pin name="io_ddrB_ar_payload_id" type_name="ARID_1" is_bus="true"/>
                    <efxpt:pin name="io_ddrB_ar_payload_len" type_name="ARLEN_1" is_bus="true"/>
                    <efxpt:pin name="io_ddrB_ar_payload_size" type_name="ARSIZE_1" is_bus="true"/>
                    <efxpt:pin name="io_ddrB_ar_payload_lock" type_name="ARLOCK_1" is_bus="false"/>
                    <efxpt:pin name="io_ddrB_aw_payload_addr" type_name="AWADDR_1" is_bus="true"/>
                    <efxpt:pin name="io_ddrB_aw_payload_burst" type_name="AWBURST_1" is_bus="true"/>
                    <efxpt:pin name="io_ddrB_aw_payload_id" type_name="AWID_1" is_bus="true"/>
                    <efxpt:pin name="io_ddrB_aw_payload_len" type_name="AWLEN_1" is_bus="true"/>
                    <efxpt:pin name="io_ddrB_aw_payload_size" type_name="AWSIZE_1" is_bus="true"/>
                    <efxpt:pin name="io_ddrB_aw_payload_cache" type_name="AWCACHE_1" is_bus="true"/>
                    <efxpt:pin name="io_ddrB_b_payload_id" type_name="BID_1" is_bus="true"/>
                    <efxpt:pin name="io_ddrB_b_payload_resp" type_name="BRESP_1" is_bus="true"/>
                    <efxpt:pin name="io_ddrB_r_payload_data" type_name="RDATA_1" is_bus="true"/>
                    <efxpt:pin name="io_ddrB_r_payload_id" type_name="RID_1" is_bus="true"/>
                    <efxpt:pin name="io_ddrB_r_payload_resp" type_name="RRESP_1" is_bus="true"/>
                    <efxpt:pin name="io_ddrB_w_payload_data" type_name="WDATA_1" is_bus="true"/>
                    <efxpt:pin name="io_ddrB_w_payload_strb" type_name="WSTRB_1" is_bus="true"/>
                    <efxpt:pin name="DDR_AXI1_resetn" type_name="ARSTN_1" is_bus="false"/>
                </efxpt:gen_pin_axi>
            </efxpt:axi_target1>
            <efxpt:gen_pin_controller>
                <efxpt:pin name="" type_name="CTRL_CLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                <efxpt:pin name="" type_name="CTRL_INT" is_bus="false"/>
                <efxpt:pin name="" type_name="CTRL_MEM_RST_VALID" is_bus="false"/>
                <efxpt:pin name="" type_name="CTRL_REFRESH" is_bus="false"/>
                <efxpt:pin name="" type_name="CTRL_BUSY" is_bus="false"/>
                <efxpt:pin name="" type_name="CTRL_CMD_Q_ALMOST_FULL" is_bus="false"/>
                <efxpt:pin name="" type_name="CTRL_DP_IDLE" is_bus="false"/>
                <efxpt:pin name="" type_name="CTRL_CKE" is_bus="true"/>
                <efxpt:pin name="" type_name="CTRL_PORT_BUSY" is_bus="true"/>
            </efxpt:gen_pin_controller>
            <efxpt:gen_pin_cfg_ctrl>
                <efxpt:pin name="cfg_done" type_name="CFG_DONE" is_bus="false"/>
                <efxpt:pin name="cfg_start" type_name="CFG_START" is_bus="false"/>
                <efxpt:pin name="cfg_reset" type_name="CFG_RESET" is_bus="false"/>
                <efxpt:pin name="cfg_sel" type_name="CFG_SEL" is_bus="false"/>
            </efxpt:gen_pin_cfg_ctrl>
            <efxpt:ctrl_reg_inf is_reg_ena="false">
                <efxpt:gen_pin_ctrl_reg_inf>
                    <efxpt:pin name="axi0_ACLK" type_name="CR_ACLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="regARESETn" type_name="CR_ARESETN" is_bus="false"/>
                    <efxpt:pin name="regARVALID" type_name="CR_ARVALID" is_bus="false"/>
                    <efxpt:pin name="regARREADY" type_name="CR_ARREADY" is_bus="false"/>
                    <efxpt:pin name="regAWVALID" type_name="CR_AWVALID" is_bus="false"/>
                    <efxpt:pin name="regAWREADY" type_name="CR_AWREADY" is_bus="false"/>
                    <efxpt:pin name="regBVALID" type_name="CR_BVALID" is_bus="false"/>
                    <efxpt:pin name="regBREADY" type_name="CR_BREADY" is_bus="false"/>
                    <efxpt:pin name="regRLAST" type_name="CR_RLAST" is_bus="false"/>
                    <efxpt:pin name="regRVALID" type_name="CR_RVALID" is_bus="false"/>
                    <efxpt:pin name="regRREADY" type_name="CR_RREADY" is_bus="false"/>
                    <efxpt:pin name="regWLAST" type_name="CR_WLAST" is_bus="false"/>
                    <efxpt:pin name="regWVALID" type_name="CR_WVALID" is_bus="false"/>
                    <efxpt:pin name="regWREADY" type_name="CR_WREADY" is_bus="false"/>
                    <efxpt:pin name="regARADDR" type_name="CR_ARADDR" is_bus="true"/>
                    <efxpt:pin name="regARID" type_name="CR_ARID" is_bus="true"/>
                    <efxpt:pin name="regARLEN" type_name="CR_ARLEN" is_bus="true"/>
                    <efxpt:pin name="regARSIZE" type_name="CR_ARSIZE" is_bus="true"/>
                    <efxpt:pin name="regARBURST" type_name="CR_ARBURST" is_bus="true"/>
                    <efxpt:pin name="regAWADDR" type_name="CR_AWADDR" is_bus="true"/>
                    <efxpt:pin name="regAWID" type_name="CR_AWID" is_bus="true"/>
                    <efxpt:pin name="regAWLEN" type_name="CR_AWLEN" is_bus="true"/>
                    <efxpt:pin name="regAWSIZE" type_name="CR_AWSIZE" is_bus="true"/>
                    <efxpt:pin name="regAWBURST" type_name="CR_AWBURST" is_bus="true"/>
                    <efxpt:pin name="regBID" type_name="CR_BID" is_bus="true"/>
                    <efxpt:pin name="regBRESP" type_name="CR_BRESP" is_bus="true"/>
                    <efxpt:pin name="regRDATA" type_name="CR_RDATA" is_bus="true"/>
                    <efxpt:pin name="regRID" type_name="CR_RID" is_bus="true"/>
                    <efxpt:pin name="regRRESP" type_name="CR_RRESP" is_bus="true"/>
                    <efxpt:pin name="regWDATA" type_name="CR_WDATA" is_bus="true"/>
                    <efxpt:pin name="regWSTRB" type_name="CR_WSTRB" is_bus="true"/>
                    <efxpt:pin name="" type_name="CFG_PHY_RSTN" is_bus="false"/>
                    <efxpt:pin name="" type_name="CTRL_RSTN" is_bus="false"/>
                </efxpt:gen_pin_ctrl_reg_inf>
            </efxpt:ctrl_reg_inf>
            <efxpt:cs_fpga>
                <efxpt:param name="DQ_PULLDOWN_DRV" value="34.3" value_type="str"/>
                <efxpt:param name="DQ_PULLDOWN_ODT" value="60" value_type="str"/>
                <efxpt:param name="DQ_PULLUP_DRV" value="34.3" value_type="str"/>
                <efxpt:param name="DQ_PULLUP_ODT" value="Hi-Z" value_type="str"/>
                <efxpt:param name="FPGA_VREF_RANGE0" value="22.040" value_type="float"/>
                <efxpt:param name="FPGA_VREF_RANGE1" value="23.000" value_type="float"/>
                <efxpt:param name="MEM_FPGA_VREF_RANGE" value="Range 1" value_type="str"/>
            </efxpt:cs_fpga>
            <efxpt:cs_memory>
                <efxpt:param name="BLEN" value="BL=16 Sequential" value_type="str"/>
                <efxpt:param name="CA_ODT_CS0" value="RZQ/6" value_type="str"/>
                <efxpt:param name="CA_ODT_CS1" value="Disable" value_type="str"/>
                <efxpt:param name="CA_VREF_RANGE0" value="27.200" value_type="float"/>
                <efxpt:param name="CA_VREF_RANGE1" value="30.000" value_type="float"/>
                <efxpt:param name="DQ_ODT_CS0" value="RZQ/4" value_type="str"/>
                <efxpt:param name="DQ_ODT_CS1" value="Disable" value_type="str"/>
                <efxpt:param name="DQ_VREF_RANGE0" value="20.000" value_type="float"/>
                <efxpt:param name="DQ_VREF_RANGE1" value="30.000" value_type="float"/>
                <efxpt:param name="MEM_CA_RANGE" value="RANGE[1]" value_type="str"/>
                <efxpt:param name="MEM_DQ_RANGE" value="RANGE[1]" value_type="str"/>
                <efxpt:param name="NWR" value="nWR=6" value_type="str"/>
                <efxpt:param name="ODTD_CA_CS0" value="Disabled" value_type="str"/>
                <efxpt:param name="ODTD_CA_CS1" value="Obeys ODT_CA Bond Pad" value_type="str"/>
                <efxpt:param name="ODTE_CK_CS0" value="Override Enabled" value_type="str"/>
                <efxpt:param name="ODTE_CK_CS1" value="Override Disabled" value_type="str"/>
                <efxpt:param name="ODTE_CS_CS0" value="Override Enabled" value_type="str"/>
                <efxpt:param name="ODTE_CS_CS1" value="Override Disabled" value_type="str"/>
                <efxpt:param name="PDDS_CS0" value="RZQ/6" value_type="str"/>
                <efxpt:param name="PDDS_CS1" value="RFU" value_type="str"/>
                <efxpt:param name="RL_DBI_READ" value="No" value_type="str"/>
                <efxpt:param name="RL_DBI_READ_DISABLED" value="RL=6,nRTP=8" value_type="str"/>
                <efxpt:param name="RL_DBI_READ_ENABLED" value="RL=6,nRTP=8" value_type="str"/>
                <efxpt:param name="RL_DBI_WRITE" value="No" value_type="str"/>
                <efxpt:param name="WL_SET" value="Set A" value_type="str"/>
                <efxpt:param name="WL_SET_A" value="WL=4" value_type="str"/>
                <efxpt:param name="WL_SET_B" value="WL=4" value_type="str"/>
            </efxpt:cs_memory>
            <efxpt:cs_memory_timing>
                <efxpt:param name="tCCD" value="8" value_type="int"/>
                <efxpt:param name="tCCDMW" value="32" value_type="int"/>
                <efxpt:param name="tFAW" value="40.000" value_type="float"/>
                <efxpt:param name="tPPD" value="4" value_type="int"/>
                <efxpt:param name="tRAS" value="42.000" value_type="float"/>
                <efxpt:param name="tRCD" value="18.000" value_type="float"/>
                <efxpt:param name="tRPab" value="21.000" value_type="float"/>
                <efxpt:param name="tRPpb" value="18.000" value_type="float"/>
                <efxpt:param name="tRRD" value="10.000" value_type="float"/>
                <efxpt:param name="tRTP" value="7.500" value_type="float"/>
                <efxpt:param name="tSR" value="15.000" value_type="float"/>
                <efxpt:param name="tWR" value="18.000" value_type="float"/>
                <efxpt:param name="tWTR" value="10.000" value_type="float"/>
            </efxpt:cs_memory_timing>
            <efxpt:pin_swap>
                <efxpt:param name="CA[0]" value="CA[0]" value_type="str"/>
                <efxpt:param name="CA[1]" value="CA[1]" value_type="str"/>
                <efxpt:param name="CA[2]" value="CA[2]" value_type="str"/>
                <efxpt:param name="CA[3]" value="CA[3]" value_type="str"/>
                <efxpt:param name="CA[4]" value="CA[4]" value_type="str"/>
                <efxpt:param name="CA[5]" value="CA[5]" value_type="str"/>
                <efxpt:param name="DM[0]" value="DM[0]" value_type="str"/>
                <efxpt:param name="DM[1]" value="DM[1]" value_type="str"/>
                <efxpt:param name="DM[2]" value="DM[2]" value_type="str"/>
                <efxpt:param name="DM[3]" value="DM[3]" value_type="str"/>
                <efxpt:param name="DQ[0]" value="DQ[0]" value_type="str"/>
                <efxpt:param name="DQ[10]" value="DQ[10]" value_type="str"/>
                <efxpt:param name="DQ[11]" value="DQ[11]" value_type="str"/>
                <efxpt:param name="DQ[12]" value="DQ[12]" value_type="str"/>
                <efxpt:param name="DQ[13]" value="DQ[13]" value_type="str"/>
                <efxpt:param name="DQ[14]" value="DQ[14]" value_type="str"/>
                <efxpt:param name="DQ[15]" value="DQ[15]" value_type="str"/>
                <efxpt:param name="DQ[16]" value="DQ[16]" value_type="str"/>
                <efxpt:param name="DQ[17]" value="DQ[17]" value_type="str"/>
                <efxpt:param name="DQ[18]" value="DQ[18]" value_type="str"/>
                <efxpt:param name="DQ[19]" value="DQ[19]" value_type="str"/>
                <efxpt:param name="DQ[1]" value="DQ[1]" value_type="str"/>
                <efxpt:param name="DQ[20]" value="DQ[20]" value_type="str"/>
                <efxpt:param name="DQ[21]" value="DQ[21]" value_type="str"/>
                <efxpt:param name="DQ[22]" value="DQ[22]" value_type="str"/>
                <efxpt:param name="DQ[23]" value="DQ[23]" value_type="str"/>
                <efxpt:param name="DQ[24]" value="DQ[24]" value_type="str"/>
                <efxpt:param name="DQ[25]" value="DQ[25]" value_type="str"/>
                <efxpt:param name="DQ[26]" value="DQ[26]" value_type="str"/>
                <efxpt:param name="DQ[27]" value="DQ[27]" value_type="str"/>
                <efxpt:param name="DQ[28]" value="DQ[28]" value_type="str"/>
                <efxpt:param name="DQ[29]" value="DQ[29]" value_type="str"/>
                <efxpt:param name="DQ[2]" value="DQ[2]" value_type="str"/>
                <efxpt:param name="DQ[30]" value="DQ[30]" value_type="str"/>
                <efxpt:param name="DQ[31]" value="DQ[31]" value_type="str"/>
                <efxpt:param name="DQ[3]" value="DQ[3]" value_type="str"/>
                <efxpt:param name="DQ[4]" value="DQ[4]" value_type="str"/>
                <efxpt:param name="DQ[5]" value="DQ[5]" value_type="str"/>
                <efxpt:param name="DQ[6]" value="DQ[6]" value_type="str"/>
                <efxpt:param name="DQ[7]" value="DQ[7]" value_type="str"/>
                <efxpt:param name="DQ[8]" value="DQ[8]" value_type="str"/>
                <efxpt:param name="DQ[9]" value="DQ[9]" value_type="str"/>
                <efxpt:param name="ENABLE_PIN_SWAP" value="false" value_type="bool"/>
            </efxpt:pin_swap>
        </efxpt:adv_ddr>
    </efxpt:ddr_info>
    <efxpt:mipi_dphy_info/>
    <efxpt:pll_ssc_info/>
</efxpt:design_db>
