Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/verilog/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71aaf82d0c464639ba805fbaeb8af504 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add32_4_test_behav xil_defaultlib.add32_4_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipline
Compiling module xil_defaultlib.add32_4_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot add32_4_test_behav
