<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86FastISel.cpp source code [llvm/llvm/lib/Target/X86/X86FastISel.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86FastISel.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86FastISel.cpp.html'>X86FastISel.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86FastISel.cpp - X86 FastISel implementation ---------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the X86-specific support for the FastISel class. Much</i></td></tr>
<tr><th id="10">10</th><td><i>// of the target-specific code is generated by tablegen in the file</i></td></tr>
<tr><th id="11">11</th><td><i>// X86GenFastISel.inc, which is #included here.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="X86.h.html">"X86.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="X86CallingConv.h.html">"X86CallingConv.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="X86InstrBuilder.h.html">"X86InstrBuilder.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="X86InstrInfo.h.html">"X86InstrInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="X86MachineFunctionInfo.h.html">"X86MachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="X86RegisterInfo.h.html">"X86RegisterInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="X86Subtarget.h.html">"X86Subtarget.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="X86TargetMachine.h.html">"X86TargetMachine.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/Analysis/BranchProbabilityInfo.h.html">"llvm/Analysis/BranchProbabilityInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/FastISel.h.html">"llvm/CodeGen/FastISel.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html">"llvm/CodeGen/FunctionLoweringInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/IR/CallSite.h.html">"llvm/IR/CallSite.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/IR/DebugInfo.h.html">"llvm/IR/DebugInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/IR/DerivedTypes.h.html">"llvm/IR/DerivedTypes.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html">"llvm/IR/GetElementPtrTypeIterator.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/IR/GlobalAlias.h.html">"llvm/IR/GlobalAlias.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/IR/GlobalVariable.h.html">"llvm/IR/GlobalVariable.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/IR/Instructions.h.html">"llvm/IR/Instructions.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/IR/IntrinsicInst.h.html">"llvm/IR/IntrinsicInst.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/IR/Operator.h.html">"llvm/IR/Operator.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/MC/MCSymbol.h.html">"llvm/MC/MCSymbol.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="43">43</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><b>namespace</b> {</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</dfn> final : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel">FastISel</a> {</td></tr>
<tr><th id="48">48</th><td>  <i class="doc" data-doc="(anonymousnamespace)::X86FastISel::Subtarget">/// Subtarget - Keep a pointer to the X86Subtarget around so that we can</i></td></tr>
<tr><th id="49">49</th><td><i class="doc" data-doc="(anonymousnamespace)::X86FastISel::Subtarget">  /// make the right decision when generating code for different targets.</i></td></tr>
<tr><th id="50">50</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-type='const llvm::X86Subtarget *' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <i class="doc" data-doc="(anonymousnamespace)::X86FastISel::X86ScalarSSEf64">/// X86ScalarSSEf32, X86ScalarSSEf64 - Select between SSE or x87</i></td></tr>
<tr><th id="53">53</th><td><i class="doc" data-doc="(anonymousnamespace)::X86FastISel::X86ScalarSSEf64">  /// floating point ops.</i></td></tr>
<tr><th id="54">54</th><td><i class="doc" data-doc="(anonymousnamespace)::X86FastISel::X86ScalarSSEf64">  /// When SSE is available, use it for f32 operations.</i></td></tr>
<tr><th id="55">55</th><td><i class="doc" data-doc="(anonymousnamespace)::X86FastISel::X86ScalarSSEf64">  /// When SSE2 is available, use it for f64 operations.</i></td></tr>
<tr><th id="56">56</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::X86FastISel::X86ScalarSSEf64" title='(anonymous namespace)::X86FastISel::X86ScalarSSEf64' data-type='bool' data-ref="(anonymousnamespace)::X86FastISel::X86ScalarSSEf64">X86ScalarSSEf64</dfn>;</td></tr>
<tr><th id="57">57</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::X86FastISel::X86ScalarSSEf32" title='(anonymous namespace)::X86FastISel::X86ScalarSSEf32' data-type='bool' data-ref="(anonymousnamespace)::X86FastISel::X86ScalarSSEf32">X86ScalarSSEf32</dfn>;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><b>public</b>:</td></tr>
<tr><th id="60">60</th><td>  <b>explicit</b> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISelC1ERN4llvm20FunctionLoweringInfoEPKNS1_17TargetLibraryInfoE" title='(anonymous namespace)::X86FastISel::X86FastISel' data-type='void (anonymous namespace)::X86FastISel::X86FastISel(llvm::FunctionLoweringInfo &amp; funcInfo, const llvm::TargetLibraryInfo * libInfo)' data-ref="_ZN12_GLOBAL__N_111X86FastISelC1ERN4llvm20FunctionLoweringInfoEPKNS1_17TargetLibraryInfoE">X86FastISel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="local col3 decl" id="13funcInfo" title='funcInfo' data-type='llvm::FunctionLoweringInfo &amp;' data-ref="13funcInfo">funcInfo</dfn>,</td></tr>
<tr><th id="61">61</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/Analysis/TargetLibraryInfo.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo">TargetLibraryInfo</a> *<dfn class="local col4 decl" id="14libInfo" title='libInfo' data-type='const llvm::TargetLibraryInfo *' data-ref="14libInfo">libInfo</dfn>)</td></tr>
<tr><th id="62">62</th><td>      : <a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel">FastISel</a><a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISelC1ERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoEb" title='llvm::FastISel::FastISel' data-ref="_ZN4llvm8FastISelC1ERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoEb">(</a><a class="local col3 ref" href="#13funcInfo" title='funcInfo' data-ref="13funcInfo">funcInfo</a>, <a class="local col4 ref" href="#14libInfo" title='libInfo' data-ref="14libInfo">libInfo</a>) {</td></tr>
<tr><th id="63">63</th><td>    Subtarget = &amp;funcInfo.MF-&gt;getSubtarget&lt;X86Subtarget&gt;();</td></tr>
<tr><th id="64">64</th><td>    <a class="tu member" href="#(anonymousnamespace)::X86FastISel::X86ScalarSSEf64" title='(anonymous namespace)::X86FastISel::X86ScalarSSEf64' data-use='w' data-ref="(anonymousnamespace)::X86FastISel::X86ScalarSSEf64">X86ScalarSSEf64</a> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasSSE2Ev" title='llvm::X86Subtarget::hasSSE2' data-ref="_ZNK4llvm12X86Subtarget7hasSSE2Ev">hasSSE2</a>();</td></tr>
<tr><th id="65">65</th><td>    <a class="tu member" href="#(anonymousnamespace)::X86FastISel::X86ScalarSSEf32" title='(anonymous namespace)::X86FastISel::X86ScalarSSEf32' data-use='w' data-ref="(anonymousnamespace)::X86FastISel::X86ScalarSSEf32">X86ScalarSSEf32</a> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasSSE1Ev" title='llvm::X86Subtarget::hasSSE1' data-ref="_ZNK4llvm12X86Subtarget7hasSSE1Ev">hasSSE1</a>();</td></tr>
<tr><th id="66">66</th><td>  }</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel21fastSelectInstructionEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::fastSelectInstruction' data-type='bool (anonymous namespace)::X86FastISel::fastSelectInstruction(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel21fastSelectInstructionEPKN4llvm11InstructionE">fastSelectInstruction</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col5 decl" id="15I" title='I' data-type='const llvm::Instruction *' data-ref="15I">I</dfn>) override;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">/// The specified machine instr operand is a vreg, and that</i></td></tr>
<tr><th id="71">71</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">  /// vreg is being provided by the specified load instruction.  If possible,</i></td></tr>
<tr><th id="72">72</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">  /// try to fold the load as an operand to the instruction, returning true if</i></td></tr>
<tr><th id="73">73</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">  /// possible.</i></td></tr>
<tr><th id="74">74</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE" title='(anonymous namespace)::X86FastISel::tryToFoldLoadIntoMI' data-type='bool (anonymous namespace)::X86FastISel::tryToFoldLoadIntoMI(llvm::MachineInstr * MI, unsigned int OpNo, const llvm::LoadInst * LI)' data-ref="_ZN12_GLOBAL__N_111X86FastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">tryToFoldLoadIntoMI</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="16MI" title='MI' data-type='llvm::MachineInstr *' data-ref="16MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="17OpNo" title='OpNo' data-type='unsigned int' data-ref="17OpNo">OpNo</dfn>,</td></tr>
<tr><th id="75">75</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a> *<dfn class="local col8 decl" id="18LI" title='LI' data-type='const llvm::LoadInst *' data-ref="18LI">LI</dfn>) override;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel18fastLowerArgumentsEv" title='(anonymous namespace)::X86FastISel::fastLowerArguments' data-type='bool (anonymous namespace)::X86FastISel::fastLowerArguments()' data-ref="_ZN12_GLOBAL__N_111X86FastISel18fastLowerArgumentsEv">fastLowerArguments</a>() override;</td></tr>
<tr><th id="78">78</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE" title='(anonymous namespace)::X86FastISel::fastLowerCall' data-type='bool (anonymous namespace)::X86FastISel::fastLowerCall(llvm::FastISel::CallLoweringInfo &amp; CLI)' data-ref="_ZN12_GLOBAL__N_111X86FastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE">fastLowerCall</a>(<a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col9 decl" id="19CLI" title='CLI' data-type='llvm::FastISel::CallLoweringInfo &amp;' data-ref="19CLI">CLI</dfn>) override;</td></tr>
<tr><th id="79">79</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel22fastLowerIntrinsicCallEPKN4llvm13IntrinsicInstE" title='(anonymous namespace)::X86FastISel::fastLowerIntrinsicCall' data-type='bool (anonymous namespace)::X86FastISel::fastLowerIntrinsicCall(const llvm::IntrinsicInst * II)' data-ref="_ZN12_GLOBAL__N_111X86FastISel22fastLowerIntrinsicCallEPKN4llvm13IntrinsicInstE">fastLowerIntrinsicCall</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst">IntrinsicInst</a> *<dfn class="local col0 decl" id="20II" title='II' data-type='const llvm::IntrinsicInst *' data-ref="20II">II</dfn>) override;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><u>#include <span class='error' title="&apos;X86GenFastISel.inc&apos; file not found">"X86GenFastISel.inc"</span></u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><b>private</b>:</td></tr>
<tr><th id="84">84</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel18X86FastEmitCompareEPKN4llvm5ValueES4_NS1_3EVTERKNS1_8DebugLocE" title='(anonymous namespace)::X86FastISel::X86FastEmitCompare' data-type='bool (anonymous namespace)::X86FastISel::X86FastEmitCompare(const llvm::Value * LHS, const llvm::Value * RHS, llvm::EVT VT, const llvm::DebugLoc &amp; DL)' data-ref="_ZN12_GLOBAL__N_111X86FastISel18X86FastEmitCompareEPKN4llvm5ValueES4_NS1_3EVTERKNS1_8DebugLocE">X86FastEmitCompare</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col1 decl" id="21LHS" title='LHS' data-type='const llvm::Value *' data-ref="21LHS">LHS</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col2 decl" id="22RHS" title='RHS' data-type='const llvm::Value *' data-ref="22RHS">RHS</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="23VT" title='VT' data-type='llvm::EVT' data-ref="23VT">VT</dfn>,</td></tr>
<tr><th id="85">85</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="24DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="24DL">DL</dfn>);</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel15X86FastEmitLoadEN4llvm3MVTERNS1_14X86AddressModeEPNS1_17MachineMemOperandERjj" title='(anonymous namespace)::X86FastISel::X86FastEmitLoad' data-type='bool (anonymous namespace)::X86FastISel::X86FastEmitLoad(llvm::MVT VT, llvm::X86AddressMode &amp; AM, llvm::MachineMemOperand * MMO, unsigned int &amp; ResultReg, unsigned int Alignment = 1)' data-ref="_ZN12_GLOBAL__N_111X86FastISel15X86FastEmitLoadEN4llvm3MVTERNS1_14X86AddressModeEPNS1_17MachineMemOperandERjj">X86FastEmitLoad</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="25VT" title='VT' data-type='llvm::MVT' data-ref="25VT">VT</dfn>, <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> &amp;<dfn class="local col6 decl" id="26AM" title='AM' data-type='llvm::X86AddressMode &amp;' data-ref="26AM">AM</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col7 decl" id="27MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="27MMO">MMO</dfn>,</td></tr>
<tr><th id="88">88</th><td>                       <em>unsigned</em> &amp;<dfn class="local col8 decl" id="28ResultReg" title='ResultReg' data-type='unsigned int &amp;' data-ref="28ResultReg">ResultReg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="29Alignment" title='Alignment' data-type='unsigned int' data-ref="29Alignment">Alignment</dfn> = <var>1</var>);</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEPKNS1_5ValueERNS1_14X86AddressModeEPNS1_17MachineMemOperandEb" title='(anonymous namespace)::X86FastISel::X86FastEmitStore' data-type='bool (anonymous namespace)::X86FastISel::X86FastEmitStore(llvm::EVT VT, const llvm::Value * Val, llvm::X86AddressMode &amp; AM, llvm::MachineMemOperand * MMO = nullptr, bool Aligned = false)' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEPKNS1_5ValueERNS1_14X86AddressModeEPNS1_17MachineMemOperandEb">X86FastEmitStore</a>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="30VT" title='VT' data-type='llvm::EVT' data-ref="30VT">VT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col1 decl" id="31Val" title='Val' data-type='const llvm::Value *' data-ref="31Val">Val</dfn>, <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> &amp;<dfn class="local col2 decl" id="32AM" title='AM' data-type='llvm::X86AddressMode &amp;' data-ref="32AM">AM</dfn>,</td></tr>
<tr><th id="91">91</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col3 decl" id="33MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="33MMO">MMO</dfn> = <b>nullptr</b>, <em>bool</em> <dfn class="local col4 decl" id="34Aligned" title='Aligned' data-type='bool' data-ref="34Aligned">Aligned</dfn> = <b>false</b>);</td></tr>
<tr><th id="92">92</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEjbRNS1_14X86AddressModeEPNS1_17MachineMemOperandEb" title='(anonymous namespace)::X86FastISel::X86FastEmitStore' data-type='bool (anonymous namespace)::X86FastISel::X86FastEmitStore(llvm::EVT VT, unsigned int ValReg, bool ValIsKill, llvm::X86AddressMode &amp; AM, llvm::MachineMemOperand * MMO = nullptr, bool Aligned = false)' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEjbRNS1_14X86AddressModeEPNS1_17MachineMemOperandEb">X86FastEmitStore</a>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="35VT" title='VT' data-type='llvm::EVT' data-ref="35VT">VT</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="36ValReg" title='ValReg' data-type='unsigned int' data-ref="36ValReg">ValReg</dfn>, <em>bool</em> <dfn class="local col7 decl" id="37ValIsKill" title='ValIsKill' data-type='bool' data-ref="37ValIsKill">ValIsKill</dfn>,</td></tr>
<tr><th id="93">93</th><td>                        <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> &amp;<dfn class="local col8 decl" id="38AM" title='AM' data-type='llvm::X86AddressMode &amp;' data-ref="38AM">AM</dfn>,</td></tr>
<tr><th id="94">94</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col9 decl" id="39MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="39MMO">MMO</dfn> = <b>nullptr</b>, <em>bool</em> <dfn class="local col0 decl" id="40Aligned" title='Aligned' data-type='bool' data-ref="40Aligned">Aligned</dfn> = <b>false</b>);</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel17X86FastEmitExtendEN4llvm3ISD8NodeTypeENS1_3EVTEjS4_Rj" title='(anonymous namespace)::X86FastISel::X86FastEmitExtend' data-type='bool (anonymous namespace)::X86FastISel::X86FastEmitExtend(ISD::NodeType Opc, llvm::EVT DstVT, unsigned int Src, llvm::EVT SrcVT, unsigned int &amp; ResultReg)' data-ref="_ZN12_GLOBAL__N_111X86FastISel17X86FastEmitExtendEN4llvm3ISD8NodeTypeENS1_3EVTEjS4_Rj">X86FastEmitExtend</a>(<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType" title='llvm::ISD::NodeType' data-ref="llvm::ISD::NodeType">NodeType</a> <dfn class="local col1 decl" id="41Opc" title='Opc' data-type='ISD::NodeType' data-ref="41Opc">Opc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="42DstVT" title='DstVT' data-type='llvm::EVT' data-ref="42DstVT">DstVT</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="43Src" title='Src' data-type='unsigned int' data-ref="43Src">Src</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="44SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="44SrcVT">SrcVT</dfn>,</td></tr>
<tr><th id="97">97</th><td>                         <em>unsigned</em> &amp;<dfn class="local col5 decl" id="45ResultReg" title='ResultReg' data-type='unsigned int &amp;' data-ref="45ResultReg">ResultReg</dfn>);</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::X86SelectAddress' data-type='bool (anonymous namespace)::X86FastISel::X86SelectAddress(const llvm::Value * V, llvm::X86AddressMode &amp; AM)' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">X86SelectAddress</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col6 decl" id="46V" title='V' data-type='const llvm::Value *' data-ref="46V">V</dfn>, <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> &amp;<dfn class="local col7 decl" id="47AM" title='AM' data-type='llvm::X86AddressMode &amp;' data-ref="47AM">AM</dfn>);</td></tr>
<tr><th id="100">100</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel20X86SelectCallAddressEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::X86SelectCallAddress' data-type='bool (anonymous namespace)::X86FastISel::X86SelectCallAddress(const llvm::Value * V, llvm::X86AddressMode &amp; AM)' data-ref="_ZN12_GLOBAL__N_111X86FastISel20X86SelectCallAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">X86SelectCallAddress</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col8 decl" id="48V" title='V' data-type='const llvm::Value *' data-ref="48V">V</dfn>, <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> &amp;<dfn class="local col9 decl" id="49AM" title='AM' data-type='llvm::X86AddressMode &amp;' data-ref="49AM">AM</dfn>);</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel13X86SelectLoadEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectLoad' data-type='bool (anonymous namespace)::X86FastISel::X86SelectLoad(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel13X86SelectLoadEPKN4llvm11InstructionE">X86SelectLoad</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col0 decl" id="50I" title='I' data-type='const llvm::Instruction *' data-ref="50I">I</dfn>);</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel14X86SelectStoreEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectStore' data-type='bool (anonymous namespace)::X86FastISel::X86SelectStore(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel14X86SelectStoreEPKN4llvm11InstructionE">X86SelectStore</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col1 decl" id="51I" title='I' data-type='const llvm::Instruction *' data-ref="51I">I</dfn>);</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel12X86SelectRetEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectRet' data-type='bool (anonymous namespace)::X86FastISel::X86SelectRet(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel12X86SelectRetEPKN4llvm11InstructionE">X86SelectRet</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col2 decl" id="52I" title='I' data-type='const llvm::Instruction *' data-ref="52I">I</dfn>);</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel12X86SelectCmpEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectCmp' data-type='bool (anonymous namespace)::X86FastISel::X86SelectCmp(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel12X86SelectCmpEPKN4llvm11InstructionE">X86SelectCmp</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col3 decl" id="53I" title='I' data-type='const llvm::Instruction *' data-ref="53I">I</dfn>);</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel13X86SelectZExtEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectZExt' data-type='bool (anonymous namespace)::X86FastISel::X86SelectZExt(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel13X86SelectZExtEPKN4llvm11InstructionE">X86SelectZExt</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col4 decl" id="54I" title='I' data-type='const llvm::Instruction *' data-ref="54I">I</dfn>);</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel13X86SelectSExtEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectSExt' data-type='bool (anonymous namespace)::X86FastISel::X86SelectSExt(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel13X86SelectSExtEPKN4llvm11InstructionE">X86SelectSExt</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col5 decl" id="55I" title='I' data-type='const llvm::Instruction *' data-ref="55I">I</dfn>);</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel15X86SelectBranchEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectBranch' data-type='bool (anonymous namespace)::X86FastISel::X86SelectBranch(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel15X86SelectBranchEPKN4llvm11InstructionE">X86SelectBranch</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col6 decl" id="56I" title='I' data-type='const llvm::Instruction *' data-ref="56I">I</dfn>);</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel14X86SelectShiftEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectShift' data-type='bool (anonymous namespace)::X86FastISel::X86SelectShift(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel14X86SelectShiftEPKN4llvm11InstructionE">X86SelectShift</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col7 decl" id="57I" title='I' data-type='const llvm::Instruction *' data-ref="57I">I</dfn>);</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel15X86SelectDivRemEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectDivRem' data-type='bool (anonymous namespace)::X86FastISel::X86SelectDivRem(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel15X86SelectDivRemEPKN4llvm11InstructionE">X86SelectDivRem</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col8 decl" id="58I" title='I' data-type='const llvm::Instruction *' data-ref="58I">I</dfn>);</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel22X86FastEmitCMoveSelectEN4llvm3MVTEPKNS1_11InstructionE" title='(anonymous namespace)::X86FastISel::X86FastEmitCMoveSelect' data-type='bool (anonymous namespace)::X86FastISel::X86FastEmitCMoveSelect(llvm::MVT RetVT, const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel22X86FastEmitCMoveSelectEN4llvm3MVTEPKNS1_11InstructionE">X86FastEmitCMoveSelect</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="59RetVT" title='RetVT' data-type='llvm::MVT' data-ref="59RetVT">RetVT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col0 decl" id="60I" title='I' data-type='const llvm::Instruction *' data-ref="60I">I</dfn>);</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel20X86FastEmitSSESelectEN4llvm3MVTEPKNS1_11InstructionE" title='(anonymous namespace)::X86FastISel::X86FastEmitSSESelect' data-type='bool (anonymous namespace)::X86FastISel::X86FastEmitSSESelect(llvm::MVT RetVT, const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel20X86FastEmitSSESelectEN4llvm3MVTEPKNS1_11InstructionE">X86FastEmitSSESelect</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="61RetVT" title='RetVT' data-type='llvm::MVT' data-ref="61RetVT">RetVT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col2 decl" id="62I" title='I' data-type='const llvm::Instruction *' data-ref="62I">I</dfn>);</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel23X86FastEmitPseudoSelectEN4llvm3MVTEPKNS1_11InstructionE" title='(anonymous namespace)::X86FastISel::X86FastEmitPseudoSelect' data-type='bool (anonymous namespace)::X86FastISel::X86FastEmitPseudoSelect(llvm::MVT RetVT, const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel23X86FastEmitPseudoSelectEN4llvm3MVTEPKNS1_11InstructionE">X86FastEmitPseudoSelect</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="63RetVT" title='RetVT' data-type='llvm::MVT' data-ref="63RetVT">RetVT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col4 decl" id="64I" title='I' data-type='const llvm::Instruction *' data-ref="64I">I</dfn>);</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel15X86SelectSelectEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectSelect' data-type='bool (anonymous namespace)::X86FastISel::X86SelectSelect(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel15X86SelectSelectEPKN4llvm11InstructionE">X86SelectSelect</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col5 decl" id="65I" title='I' data-type='const llvm::Instruction *' data-ref="65I">I</dfn>);</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel14X86SelectTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectTrunc' data-type='bool (anonymous namespace)::X86FastISel::X86SelectTrunc(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel14X86SelectTruncEPKN4llvm11InstructionE">X86SelectTrunc</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col6 decl" id="66I" title='I' data-type='const llvm::Instruction *' data-ref="66I">I</dfn>);</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel23X86SelectFPExtOrFPTruncEPKN4llvm11InstructionEjPKNS1_19TargetRegisterClassE" title='(anonymous namespace)::X86FastISel::X86SelectFPExtOrFPTrunc' data-type='bool (anonymous namespace)::X86FastISel::X86SelectFPExtOrFPTrunc(const llvm::Instruction * I, unsigned int Opc, const llvm::TargetRegisterClass * RC)' data-ref="_ZN12_GLOBAL__N_111X86FastISel23X86SelectFPExtOrFPTruncEPKN4llvm11InstructionEjPKNS1_19TargetRegisterClassE">X86SelectFPExtOrFPTrunc</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col7 decl" id="67I" title='I' data-type='const llvm::Instruction *' data-ref="67I">I</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="68Opc" title='Opc' data-type='unsigned int' data-ref="68Opc">Opc</dfn>,</td></tr>
<tr><th id="131">131</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="69RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="69RC">RC</dfn>);</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel14X86SelectFPExtEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectFPExt' data-type='bool (anonymous namespace)::X86FastISel::X86SelectFPExt(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel14X86SelectFPExtEPKN4llvm11InstructionE">X86SelectFPExt</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col0 decl" id="70I" title='I' data-type='const llvm::Instruction *' data-ref="70I">I</dfn>);</td></tr>
<tr><th id="134">134</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel16X86SelectFPTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectFPTrunc' data-type='bool (anonymous namespace)::X86FastISel::X86SelectFPTrunc(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86SelectFPTruncEPKN4llvm11InstructionE">X86SelectFPTrunc</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col1 decl" id="71I" title='I' data-type='const llvm::Instruction *' data-ref="71I">I</dfn>);</td></tr>
<tr><th id="135">135</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel15X86SelectSIToFPEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectSIToFP' data-type='bool (anonymous namespace)::X86FastISel::X86SelectSIToFP(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel15X86SelectSIToFPEPKN4llvm11InstructionE">X86SelectSIToFP</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col2 decl" id="72I" title='I' data-type='const llvm::Instruction *' data-ref="72I">I</dfn>);</td></tr>
<tr><th id="136">136</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel15X86SelectUIToFPEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectUIToFP' data-type='bool (anonymous namespace)::X86FastISel::X86SelectUIToFP(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel15X86SelectUIToFPEPKN4llvm11InstructionE">X86SelectUIToFP</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col3 decl" id="73I" title='I' data-type='const llvm::Instruction *' data-ref="73I">I</dfn>);</td></tr>
<tr><th id="137">137</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel16X86SelectIntToFPEPKN4llvm11InstructionEb" title='(anonymous namespace)::X86FastISel::X86SelectIntToFP' data-type='bool (anonymous namespace)::X86FastISel::X86SelectIntToFP(const llvm::Instruction * I, bool IsSigned)' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86SelectIntToFPEPKN4llvm11InstructionEb">X86SelectIntToFP</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col4 decl" id="74I" title='I' data-type='const llvm::Instruction *' data-ref="74I">I</dfn>, <em>bool</em> <dfn class="local col5 decl" id="75IsSigned" title='IsSigned' data-type='bool' data-ref="75IsSigned">IsSigned</dfn>);</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <em>const</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo">X86InstrInfo</a> *<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111X86FastISel12getInstrInfoEv" title='(anonymous namespace)::X86FastISel::getInstrInfo' data-type='const llvm::X86InstrInfo * (anonymous namespace)::X86FastISel::getInstrInfo() const' data-ref="_ZNK12_GLOBAL__N_111X86FastISel12getInstrInfoEv">getInstrInfo</dfn>() <em>const</em> {</td></tr>
<tr><th id="140">140</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget12getInstrInfoEv" title='llvm::X86Subtarget::getInstrInfo' data-ref="_ZNK4llvm12X86Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="141">141</th><td>  }</td></tr>
<tr><th id="142">142</th><td>  <em>const</em> <a class="type" href="X86TargetMachine.h.html#llvm::X86TargetMachine" title='llvm::X86TargetMachine' data-ref="llvm::X86TargetMachine">X86TargetMachine</a> *<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111X86FastISel16getTargetMachineEv" title='(anonymous namespace)::X86FastISel::getTargetMachine' data-type='const llvm::X86TargetMachine * (anonymous namespace)::X86FastISel::getTargetMachine() const' data-ref="_ZNK12_GLOBAL__N_111X86FastISel16getTargetMachineEv">getTargetMachine</dfn>() <em>const</em> {</td></tr>
<tr><th id="143">143</th><td>    <b>return</b> <b>static_cast</b>&lt;<em>const</em> <a class="type" href="X86TargetMachine.h.html#llvm::X86TargetMachine" title='llvm::X86TargetMachine' data-ref="llvm::X86TargetMachine">X86TargetMachine</a> *&gt;(&amp;<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TM" title='llvm::FastISel::TM' data-ref="llvm::FastISel::TM">TM</a>);</td></tr>
<tr><th id="144">144</th><td>  }</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel23handleConstantAddressesEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::handleConstantAddresses' data-type='bool (anonymous namespace)::X86FastISel::handleConstantAddresses(const llvm::Value * V, llvm::X86AddressMode &amp; AM)' data-ref="_ZN12_GLOBAL__N_111X86FastISel23handleConstantAddressesEPKN4llvm5ValueERNS1_14X86AddressModeE">handleConstantAddresses</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col6 decl" id="76V" title='V' data-type='const llvm::Value *' data-ref="76V">V</dfn>, <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> &amp;<dfn class="local col7 decl" id="77AM" title='AM' data-type='llvm::X86AddressMode &amp;' data-ref="77AM">AM</dfn>);</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel17X86MaterializeIntEPKN4llvm11ConstantIntENS1_3MVTE" title='(anonymous namespace)::X86FastISel::X86MaterializeInt' data-type='unsigned int (anonymous namespace)::X86FastISel::X86MaterializeInt(const llvm::ConstantInt * CI, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_111X86FastISel17X86MaterializeIntEPKN4llvm11ConstantIntENS1_3MVTE">X86MaterializeInt</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col8 decl" id="78CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="78CI">CI</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="79VT" title='VT' data-type='llvm::MVT' data-ref="79VT">VT</dfn>);</td></tr>
<tr><th id="149">149</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel16X86MaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE" title='(anonymous namespace)::X86FastISel::X86MaterializeFP' data-type='unsigned int (anonymous namespace)::X86FastISel::X86MaterializeFP(const llvm::ConstantFP * CFP, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86MaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE">X86MaterializeFP</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col0 decl" id="80CFP" title='CFP' data-type='const llvm::ConstantFP *' data-ref="80CFP">CFP</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="81VT" title='VT' data-type='llvm::MVT' data-ref="81VT">VT</dfn>);</td></tr>
<tr><th id="150">150</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel16X86MaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE" title='(anonymous namespace)::X86FastISel::X86MaterializeGV' data-type='unsigned int (anonymous namespace)::X86FastISel::X86MaterializeGV(const llvm::GlobalValue * GV, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86MaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE">X86MaterializeGV</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col2 decl" id="82GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="82GV">GV</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="83VT" title='VT' data-type='llvm::MVT' data-ref="83VT">VT</dfn>);</td></tr>
<tr><th id="151">151</th><td>  <em>unsigned</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel23fastMaterializeConstantEPKN4llvm8ConstantE" title='(anonymous namespace)::X86FastISel::fastMaterializeConstant' data-type='unsigned int (anonymous namespace)::X86FastISel::fastMaterializeConstant(const llvm::Constant * C)' data-ref="_ZN12_GLOBAL__N_111X86FastISel23fastMaterializeConstantEPKN4llvm8ConstantE">fastMaterializeConstant</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col4 decl" id="84C" title='C' data-type='const llvm::Constant *' data-ref="84C">C</dfn>) override;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <em>unsigned</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE" title='(anonymous namespace)::X86FastISel::fastMaterializeAlloca' data-type='unsigned int (anonymous namespace)::X86FastISel::fastMaterializeAlloca(const llvm::AllocaInst * C)' data-ref="_ZN12_GLOBAL__N_111X86FastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE">fastMaterializeAlloca</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a> *<dfn class="local col5 decl" id="85C" title='C' data-type='const llvm::AllocaInst *' data-ref="85C">C</dfn>) override;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <em>unsigned</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel24fastMaterializeFloatZeroEPKN4llvm10ConstantFPE" title='(anonymous namespace)::X86FastISel::fastMaterializeFloatZero' data-type='unsigned int (anonymous namespace)::X86FastISel::fastMaterializeFloatZero(const llvm::ConstantFP * CF)' data-ref="_ZN12_GLOBAL__N_111X86FastISel24fastMaterializeFloatZeroEPKN4llvm10ConstantFPE">fastMaterializeFloatZero</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col6 decl" id="86CF" title='CF' data-type='const llvm::ConstantFP *' data-ref="86CF">CF</dfn>) override;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_111X86FastISel22isScalarFPTypeInSSERegEN4llvm3EVTE">/// isScalarFPTypeInSSEReg - Return true if the specified scalar FP type is</i></td></tr>
<tr><th id="158">158</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_111X86FastISel22isScalarFPTypeInSSERegEN4llvm3EVTE">  /// computed in an SSE register, not on the X87 floating point stack.</i></td></tr>
<tr><th id="159">159</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111X86FastISel22isScalarFPTypeInSSERegEN4llvm3EVTE" title='(anonymous namespace)::X86FastISel::isScalarFPTypeInSSEReg' data-type='bool (anonymous namespace)::X86FastISel::isScalarFPTypeInSSEReg(llvm::EVT VT) const' data-ref="_ZNK12_GLOBAL__N_111X86FastISel22isScalarFPTypeInSSERegEN4llvm3EVTE">isScalarFPTypeInSSEReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="87VT" title='VT' data-type='llvm::EVT' data-ref="87VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="160">160</th><td>    <b>return</b> (<a class="local col7 ref" href="#87VT" title='VT' data-ref="87VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::X86FastISel::X86ScalarSSEf64" title='(anonymous namespace)::X86FastISel::X86ScalarSSEf64' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::X86ScalarSSEf64">X86ScalarSSEf64</a>) || <i>// f64 is when SSE2</i></td></tr>
<tr><th id="161">161</th><td>      (<a class="local col7 ref" href="#87VT" title='VT' data-ref="87VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::X86FastISel::X86ScalarSSEf32" title='(anonymous namespace)::X86FastISel::X86ScalarSSEf32' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::X86ScalarSSEf32">X86ScalarSSEf32</a>);   <i>// f32 is when SSE1</i></td></tr>
<tr><th id="162">162</th><td>  }</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::X86FastISel::isTypeLegal' data-type='bool (anonymous namespace)::X86FastISel::isTypeLegal(llvm::Type * Ty, llvm::MVT &amp; VT, bool AllowI1 = false)' data-ref="_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb">isTypeLegal</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col8 decl" id="88Ty" title='Ty' data-type='llvm::Type *' data-ref="88Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col9 decl" id="89VT" title='VT' data-type='llvm::MVT &amp;' data-ref="89VT">VT</dfn>, <em>bool</em> <dfn class="local col0 decl" id="90AllowI1" title='AllowI1' data-type='bool' data-ref="90AllowI1">AllowI1</dfn> = <b>false</b>);</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel13IsMemcpySmallEm" title='(anonymous namespace)::X86FastISel::IsMemcpySmall' data-type='bool (anonymous namespace)::X86FastISel::IsMemcpySmall(uint64_t Len)' data-ref="_ZN12_GLOBAL__N_111X86FastISel13IsMemcpySmallEm">IsMemcpySmall</a>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="91Len" title='Len' data-type='uint64_t' data-ref="91Len">Len</dfn>);</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel18TryEmitSmallMemcpyEN4llvm14X86AddressModeES2_m" title='(anonymous namespace)::X86FastISel::TryEmitSmallMemcpy' data-type='bool (anonymous namespace)::X86FastISel::TryEmitSmallMemcpy(llvm::X86AddressMode DestAM, llvm::X86AddressMode SrcAM, uint64_t Len)' data-ref="_ZN12_GLOBAL__N_111X86FastISel18TryEmitSmallMemcpyEN4llvm14X86AddressModeES2_m">TryEmitSmallMemcpy</a>(<a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> <dfn class="local col2 decl" id="92DestAM" title='DestAM' data-type='llvm::X86AddressMode' data-ref="92DestAM">DestAM</dfn>,</td></tr>
<tr><th id="169">169</th><td>                          <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> <dfn class="local col3 decl" id="93SrcAM" title='SrcAM' data-type='llvm::X86AddressMode' data-ref="93SrcAM">SrcAM</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="94Len" title='Len' data-type='uint64_t' data-ref="94Len">Len</dfn>);</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel20foldX86XALUIntrinsicERN4llvm3X868CondCodeEPKNS1_11InstructionEPKNS1_5ValueE" title='(anonymous namespace)::X86FastISel::foldX86XALUIntrinsic' data-type='bool (anonymous namespace)::X86FastISel::foldX86XALUIntrinsic(X86::CondCode &amp; CC, const llvm::Instruction * I, const llvm::Value * Cond)' data-ref="_ZN12_GLOBAL__N_111X86FastISel20foldX86XALUIntrinsicERN4llvm3X868CondCodeEPKNS1_11InstructionEPKNS1_5ValueE">foldX86XALUIntrinsic</a>(<span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> &amp;<dfn class="local col5 decl" id="95CC" title='CC' data-type='X86::CondCode &amp;' data-ref="95CC">CC</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col6 decl" id="96I" title='I' data-type='const llvm::Instruction *' data-ref="96I">I</dfn>,</td></tr>
<tr><th id="172">172</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col7 decl" id="97Cond" title='Cond' data-type='const llvm::Value *' data-ref="97Cond">Cond</dfn>);</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel14addFullAddressERKN4llvm19MachineInstrBuilderERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::addFullAddress' data-type='const llvm::MachineInstrBuilder &amp; (anonymous namespace)::X86FastISel::addFullAddress(const llvm::MachineInstrBuilder &amp; MIB, llvm::X86AddressMode &amp; AM)' data-ref="_ZN12_GLOBAL__N_111X86FastISel14addFullAddressERKN4llvm19MachineInstrBuilderERNS1_14X86AddressModeE">addFullAddress</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="98MIB" title='MIB' data-type='const llvm::MachineInstrBuilder &amp;' data-ref="98MIB">MIB</dfn>,</td></tr>
<tr><th id="175">175</th><td>                                            <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> &amp;<dfn class="local col9 decl" id="99AM" title='AM' data-type='llvm::X86AddressMode &amp;' data-ref="99AM">AM</dfn>);</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111X86FastISel17fastEmitInst_rrrrEjPKN4llvm19TargetRegisterClassEjbjbjbjb" title='(anonymous namespace)::X86FastISel::fastEmitInst_rrrr' data-type='unsigned int (anonymous namespace)::X86FastISel::fastEmitInst_rrrr(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, unsigned int Op1, bool Op1IsKill, unsigned int Op2, bool Op2IsKill, unsigned int Op3, bool Op3IsKill)' data-ref="_ZN12_GLOBAL__N_111X86FastISel17fastEmitInst_rrrrEjPKN4llvm19TargetRegisterClassEjbjbjbjb">fastEmitInst_rrrr</a>(<em>unsigned</em> <dfn class="local col0 decl" id="100MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="100MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="178">178</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="101RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="101RC">RC</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="102Op0" title='Op0' data-type='unsigned int' data-ref="102Op0">Op0</dfn>,</td></tr>
<tr><th id="179">179</th><td>                             <em>bool</em> <dfn class="local col3 decl" id="103Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="103Op0IsKill">Op0IsKill</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="104Op1" title='Op1' data-type='unsigned int' data-ref="104Op1">Op1</dfn>, <em>bool</em> <dfn class="local col5 decl" id="105Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="105Op1IsKill">Op1IsKill</dfn>,</td></tr>
<tr><th id="180">180</th><td>                             <em>unsigned</em> <dfn class="local col6 decl" id="106Op2" title='Op2' data-type='unsigned int' data-ref="106Op2">Op2</dfn>, <em>bool</em> <dfn class="local col7 decl" id="107Op2IsKill" title='Op2IsKill' data-type='bool' data-ref="107Op2IsKill">Op2IsKill</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="108Op3" title='Op3' data-type='unsigned int' data-ref="108Op3">Op3</dfn>,</td></tr>
<tr><th id="181">181</th><td>                             <em>bool</em> <dfn class="local col9 decl" id="109Op3IsKill" title='Op3IsKill' data-type='bool' data-ref="109Op3IsKill">Op3IsKill</dfn>);</td></tr>
<tr><th id="182">182</th><td>};</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>} <i>// end anonymous namespace.</i></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>bool</em>&gt;</td></tr>
<tr><th id="187">187</th><td><dfn class="tu decl def" id="_ZL22getX86SSEConditionCodeN4llvm7CmpInst9PredicateE" title='getX86SSEConditionCode' data-type='std::pair&lt;unsigned int, bool&gt; getX86SSEConditionCode(CmpInst::Predicate Predicate)' data-ref="_ZL22getX86SSEConditionCodeN4llvm7CmpInst9PredicateE">getX86SSEConditionCode</dfn>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col0 decl" id="110Predicate" title='Predicate' data-type='CmpInst::Predicate' data-ref="110Predicate">Predicate</dfn>) {</td></tr>
<tr><th id="188">188</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="111CC" title='CC' data-type='unsigned int' data-ref="111CC">CC</dfn>;</td></tr>
<tr><th id="189">189</th><td>  <em>bool</em> <dfn class="local col2 decl" id="112NeedSwap" title='NeedSwap' data-type='bool' data-ref="112NeedSwap">NeedSwap</dfn> = <b>false</b>;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <i>// SSE Condition code mapping:</i></td></tr>
<tr><th id="192">192</th><td><i>  //  0 - EQ</i></td></tr>
<tr><th id="193">193</th><td><i>  //  1 - LT</i></td></tr>
<tr><th id="194">194</th><td><i>  //  2 - LE</i></td></tr>
<tr><th id="195">195</th><td><i>  //  3 - UNORD</i></td></tr>
<tr><th id="196">196</th><td><i>  //  4 - NEQ</i></td></tr>
<tr><th id="197">197</th><td><i>  //  5 - NLT</i></td></tr>
<tr><th id="198">198</th><td><i>  //  6 - NLE</i></td></tr>
<tr><th id="199">199</th><td><i>  //  7 - ORD</i></td></tr>
<tr><th id="200">200</th><td>  <b>switch</b> (<a class="local col0 ref" href="#110Predicate" title='Predicate' data-ref="110Predicate">Predicate</a>) {</td></tr>
<tr><th id="201">201</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected predicate&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 201)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected predicate"</q>);</td></tr>
<tr><th id="202">202</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OEQ" title='llvm::CmpInst::Predicate::FCMP_OEQ' data-ref="llvm::CmpInst::Predicate::FCMP_OEQ">FCMP_OEQ</a>: <a class="local col1 ref" href="#111CC" title='CC' data-ref="111CC">CC</a> = <var>0</var>;          <b>break</b>;</td></tr>
<tr><th id="203">203</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OGT" title='llvm::CmpInst::Predicate::FCMP_OGT' data-ref="llvm::CmpInst::Predicate::FCMP_OGT">FCMP_OGT</a>: <a class="local col2 ref" href="#112NeedSwap" title='NeedSwap' data-ref="112NeedSwap">NeedSwap</a> = <b>true</b>; <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="204">204</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OLT" title='llvm::CmpInst::Predicate::FCMP_OLT' data-ref="llvm::CmpInst::Predicate::FCMP_OLT">FCMP_OLT</a>: <a class="local col1 ref" href="#111CC" title='CC' data-ref="111CC">CC</a> = <var>1</var>;          <b>break</b>;</td></tr>
<tr><th id="205">205</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OGE" title='llvm::CmpInst::Predicate::FCMP_OGE' data-ref="llvm::CmpInst::Predicate::FCMP_OGE">FCMP_OGE</a>: <a class="local col2 ref" href="#112NeedSwap" title='NeedSwap' data-ref="112NeedSwap">NeedSwap</a> = <b>true</b>; <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="206">206</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OLE" title='llvm::CmpInst::Predicate::FCMP_OLE' data-ref="llvm::CmpInst::Predicate::FCMP_OLE">FCMP_OLE</a>: <a class="local col1 ref" href="#111CC" title='CC' data-ref="111CC">CC</a> = <var>2</var>;          <b>break</b>;</td></tr>
<tr><th id="207">207</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UNO" title='llvm::CmpInst::Predicate::FCMP_UNO' data-ref="llvm::CmpInst::Predicate::FCMP_UNO">FCMP_UNO</a>: <a class="local col1 ref" href="#111CC" title='CC' data-ref="111CC">CC</a> = <var>3</var>;          <b>break</b>;</td></tr>
<tr><th id="208">208</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UNE" title='llvm::CmpInst::Predicate::FCMP_UNE' data-ref="llvm::CmpInst::Predicate::FCMP_UNE">FCMP_UNE</a>: <a class="local col1 ref" href="#111CC" title='CC' data-ref="111CC">CC</a> = <var>4</var>;          <b>break</b>;</td></tr>
<tr><th id="209">209</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ULE" title='llvm::CmpInst::Predicate::FCMP_ULE' data-ref="llvm::CmpInst::Predicate::FCMP_ULE">FCMP_ULE</a>: <a class="local col2 ref" href="#112NeedSwap" title='NeedSwap' data-ref="112NeedSwap">NeedSwap</a> = <b>true</b>; <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="210">210</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UGE" title='llvm::CmpInst::Predicate::FCMP_UGE' data-ref="llvm::CmpInst::Predicate::FCMP_UGE">FCMP_UGE</a>: <a class="local col1 ref" href="#111CC" title='CC' data-ref="111CC">CC</a> = <var>5</var>;          <b>break</b>;</td></tr>
<tr><th id="211">211</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ULT" title='llvm::CmpInst::Predicate::FCMP_ULT' data-ref="llvm::CmpInst::Predicate::FCMP_ULT">FCMP_ULT</a>: <a class="local col2 ref" href="#112NeedSwap" title='NeedSwap' data-ref="112NeedSwap">NeedSwap</a> = <b>true</b>; <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="212">212</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UGT" title='llvm::CmpInst::Predicate::FCMP_UGT' data-ref="llvm::CmpInst::Predicate::FCMP_UGT">FCMP_UGT</a>: <a class="local col1 ref" href="#111CC" title='CC' data-ref="111CC">CC</a> = <var>6</var>;          <b>break</b>;</td></tr>
<tr><th id="213">213</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ORD" title='llvm::CmpInst::Predicate::FCMP_ORD' data-ref="llvm::CmpInst::Predicate::FCMP_ORD">FCMP_ORD</a>: <a class="local col1 ref" href="#111CC" title='CC' data-ref="111CC">CC</a> = <var>7</var>;          <b>break</b>;</td></tr>
<tr><th id="214">214</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UEQ" title='llvm::CmpInst::Predicate::FCMP_UEQ' data-ref="llvm::CmpInst::Predicate::FCMP_UEQ">FCMP_UEQ</a>: <a class="local col1 ref" href="#111CC" title='CC' data-ref="111CC">CC</a> = <var>8</var>;          <b>break</b>;</td></tr>
<tr><th id="215">215</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ONE" title='llvm::CmpInst::Predicate::FCMP_ONE' data-ref="llvm::CmpInst::Predicate::FCMP_ONE">FCMP_ONE</a>: <a class="local col1 ref" href="#111CC" title='CC' data-ref="111CC">CC</a> = <var>12</var>;         <b>break</b>;</td></tr>
<tr><th id="216">216</th><td>  }</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col1 ref" href="#111CC" title='CC' data-ref="111CC">CC</a></span>, <span class='refarg'><a class="local col2 ref" href="#112NeedSwap" title='NeedSwap' data-ref="112NeedSwap">NeedSwap</a></span>);</td></tr>
<tr><th id="219">219</th><td>}</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel14addFullAddressERKN4llvm19MachineInstrBuilderERNS1_14X86AddressModeE">/// Adds a complex addressing mode to the given machine instr builder.</i></td></tr>
<tr><th id="222">222</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel14addFullAddressERKN4llvm19MachineInstrBuilderERNS1_14X86AddressModeE">/// Note, this will constrain the index register.  If its not possible to</i></td></tr>
<tr><th id="223">223</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel14addFullAddressERKN4llvm19MachineInstrBuilderERNS1_14X86AddressModeE">/// constrain the given index register, then a new one will be created.  The</i></td></tr>
<tr><th id="224">224</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel14addFullAddressERKN4llvm19MachineInstrBuilderERNS1_14X86AddressModeE">/// IndexReg field of the addressing mode will be updated to match in this case.</i></td></tr>
<tr><th id="225">225</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;</td></tr>
<tr><th id="226">226</th><td><a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel14addFullAddressERKN4llvm19MachineInstrBuilderERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::addFullAddress' data-type='const llvm::MachineInstrBuilder &amp; (anonymous namespace)::X86FastISel::addFullAddress(const llvm::MachineInstrBuilder &amp; MIB, llvm::X86AddressMode &amp; AM)' data-ref="_ZN12_GLOBAL__N_111X86FastISel14addFullAddressERKN4llvm19MachineInstrBuilderERNS1_14X86AddressModeE">addFullAddress</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="113MIB" title='MIB' data-type='const llvm::MachineInstrBuilder &amp;' data-ref="113MIB">MIB</dfn>,</td></tr>
<tr><th id="227">227</th><td>                            <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> &amp;<dfn class="local col4 decl" id="114AM" title='AM' data-type='llvm::X86AddressMode &amp;' data-ref="114AM">AM</dfn>) {</td></tr>
<tr><th id="228">228</th><td>  <i>// First constrain the index register.  It needs to be a GR64_NOSP.</i></td></tr>
<tr><th id="229">229</th><td>  <a class="local col4 ref" href="#114AM" title='AM' data-ref="114AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="local col3 ref" href="#113MIB" title='MIB' data-ref="113MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(), <a class="local col4 ref" href="#114AM" title='AM' data-ref="114AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</a>,</td></tr>
<tr><th id="230">230</th><td>                                         <a class="local col3 ref" href="#113MIB" title='MIB' data-ref="113MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() +</td></tr>
<tr><th id="231">231</th><td>                                         <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>);</td></tr>
<tr><th id="232">232</th><td>  <b>return</b> ::<a class="ref" href="X86InstrBuilder.h.html#_ZN4llvmL14addFullAddressERKNS_19MachineInstrBuilderERKNS_14X86AddressModeE" title='llvm::addFullAddress' data-ref="_ZN4llvmL14addFullAddressERKNS_19MachineInstrBuilderERKNS_14X86AddressModeE">addFullAddress</a>(<a class="local col3 ref" href="#113MIB" title='MIB' data-ref="113MIB">MIB</a>, <a class="local col4 ref" href="#114AM" title='AM' data-ref="114AM">AM</a>);</td></tr>
<tr><th id="233">233</th><td>}</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel20foldX86XALUIntrinsicERN4llvm3X868CondCodeEPKNS1_11InstructionEPKNS1_5ValueE">/// Check if it is possible to fold the condition from the XALU intrinsic</i></td></tr>
<tr><th id="236">236</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel20foldX86XALUIntrinsicERN4llvm3X868CondCodeEPKNS1_11InstructionEPKNS1_5ValueE">/// into the user. The condition code will only be updated on success.</i></td></tr>
<tr><th id="237">237</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel20foldX86XALUIntrinsicERN4llvm3X868CondCodeEPKNS1_11InstructionEPKNS1_5ValueE" title='(anonymous namespace)::X86FastISel::foldX86XALUIntrinsic' data-type='bool (anonymous namespace)::X86FastISel::foldX86XALUIntrinsic(X86::CondCode &amp; CC, const llvm::Instruction * I, const llvm::Value * Cond)' data-ref="_ZN12_GLOBAL__N_111X86FastISel20foldX86XALUIntrinsicERN4llvm3X868CondCodeEPKNS1_11InstructionEPKNS1_5ValueE">foldX86XALUIntrinsic</dfn>(<span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> &amp;<dfn class="local col5 decl" id="115CC" title='CC' data-type='X86::CondCode &amp;' data-ref="115CC">CC</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col6 decl" id="116I" title='I' data-type='const llvm::Instruction *' data-ref="116I">I</dfn>,</td></tr>
<tr><th id="238">238</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col7 decl" id="117Cond" title='Cond' data-type='const llvm::Value *' data-ref="117Cond">Cond</dfn>) {</td></tr>
<tr><th id="239">239</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ExtractValueInst" title='llvm::ExtractValueInst' data-ref="llvm::ExtractValueInst">ExtractValueInst</a>&gt;(<a class="local col7 ref" href="#117Cond" title='Cond' data-ref="117Cond">Cond</a>))</td></tr>
<tr><th id="240">240</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col8 decl" id="118EV" title='EV' data-type='const llvm::ExtractValueInst *' data-ref="118EV">EV</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ExtractValueInst" title='llvm::ExtractValueInst' data-ref="llvm::ExtractValueInst">ExtractValueInst</a>&gt;(<a class="local col7 ref" href="#117Cond" title='Cond' data-ref="117Cond">Cond</a>);</td></tr>
<tr><th id="243">243</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst">IntrinsicInst</a>&gt;(<a class="local col8 ref" href="#118EV" title='EV' data-ref="118EV">EV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm16ExtractValueInst19getAggregateOperandEv" title='llvm::ExtractValueInst::getAggregateOperand' data-ref="_ZNK4llvm16ExtractValueInst19getAggregateOperandEv">getAggregateOperand</a>()))</td></tr>
<tr><th id="244">244</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col9 decl" id="119II" title='II' data-type='const llvm::IntrinsicInst *' data-ref="119II">II</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst">IntrinsicInst</a>&gt;(<a class="local col8 ref" href="#118EV" title='EV' data-ref="118EV">EV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm16ExtractValueInst19getAggregateOperandEv" title='llvm::ExtractValueInst::getAggregateOperand' data-ref="_ZNK4llvm16ExtractValueInst19getAggregateOperandEv">getAggregateOperand</a>());</td></tr>
<tr><th id="247">247</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col0 decl" id="120RetVT" title='RetVT' data-type='llvm::MVT' data-ref="120RetVT">RetVT</dfn>;</td></tr>
<tr><th id="248">248</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> *<dfn class="local col1 decl" id="121Callee" title='Callee' data-type='const llvm::Function *' data-ref="121Callee">Callee</dfn> = <a class="local col9 ref" href="#119II" title='II' data-ref="119II">II</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase17getCalledFunctionEv" title='llvm::CallBase::getCalledFunction' data-ref="_ZNK4llvm8CallBase17getCalledFunctionEv">getCalledFunction</a>();</td></tr>
<tr><th id="249">249</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col2 decl" id="122RetTy" title='RetTy' data-type='llvm::Type *' data-ref="122RetTy">RetTy</dfn> =</td></tr>
<tr><th id="250">250</th><td>    <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::StructType" title='llvm::StructType' data-ref="llvm::StructType">StructType</a>&gt;(<a class="local col1 ref" href="#121Callee" title='Callee' data-ref="121Callee">Callee</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getReturnTypeEv" title='llvm::Function::getReturnType' data-ref="_ZNK4llvm8Function13getReturnTypeEv">getReturnType</a>())-&gt;<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm13CompositeType14getTypeAtIndexEj" title='llvm::CompositeType::getTypeAtIndex' data-ref="_ZNK4llvm13CompositeType14getTypeAtIndexEj">getTypeAtIndex</a>(<var>0U</var>);</td></tr>
<tr><th id="251">251</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::X86FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb">isTypeLegal</a>(<a class="local col2 ref" href="#122RetTy" title='RetTy' data-ref="122RetTy">RetTy</a>, <span class='refarg'><a class="local col0 ref" href="#120RetVT" title='RetVT' data-ref="120RetVT">RetVT</a></span>))</td></tr>
<tr><th id="252">252</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <b>if</b> (<a class="local col0 ref" href="#120RetVT" title='RetVT' data-ref="120RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col0 ref" href="#120RetVT" title='RetVT' data-ref="120RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="255">255</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="local col3 decl" id="123TmpCC" title='TmpCC' data-type='X86::CondCode' data-ref="123TmpCC">TmpCC</dfn>;</td></tr>
<tr><th id="258">258</th><td>  <b>switch</b> (<a class="local col9 ref" href="#119II" title='II' data-ref="119II">II</a>-&gt;<a class="ref" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" title='llvm::IntrinsicInst::getIntrinsicID' data-ref="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv">getIntrinsicID</a>()) {</td></tr>
<tr><th id="259">259</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="260">260</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;sadd_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">sadd_with_overflow</span>:</td></tr>
<tr><th id="261">261</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;ssub_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">ssub_with_overflow</span>:</td></tr>
<tr><th id="262">262</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;smul_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">smul_with_overflow</span>:</td></tr>
<tr><th id="263">263</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;umul_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">umul_with_overflow</span>: TmpCC = X86::COND_O; <b>break</b>;</td></tr>
<tr><th id="264">264</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;uadd_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">uadd_with_overflow</span>:</td></tr>
<tr><th id="265">265</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;usub_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">usub_with_overflow</span>: TmpCC = X86::COND_B; <b>break</b>;</td></tr>
<tr><th id="266">266</th><td>  }</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <i>// Check if both instructions are in the same basic block.</i></td></tr>
<tr><th id="269">269</th><td>  <b>if</b> (<a class="local col9 ref" href="#119II" title='II' data-ref="119II">II</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>() != <a class="local col6 ref" href="#116I" title='I' data-ref="116I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>())</td></tr>
<tr><th id="270">270</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <i>// Make sure nothing is in the way</i></td></tr>
<tr><th id="273">273</th><td>  <a class="type" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock">BasicBlock</a>::<a class="typedef" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock::const_iterator" title='llvm::BasicBlock::const_iterator' data-type='InstListType::const_iterator' data-ref="llvm::BasicBlock::const_iterator">const_iterator</a> <dfn class="local col4 decl" id="124Start" title='Start' data-type='BasicBlock::const_iterator' data-ref="124Start">Start</dfn><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a><a class="local col6 ref" href="#116I" title='I' data-ref="116I">I</a>);</td></tr>
<tr><th id="274">274</th><td>  <a class="type" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock">BasicBlock</a>::<a class="typedef" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock::const_iterator" title='llvm::BasicBlock::const_iterator' data-type='InstListType::const_iterator' data-ref="llvm::BasicBlock::const_iterator">const_iterator</a> <dfn class="local col5 decl" id="125End" title='End' data-type='BasicBlock::const_iterator' data-ref="125End">End</dfn><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a><a class="local col9 ref" href="#119II" title='II' data-ref="119II">II</a>);</td></tr>
<tr><th id="275">275</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="126Itr" title='Itr' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::Instruction, true, false, void&gt;, false, true&gt;' data-ref="126Itr">Itr</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::Instruction, true, false, void&gt;, false, true&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb1EEC1ERKS5_"></a><a class="local col4 ref" href="#124Start" title='Start' data-ref="124Start">Start</a>); <a class="local col6 ref" href="#126Itr" title='Itr' data-ref="126Itr">Itr</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col5 ref" href="#125End" title='End' data-ref="125End">End</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col6 ref" href="#126Itr" title='Itr' data-ref="126Itr">Itr</a>) {</td></tr>
<tr><th id="276">276</th><td>    <i>// We only expect extractvalue instructions between the intrinsic and the</i></td></tr>
<tr><th id="277">277</th><td><i>    // instruction to be selected.</i></td></tr>
<tr><th id="278">278</th><td>    <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ExtractValueInst" title='llvm::ExtractValueInst' data-ref="llvm::ExtractValueInst">ExtractValueInst</a>&gt;(<a class="local col6 ref" href="#126Itr" title='Itr' data-ref="126Itr">Itr</a>))</td></tr>
<tr><th id="279">279</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>    <i>// Check that the extractvalue operand comes from the intrinsic.</i></td></tr>
<tr><th id="282">282</th><td>    <em>const</em> <em>auto</em> *<dfn class="local col7 decl" id="127EVI" title='EVI' data-type='const llvm::ExtractValueInst *' data-ref="127EVI">EVI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ExtractValueInst" title='llvm::ExtractValueInst' data-ref="llvm::ExtractValueInst">ExtractValueInst</a>&gt;(<span class='refarg'><a class="local col6 ref" href="#126Itr" title='Itr' data-ref="126Itr">Itr</a></span>);</td></tr>
<tr><th id="283">283</th><td>    <b>if</b> (<a class="local col7 ref" href="#127EVI" title='EVI' data-ref="127EVI">EVI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm16ExtractValueInst19getAggregateOperandEv" title='llvm::ExtractValueInst::getAggregateOperand' data-ref="_ZNK4llvm16ExtractValueInst19getAggregateOperandEv">getAggregateOperand</a>() != <a class="local col9 ref" href="#119II" title='II' data-ref="119II">II</a>)</td></tr>
<tr><th id="284">284</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="285">285</th><td>  }</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <a class="local col5 ref" href="#115CC" title='CC' data-ref="115CC">CC</a> = <a class="local col3 ref" href="#123TmpCC" title='TmpCC' data-ref="123TmpCC">TmpCC</a>;</td></tr>
<tr><th id="288">288</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="289">289</th><td>}</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::X86FastISel::isTypeLegal' data-type='bool (anonymous namespace)::X86FastISel::isTypeLegal(llvm::Type * Ty, llvm::MVT &amp; VT, bool AllowI1 = false)' data-ref="_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb">isTypeLegal</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col8 decl" id="128Ty" title='Ty' data-type='llvm::Type *' data-ref="128Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col9 decl" id="129VT" title='VT' data-type='llvm::MVT &amp;' data-ref="129VT">VT</dfn>, <em>bool</em> <dfn class="local col0 decl" id="130AllowI1" title='AllowI1' data-type='bool' data-ref="130AllowI1">AllowI1</dfn>) {</td></tr>
<tr><th id="292">292</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="131evt" title='evt' data-type='llvm::EVT' data-ref="131evt">evt</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col8 ref" href="#128Ty" title='Ty' data-ref="128Ty">Ty</a>, <i>/*HandleUnknown=*/</i><b>true</b>);</td></tr>
<tr><th id="293">293</th><td>  <b>if</b> (<a class="local col1 ref" href="#131evt" title='evt' data-ref="131evt">evt</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a> || !<a class="local col1 ref" href="#131evt" title='evt' data-ref="131evt">evt</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>())</td></tr>
<tr><th id="294">294</th><td>    <i>// Unhandled type. Halt "fast" selection and bail.</i></td></tr>
<tr><th id="295">295</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>  <a class="local col9 ref" href="#129VT" title='VT' data-ref="129VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="local col1 ref" href="#131evt" title='evt' data-ref="131evt">evt</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="298">298</th><td>  <i>// For now, require SSE/SSE2 for performing floating-point operations,</i></td></tr>
<tr><th id="299">299</th><td><i>  // since x87 requires additional work.</i></td></tr>
<tr><th id="300">300</th><td>  <b>if</b> (<a class="local col9 ref" href="#129VT" title='VT' data-ref="129VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::X86FastISel::X86ScalarSSEf64" title='(anonymous namespace)::X86FastISel::X86ScalarSSEf64' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::X86ScalarSSEf64">X86ScalarSSEf64</a>)</td></tr>
<tr><th id="301">301</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="302">302</th><td>  <b>if</b> (<a class="local col9 ref" href="#129VT" title='VT' data-ref="129VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::X86FastISel::X86ScalarSSEf32" title='(anonymous namespace)::X86FastISel::X86ScalarSSEf32' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::X86ScalarSSEf32">X86ScalarSSEf32</a>)</td></tr>
<tr><th id="303">303</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="304">304</th><td>  <i>// Similarly, no f80 support yet.</i></td></tr>
<tr><th id="305">305</th><td>  <b>if</b> (<a class="local col9 ref" href="#129VT" title='VT' data-ref="129VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f80" title='llvm::MVT::SimpleValueType::f80' data-ref="llvm::MVT::SimpleValueType::f80">f80</a>)</td></tr>
<tr><th id="306">306</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="307">307</th><td>  <i>// We only handle legal types. For example, on x86-32 the instruction</i></td></tr>
<tr><th id="308">308</th><td><i>  // selector contains all of the 64-bit instructions from x86-64,</i></td></tr>
<tr><th id="309">309</th><td><i>  // under the assumption that i64 won't be used if the target doesn't</i></td></tr>
<tr><th id="310">310</th><td><i>  // support it.</i></td></tr>
<tr><th id="311">311</th><td>  <b>return</b> (<a class="local col0 ref" href="#130AllowI1" title='AllowI1' data-ref="130AllowI1">AllowI1</a> &amp;&amp; <a class="local col9 ref" href="#129VT" title='VT' data-ref="129VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>) || <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col9 ref" href="#129VT" title='VT' data-ref="129VT">VT</a>);</td></tr>
<tr><th id="312">312</th><td>}</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel15X86FastEmitLoadEN4llvm3MVTERNS1_14X86AddressModeEPNS1_17MachineMemOperandERjj">/// X86FastEmitLoad - Emit a machine instruction to load a value of type VT.</i></td></tr>
<tr><th id="315">315</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel15X86FastEmitLoadEN4llvm3MVTERNS1_14X86AddressModeEPNS1_17MachineMemOperandERjj">/// The address is either pre-computed, i.e. Ptr, or a GlobalAddress, i.e. GV.</i></td></tr>
<tr><th id="316">316</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel15X86FastEmitLoadEN4llvm3MVTERNS1_14X86AddressModeEPNS1_17MachineMemOperandERjj">/// Return true and the result register by reference if it is possible.</i></td></tr>
<tr><th id="317">317</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel15X86FastEmitLoadEN4llvm3MVTERNS1_14X86AddressModeEPNS1_17MachineMemOperandERjj" title='(anonymous namespace)::X86FastISel::X86FastEmitLoad' data-type='bool (anonymous namespace)::X86FastISel::X86FastEmitLoad(llvm::MVT VT, llvm::X86AddressMode &amp; AM, llvm::MachineMemOperand * MMO, unsigned int &amp; ResultReg, unsigned int Alignment = 1)' data-ref="_ZN12_GLOBAL__N_111X86FastISel15X86FastEmitLoadEN4llvm3MVTERNS1_14X86AddressModeEPNS1_17MachineMemOperandERjj">X86FastEmitLoad</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col2 decl" id="132VT" title='VT' data-type='llvm::MVT' data-ref="132VT">VT</dfn>, <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> &amp;<dfn class="local col3 decl" id="133AM" title='AM' data-type='llvm::X86AddressMode &amp;' data-ref="133AM">AM</dfn>,</td></tr>
<tr><th id="318">318</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="134MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="134MMO">MMO</dfn>, <em>unsigned</em> &amp;<dfn class="local col5 decl" id="135ResultReg" title='ResultReg' data-type='unsigned int &amp;' data-ref="135ResultReg">ResultReg</dfn>,</td></tr>
<tr><th id="319">319</th><td>                                  <em>unsigned</em> <dfn class="local col6 decl" id="136Alignment" title='Alignment' data-type='unsigned int' data-ref="136Alignment">Alignment</dfn>) {</td></tr>
<tr><th id="320">320</th><td>  <em>bool</em> <dfn class="local col7 decl" id="137HasSSE41" title='HasSSE41' data-type='bool' data-ref="137HasSSE41">HasSSE41</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget8hasSSE41Ev" title='llvm::X86Subtarget::hasSSE41' data-ref="_ZNK4llvm12X86Subtarget8hasSSE41Ev">hasSSE41</a>();</td></tr>
<tr><th id="321">321</th><td>  <em>bool</em> <dfn class="local col8 decl" id="138HasAVX" title='HasAVX' data-type='bool' data-ref="138HasAVX">HasAVX</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</a>();</td></tr>
<tr><th id="322">322</th><td>  <em>bool</em> <dfn class="local col9 decl" id="139HasAVX2" title='HasAVX2' data-type='bool' data-ref="139HasAVX2">HasAVX2</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasAVX2Ev" title='llvm::X86Subtarget::hasAVX2' data-ref="_ZNK4llvm12X86Subtarget7hasAVX2Ev">hasAVX2</a>();</td></tr>
<tr><th id="323">323</th><td>  <em>bool</em> <dfn class="local col0 decl" id="140HasAVX512" title='HasAVX512' data-type='bool' data-ref="140HasAVX512">HasAVX512</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>();</td></tr>
<tr><th id="324">324</th><td>  <em>bool</em> <dfn class="local col1 decl" id="141HasVLX" title='HasVLX' data-type='bool' data-ref="141HasVLX">HasVLX</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasVLXEv" title='llvm::X86Subtarget::hasVLX' data-ref="_ZNK4llvm12X86Subtarget6hasVLXEv">hasVLX</a>();</td></tr>
<tr><th id="325">325</th><td>  <em>bool</em> <dfn class="local col2 decl" id="142IsNonTemporal" title='IsNonTemporal' data-type='bool' data-ref="142IsNonTemporal">IsNonTemporal</dfn> = <a class="local col4 ref" href="#134MMO" title='MMO' data-ref="134MMO">MMO</a> &amp;&amp; <a class="local col4 ref" href="#134MMO" title='MMO' data-ref="134MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand13isNonTemporalEv" title='llvm::MachineMemOperand::isNonTemporal' data-ref="_ZNK4llvm17MachineMemOperand13isNonTemporalEv">isNonTemporal</a>();</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <i>// Treat i1 loads the same as i8 loads. Masking will be done when storing.</i></td></tr>
<tr><th id="328">328</th><td>  <b>if</b> (<a class="local col2 ref" href="#132VT" title='VT' data-ref="132VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>)</td></tr>
<tr><th id="329">329</th><td>    <a class="local col2 ref" href="#132VT" title='VT' data-ref="132VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>;</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>  <i>// Get opcode and regclass of the output for the given load instruction.</i></td></tr>
<tr><th id="332">332</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="143Opc" title='Opc' data-type='unsigned int' data-ref="143Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="333">333</th><td>  <b>switch</b> (<a class="local col2 ref" href="#132VT" title='VT' data-ref="132VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="334">334</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="335">335</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:</td></tr>
<tr><th id="336">336</th><td>    Opc = X86::<span class='error' title="no member named &apos;MOV8rm&apos; in namespace &apos;llvm::X86&apos;">MOV8rm</span>;</td></tr>
<tr><th id="337">337</th><td>    <b>break</b>;</td></tr>
<tr><th id="338">338</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>:</td></tr>
<tr><th id="339">339</th><td>    Opc = X86::<span class='error' title="no member named &apos;MOV16rm&apos; in namespace &apos;llvm::X86&apos;">MOV16rm</span>;</td></tr>
<tr><th id="340">340</th><td>    <b>break</b>;</td></tr>
<tr><th id="341">341</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>:</td></tr>
<tr><th id="342">342</th><td>    Opc = X86::<span class='error' title="no member named &apos;MOV32rm&apos; in namespace &apos;llvm::X86&apos;">MOV32rm</span>;</td></tr>
<tr><th id="343">343</th><td>    <b>break</b>;</td></tr>
<tr><th id="344">344</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>:</td></tr>
<tr><th id="345">345</th><td>    <i>// Must be in x86-64 mode.</i></td></tr>
<tr><th id="346">346</th><td>    Opc = X86::<span class='error' title="no member named &apos;MOV64rm&apos; in namespace &apos;llvm::X86&apos;">MOV64rm</span>;</td></tr>
<tr><th id="347">347</th><td>    <b>break</b>;</td></tr>
<tr><th id="348">348</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>:</td></tr>
<tr><th id="349">349</th><td>    <b>if</b> (X86ScalarSSEf32)</td></tr>
<tr><th id="350">350</th><td>      Opc = HasAVX512 ? X86::<span class='error' title="no member named &apos;VMOVSSZrm&apos; in namespace &apos;llvm::X86&apos;">VMOVSSZrm</span> : HasAVX ? X86::<span class='error' title="no member named &apos;VMOVSSrm&apos; in namespace &apos;llvm::X86&apos;">VMOVSSrm</span> : X86::<span class='error' title="no member named &apos;MOVSSrm&apos; in namespace &apos;llvm::X86&apos;">MOVSSrm</span>;</td></tr>
<tr><th id="351">351</th><td>    <b>else</b></td></tr>
<tr><th id="352">352</th><td>      Opc = X86::<span class='error' title="no member named &apos;LD_Fp32m&apos; in namespace &apos;llvm::X86&apos;">LD_Fp32m</span>;</td></tr>
<tr><th id="353">353</th><td>    <b>break</b>;</td></tr>
<tr><th id="354">354</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>:</td></tr>
<tr><th id="355">355</th><td>    <b>if</b> (X86ScalarSSEf64)</td></tr>
<tr><th id="356">356</th><td>      Opc = HasAVX512 ? X86::<span class='error' title="no member named &apos;VMOVSDZrm&apos; in namespace &apos;llvm::X86&apos;">VMOVSDZrm</span> : HasAVX ? X86::<span class='error' title="no member named &apos;VMOVSDrm&apos; in namespace &apos;llvm::X86&apos;">VMOVSDrm</span> : X86::<span class='error' title="no member named &apos;MOVSDrm&apos; in namespace &apos;llvm::X86&apos;">MOVSDrm</span>;</td></tr>
<tr><th id="357">357</th><td>    <b>else</b></td></tr>
<tr><th id="358">358</th><td>      Opc = X86::<span class='error' title="no member named &apos;LD_Fp64m&apos; in namespace &apos;llvm::X86&apos;">LD_Fp64m</span>;</td></tr>
<tr><th id="359">359</th><td>    <b>break</b>;</td></tr>
<tr><th id="360">360</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f80" title='llvm::MVT::SimpleValueType::f80' data-ref="llvm::MVT::SimpleValueType::f80">f80</a>:</td></tr>
<tr><th id="361">361</th><td>    <i>// No f80 support yet.</i></td></tr>
<tr><th id="362">362</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="363">363</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>:</td></tr>
<tr><th id="364">364</th><td>    <b>if</b> (IsNonTemporal &amp;&amp; Alignment &gt;= <var>16</var> &amp;&amp; HasSSE41)</td></tr>
<tr><th id="365">365</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVNTDQAZ128rm&apos; in namespace &apos;llvm::X86&apos;">VMOVNTDQAZ128rm</span> :</td></tr>
<tr><th id="366">366</th><td>            HasAVX ? X86::<span class='error' title="no member named &apos;VMOVNTDQArm&apos; in namespace &apos;llvm::X86&apos;">VMOVNTDQArm</span> : X86::<span class='error' title="no member named &apos;MOVNTDQArm&apos; in namespace &apos;llvm::X86&apos;">MOVNTDQArm</span>;</td></tr>
<tr><th id="367">367</th><td>    <b>else</b> <b>if</b> (Alignment &gt;= <var>16</var>)</td></tr>
<tr><th id="368">368</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVAPSZ128rm&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSZ128rm</span> :</td></tr>
<tr><th id="369">369</th><td>            HasAVX ? X86::<span class='error' title="no member named &apos;VMOVAPSrm&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSrm</span> : X86::<span class='error' title="no member named &apos;MOVAPSrm&apos; in namespace &apos;llvm::X86&apos;">MOVAPSrm</span>;</td></tr>
<tr><th id="370">370</th><td>    <b>else</b></td></tr>
<tr><th id="371">371</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVUPSZ128rm&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSZ128rm</span> :</td></tr>
<tr><th id="372">372</th><td>            HasAVX ? X86::<span class='error' title="no member named &apos;VMOVUPSrm&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSrm</span> : X86::<span class='error' title="no member named &apos;MOVUPSrm&apos; in namespace &apos;llvm::X86&apos;">MOVUPSrm</span>;</td></tr>
<tr><th id="373">373</th><td>    <b>break</b>;</td></tr>
<tr><th id="374">374</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>:</td></tr>
<tr><th id="375">375</th><td>    <b>if</b> (IsNonTemporal &amp;&amp; Alignment &gt;= <var>16</var> &amp;&amp; HasSSE41)</td></tr>
<tr><th id="376">376</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVNTDQAZ128rm&apos; in namespace &apos;llvm::X86&apos;">VMOVNTDQAZ128rm</span> :</td></tr>
<tr><th id="377">377</th><td>            HasAVX ? X86::<span class='error' title="no member named &apos;VMOVNTDQArm&apos; in namespace &apos;llvm::X86&apos;">VMOVNTDQArm</span> : X86::<span class='error' title="no member named &apos;MOVNTDQArm&apos; in namespace &apos;llvm::X86&apos;">MOVNTDQArm</span>;</td></tr>
<tr><th id="378">378</th><td>    <b>else</b> <b>if</b> (Alignment &gt;= <var>16</var>)</td></tr>
<tr><th id="379">379</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVAPDZ128rm&apos; in namespace &apos;llvm::X86&apos;">VMOVAPDZ128rm</span> :</td></tr>
<tr><th id="380">380</th><td>            HasAVX ? X86::<span class='error' title="no member named &apos;VMOVAPDrm&apos; in namespace &apos;llvm::X86&apos;">VMOVAPDrm</span> : X86::<span class='error' title="no member named &apos;MOVAPDrm&apos; in namespace &apos;llvm::X86&apos;">MOVAPDrm</span>;</td></tr>
<tr><th id="381">381</th><td>    <b>else</b></td></tr>
<tr><th id="382">382</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVUPDZ128rm&apos; in namespace &apos;llvm::X86&apos;">VMOVUPDZ128rm</span> :</td></tr>
<tr><th id="383">383</th><td>            HasAVX ? X86::<span class='error' title="no member named &apos;VMOVUPDrm&apos; in namespace &apos;llvm::X86&apos;">VMOVUPDrm</span> : X86::<span class='error' title="no member named &apos;MOVUPDrm&apos; in namespace &apos;llvm::X86&apos;">MOVUPDrm</span>;</td></tr>
<tr><th id="384">384</th><td>    <b>break</b>;</td></tr>
<tr><th id="385">385</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>:</td></tr>
<tr><th id="386">386</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a>:</td></tr>
<tr><th id="387">387</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a>:</td></tr>
<tr><th id="388">388</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>:</td></tr>
<tr><th id="389">389</th><td>    <b>if</b> (IsNonTemporal &amp;&amp; Alignment &gt;= <var>16</var> &amp;&amp; HasSSE41)</td></tr>
<tr><th id="390">390</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVNTDQAZ128rm&apos; in namespace &apos;llvm::X86&apos;">VMOVNTDQAZ128rm</span> :</td></tr>
<tr><th id="391">391</th><td>            HasAVX ? X86::<span class='error' title="no member named &apos;VMOVNTDQArm&apos; in namespace &apos;llvm::X86&apos;">VMOVNTDQArm</span> : X86::<span class='error' title="no member named &apos;MOVNTDQArm&apos; in namespace &apos;llvm::X86&apos;">MOVNTDQArm</span>;</td></tr>
<tr><th id="392">392</th><td>    <b>else</b> <b>if</b> (Alignment &gt;= <var>16</var>)</td></tr>
<tr><th id="393">393</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVDQA64Z128rm&apos; in namespace &apos;llvm::X86&apos;">VMOVDQA64Z128rm</span> :</td></tr>
<tr><th id="394">394</th><td>            HasAVX ? X86::<span class='error' title="no member named &apos;VMOVDQArm&apos; in namespace &apos;llvm::X86&apos;">VMOVDQArm</span> : X86::<span class='error' title="no member named &apos;MOVDQArm&apos; in namespace &apos;llvm::X86&apos;">MOVDQArm</span>;</td></tr>
<tr><th id="395">395</th><td>    <b>else</b></td></tr>
<tr><th id="396">396</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVDQU64Z128rm&apos; in namespace &apos;llvm::X86&apos;">VMOVDQU64Z128rm</span> :</td></tr>
<tr><th id="397">397</th><td>            HasAVX ? X86::<span class='error' title="no member named &apos;VMOVDQUrm&apos; in namespace &apos;llvm::X86&apos;">VMOVDQUrm</span> : X86::<span class='error' title="no member named &apos;MOVDQUrm&apos; in namespace &apos;llvm::X86&apos;">MOVDQUrm</span>;</td></tr>
<tr><th id="398">398</th><td>    <b>break</b>;</td></tr>
<tr><th id="399">399</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f32" title='llvm::MVT::SimpleValueType::v8f32' data-ref="llvm::MVT::SimpleValueType::v8f32">v8f32</a>:</td></tr>
<tr><th id="400">400</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HasAVX) ? void (0) : __assert_fail (&quot;HasAVX&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 400, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#138HasAVX" title='HasAVX' data-ref="138HasAVX">HasAVX</a>);</td></tr>
<tr><th id="401">401</th><td>    <b>if</b> (<a class="local col2 ref" href="#142IsNonTemporal" title='IsNonTemporal' data-ref="142IsNonTemporal">IsNonTemporal</a> &amp;&amp; <a class="local col6 ref" href="#136Alignment" title='Alignment' data-ref="136Alignment">Alignment</a> &gt;= <var>32</var> &amp;&amp; <a class="local col9 ref" href="#139HasAVX2" title='HasAVX2' data-ref="139HasAVX2">HasAVX2</a>)</td></tr>
<tr><th id="402">402</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVNTDQAZ256rm&apos; in namespace &apos;llvm::X86&apos;">VMOVNTDQAZ256rm</span> : X86::<span class='error' title="no member named &apos;VMOVNTDQAYrm&apos; in namespace &apos;llvm::X86&apos;">VMOVNTDQAYrm</span>;</td></tr>
<tr><th id="403">403</th><td>    <b>else</b> <b>if</b> (<a class="local col2 ref" href="#142IsNonTemporal" title='IsNonTemporal' data-ref="142IsNonTemporal">IsNonTemporal</a> &amp;&amp; <a class="local col6 ref" href="#136Alignment" title='Alignment' data-ref="136Alignment">Alignment</a> &gt;= <var>16</var>)</td></tr>
<tr><th id="404">404</th><td>      <b>return</b> <b>false</b>; <i>// Force split for X86::VMOVNTDQArm</i></td></tr>
<tr><th id="405">405</th><td>    <b>else</b> <b>if</b> (Alignment &gt;= <var>32</var>)</td></tr>
<tr><th id="406">406</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVAPSZ256rm&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSZ256rm</span> : X86::<span class='error' title="no member named &apos;VMOVAPSYrm&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSYrm</span>;</td></tr>
<tr><th id="407">407</th><td>    <b>else</b></td></tr>
<tr><th id="408">408</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVUPSZ256rm&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSZ256rm</span> : X86::<span class='error' title="no member named &apos;VMOVUPSYrm&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSYrm</span>;</td></tr>
<tr><th id="409">409</th><td>    <b>break</b>;</td></tr>
<tr><th id="410">410</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f64" title='llvm::MVT::SimpleValueType::v4f64' data-ref="llvm::MVT::SimpleValueType::v4f64">v4f64</a>:</td></tr>
<tr><th id="411">411</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HasAVX) ? void (0) : __assert_fail (&quot;HasAVX&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 411, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#138HasAVX" title='HasAVX' data-ref="138HasAVX">HasAVX</a>);</td></tr>
<tr><th id="412">412</th><td>    <b>if</b> (<a class="local col2 ref" href="#142IsNonTemporal" title='IsNonTemporal' data-ref="142IsNonTemporal">IsNonTemporal</a> &amp;&amp; <a class="local col6 ref" href="#136Alignment" title='Alignment' data-ref="136Alignment">Alignment</a> &gt;= <var>32</var> &amp;&amp; <a class="local col9 ref" href="#139HasAVX2" title='HasAVX2' data-ref="139HasAVX2">HasAVX2</a>)</td></tr>
<tr><th id="413">413</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVNTDQAZ256rm&apos; in namespace &apos;llvm::X86&apos;">VMOVNTDQAZ256rm</span> : X86::<span class='error' title="no member named &apos;VMOVNTDQAYrm&apos; in namespace &apos;llvm::X86&apos;">VMOVNTDQAYrm</span>;</td></tr>
<tr><th id="414">414</th><td>    <b>else</b> <b>if</b> (<a class="local col2 ref" href="#142IsNonTemporal" title='IsNonTemporal' data-ref="142IsNonTemporal">IsNonTemporal</a> &amp;&amp; <a class="local col6 ref" href="#136Alignment" title='Alignment' data-ref="136Alignment">Alignment</a> &gt;= <var>16</var>)</td></tr>
<tr><th id="415">415</th><td>      <b>return</b> <b>false</b>; <i>// Force split for X86::VMOVNTDQArm</i></td></tr>
<tr><th id="416">416</th><td>    <b>else</b> <b>if</b> (Alignment &gt;= <var>32</var>)</td></tr>
<tr><th id="417">417</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVAPDZ256rm&apos; in namespace &apos;llvm::X86&apos;">VMOVAPDZ256rm</span> : X86::<span class='error' title="no member named &apos;VMOVAPDYrm&apos; in namespace &apos;llvm::X86&apos;">VMOVAPDYrm</span>;</td></tr>
<tr><th id="418">418</th><td>    <b>else</b></td></tr>
<tr><th id="419">419</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVUPDZ256rm&apos; in namespace &apos;llvm::X86&apos;">VMOVUPDZ256rm</span> : X86::<span class='error' title="no member named &apos;VMOVUPDYrm&apos; in namespace &apos;llvm::X86&apos;">VMOVUPDYrm</span>;</td></tr>
<tr><th id="420">420</th><td>    <b>break</b>;</td></tr>
<tr><th id="421">421</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i32" title='llvm::MVT::SimpleValueType::v8i32' data-ref="llvm::MVT::SimpleValueType::v8i32">v8i32</a>:</td></tr>
<tr><th id="422">422</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i64" title='llvm::MVT::SimpleValueType::v4i64' data-ref="llvm::MVT::SimpleValueType::v4i64">v4i64</a>:</td></tr>
<tr><th id="423">423</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i16" title='llvm::MVT::SimpleValueType::v16i16' data-ref="llvm::MVT::SimpleValueType::v16i16">v16i16</a>:</td></tr>
<tr><th id="424">424</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v32i8" title='llvm::MVT::SimpleValueType::v32i8' data-ref="llvm::MVT::SimpleValueType::v32i8">v32i8</a>:</td></tr>
<tr><th id="425">425</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HasAVX) ? void (0) : __assert_fail (&quot;HasAVX&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 425, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#138HasAVX" title='HasAVX' data-ref="138HasAVX">HasAVX</a>);</td></tr>
<tr><th id="426">426</th><td>    <b>if</b> (<a class="local col2 ref" href="#142IsNonTemporal" title='IsNonTemporal' data-ref="142IsNonTemporal">IsNonTemporal</a> &amp;&amp; <a class="local col6 ref" href="#136Alignment" title='Alignment' data-ref="136Alignment">Alignment</a> &gt;= <var>32</var> &amp;&amp; <a class="local col9 ref" href="#139HasAVX2" title='HasAVX2' data-ref="139HasAVX2">HasAVX2</a>)</td></tr>
<tr><th id="427">427</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVNTDQAZ256rm&apos; in namespace &apos;llvm::X86&apos;">VMOVNTDQAZ256rm</span> : X86::<span class='error' title="no member named &apos;VMOVNTDQAYrm&apos; in namespace &apos;llvm::X86&apos;">VMOVNTDQAYrm</span>;</td></tr>
<tr><th id="428">428</th><td>    <b>else</b> <b>if</b> (<a class="local col2 ref" href="#142IsNonTemporal" title='IsNonTemporal' data-ref="142IsNonTemporal">IsNonTemporal</a> &amp;&amp; <a class="local col6 ref" href="#136Alignment" title='Alignment' data-ref="136Alignment">Alignment</a> &gt;= <var>16</var>)</td></tr>
<tr><th id="429">429</th><td>      <b>return</b> <b>false</b>; <i>// Force split for X86::VMOVNTDQArm</i></td></tr>
<tr><th id="430">430</th><td>    <b>else</b> <b>if</b> (Alignment &gt;= <var>32</var>)</td></tr>
<tr><th id="431">431</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVDQA64Z256rm&apos; in namespace &apos;llvm::X86&apos;">VMOVDQA64Z256rm</span> : X86::<span class='error' title="no member named &apos;VMOVDQAYrm&apos; in namespace &apos;llvm::X86&apos;">VMOVDQAYrm</span>;</td></tr>
<tr><th id="432">432</th><td>    <b>else</b></td></tr>
<tr><th id="433">433</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVDQU64Z256rm&apos; in namespace &apos;llvm::X86&apos;">VMOVDQU64Z256rm</span> : X86::<span class='error' title="no member named &apos;VMOVDQUYrm&apos; in namespace &apos;llvm::X86&apos;">VMOVDQUYrm</span>;</td></tr>
<tr><th id="434">434</th><td>    <b>break</b>;</td></tr>
<tr><th id="435">435</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16f32" title='llvm::MVT::SimpleValueType::v16f32' data-ref="llvm::MVT::SimpleValueType::v16f32">v16f32</a>:</td></tr>
<tr><th id="436">436</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HasAVX512) ? void (0) : __assert_fail (&quot;HasAVX512&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 436, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#140HasAVX512" title='HasAVX512' data-ref="140HasAVX512">HasAVX512</a>);</td></tr>
<tr><th id="437">437</th><td>    <b>if</b> (IsNonTemporal &amp;&amp; Alignment &gt;= <var>64</var>)</td></tr>
<tr><th id="438">438</th><td>      Opc = X86::<span class='error' title="no member named &apos;VMOVNTDQAZrm&apos; in namespace &apos;llvm::X86&apos;">VMOVNTDQAZrm</span>;</td></tr>
<tr><th id="439">439</th><td>    <b>else</b></td></tr>
<tr><th id="440">440</th><td>      Opc = (Alignment &gt;= <var>64</var>) ? X86::<span class='error' title="no member named &apos;VMOVAPSZrm&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSZrm</span> : X86::<span class='error' title="no member named &apos;VMOVUPSZrm&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSZrm</span>;</td></tr>
<tr><th id="441">441</th><td>    <b>break</b>;</td></tr>
<tr><th id="442">442</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f64" title='llvm::MVT::SimpleValueType::v8f64' data-ref="llvm::MVT::SimpleValueType::v8f64">v8f64</a>:</td></tr>
<tr><th id="443">443</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HasAVX512) ? void (0) : __assert_fail (&quot;HasAVX512&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 443, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#140HasAVX512" title='HasAVX512' data-ref="140HasAVX512">HasAVX512</a>);</td></tr>
<tr><th id="444">444</th><td>    <b>if</b> (IsNonTemporal &amp;&amp; Alignment &gt;= <var>64</var>)</td></tr>
<tr><th id="445">445</th><td>      Opc = X86::<span class='error' title="no member named &apos;VMOVNTDQAZrm&apos; in namespace &apos;llvm::X86&apos;">VMOVNTDQAZrm</span>;</td></tr>
<tr><th id="446">446</th><td>    <b>else</b></td></tr>
<tr><th id="447">447</th><td>      Opc = (Alignment &gt;= <var>64</var>) ? X86::<span class='error' title="no member named &apos;VMOVAPDZrm&apos; in namespace &apos;llvm::X86&apos;">VMOVAPDZrm</span> : X86::<span class='error' title="no member named &apos;VMOVUPDZrm&apos; in namespace &apos;llvm::X86&apos;">VMOVUPDZrm</span>;</td></tr>
<tr><th id="448">448</th><td>    <b>break</b>;</td></tr>
<tr><th id="449">449</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i64" title='llvm::MVT::SimpleValueType::v8i64' data-ref="llvm::MVT::SimpleValueType::v8i64">v8i64</a>:</td></tr>
<tr><th id="450">450</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i32" title='llvm::MVT::SimpleValueType::v16i32' data-ref="llvm::MVT::SimpleValueType::v16i32">v16i32</a>:</td></tr>
<tr><th id="451">451</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v32i16" title='llvm::MVT::SimpleValueType::v32i16' data-ref="llvm::MVT::SimpleValueType::v32i16">v32i16</a>:</td></tr>
<tr><th id="452">452</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v64i8" title='llvm::MVT::SimpleValueType::v64i8' data-ref="llvm::MVT::SimpleValueType::v64i8">v64i8</a>:</td></tr>
<tr><th id="453">453</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HasAVX512) ? void (0) : __assert_fail (&quot;HasAVX512&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 453, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#140HasAVX512" title='HasAVX512' data-ref="140HasAVX512">HasAVX512</a>);</td></tr>
<tr><th id="454">454</th><td>    <i>// Note: There are a lot more choices based on type with AVX-512, but</i></td></tr>
<tr><th id="455">455</th><td><i>    // there's really no advantage when the load isn't masked.</i></td></tr>
<tr><th id="456">456</th><td>    <b>if</b> (IsNonTemporal &amp;&amp; Alignment &gt;= <var>64</var>)</td></tr>
<tr><th id="457">457</th><td>      Opc = X86::<span class='error' title="no member named &apos;VMOVNTDQAZrm&apos; in namespace &apos;llvm::X86&apos;">VMOVNTDQAZrm</span>;</td></tr>
<tr><th id="458">458</th><td>    <b>else</b></td></tr>
<tr><th id="459">459</th><td>      Opc = (Alignment &gt;= <var>64</var>) ? X86::<span class='error' title="no member named &apos;VMOVDQA64Zrm&apos; in namespace &apos;llvm::X86&apos;">VMOVDQA64Zrm</span> : X86::<span class='error' title="no member named &apos;VMOVDQU64Zrm&apos; in namespace &apos;llvm::X86&apos;">VMOVDQU64Zrm</span>;</td></tr>
<tr><th id="460">460</th><td>    <b>break</b>;</td></tr>
<tr><th id="461">461</th><td>  }</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="144RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="144RC">RC</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#132VT" title='VT' data-ref="132VT">VT</a>);</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  <a class="local col5 ref" href="#135ResultReg" title='ResultReg' data-ref="135ResultReg">ResultReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col4 ref" href="#144RC" title='RC' data-ref="144RC">RC</a>);</td></tr>
<tr><th id="466">466</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="145MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="145MIB">MIB</dfn> =</td></tr>
<tr><th id="467">467</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#143Opc" title='Opc' data-ref="143Opc">Opc</a>), <a class="local col5 ref" href="#135ResultReg" title='ResultReg' data-ref="135ResultReg">ResultReg</a>);</td></tr>
<tr><th id="468">468</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel14addFullAddressERKN4llvm19MachineInstrBuilderERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::addFullAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel14addFullAddressERKN4llvm19MachineInstrBuilderERNS1_14X86AddressModeE">addFullAddress</a>(<a class="local col5 ref" href="#145MIB" title='MIB' data-ref="145MIB">MIB</a>, <span class='refarg'><a class="local col3 ref" href="#133AM" title='AM' data-ref="133AM">AM</a></span>);</td></tr>
<tr><th id="469">469</th><td>  <b>if</b> (<a class="local col4 ref" href="#134MMO" title='MMO' data-ref="134MMO">MMO</a>)</td></tr>
<tr><th id="470">470</th><td>    <a class="local col5 ref" href="#145MIB" title='MIB' data-ref="145MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE" title='llvm::MachineInstr::addMemOperand' data-ref="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE">addMemOperand</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a></span>, <a class="local col4 ref" href="#134MMO" title='MMO' data-ref="134MMO">MMO</a>);</td></tr>
<tr><th id="471">471</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="472">472</th><td>}</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEjbRNS1_14X86AddressModeEPNS1_17MachineMemOperandEb">/// X86FastEmitStore - Emit a machine instruction to store a value Val of</i></td></tr>
<tr><th id="475">475</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEjbRNS1_14X86AddressModeEPNS1_17MachineMemOperandEb">/// type VT. The address is either pre-computed, consisted of a base ptr, Ptr</i></td></tr>
<tr><th id="476">476</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEjbRNS1_14X86AddressModeEPNS1_17MachineMemOperandEb">/// and a displacement offset, or a GlobalAddress,</i></td></tr>
<tr><th id="477">477</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEjbRNS1_14X86AddressModeEPNS1_17MachineMemOperandEb">/// i.e. V. Return true if it is possible.</i></td></tr>
<tr><th id="478">478</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEjbRNS1_14X86AddressModeEPNS1_17MachineMemOperandEb" title='(anonymous namespace)::X86FastISel::X86FastEmitStore' data-type='bool (anonymous namespace)::X86FastISel::X86FastEmitStore(llvm::EVT VT, unsigned int ValReg, bool ValIsKill, llvm::X86AddressMode &amp; AM, llvm::MachineMemOperand * MMO = nullptr, bool Aligned = false)' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEjbRNS1_14X86AddressModeEPNS1_17MachineMemOperandEb">X86FastEmitStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="146VT" title='VT' data-type='llvm::EVT' data-ref="146VT">VT</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="147ValReg" title='ValReg' data-type='unsigned int' data-ref="147ValReg">ValReg</dfn>, <em>bool</em> <dfn class="local col8 decl" id="148ValIsKill" title='ValIsKill' data-type='bool' data-ref="148ValIsKill">ValIsKill</dfn>,</td></tr>
<tr><th id="479">479</th><td>                                   <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> &amp;<dfn class="local col9 decl" id="149AM" title='AM' data-type='llvm::X86AddressMode &amp;' data-ref="149AM">AM</dfn>,</td></tr>
<tr><th id="480">480</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col0 decl" id="150MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="150MMO">MMO</dfn>, <em>bool</em> <dfn class="local col1 decl" id="151Aligned" title='Aligned' data-type='bool' data-ref="151Aligned">Aligned</dfn>) {</td></tr>
<tr><th id="481">481</th><td>  <em>bool</em> <dfn class="local col2 decl" id="152HasSSE1" title='HasSSE1' data-type='bool' data-ref="152HasSSE1">HasSSE1</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasSSE1Ev" title='llvm::X86Subtarget::hasSSE1' data-ref="_ZNK4llvm12X86Subtarget7hasSSE1Ev">hasSSE1</a>();</td></tr>
<tr><th id="482">482</th><td>  <em>bool</em> <dfn class="local col3 decl" id="153HasSSE2" title='HasSSE2' data-type='bool' data-ref="153HasSSE2">HasSSE2</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasSSE2Ev" title='llvm::X86Subtarget::hasSSE2' data-ref="_ZNK4llvm12X86Subtarget7hasSSE2Ev">hasSSE2</a>();</td></tr>
<tr><th id="483">483</th><td>  <em>bool</em> <dfn class="local col4 decl" id="154HasSSE4A" title='HasSSE4A' data-type='bool' data-ref="154HasSSE4A">HasSSE4A</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget8hasSSE4AEv" title='llvm::X86Subtarget::hasSSE4A' data-ref="_ZNK4llvm12X86Subtarget8hasSSE4AEv">hasSSE4A</a>();</td></tr>
<tr><th id="484">484</th><td>  <em>bool</em> <dfn class="local col5 decl" id="155HasAVX" title='HasAVX' data-type='bool' data-ref="155HasAVX">HasAVX</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</a>();</td></tr>
<tr><th id="485">485</th><td>  <em>bool</em> <dfn class="local col6 decl" id="156HasAVX512" title='HasAVX512' data-type='bool' data-ref="156HasAVX512">HasAVX512</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>();</td></tr>
<tr><th id="486">486</th><td>  <em>bool</em> <dfn class="local col7 decl" id="157HasVLX" title='HasVLX' data-type='bool' data-ref="157HasVLX">HasVLX</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasVLXEv" title='llvm::X86Subtarget::hasVLX' data-ref="_ZNK4llvm12X86Subtarget6hasVLXEv">hasVLX</a>();</td></tr>
<tr><th id="487">487</th><td>  <em>bool</em> <dfn class="local col8 decl" id="158IsNonTemporal" title='IsNonTemporal' data-type='bool' data-ref="158IsNonTemporal">IsNonTemporal</dfn> = <a class="local col0 ref" href="#150MMO" title='MMO' data-ref="150MMO">MMO</a> &amp;&amp; <a class="local col0 ref" href="#150MMO" title='MMO' data-ref="150MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand13isNonTemporalEv" title='llvm::MachineMemOperand::isNonTemporal' data-ref="_ZNK4llvm17MachineMemOperand13isNonTemporalEv">isNonTemporal</a>();</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>  <i>// Get opcode and regclass of the output for the given store instruction.</i></td></tr>
<tr><th id="490">490</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="159Opc" title='Opc' data-type='unsigned int' data-ref="159Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="491">491</th><td>  <b>switch</b> (<a class="local col6 ref" href="#146VT" title='VT' data-ref="146VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="492">492</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f80" title='llvm::MVT::SimpleValueType::f80' data-ref="llvm::MVT::SimpleValueType::f80">f80</a>: <i>// No f80 support yet.</i></td></tr>
<tr><th id="493">493</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="494">494</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>: {</td></tr>
<tr><th id="495">495</th><td>    <i>// Mask out all but lowest bit.</i></td></tr>
<tr><th id="496">496</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="160AndResult" title='AndResult' data-type='unsigned int' data-ref="160AndResult">AndResult</dfn> = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>);</td></tr>
<tr><th id="497">497</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="498">498</th><td>            TII.get(X86::<span class='error' title="no member named &apos;AND8ri&apos; in namespace &apos;llvm::X86&apos;">AND8ri</span>), AndResult)</td></tr>
<tr><th id="499">499</th><td>      .addReg(ValReg, getKillRegState(ValIsKill)).addImm(<var>1</var>);</td></tr>
<tr><th id="500">500</th><td>    <a class="local col7 ref" href="#147ValReg" title='ValReg' data-ref="147ValReg">ValReg</a> = <a class="local col0 ref" href="#160AndResult" title='AndResult' data-ref="160AndResult">AndResult</a>;</td></tr>
<tr><th id="501">501</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>; <i>// handle i1 as i8.</i></td></tr>
<tr><th id="502">502</th><td>  }</td></tr>
<tr><th id="503">503</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:  Opc = X86::<span class='error' title="no member named &apos;MOV8mr&apos; in namespace &apos;llvm::X86&apos;">MOV8mr</span>;  <b>break</b>;</td></tr>
<tr><th id="504">504</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>: Opc = X86::<span class='error' title="no member named &apos;MOV16mr&apos; in namespace &apos;llvm::X86&apos;">MOV16mr</span>; <b>break</b>;</td></tr>
<tr><th id="505">505</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>:</td></tr>
<tr><th id="506">506</th><td>    Opc = (IsNonTemporal &amp;&amp; HasSSE2) ? X86::<span class='error' title="no member named &apos;MOVNTImr&apos; in namespace &apos;llvm::X86&apos;">MOVNTImr</span> : X86::<span class='error' title="no member named &apos;MOV32mr&apos; in namespace &apos;llvm::X86&apos;">MOV32mr</span>;</td></tr>
<tr><th id="507">507</th><td>    <b>break</b>;</td></tr>
<tr><th id="508">508</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>:</td></tr>
<tr><th id="509">509</th><td>    <i>// Must be in x86-64 mode.</i></td></tr>
<tr><th id="510">510</th><td>    Opc = (IsNonTemporal &amp;&amp; HasSSE2) ? X86::<span class='error' title="no member named &apos;MOVNTI_64mr&apos; in namespace &apos;llvm::X86&apos;">MOVNTI_64mr</span> : X86::<span class='error' title="no member named &apos;MOV64mr&apos; in namespace &apos;llvm::X86&apos;">MOV64mr</span>;</td></tr>
<tr><th id="511">511</th><td>    <b>break</b>;</td></tr>
<tr><th id="512">512</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>:</td></tr>
<tr><th id="513">513</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::X86FastISel::X86ScalarSSEf32" title='(anonymous namespace)::X86FastISel::X86ScalarSSEf32' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::X86ScalarSSEf32">X86ScalarSSEf32</a>) {</td></tr>
<tr><th id="514">514</th><td>      <b>if</b> (IsNonTemporal &amp;&amp; HasSSE4A)</td></tr>
<tr><th id="515">515</th><td>        Opc = X86::<span class='error' title="no member named &apos;MOVNTSS&apos; in namespace &apos;llvm::X86&apos;">MOVNTSS</span>;</td></tr>
<tr><th id="516">516</th><td>      <b>else</b></td></tr>
<tr><th id="517">517</th><td>        Opc = HasAVX512 ? X86::<span class='error' title="no member named &apos;VMOVSSZmr&apos; in namespace &apos;llvm::X86&apos;">VMOVSSZmr</span> :</td></tr>
<tr><th id="518">518</th><td>              HasAVX ? X86::<span class='error' title="no member named &apos;VMOVSSmr&apos; in namespace &apos;llvm::X86&apos;">VMOVSSmr</span> : X86::<span class='error' title="no member named &apos;MOVSSmr&apos; in namespace &apos;llvm::X86&apos;">MOVSSmr</span>;</td></tr>
<tr><th id="519">519</th><td>    } <b>else</b></td></tr>
<tr><th id="520">520</th><td>      Opc = X86::<span class='error' title="no member named &apos;ST_Fp32m&apos; in namespace &apos;llvm::X86&apos;">ST_Fp32m</span>;</td></tr>
<tr><th id="521">521</th><td>    <b>break</b>;</td></tr>
<tr><th id="522">522</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>:</td></tr>
<tr><th id="523">523</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::X86FastISel::X86ScalarSSEf32" title='(anonymous namespace)::X86FastISel::X86ScalarSSEf32' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::X86ScalarSSEf32">X86ScalarSSEf32</a>) {</td></tr>
<tr><th id="524">524</th><td>      <b>if</b> (IsNonTemporal &amp;&amp; HasSSE4A)</td></tr>
<tr><th id="525">525</th><td>        Opc = X86::<span class='error' title="no member named &apos;MOVNTSD&apos; in namespace &apos;llvm::X86&apos;">MOVNTSD</span>;</td></tr>
<tr><th id="526">526</th><td>      <b>else</b></td></tr>
<tr><th id="527">527</th><td>        Opc = HasAVX512 ? X86::<span class='error' title="no member named &apos;VMOVSDZmr&apos; in namespace &apos;llvm::X86&apos;">VMOVSDZmr</span> :</td></tr>
<tr><th id="528">528</th><td>              HasAVX ? X86::<span class='error' title="no member named &apos;VMOVSDmr&apos; in namespace &apos;llvm::X86&apos;">VMOVSDmr</span> : X86::<span class='error' title="no member named &apos;MOVSDmr&apos; in namespace &apos;llvm::X86&apos;">MOVSDmr</span>;</td></tr>
<tr><th id="529">529</th><td>    } <b>else</b></td></tr>
<tr><th id="530">530</th><td>      Opc = X86::<span class='error' title="no member named &apos;ST_Fp64m&apos; in namespace &apos;llvm::X86&apos;">ST_Fp64m</span>;</td></tr>
<tr><th id="531">531</th><td>    <b>break</b>;</td></tr>
<tr><th id="532">532</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::x86mmx" title='llvm::MVT::SimpleValueType::x86mmx' data-ref="llvm::MVT::SimpleValueType::x86mmx">x86mmx</a>:</td></tr>
<tr><th id="533">533</th><td>    Opc = (IsNonTemporal &amp;&amp; HasSSE1) ? X86::<span class='error' title="no member named &apos;MMX_MOVNTQmr&apos; in namespace &apos;llvm::X86&apos;">MMX_MOVNTQmr</span> : X86::<span class='error' title="no member named &apos;MMX_MOVQ64mr&apos; in namespace &apos;llvm::X86&apos;">MMX_MOVQ64mr</span>;</td></tr>
<tr><th id="534">534</th><td>    <b>break</b>;</td></tr>
<tr><th id="535">535</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>:</td></tr>
<tr><th id="536">536</th><td>    <b>if</b> (<a class="local col1 ref" href="#151Aligned" title='Aligned' data-ref="151Aligned">Aligned</a>) {</td></tr>
<tr><th id="537">537</th><td>      <b>if</b> (IsNonTemporal)</td></tr>
<tr><th id="538">538</th><td>        Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVNTPSZ128mr&apos; in namespace &apos;llvm::X86&apos;">VMOVNTPSZ128mr</span> :</td></tr>
<tr><th id="539">539</th><td>              HasAVX ? X86::<span class='error' title="no member named &apos;VMOVNTPSmr&apos; in namespace &apos;llvm::X86&apos;">VMOVNTPSmr</span> : X86::<span class='error' title="no member named &apos;MOVNTPSmr&apos; in namespace &apos;llvm::X86&apos;">MOVNTPSmr</span>;</td></tr>
<tr><th id="540">540</th><td>      <b>else</b></td></tr>
<tr><th id="541">541</th><td>        Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVAPSZ128mr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSZ128mr</span> :</td></tr>
<tr><th id="542">542</th><td>              HasAVX ? X86::<span class='error' title="no member named &apos;VMOVAPSmr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSmr</span> : X86::<span class='error' title="no member named &apos;MOVAPSmr&apos; in namespace &apos;llvm::X86&apos;">MOVAPSmr</span>;</td></tr>
<tr><th id="543">543</th><td>    } <b>else</b></td></tr>
<tr><th id="544">544</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVUPSZ128mr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSZ128mr</span> :</td></tr>
<tr><th id="545">545</th><td>            HasAVX ? X86::<span class='error' title="no member named &apos;VMOVUPSmr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSmr</span> : X86::<span class='error' title="no member named &apos;MOVUPSmr&apos; in namespace &apos;llvm::X86&apos;">MOVUPSmr</span>;</td></tr>
<tr><th id="546">546</th><td>    <b>break</b>;</td></tr>
<tr><th id="547">547</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>:</td></tr>
<tr><th id="548">548</th><td>    <b>if</b> (<a class="local col1 ref" href="#151Aligned" title='Aligned' data-ref="151Aligned">Aligned</a>) {</td></tr>
<tr><th id="549">549</th><td>      <b>if</b> (IsNonTemporal)</td></tr>
<tr><th id="550">550</th><td>        Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVNTPDZ128mr&apos; in namespace &apos;llvm::X86&apos;">VMOVNTPDZ128mr</span> :</td></tr>
<tr><th id="551">551</th><td>              HasAVX ? X86::<span class='error' title="no member named &apos;VMOVNTPDmr&apos; in namespace &apos;llvm::X86&apos;">VMOVNTPDmr</span> : X86::<span class='error' title="no member named &apos;MOVNTPDmr&apos; in namespace &apos;llvm::X86&apos;">MOVNTPDmr</span>;</td></tr>
<tr><th id="552">552</th><td>      <b>else</b></td></tr>
<tr><th id="553">553</th><td>        Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVAPDZ128mr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPDZ128mr</span> :</td></tr>
<tr><th id="554">554</th><td>              HasAVX ? X86::<span class='error' title="no member named &apos;VMOVAPDmr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPDmr</span> : X86::<span class='error' title="no member named &apos;MOVAPDmr&apos; in namespace &apos;llvm::X86&apos;">MOVAPDmr</span>;</td></tr>
<tr><th id="555">555</th><td>    } <b>else</b></td></tr>
<tr><th id="556">556</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVUPDZ128mr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPDZ128mr</span> :</td></tr>
<tr><th id="557">557</th><td>            HasAVX ? X86::<span class='error' title="no member named &apos;VMOVUPDmr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPDmr</span> : X86::<span class='error' title="no member named &apos;MOVUPDmr&apos; in namespace &apos;llvm::X86&apos;">MOVUPDmr</span>;</td></tr>
<tr><th id="558">558</th><td>    <b>break</b>;</td></tr>
<tr><th id="559">559</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>:</td></tr>
<tr><th id="560">560</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a>:</td></tr>
<tr><th id="561">561</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a>:</td></tr>
<tr><th id="562">562</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>:</td></tr>
<tr><th id="563">563</th><td>    <b>if</b> (<a class="local col1 ref" href="#151Aligned" title='Aligned' data-ref="151Aligned">Aligned</a>) {</td></tr>
<tr><th id="564">564</th><td>      <b>if</b> (IsNonTemporal)</td></tr>
<tr><th id="565">565</th><td>        Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVNTDQZ128mr&apos; in namespace &apos;llvm::X86&apos;">VMOVNTDQZ128mr</span> :</td></tr>
<tr><th id="566">566</th><td>              HasAVX ? X86::<span class='error' title="no member named &apos;VMOVNTDQmr&apos; in namespace &apos;llvm::X86&apos;">VMOVNTDQmr</span> : X86::<span class='error' title="no member named &apos;MOVNTDQmr&apos; in namespace &apos;llvm::X86&apos;">MOVNTDQmr</span>;</td></tr>
<tr><th id="567">567</th><td>      <b>else</b></td></tr>
<tr><th id="568">568</th><td>        Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVDQA64Z128mr&apos; in namespace &apos;llvm::X86&apos;">VMOVDQA64Z128mr</span> :</td></tr>
<tr><th id="569">569</th><td>              HasAVX ? X86::<span class='error' title="no member named &apos;VMOVDQAmr&apos; in namespace &apos;llvm::X86&apos;">VMOVDQAmr</span> : X86::<span class='error' title="no member named &apos;MOVDQAmr&apos; in namespace &apos;llvm::X86&apos;">MOVDQAmr</span>;</td></tr>
<tr><th id="570">570</th><td>    } <b>else</b></td></tr>
<tr><th id="571">571</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVDQU64Z128mr&apos; in namespace &apos;llvm::X86&apos;">VMOVDQU64Z128mr</span> :</td></tr>
<tr><th id="572">572</th><td>            HasAVX ? X86::<span class='error' title="no member named &apos;VMOVDQUmr&apos; in namespace &apos;llvm::X86&apos;">VMOVDQUmr</span> : X86::<span class='error' title="no member named &apos;MOVDQUmr&apos; in namespace &apos;llvm::X86&apos;">MOVDQUmr</span>;</td></tr>
<tr><th id="573">573</th><td>    <b>break</b>;</td></tr>
<tr><th id="574">574</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f32" title='llvm::MVT::SimpleValueType::v8f32' data-ref="llvm::MVT::SimpleValueType::v8f32">v8f32</a>:</td></tr>
<tr><th id="575">575</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HasAVX) ? void (0) : __assert_fail (&quot;HasAVX&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 575, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#155HasAVX" title='HasAVX' data-ref="155HasAVX">HasAVX</a>);</td></tr>
<tr><th id="576">576</th><td>    <b>if</b> (<a class="local col1 ref" href="#151Aligned" title='Aligned' data-ref="151Aligned">Aligned</a>) {</td></tr>
<tr><th id="577">577</th><td>      <b>if</b> (IsNonTemporal)</td></tr>
<tr><th id="578">578</th><td>        Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVNTPSZ256mr&apos; in namespace &apos;llvm::X86&apos;">VMOVNTPSZ256mr</span> : X86::<span class='error' title="no member named &apos;VMOVNTPSYmr&apos; in namespace &apos;llvm::X86&apos;">VMOVNTPSYmr</span>;</td></tr>
<tr><th id="579">579</th><td>      <b>else</b></td></tr>
<tr><th id="580">580</th><td>        Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVAPSZ256mr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSZ256mr</span> : X86::<span class='error' title="no member named &apos;VMOVAPSYmr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSYmr</span>;</td></tr>
<tr><th id="581">581</th><td>    } <b>else</b></td></tr>
<tr><th id="582">582</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVUPSZ256mr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSZ256mr</span> : X86::<span class='error' title="no member named &apos;VMOVUPSYmr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSYmr</span>;</td></tr>
<tr><th id="583">583</th><td>    <b>break</b>;</td></tr>
<tr><th id="584">584</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f64" title='llvm::MVT::SimpleValueType::v4f64' data-ref="llvm::MVT::SimpleValueType::v4f64">v4f64</a>:</td></tr>
<tr><th id="585">585</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HasAVX) ? void (0) : __assert_fail (&quot;HasAVX&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 585, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#155HasAVX" title='HasAVX' data-ref="155HasAVX">HasAVX</a>);</td></tr>
<tr><th id="586">586</th><td>    <b>if</b> (<a class="local col1 ref" href="#151Aligned" title='Aligned' data-ref="151Aligned">Aligned</a>) {</td></tr>
<tr><th id="587">587</th><td>      <b>if</b> (IsNonTemporal)</td></tr>
<tr><th id="588">588</th><td>        Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVNTPDZ256mr&apos; in namespace &apos;llvm::X86&apos;">VMOVNTPDZ256mr</span> : X86::<span class='error' title="no member named &apos;VMOVNTPDYmr&apos; in namespace &apos;llvm::X86&apos;">VMOVNTPDYmr</span>;</td></tr>
<tr><th id="589">589</th><td>      <b>else</b></td></tr>
<tr><th id="590">590</th><td>        Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVAPDZ256mr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPDZ256mr</span> : X86::<span class='error' title="no member named &apos;VMOVAPDYmr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPDYmr</span>;</td></tr>
<tr><th id="591">591</th><td>    } <b>else</b></td></tr>
<tr><th id="592">592</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVUPDZ256mr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPDZ256mr</span> : X86::<span class='error' title="no member named &apos;VMOVUPDYmr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPDYmr</span>;</td></tr>
<tr><th id="593">593</th><td>    <b>break</b>;</td></tr>
<tr><th id="594">594</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i32" title='llvm::MVT::SimpleValueType::v8i32' data-ref="llvm::MVT::SimpleValueType::v8i32">v8i32</a>:</td></tr>
<tr><th id="595">595</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i64" title='llvm::MVT::SimpleValueType::v4i64' data-ref="llvm::MVT::SimpleValueType::v4i64">v4i64</a>:</td></tr>
<tr><th id="596">596</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i16" title='llvm::MVT::SimpleValueType::v16i16' data-ref="llvm::MVT::SimpleValueType::v16i16">v16i16</a>:</td></tr>
<tr><th id="597">597</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v32i8" title='llvm::MVT::SimpleValueType::v32i8' data-ref="llvm::MVT::SimpleValueType::v32i8">v32i8</a>:</td></tr>
<tr><th id="598">598</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HasAVX) ? void (0) : __assert_fail (&quot;HasAVX&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 598, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#155HasAVX" title='HasAVX' data-ref="155HasAVX">HasAVX</a>);</td></tr>
<tr><th id="599">599</th><td>    <b>if</b> (<a class="local col1 ref" href="#151Aligned" title='Aligned' data-ref="151Aligned">Aligned</a>) {</td></tr>
<tr><th id="600">600</th><td>      <b>if</b> (IsNonTemporal)</td></tr>
<tr><th id="601">601</th><td>        Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVNTDQZ256mr&apos; in namespace &apos;llvm::X86&apos;">VMOVNTDQZ256mr</span> : X86::<span class='error' title="no member named &apos;VMOVNTDQYmr&apos; in namespace &apos;llvm::X86&apos;">VMOVNTDQYmr</span>;</td></tr>
<tr><th id="602">602</th><td>      <b>else</b></td></tr>
<tr><th id="603">603</th><td>        Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVDQA64Z256mr&apos; in namespace &apos;llvm::X86&apos;">VMOVDQA64Z256mr</span> : X86::<span class='error' title="no member named &apos;VMOVDQAYmr&apos; in namespace &apos;llvm::X86&apos;">VMOVDQAYmr</span>;</td></tr>
<tr><th id="604">604</th><td>    } <b>else</b></td></tr>
<tr><th id="605">605</th><td>      Opc = HasVLX ? X86::<span class='error' title="no member named &apos;VMOVDQU64Z256mr&apos; in namespace &apos;llvm::X86&apos;">VMOVDQU64Z256mr</span> : X86::<span class='error' title="no member named &apos;VMOVDQUYmr&apos; in namespace &apos;llvm::X86&apos;">VMOVDQUYmr</span>;</td></tr>
<tr><th id="606">606</th><td>    <b>break</b>;</td></tr>
<tr><th id="607">607</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16f32" title='llvm::MVT::SimpleValueType::v16f32' data-ref="llvm::MVT::SimpleValueType::v16f32">v16f32</a>:</td></tr>
<tr><th id="608">608</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HasAVX512) ? void (0) : __assert_fail (&quot;HasAVX512&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 608, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#156HasAVX512" title='HasAVX512' data-ref="156HasAVX512">HasAVX512</a>);</td></tr>
<tr><th id="609">609</th><td>    <b>if</b> (Aligned)</td></tr>
<tr><th id="610">610</th><td>      Opc = IsNonTemporal ? X86::<span class='error' title="no member named &apos;VMOVNTPSZmr&apos; in namespace &apos;llvm::X86&apos;">VMOVNTPSZmr</span> : X86::<span class='error' title="no member named &apos;VMOVAPSZmr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSZmr</span>;</td></tr>
<tr><th id="611">611</th><td>    <b>else</b></td></tr>
<tr><th id="612">612</th><td>      Opc = X86::<span class='error' title="no member named &apos;VMOVUPSZmr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSZmr</span>;</td></tr>
<tr><th id="613">613</th><td>    <b>break</b>;</td></tr>
<tr><th id="614">614</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f64" title='llvm::MVT::SimpleValueType::v8f64' data-ref="llvm::MVT::SimpleValueType::v8f64">v8f64</a>:</td></tr>
<tr><th id="615">615</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HasAVX512) ? void (0) : __assert_fail (&quot;HasAVX512&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 615, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#156HasAVX512" title='HasAVX512' data-ref="156HasAVX512">HasAVX512</a>);</td></tr>
<tr><th id="616">616</th><td>    <b>if</b> (<a class="local col1 ref" href="#151Aligned" title='Aligned' data-ref="151Aligned">Aligned</a>) {</td></tr>
<tr><th id="617">617</th><td>      Opc = IsNonTemporal ? X86::<span class='error' title="no member named &apos;VMOVNTPDZmr&apos; in namespace &apos;llvm::X86&apos;">VMOVNTPDZmr</span> : X86::<span class='error' title="no member named &apos;VMOVAPDZmr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPDZmr</span>;</td></tr>
<tr><th id="618">618</th><td>    } <b>else</b></td></tr>
<tr><th id="619">619</th><td>      Opc = X86::<span class='error' title="no member named &apos;VMOVUPDZmr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPDZmr</span>;</td></tr>
<tr><th id="620">620</th><td>    <b>break</b>;</td></tr>
<tr><th id="621">621</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i64" title='llvm::MVT::SimpleValueType::v8i64' data-ref="llvm::MVT::SimpleValueType::v8i64">v8i64</a>:</td></tr>
<tr><th id="622">622</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i32" title='llvm::MVT::SimpleValueType::v16i32' data-ref="llvm::MVT::SimpleValueType::v16i32">v16i32</a>:</td></tr>
<tr><th id="623">623</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v32i16" title='llvm::MVT::SimpleValueType::v32i16' data-ref="llvm::MVT::SimpleValueType::v32i16">v32i16</a>:</td></tr>
<tr><th id="624">624</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v64i8" title='llvm::MVT::SimpleValueType::v64i8' data-ref="llvm::MVT::SimpleValueType::v64i8">v64i8</a>:</td></tr>
<tr><th id="625">625</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HasAVX512) ? void (0) : __assert_fail (&quot;HasAVX512&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 625, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#156HasAVX512" title='HasAVX512' data-ref="156HasAVX512">HasAVX512</a>);</td></tr>
<tr><th id="626">626</th><td>    <i>// Note: There are a lot more choices based on type with AVX-512, but</i></td></tr>
<tr><th id="627">627</th><td><i>    // there's really no advantage when the store isn't masked.</i></td></tr>
<tr><th id="628">628</th><td>    <b>if</b> (Aligned)</td></tr>
<tr><th id="629">629</th><td>      Opc = IsNonTemporal ? X86::<span class='error' title="no member named &apos;VMOVNTDQZmr&apos; in namespace &apos;llvm::X86&apos;">VMOVNTDQZmr</span> : X86::<span class='error' title="no member named &apos;VMOVDQA64Zmr&apos; in namespace &apos;llvm::X86&apos;">VMOVDQA64Zmr</span>;</td></tr>
<tr><th id="630">630</th><td>    <b>else</b></td></tr>
<tr><th id="631">631</th><td>      Opc = X86::<span class='error' title="no member named &apos;VMOVDQU64Zmr&apos; in namespace &apos;llvm::X86&apos;">VMOVDQU64Zmr</span>;</td></tr>
<tr><th id="632">632</th><td>    <b>break</b>;</td></tr>
<tr><th id="633">633</th><td>  }</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="161Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="161Desc">Desc</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#159Opc" title='Opc' data-ref="159Opc">Opc</a>);</td></tr>
<tr><th id="636">636</th><td>  <i>// Some of the instructions in the previous switch use FR128 instead</i></td></tr>
<tr><th id="637">637</th><td><i>  // of FR32 for ValReg. Make sure the register we feed the instruction</i></td></tr>
<tr><th id="638">638</th><td><i>  // matches its register class constraints.</i></td></tr>
<tr><th id="639">639</th><td><i>  // Note: This is fine to do a copy from FR32 to FR128, this is the</i></td></tr>
<tr><th id="640">640</th><td><i>  // same registers behind the scene and actually why it did not trigger</i></td></tr>
<tr><th id="641">641</th><td><i>  // any bugs before.</i></td></tr>
<tr><th id="642">642</th><td>  <a class="local col7 ref" href="#147ValReg" title='ValReg' data-ref="147ValReg">ValReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="local col1 ref" href="#161Desc" title='Desc' data-ref="161Desc">Desc</a>, <a class="local col7 ref" href="#147ValReg" title='ValReg' data-ref="147ValReg">ValReg</a>, <a class="local col1 ref" href="#161Desc" title='Desc' data-ref="161Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() - <var>1</var>);</td></tr>
<tr><th id="643">643</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="162MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="162MIB">MIB</dfn> =</td></tr>
<tr><th id="644">644</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="local col1 ref" href="#161Desc" title='Desc' data-ref="161Desc">Desc</a>);</td></tr>
<tr><th id="645">645</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel14addFullAddressERKN4llvm19MachineInstrBuilderERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::addFullAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel14addFullAddressERKN4llvm19MachineInstrBuilderERNS1_14X86AddressModeE">addFullAddress</a>(<a class="local col2 ref" href="#162MIB" title='MIB' data-ref="162MIB">MIB</a>, <span class='refarg'><a class="local col9 ref" href="#149AM" title='AM' data-ref="149AM">AM</a></span>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#147ValReg" title='ValReg' data-ref="147ValReg">ValReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#148ValIsKill" title='ValIsKill' data-ref="148ValIsKill">ValIsKill</a>));</td></tr>
<tr><th id="646">646</th><td>  <b>if</b> (<a class="local col0 ref" href="#150MMO" title='MMO' data-ref="150MMO">MMO</a>)</td></tr>
<tr><th id="647">647</th><td>    <a class="local col2 ref" href="#162MIB" title='MIB' data-ref="162MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE" title='llvm::MachineInstr::addMemOperand' data-ref="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE">addMemOperand</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a></span>, <a class="local col0 ref" href="#150MMO" title='MMO' data-ref="150MMO">MMO</a>);</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="650">650</th><td>}</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEPKNS1_5ValueERNS1_14X86AddressModeEPNS1_17MachineMemOperandEb" title='(anonymous namespace)::X86FastISel::X86FastEmitStore' data-type='bool (anonymous namespace)::X86FastISel::X86FastEmitStore(llvm::EVT VT, const llvm::Value * Val, llvm::X86AddressMode &amp; AM, llvm::MachineMemOperand * MMO = nullptr, bool Aligned = false)' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEPKNS1_5ValueERNS1_14X86AddressModeEPNS1_17MachineMemOperandEb">X86FastEmitStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="163VT" title='VT' data-type='llvm::EVT' data-ref="163VT">VT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col4 decl" id="164Val" title='Val' data-type='const llvm::Value *' data-ref="164Val">Val</dfn>,</td></tr>
<tr><th id="653">653</th><td>                                   <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> &amp;<dfn class="local col5 decl" id="165AM" title='AM' data-type='llvm::X86AddressMode &amp;' data-ref="165AM">AM</dfn>,</td></tr>
<tr><th id="654">654</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col6 decl" id="166MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="166MMO">MMO</dfn>, <em>bool</em> <dfn class="local col7 decl" id="167Aligned" title='Aligned' data-type='bool' data-ref="167Aligned">Aligned</dfn>) {</td></tr>
<tr><th id="655">655</th><td>  <i>// Handle 'null' like i32/i64 0.</i></td></tr>
<tr><th id="656">656</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantPointerNull" title='llvm::ConstantPointerNull' data-ref="llvm::ConstantPointerNull">ConstantPointerNull</a>&gt;(<a class="local col4 ref" href="#164Val" title='Val' data-ref="164Val">Val</a>))</td></tr>
<tr><th id="657">657</th><td>    <a class="local col4 ref" href="#164Val" title='Val' data-ref="164Val">Val</a> = <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a>::<a class="ref" href="../../../include/llvm/IR/Constant.h.html#_ZN4llvm8Constant12getNullValueEPNS_4TypeE" title='llvm::Constant::getNullValue' data-ref="_ZN4llvm8Constant12getNullValueEPNS_4TypeE">getNullValue</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout13getIntPtrTypeERNS_11LLVMContextEj" title='llvm::DataLayout::getIntPtrType' data-ref="_ZNK4llvm10DataLayout13getIntPtrTypeERNS_11LLVMContextEj">getIntPtrType</a>(<span class='refarg'><a class="local col4 ref" href="#164Val" title='Val' data-ref="164Val">Val</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value10getContextEv" title='llvm::Value::getContext' data-ref="_ZNK4llvm5Value10getContextEv">getContext</a>()</span>));</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td>  <i>// If this is a store of a simple constant, fold the constant into the store.</i></td></tr>
<tr><th id="660">660</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col8 decl" id="168CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="168CI"><a class="local col8 ref" href="#168CI" title='CI' data-ref="168CI">CI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col4 ref" href="#164Val" title='Val' data-ref="164Val">Val</a>)) {</td></tr>
<tr><th id="661">661</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="169Opc" title='Opc' data-type='unsigned int' data-ref="169Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="662">662</th><td>    <em>bool</em> <dfn class="local col0 decl" id="170Signed" title='Signed' data-type='bool' data-ref="170Signed">Signed</dfn> = <b>true</b>;</td></tr>
<tr><th id="663">663</th><td>    <b>switch</b> (<a class="local col3 ref" href="#163VT" title='VT' data-ref="163VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="664">664</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="665">665</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>:</td></tr>
<tr><th id="666">666</th><td>      <a class="local col0 ref" href="#170Signed" title='Signed' data-ref="170Signed">Signed</a> = <b>false</b>;</td></tr>
<tr><th id="667">667</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>; <i>// Handle as i8.</i></td></tr>
<tr><th id="668">668</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:  Opc = X86::<span class='error' title="no member named &apos;MOV8mi&apos; in namespace &apos;llvm::X86&apos;">MOV8mi</span>;  <b>break</b>;</td></tr>
<tr><th id="669">669</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>: Opc = X86::<span class='error' title="no member named &apos;MOV16mi&apos; in namespace &apos;llvm::X86&apos;">MOV16mi</span>; <b>break</b>;</td></tr>
<tr><th id="670">670</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>: Opc = X86::<span class='error' title="no member named &apos;MOV32mi&apos; in namespace &apos;llvm::X86&apos;">MOV32mi</span>; <b>break</b>;</td></tr>
<tr><th id="671">671</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>:</td></tr>
<tr><th id="672">672</th><td>      <i>// Must be a 32-bit sign extended value.</i></td></tr>
<tr><th id="673">673</th><td>      <b>if</b> (isInt&lt;<var>32</var>&gt;(CI-&gt;getSExtValue()))</td></tr>
<tr><th id="674">674</th><td>        Opc = X86::<span class='error' title="no member named &apos;MOV64mi32&apos; in namespace &apos;llvm::X86&apos;">MOV64mi32</span>;</td></tr>
<tr><th id="675">675</th><td>      <b>break</b>;</td></tr>
<tr><th id="676">676</th><td>    }</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td>    <b>if</b> (<a class="local col9 ref" href="#169Opc" title='Opc' data-ref="169Opc">Opc</a>) {</td></tr>
<tr><th id="679">679</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="171MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="171MIB">MIB</dfn> =</td></tr>
<tr><th id="680">680</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#169Opc" title='Opc' data-ref="169Opc">Opc</a>));</td></tr>
<tr><th id="681">681</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel14addFullAddressERKN4llvm19MachineInstrBuilderERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::addFullAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel14addFullAddressERKN4llvm19MachineInstrBuilderERNS1_14X86AddressModeE">addFullAddress</a>(<a class="local col1 ref" href="#171MIB" title='MIB' data-ref="171MIB">MIB</a>, <span class='refarg'><a class="local col5 ref" href="#165AM" title='AM' data-ref="165AM">AM</a></span>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#170Signed" title='Signed' data-ref="170Signed">Signed</a> ? (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>) <a class="local col8 ref" href="#168CI" title='CI' data-ref="168CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>()</td></tr>
<tr><th id="682">682</th><td>                                            : <a class="local col8 ref" href="#168CI" title='CI' data-ref="168CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>());</td></tr>
<tr><th id="683">683</th><td>      <b>if</b> (<a class="local col6 ref" href="#166MMO" title='MMO' data-ref="166MMO">MMO</a>)</td></tr>
<tr><th id="684">684</th><td>        <a class="local col1 ref" href="#171MIB" title='MIB' data-ref="171MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE" title='llvm::MachineInstr::addMemOperand' data-ref="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE">addMemOperand</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a></span>, <a class="local col6 ref" href="#166MMO" title='MMO' data-ref="166MMO">MMO</a>);</td></tr>
<tr><th id="685">685</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="686">686</th><td>    }</td></tr>
<tr><th id="687">687</th><td>  }</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="172ValReg" title='ValReg' data-type='unsigned int' data-ref="172ValReg">ValReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col4 ref" href="#164Val" title='Val' data-ref="164Val">Val</a>);</td></tr>
<tr><th id="690">690</th><td>  <b>if</b> (<a class="local col2 ref" href="#172ValReg" title='ValReg' data-ref="172ValReg">ValReg</a> == <var>0</var>)</td></tr>
<tr><th id="691">691</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>  <em>bool</em> <dfn class="local col3 decl" id="173ValKill" title='ValKill' data-type='bool' data-ref="173ValKill">ValKill</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col4 ref" href="#164Val" title='Val' data-ref="164Val">Val</a>);</td></tr>
<tr><th id="694">694</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEjbRNS1_14X86AddressModeEPNS1_17MachineMemOperandEb" title='(anonymous namespace)::X86FastISel::X86FastEmitStore' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEjbRNS1_14X86AddressModeEPNS1_17MachineMemOperandEb">X86FastEmitStore</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#163VT" title='VT' data-ref="163VT">VT</a>, <a class="local col2 ref" href="#172ValReg" title='ValReg' data-ref="172ValReg">ValReg</a>, <a class="local col3 ref" href="#173ValKill" title='ValKill' data-ref="173ValKill">ValKill</a>, <span class='refarg'><a class="local col5 ref" href="#165AM" title='AM' data-ref="165AM">AM</a></span>, <a class="local col6 ref" href="#166MMO" title='MMO' data-ref="166MMO">MMO</a>, <a class="local col7 ref" href="#167Aligned" title='Aligned' data-ref="167Aligned">Aligned</a>);</td></tr>
<tr><th id="695">695</th><td>}</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel17X86FastEmitExtendEN4llvm3ISD8NodeTypeENS1_3EVTEjS4_Rj">/// X86FastEmitExtend - Emit a machine instruction to extend a value Src of</i></td></tr>
<tr><th id="698">698</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel17X86FastEmitExtendEN4llvm3ISD8NodeTypeENS1_3EVTEjS4_Rj">/// type SrcVT to type DstVT using the specified extension opcode Opc (e.g.</i></td></tr>
<tr><th id="699">699</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel17X86FastEmitExtendEN4llvm3ISD8NodeTypeENS1_3EVTEjS4_Rj">/// ISD::SIGN_EXTEND).</i></td></tr>
<tr><th id="700">700</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel17X86FastEmitExtendEN4llvm3ISD8NodeTypeENS1_3EVTEjS4_Rj" title='(anonymous namespace)::X86FastISel::X86FastEmitExtend' data-type='bool (anonymous namespace)::X86FastISel::X86FastEmitExtend(ISD::NodeType Opc, llvm::EVT DstVT, unsigned int Src, llvm::EVT SrcVT, unsigned int &amp; ResultReg)' data-ref="_ZN12_GLOBAL__N_111X86FastISel17X86FastEmitExtendEN4llvm3ISD8NodeTypeENS1_3EVTEjS4_Rj">X86FastEmitExtend</dfn>(<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType" title='llvm::ISD::NodeType' data-ref="llvm::ISD::NodeType">NodeType</a> <dfn class="local col4 decl" id="174Opc" title='Opc' data-type='ISD::NodeType' data-ref="174Opc">Opc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="175DstVT" title='DstVT' data-type='llvm::EVT' data-ref="175DstVT">DstVT</dfn>,</td></tr>
<tr><th id="701">701</th><td>                                    <em>unsigned</em> <dfn class="local col6 decl" id="176Src" title='Src' data-type='unsigned int' data-ref="176Src">Src</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="177SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="177SrcVT">SrcVT</dfn>,</td></tr>
<tr><th id="702">702</th><td>                                    <em>unsigned</em> &amp;<dfn class="local col8 decl" id="178ResultReg" title='ResultReg' data-type='unsigned int &amp;' data-ref="178ResultReg">ResultReg</dfn>) {</td></tr>
<tr><th id="703">703</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="179RR" title='RR' data-type='unsigned int' data-ref="179RR">RR</dfn> = <a class="virtual member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel10fastEmit_rENS_3MVTES1_jjb" title='llvm::FastISel::fastEmit_r' data-ref="_ZN4llvm8FastISel10fastEmit_rENS_3MVTES1_jjb">fastEmit_r</a>(<a class="local col7 ref" href="#177SrcVT" title='SrcVT' data-ref="177SrcVT">SrcVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>(), <a class="local col5 ref" href="#175DstVT" title='DstVT' data-ref="175DstVT">DstVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>(), <a class="local col4 ref" href="#174Opc" title='Opc' data-ref="174Opc">Opc</a>,</td></tr>
<tr><th id="704">704</th><td>                           <a class="local col6 ref" href="#176Src" title='Src' data-ref="176Src">Src</a>, <i>/*TODO: Kill=*/</i><b>false</b>);</td></tr>
<tr><th id="705">705</th><td>  <b>if</b> (<a class="local col9 ref" href="#179RR" title='RR' data-ref="179RR">RR</a> == <var>0</var>)</td></tr>
<tr><th id="706">706</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>  <a class="local col8 ref" href="#178ResultReg" title='ResultReg' data-ref="178ResultReg">ResultReg</a> = <a class="local col9 ref" href="#179RR" title='RR' data-ref="179RR">RR</a>;</td></tr>
<tr><th id="709">709</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="710">710</th><td>}</td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel23handleConstantAddressesEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::handleConstantAddresses' data-type='bool (anonymous namespace)::X86FastISel::handleConstantAddresses(const llvm::Value * V, llvm::X86AddressMode &amp; AM)' data-ref="_ZN12_GLOBAL__N_111X86FastISel23handleConstantAddressesEPKN4llvm5ValueERNS1_14X86AddressModeE">handleConstantAddresses</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col0 decl" id="180V" title='V' data-type='const llvm::Value *' data-ref="180V">V</dfn>, <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> &amp;<dfn class="local col1 decl" id="181AM" title='AM' data-type='llvm::X86AddressMode &amp;' data-ref="181AM">AM</dfn>) {</td></tr>
<tr><th id="713">713</th><td>  <i>// Handle constant address.</i></td></tr>
<tr><th id="714">714</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col2 decl" id="182GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="182GV"><a class="local col2 ref" href="#182GV" title='GV' data-ref="182GV">GV</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a>&gt;(<a class="local col0 ref" href="#180V" title='V' data-ref="180V">V</a>)) {</td></tr>
<tr><th id="715">715</th><td>    <i>// Can't handle alternate code models yet.</i></td></tr>
<tr><th id="716">716</th><td>    <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TM" title='llvm::FastISel::TM' data-ref="llvm::FastISel::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() != <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Small" title='llvm::CodeModel::Model::Small' data-ref="llvm::CodeModel::Model::Small">Small</a>)</td></tr>
<tr><th id="717">717</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>    <i>// Can't handle TLS yet.</i></td></tr>
<tr><th id="720">720</th><td>    <b>if</b> (<a class="local col2 ref" href="#182GV" title='GV' data-ref="182GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue13isThreadLocalEv" title='llvm::GlobalValue::isThreadLocal' data-ref="_ZNK4llvm11GlobalValue13isThreadLocalEv">isThreadLocal</a>())</td></tr>
<tr><th id="721">721</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td>    <i>// Can't handle !absolute_symbol references yet.</i></td></tr>
<tr><th id="724">724</th><td>    <b>if</b> (<a class="local col2 ref" href="#182GV" title='GV' data-ref="182GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue19isAbsoluteSymbolRefEv" title='llvm::GlobalValue::isAbsoluteSymbolRef' data-ref="_ZNK4llvm11GlobalValue19isAbsoluteSymbolRefEv">isAbsoluteSymbolRef</a>())</td></tr>
<tr><th id="725">725</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td>    <i>// RIP-relative addresses can't have additional register operands, so if</i></td></tr>
<tr><th id="728">728</th><td><i>    // we've already folded stuff into the addressing mode, just force the</i></td></tr>
<tr><th id="729">729</th><td><i>    // global value into its own register, which we can use as the basereg.</i></td></tr>
<tr><th id="730">730</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget16isPICStyleRIPRelEv" title='llvm::X86Subtarget::isPICStyleRIPRel' data-ref="_ZNK4llvm12X86Subtarget16isPICStyleRIPRelEv">isPICStyleRIPRel</a>() ||</td></tr>
<tr><th id="731">731</th><td>        (<a class="local col1 ref" href="#181AM" title='AM' data-ref="181AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a> == <var>0</var> &amp;&amp; <a class="local col1 ref" href="#181AM" title='AM' data-ref="181AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</a> == <var>0</var>)) {</td></tr>
<tr><th id="732">732</th><td>      <i>// Okay, we've committed to selecting this global. Set up the address.</i></td></tr>
<tr><th id="733">733</th><td>      <a class="local col1 ref" href="#181AM" title='AM' data-ref="181AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::GV" title='llvm::X86AddressMode::GV' data-ref="llvm::X86AddressMode::GV">GV</a> = <a class="local col2 ref" href="#182GV" title='GV' data-ref="182GV">GV</a>;</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>      <i>// Allow the subtarget to classify the global.</i></td></tr>
<tr><th id="736">736</th><td>      <em>unsigned</em> <em>char</em> <dfn class="local col3 decl" id="183GVFlags" title='GVFlags' data-type='unsigned char' data-ref="183GVFlags">GVFlags</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget23classifyGlobalReferenceEPKNS_11GlobalValueE" title='llvm::X86Subtarget::classifyGlobalReference' data-ref="_ZNK4llvm12X86Subtarget23classifyGlobalReferenceEPKNS_11GlobalValueE">classifyGlobalReference</a>(<a class="local col2 ref" href="#182GV" title='GV' data-ref="182GV">GV</a>);</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>      <i>// If this reference is relative to the pic base, set it now.</i></td></tr>
<tr><th id="739">739</th><td>      <b>if</b> (<a class="ref" href="X86InstrInfo.h.html#_ZN4llvmL25isGlobalRelativeToPICBaseEh" title='llvm::isGlobalRelativeToPICBase' data-ref="_ZN4llvmL25isGlobalRelativeToPICBaseEh">isGlobalRelativeToPICBase</a>(<a class="local col3 ref" href="#183GVFlags" title='GVFlags' data-ref="183GVFlags">GVFlags</a>)) {</td></tr>
<tr><th id="740">740</th><td>        <i>// FIXME: How do we know Base.Reg is free??</i></td></tr>
<tr><th id="741">741</th><td>        <a class="local col1 ref" href="#181AM" title='AM' data-ref="181AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_111X86FastISel12getInstrInfoEv" title='(anonymous namespace)::X86FastISel::getInstrInfo' data-use='c' data-ref="_ZNK12_GLOBAL__N_111X86FastISel12getInstrInfoEv">getInstrInfo</a>()-&gt;<a class="ref" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo16getGlobalBaseRegEPNS_15MachineFunctionE" title='llvm::X86InstrInfo::getGlobalBaseReg' data-ref="_ZNK4llvm12X86InstrInfo16getGlobalBaseRegEPNS_15MachineFunctionE">getGlobalBaseReg</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>);</td></tr>
<tr><th id="742">742</th><td>      }</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td>      <i>// Unless the ABI requires an extra load, return a direct reference to</i></td></tr>
<tr><th id="745">745</th><td><i>      // the global.</i></td></tr>
<tr><th id="746">746</th><td>      <b>if</b> (!<a class="ref" href="X86InstrInfo.h.html#_ZN4llvmL21isGlobalStubReferenceEh" title='llvm::isGlobalStubReference' data-ref="_ZN4llvmL21isGlobalStubReferenceEh">isGlobalStubReference</a>(<a class="local col3 ref" href="#183GVFlags" title='GVFlags' data-ref="183GVFlags">GVFlags</a>)) {</td></tr>
<tr><th id="747">747</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget16isPICStyleRIPRelEv" title='llvm::X86Subtarget::isPICStyleRIPRel' data-ref="_ZNK4llvm12X86Subtarget16isPICStyleRIPRelEv">isPICStyleRIPRel</a>()) {</td></tr>
<tr><th id="748">748</th><td>          <i>// Use rip-relative addressing if we can.  Above we verified that the</i></td></tr>
<tr><th id="749">749</th><td><i>          // base and index registers are unused.</i></td></tr>
<tr><th id="750">750</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AM.Base.Reg == 0 &amp;&amp; AM.IndexReg == 0) ? void (0) : __assert_fail (&quot;AM.Base.Reg == 0 &amp;&amp; AM.IndexReg == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 750, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#181AM" title='AM' data-ref="181AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a> == <var>0</var> &amp;&amp; <a class="local col1 ref" href="#181AM" title='AM' data-ref="181AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</a> == <var>0</var>);</td></tr>
<tr><th id="751">751</th><td>          AM.Base.Reg = X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span>;</td></tr>
<tr><th id="752">752</th><td>        }</td></tr>
<tr><th id="753">753</th><td>        <a class="local col1 ref" href="#181AM" title='AM' data-ref="181AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::GVOpFlags" title='llvm::X86AddressMode::GVOpFlags' data-ref="llvm::X86AddressMode::GVOpFlags">GVOpFlags</a> = <a class="local col3 ref" href="#183GVFlags" title='GVFlags' data-ref="183GVFlags">GVFlags</a>;</td></tr>
<tr><th id="754">754</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="755">755</th><td>      }</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>      <i>// Ok, we need to do a load from a stub.  If we've already loaded from</i></td></tr>
<tr><th id="758">758</th><td><i>      // this stub, reuse the loaded pointer, otherwise emit the load now.</i></td></tr>
<tr><th id="759">759</th><td>      <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *, <em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{constllvm::Value*,unsignedint,llvm::DenseMapInfo{constllvm::Value*},llvm::detail::DenseMapPair{constllvm::Value*,uns4995327" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;const llvm::Value *, unsigned int, llvm::DenseMapInfo&lt;const llvm::Value *&gt;, llvm::detail::DenseMapPair&lt;const llvm::Value *, unsigned int&gt; &gt;, const llvm::Value *, unsigned int, llvm::DenseMapInfo&lt;const llvm::Value *&gt;, llvm::detail::DenseMapPair&lt;const llvm::Value *, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;const llvm::Value *, unsigned int, llvm::DenseMapInfo&lt;const llvm::Value *&gt;, llvm::detail::DenseMapPair&lt;const llvm::Value *, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{constllvm::Value*,unsignedint,llvm::DenseMapInfo{constllvm::Value*},llvm::detail::DenseMapPair{constllvm::Value*,uns4995327">iterator</a> <dfn class="local col4 decl" id="184I" title='I' data-type='DenseMap&lt;const Value *, unsigned int&gt;::iterator' data-ref="184I">I</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::LocalValueMap" title='llvm::FastISel::LocalValueMap' data-ref="llvm::FastISel::LocalValueMap">LocalValueMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col0 ref" href="#180V" title='V' data-ref="180V">V</a>);</td></tr>
<tr><th id="760">760</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="185LoadReg" title='LoadReg' data-type='unsigned int' data-ref="185LoadReg">LoadReg</dfn>;</td></tr>
<tr><th id="761">761</th><td>      <b>if</b> (<a class="local col4 ref" href="#184I" title='I' data-ref="184I">I</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::LocalValueMap" title='llvm::FastISel::LocalValueMap' data-ref="llvm::FastISel::LocalValueMap">LocalValueMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>() &amp;&amp; <a class="local col4 ref" href="#184I" title='I' data-ref="184I">I</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::Value *, unsigned int&gt;::second' data-ref="std::pair::second">second</a> != <var>0</var>) {</td></tr>
<tr><th id="762">762</th><td>        <a class="local col5 ref" href="#185LoadReg" title='LoadReg' data-ref="185LoadReg">LoadReg</a> = <a class="local col4 ref" href="#184I" title='I' data-ref="184I">I</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::Value *, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="763">763</th><td>      } <b>else</b> {</td></tr>
<tr><th id="764">764</th><td>        <i>// Issue load from stub.</i></td></tr>
<tr><th id="765">765</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="186Opc" title='Opc' data-type='unsigned int' data-ref="186Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="766">766</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="187RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="187RC">RC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="767">767</th><td>        <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> <a class="ref fake" href="X86InstrBuilder.h.html#_ZN4llvm14X86AddressModeC1Ev" title='llvm::X86AddressMode::X86AddressMode' data-ref="_ZN4llvm14X86AddressModeC1Ev"></a><dfn class="local col8 decl" id="188StubAM" title='StubAM' data-type='llvm::X86AddressMode' data-ref="188StubAM">StubAM</dfn>;</td></tr>
<tr><th id="768">768</th><td>        <a class="local col8 ref" href="#188StubAM" title='StubAM' data-ref="188StubAM">StubAM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a> = <a class="local col1 ref" href="#181AM" title='AM' data-ref="181AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a>;</td></tr>
<tr><th id="769">769</th><td>        <a class="local col8 ref" href="#188StubAM" title='StubAM' data-ref="188StubAM">StubAM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::GV" title='llvm::X86AddressMode::GV' data-ref="llvm::X86AddressMode::GV">GV</a> = <a class="local col2 ref" href="#182GV" title='GV' data-ref="182GV">GV</a>;</td></tr>
<tr><th id="770">770</th><td>        <a class="local col8 ref" href="#188StubAM" title='StubAM' data-ref="188StubAM">StubAM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::GVOpFlags" title='llvm::X86AddressMode::GVOpFlags' data-ref="llvm::X86AddressMode::GVOpFlags">GVOpFlags</a> = <a class="local col3 ref" href="#183GVFlags" title='GVFlags' data-ref="183GVFlags">GVFlags</a>;</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>        <i>// Prepare for inserting code in the local-value area.</i></td></tr>
<tr><th id="773">773</th><td>        <a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::SavePoint" title='llvm::FastISel::SavePoint' data-ref="llvm::FastISel::SavePoint">SavePoint</a> <dfn class="local col9 decl" id="189SaveInsertPt" title='SaveInsertPt' data-type='llvm::FastISel::SavePoint' data-ref="189SaveInsertPt">SaveInsertPt</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel19enterLocalValueAreaEv" title='llvm::FastISel::enterLocalValueArea' data-ref="_ZN4llvm8FastISel19enterLocalValueAreaEv">enterLocalValueArea</a>();</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>        <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>) <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>) {</td></tr>
<tr><th id="776">776</th><td>          Opc = X86::<span class='error' title="no member named &apos;MOV64rm&apos; in namespace &apos;llvm::X86&apos;">MOV64rm</span>;</td></tr>
<tr><th id="777">777</th><td>          RC  = &amp;X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>;</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>          <b>if</b> (Subtarget-&gt;isPICStyleRIPRel())</td></tr>
<tr><th id="780">780</th><td>            StubAM.Base.Reg = X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span>;</td></tr>
<tr><th id="781">781</th><td>        } <b>else</b> {</td></tr>
<tr><th id="782">782</th><td>          Opc = X86::<span class='error' title="no member named &apos;MOV32rm&apos; in namespace &apos;llvm::X86&apos;">MOV32rm</span>;</td></tr>
<tr><th id="783">783</th><td>          RC  = &amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>;</td></tr>
<tr><th id="784">784</th><td>        }</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>        <a class="local col5 ref" href="#185LoadReg" title='LoadReg' data-ref="185LoadReg">LoadReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col7 ref" href="#187RC" title='RC' data-ref="187RC">RC</a>);</td></tr>
<tr><th id="787">787</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="190LoadMI" title='LoadMI' data-type='llvm::MachineInstrBuilder' data-ref="190LoadMI">LoadMI</dfn> =</td></tr>
<tr><th id="788">788</th><td>          <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#186Opc" title='Opc' data-ref="186Opc">Opc</a>), <a class="local col5 ref" href="#185LoadReg" title='LoadReg' data-ref="185LoadReg">LoadReg</a>);</td></tr>
<tr><th id="789">789</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel14addFullAddressERKN4llvm19MachineInstrBuilderERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::addFullAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel14addFullAddressERKN4llvm19MachineInstrBuilderERNS1_14X86AddressModeE">addFullAddress</a>(<a class="local col0 ref" href="#190LoadMI" title='LoadMI' data-ref="190LoadMI">LoadMI</a>, <span class='refarg'><a class="local col8 ref" href="#188StubAM" title='StubAM' data-ref="188StubAM">StubAM</a></span>);</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td>        <i>// Ok, back to normal mode.</i></td></tr>
<tr><th id="792">792</th><td>        <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel19leaveLocalValueAreaENS0_9SavePointE" title='llvm::FastISel::leaveLocalValueArea' data-ref="_ZN4llvm8FastISel19leaveLocalValueAreaENS0_9SavePointE">leaveLocalValueArea</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/FastISel.h.html#317" title='llvm::FastISel::SavePoint::SavePoint' data-ref="_ZN4llvm8FastISel9SavePointC1ERKS1_"></a><a class="local col9 ref" href="#189SaveInsertPt" title='SaveInsertPt' data-ref="189SaveInsertPt">SaveInsertPt</a>);</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>        <i>// Prevent loading GV stub multiple times in same MBB.</i></td></tr>
<tr><th id="795">795</th><td>        <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::LocalValueMap" title='llvm::FastISel::LocalValueMap' data-ref="llvm::FastISel::LocalValueMap">LocalValueMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col0 ref" href="#180V" title='V' data-ref="180V">V</a>]</a> = <a class="local col5 ref" href="#185LoadReg" title='LoadReg' data-ref="185LoadReg">LoadReg</a>;</td></tr>
<tr><th id="796">796</th><td>      }</td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td>      <i>// Now construct the final address. Note that the Disp, Scale,</i></td></tr>
<tr><th id="799">799</th><td><i>      // and Index values may already be set here.</i></td></tr>
<tr><th id="800">800</th><td>      <a class="local col1 ref" href="#181AM" title='AM' data-ref="181AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a> = <a class="local col5 ref" href="#185LoadReg" title='LoadReg' data-ref="185LoadReg">LoadReg</a>;</td></tr>
<tr><th id="801">801</th><td>      <a class="local col1 ref" href="#181AM" title='AM' data-ref="181AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::GV" title='llvm::X86AddressMode::GV' data-ref="llvm::X86AddressMode::GV">GV</a> = <b>nullptr</b>;</td></tr>
<tr><th id="802">802</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="803">803</th><td>    }</td></tr>
<tr><th id="804">804</th><td>  }</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>  <i>// If all else fails, try to materialize the value in a register.</i></td></tr>
<tr><th id="807">807</th><td>  <b>if</b> (!<a class="local col1 ref" href="#181AM" title='AM' data-ref="181AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::GV" title='llvm::X86AddressMode::GV' data-ref="llvm::X86AddressMode::GV">GV</a> || !<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget16isPICStyleRIPRelEv" title='llvm::X86Subtarget::isPICStyleRIPRel' data-ref="_ZNK4llvm12X86Subtarget16isPICStyleRIPRelEv">isPICStyleRIPRel</a>()) {</td></tr>
<tr><th id="808">808</th><td>    <b>if</b> (<a class="local col1 ref" href="#181AM" title='AM' data-ref="181AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a> == <var>0</var>) {</td></tr>
<tr><th id="809">809</th><td>      <a class="local col1 ref" href="#181AM" title='AM' data-ref="181AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col0 ref" href="#180V" title='V' data-ref="180V">V</a>);</td></tr>
<tr><th id="810">810</th><td>      <b>return</b> <a class="local col1 ref" href="#181AM" title='AM' data-ref="181AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a> != <var>0</var>;</td></tr>
<tr><th id="811">811</th><td>    }</td></tr>
<tr><th id="812">812</th><td>    <b>if</b> (<a class="local col1 ref" href="#181AM" title='AM' data-ref="181AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</a> == <var>0</var>) {</td></tr>
<tr><th id="813">813</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AM.Scale == 1 &amp;&amp; &quot;Scale with no index!&quot;) ? void (0) : __assert_fail (&quot;AM.Scale == 1 &amp;&amp; \&quot;Scale with no index!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 813, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#181AM" title='AM' data-ref="181AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Scale" title='llvm::X86AddressMode::Scale' data-ref="llvm::X86AddressMode::Scale">Scale</a> == <var>1</var> &amp;&amp; <q>"Scale with no index!"</q>);</td></tr>
<tr><th id="814">814</th><td>      <a class="local col1 ref" href="#181AM" title='AM' data-ref="181AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col0 ref" href="#180V" title='V' data-ref="180V">V</a>);</td></tr>
<tr><th id="815">815</th><td>      <b>return</b> <a class="local col1 ref" href="#181AM" title='AM' data-ref="181AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</a> != <var>0</var>;</td></tr>
<tr><th id="816">816</th><td>    }</td></tr>
<tr><th id="817">817</th><td>  }</td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="820">820</th><td>}</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">/// X86SelectAddress - Attempt to fill in an address from the given value.</i></td></tr>
<tr><th id="823">823</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">///</i></td></tr>
<tr><th id="824">824</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::X86SelectAddress' data-type='bool (anonymous namespace)::X86FastISel::X86SelectAddress(const llvm::Value * V, llvm::X86AddressMode &amp; AM)' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">X86SelectAddress</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col1 decl" id="191V" title='V' data-type='const llvm::Value *' data-ref="191V">V</dfn>, <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> &amp;<dfn class="local col2 decl" id="192AM" title='AM' data-type='llvm::X86AddressMode &amp;' data-ref="192AM">AM</dfn>) {</td></tr>
<tr><th id="825">825</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *, <var>32</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="193GEPs" title='GEPs' data-type='SmallVector&lt;const llvm::Value *, 32&gt;' data-ref="193GEPs">GEPs</dfn>;</td></tr>
<tr><th id="826">826</th><td><dfn class="lbl" id="194redo_gep" data-ref="194redo_gep">redo_gep</dfn>:</td></tr>
<tr><th id="827">827</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/User.h.html#llvm::User" title='llvm::User' data-ref="llvm::User">User</a> *<dfn class="local col5 decl" id="195U" title='U' data-type='const llvm::User *' data-ref="195U">U</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="828">828</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="196Opcode" title='Opcode' data-type='unsigned int' data-ref="196Opcode">Opcode</dfn> = <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#211" title='llvm::Instruction::OtherOps::UserOp1' data-ref="llvm::Instruction::OtherOps::UserOp1">UserOp1</a>;</td></tr>
<tr><th id="829">829</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col7 decl" id="197I" title='I' data-type='const llvm::Instruction *' data-ref="197I"><a class="local col7 ref" href="#197I" title='I' data-ref="197I">I</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>&gt;(<a class="local col1 ref" href="#191V" title='V' data-ref="191V">V</a>)) {</td></tr>
<tr><th id="830">830</th><td>    <i>// Don't walk into other basic blocks; it's possible we haven't</i></td></tr>
<tr><th id="831">831</th><td><i>    // visited them yet, so the instructions may not yet be assigned</i></td></tr>
<tr><th id="832">832</th><td><i>    // virtual registers.</i></td></tr>
<tr><th id="833">833</th><td>    <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap">StaticAllocaMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<b>static_cast</b>&lt;<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a> *&gt;(<a class="local col1 ref" href="#191V" title='V' data-ref="191V">V</a>)) ||</td></tr>
<tr><th id="834">834</th><td>        <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap">MBBMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col7 ref" href="#197I" title='I' data-ref="197I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>()]</a> == <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a>) {</td></tr>
<tr><th id="835">835</th><td>      <a class="local col6 ref" href="#196Opcode" title='Opcode' data-ref="196Opcode">Opcode</a> = <a class="local col7 ref" href="#197I" title='I' data-ref="197I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="836">836</th><td>      <a class="local col5 ref" href="#195U" title='U' data-ref="195U">U</a> = <a class="local col7 ref" href="#197I" title='I' data-ref="197I">I</a>;</td></tr>
<tr><th id="837">837</th><td>    }</td></tr>
<tr><th id="838">838</th><td>  } <b>else</b> <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantExpr" title='llvm::ConstantExpr' data-ref="llvm::ConstantExpr">ConstantExpr</a> *<dfn class="local col8 decl" id="198C" title='C' data-type='const llvm::ConstantExpr *' data-ref="198C"><a class="local col8 ref" href="#198C" title='C' data-ref="198C">C</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantExpr" title='llvm::ConstantExpr' data-ref="llvm::ConstantExpr">ConstantExpr</a>&gt;(<a class="local col1 ref" href="#191V" title='V' data-ref="191V">V</a>)) {</td></tr>
<tr><th id="839">839</th><td>    <a class="local col6 ref" href="#196Opcode" title='Opcode' data-ref="196Opcode">Opcode</a> = <a class="local col8 ref" href="#198C" title='C' data-ref="198C">C</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm12ConstantExpr9getOpcodeEv" title='llvm::ConstantExpr::getOpcode' data-ref="_ZNK4llvm12ConstantExpr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="840">840</th><td>    <a class="local col5 ref" href="#195U" title='U' data-ref="195U">U</a> = <a class="local col8 ref" href="#198C" title='C' data-ref="198C">C</a>;</td></tr>
<tr><th id="841">841</th><td>  }</td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType">PointerType</a> *<dfn class="local col9 decl" id="199Ty" title='Ty' data-type='llvm::PointerType *' data-ref="199Ty"><a class="local col9 ref" href="#199Ty" title='Ty' data-ref="199Ty">Ty</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType">PointerType</a>&gt;(<a class="local col1 ref" href="#191V" title='V' data-ref="191V">V</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()))</td></tr>
<tr><th id="844">844</th><td>    <b>if</b> (<a class="local col9 ref" href="#199Ty" title='Ty' data-ref="199Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm11PointerType15getAddressSpaceEv" title='llvm::PointerType::getAddressSpace' data-ref="_ZNK4llvm11PointerType15getAddressSpaceEv">getAddressSpace</a>() &gt; <var>255</var>)</td></tr>
<tr><th id="845">845</th><td>      <i>// Fast instruction selection doesn't support the special</i></td></tr>
<tr><th id="846">846</th><td><i>      // address spaces.</i></td></tr>
<tr><th id="847">847</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>  <b>switch</b> (<a class="local col6 ref" href="#196Opcode" title='Opcode' data-ref="196Opcode">Opcode</a>) {</td></tr>
<tr><th id="850">850</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="851">851</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#195" title='llvm::Instruction::CastOps::BitCast' data-ref="llvm::Instruction::CastOps::BitCast">BitCast</a>:</td></tr>
<tr><th id="852">852</th><td>    <i>// Look past bitcasts.</i></td></tr>
<tr><th id="853">853</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::X86SelectAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">X86SelectAddress</a>(<a class="local col5 ref" href="#195U" title='U' data-ref="195U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col2 ref" href="#192AM" title='AM' data-ref="192AM">AM</a></span>);</td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#194" title='llvm::Instruction::CastOps::IntToPtr' data-ref="llvm::Instruction::CastOps::IntToPtr">IntToPtr</a>:</td></tr>
<tr><th id="856">856</th><td>    <i>// Look past no-op inttoptrs.</i></td></tr>
<tr><th id="857">857</th><td>    <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col5 ref" href="#195U" title='U' data-ref="195U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a></td></tr>
<tr><th id="858">858</th><td>        <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>))</td></tr>
<tr><th id="859">859</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::X86SelectAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">X86SelectAddress</a>(<a class="local col5 ref" href="#195U" title='U' data-ref="195U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col2 ref" href="#192AM" title='AM' data-ref="192AM">AM</a></span>);</td></tr>
<tr><th id="860">860</th><td>    <b>break</b>;</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#193" title='llvm::Instruction::CastOps::PtrToInt' data-ref="llvm::Instruction::CastOps::PtrToInt">PtrToInt</a>:</td></tr>
<tr><th id="863">863</th><td>    <i>// Look past no-op ptrtoints.</i></td></tr>
<tr><th id="864">864</th><td>    <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col5 ref" href="#195U" title='U' data-ref="195U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>))</td></tr>
<tr><th id="865">865</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::X86SelectAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">X86SelectAddress</a>(<a class="local col5 ref" href="#195U" title='U' data-ref="195U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col2 ref" href="#192AM" title='AM' data-ref="192AM">AM</a></span>);</td></tr>
<tr><th id="866">866</th><td>    <b>break</b>;</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#171" title='llvm::Instruction::MemoryOps::Alloca' data-ref="llvm::Instruction::MemoryOps::Alloca">Alloca</a>: {</td></tr>
<tr><th id="869">869</th><td>    <i>// Do static allocas.</i></td></tr>
<tr><th id="870">870</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a> *<dfn class="local col0 decl" id="200A" title='A' data-type='const llvm::AllocaInst *' data-ref="200A">A</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a>&gt;(<a class="local col1 ref" href="#191V" title='V' data-ref="191V">V</a>);</td></tr>
<tr><th id="871">871</th><td>    <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a> *, <em>int</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{constllvm::AllocaInst*,int,llvm::DenseMapInfo{constllvm::AllocaInst*},llvm::detail::DenseMapPair{constllvm::AllocaIn1569864" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;const llvm::AllocaInst *, int, llvm::DenseMapInfo&lt;const llvm::AllocaInst *&gt;, llvm::detail::DenseMapPair&lt;const llvm::AllocaInst *, int&gt; &gt;, const llvm::AllocaInst *, int, llvm::DenseMapInfo&lt;const llvm::AllocaInst *&gt;, llvm::detail::DenseMapPair&lt;const llvm::AllocaInst *, int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;const llvm::AllocaInst *, int, llvm::DenseMapInfo&lt;const llvm::AllocaInst *&gt;, llvm::detail::DenseMapPair&lt;const llvm::AllocaInst *, int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{constllvm::AllocaInst*,int,llvm::DenseMapInfo{constllvm::AllocaInst*},llvm::detail::DenseMapPair{constllvm::AllocaIn1569864">iterator</a> <dfn class="local col1 decl" id="201SI" title='SI' data-type='DenseMap&lt;const AllocaInst *, int&gt;::iterator' data-ref="201SI">SI</dfn> =</td></tr>
<tr><th id="872">872</th><td>      <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap">StaticAllocaMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col0 ref" href="#200A" title='A' data-ref="200A">A</a>);</td></tr>
<tr><th id="873">873</th><td>    <b>if</b> (<a class="local col1 ref" href="#201SI" title='SI' data-ref="201SI">SI</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap">StaticAllocaMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="874">874</th><td>      <a class="local col2 ref" href="#192AM" title='AM' data-ref="192AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::BaseType" title='llvm::X86AddressMode::BaseType' data-ref="llvm::X86AddressMode::BaseType">BaseType</a> = <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a>::<a class="enum" href="X86InstrBuilder.h.html#llvm::X86AddressMode::FrameIndexBase" title='llvm::X86AddressMode::FrameIndexBase' data-ref="llvm::X86AddressMode::FrameIndexBase">FrameIndexBase</a>;</td></tr>
<tr><th id="875">875</th><td>      <a class="local col2 ref" href="#192AM" title='AM' data-ref="192AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::FrameIndex" title='llvm::X86AddressMode::(anonymous union)::FrameIndex' data-ref="llvm::X86AddressMode::(anonymous)::FrameIndex">FrameIndex</a> = <a class="local col1 ref" href="#201SI" title='SI' data-ref="201SI">SI</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::AllocaInst *, int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="876">876</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="877">877</th><td>    }</td></tr>
<tr><th id="878">878</th><td>    <b>break</b>;</td></tr>
<tr><th id="879">879</th><td>  }</td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#147" title='llvm::Instruction::BinaryOps::Add' data-ref="llvm::Instruction::BinaryOps::Add">Add</a>: {</td></tr>
<tr><th id="882">882</th><td>    <i>// Adds of constants are common and easy enough.</i></td></tr>
<tr><th id="883">883</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col2 decl" id="202CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="202CI"><a class="local col2 ref" href="#202CI" title='CI' data-ref="202CI">CI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col5 ref" href="#195U" title='U' data-ref="195U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="884">884</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="203Disp" title='Disp' data-type='uint64_t' data-ref="203Disp">Disp</dfn> = (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>)<a class="local col2 ref" href="#192AM" title='AM' data-ref="192AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Disp" title='llvm::X86AddressMode::Disp' data-ref="llvm::X86AddressMode::Disp">Disp</a> + (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)<a class="local col2 ref" href="#202CI" title='CI' data-ref="202CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="885">885</th><td>      <i>// They have to fit in the 32-bit signed displacement field though.</i></td></tr>
<tr><th id="886">886</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>32</var>&gt;(<a class="local col3 ref" href="#203Disp" title='Disp' data-ref="203Disp">Disp</a>)) {</td></tr>
<tr><th id="887">887</th><td>        <a class="local col2 ref" href="#192AM" title='AM' data-ref="192AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Disp" title='llvm::X86AddressMode::Disp' data-ref="llvm::X86AddressMode::Disp">Disp</a> = (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>)<a class="local col3 ref" href="#203Disp" title='Disp' data-ref="203Disp">Disp</a>;</td></tr>
<tr><th id="888">888</th><td>        <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::X86SelectAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">X86SelectAddress</a>(<a class="local col5 ref" href="#195U" title='U' data-ref="195U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col2 ref" href="#192AM" title='AM' data-ref="192AM">AM</a></span>);</td></tr>
<tr><th id="889">889</th><td>      }</td></tr>
<tr><th id="890">890</th><td>    }</td></tr>
<tr><th id="891">891</th><td>    <b>break</b>;</td></tr>
<tr><th id="892">892</th><td>  }</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#174" title='llvm::Instruction::MemoryOps::GetElementPtr' data-ref="llvm::Instruction::MemoryOps::GetElementPtr">GetElementPtr</a>: {</td></tr>
<tr><th id="895">895</th><td>    <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> <dfn class="local col4 decl" id="204SavedAM" title='SavedAM' data-type='llvm::X86AddressMode' data-ref="204SavedAM">SavedAM</dfn> = <a class="ref fake" href="X86InstrBuilder.h.html#42" title='llvm::X86AddressMode::X86AddressMode' data-ref="_ZN4llvm14X86AddressModeC1ERKS0_"></a><a class="local col2 ref" href="#192AM" title='AM' data-ref="192AM">AM</a>;</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td>    <i>// Pattern-match simple GEPs.</i></td></tr>
<tr><th id="898">898</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="205Disp" title='Disp' data-type='uint64_t' data-ref="205Disp">Disp</dfn> = (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>)<a class="local col2 ref" href="#192AM" title='AM' data-ref="192AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Disp" title='llvm::X86AddressMode::Disp' data-ref="llvm::X86AddressMode::Disp">Disp</a>;</td></tr>
<tr><th id="899">899</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="206IndexReg" title='IndexReg' data-type='unsigned int' data-ref="206IndexReg">IndexReg</dfn> = <a class="local col2 ref" href="#192AM" title='AM' data-ref="192AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</a>;</td></tr>
<tr><th id="900">900</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="207Scale" title='Scale' data-type='unsigned int' data-ref="207Scale">Scale</dfn> = <a class="local col2 ref" href="#192AM" title='AM' data-ref="192AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Scale" title='llvm::X86AddressMode::Scale' data-ref="llvm::X86AddressMode::Scale">Scale</a>;</td></tr>
<tr><th id="901">901</th><td>    <a class="typedef" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#llvm::gep_type_iterator" title='llvm::gep_type_iterator' data-type='generic_gep_type_iterator&lt;&gt;' data-ref="llvm::gep_type_iterator">gep_type_iterator</a> <dfn class="local col8 decl" id="208GTI" title='GTI' data-type='gep_type_iterator' data-ref="208GTI">GTI</dfn> = <a class="ref" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZN4llvm14gep_type_beginEPKNS_4UserE" title='llvm::gep_type_begin' data-ref="_ZN4llvm14gep_type_beginEPKNS_4UserE">gep_type_begin</a>(<a class="local col5 ref" href="#195U" title='U' data-ref="195U">U</a>);</td></tr>
<tr><th id="902">902</th><td>    <i>// Iterate through the indices, folding what we can. Constants can be</i></td></tr>
<tr><th id="903">903</th><td><i>    // folded, and one dynamic index can be handled, if the scale is supported.</i></td></tr>
<tr><th id="904">904</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/IR/User.h.html#llvm::User" title='llvm::User' data-ref="llvm::User">User</a>::<a class="typedef" href="../../../include/llvm/IR/User.h.html#llvm::User::const_op_iterator" title='llvm::User::const_op_iterator' data-type='const llvm::Use *' data-ref="llvm::User::const_op_iterator">const_op_iterator</a> <dfn class="local col9 decl" id="209i" title='i' data-type='User::const_op_iterator' data-ref="209i">i</dfn> = <a class="local col5 ref" href="#195U" title='U' data-ref="195U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User8op_beginEv" title='llvm::User::op_begin' data-ref="_ZNK4llvm4User8op_beginEv">op_begin</a>() + <var>1</var>, <dfn class="local col0 decl" id="210e" title='e' data-type='User::const_op_iterator' data-ref="210e">e</dfn> = <a class="local col5 ref" href="#195U" title='U' data-ref="195U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User6op_endEv" title='llvm::User::op_end' data-ref="_ZNK4llvm4User6op_endEv">op_end</a>();</td></tr>
<tr><th id="905">905</th><td>         <a class="local col9 ref" href="#209i" title='i' data-ref="209i">i</a> != <a class="local col0 ref" href="#210e" title='e' data-ref="210e">e</a>; ++<a class="local col9 ref" href="#209i" title='i' data-ref="209i">i</a>, <a class="ref" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZN4llvm25generic_gep_type_iteratorppEv" title='llvm::generic_gep_type_iterator::operator++' data-ref="_ZN4llvm25generic_gep_type_iteratorppEv">++</a><a class="local col8 ref" href="#208GTI" title='GTI' data-ref="208GTI">GTI</a>) {</td></tr>
<tr><th id="906">906</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col1 decl" id="211Op" title='Op' data-type='const llvm::Value *' data-ref="211Op">Op</dfn> = <a class="ref fake" href="../../../include/llvm/IR/Use.h.html#_ZNK4llvm3UsecvPNS_5ValueEEv" title='llvm::Use::operator llvm::Value *' data-ref="_ZNK4llvm3UsecvPNS_5ValueEEv"></a>*<a class="local col9 ref" href="#209i" title='i' data-ref="209i">i</a>;</td></tr>
<tr><th id="907">907</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::StructType" title='llvm::StructType' data-ref="llvm::StructType">StructType</a> *<dfn class="local col2 decl" id="212STy" title='STy' data-type='llvm::StructType *' data-ref="212STy"><a class="local col2 ref" href="#212STy" title='STy' data-ref="212STy">STy</a></dfn> = <a class="local col8 ref" href="#208GTI" title='GTI' data-ref="208GTI">GTI</a>.<a class="ref" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZNK4llvm25generic_gep_type_iterator19getStructTypeOrNullEv" title='llvm::generic_gep_type_iterator::getStructTypeOrNull' data-ref="_ZNK4llvm25generic_gep_type_iterator19getStructTypeOrNullEv">getStructTypeOrNull</a>()) {</td></tr>
<tr><th id="908">908</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::StructLayout" title='llvm::StructLayout' data-ref="llvm::StructLayout">StructLayout</a> *<dfn class="local col3 decl" id="213SL" title='SL' data-type='const llvm::StructLayout *' data-ref="213SL">SL</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout15getStructLayoutEPNS_10StructTypeE" title='llvm::DataLayout::getStructLayout' data-ref="_ZNK4llvm10DataLayout15getStructLayoutEPNS_10StructTypeE">getStructLayout</a>(<a class="local col2 ref" href="#212STy" title='STy' data-ref="212STy">STy</a>);</td></tr>
<tr><th id="909">909</th><td>        <a class="local col5 ref" href="#205Disp" title='Disp' data-ref="205Disp">Disp</a> += <a class="local col3 ref" href="#213SL" title='SL' data-ref="213SL">SL</a>-&gt;<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm12StructLayout16getElementOffsetEj" title='llvm::StructLayout::getElementOffset' data-ref="_ZNK4llvm12StructLayout16getElementOffsetEj">getElementOffset</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col1 ref" href="#211Op" title='Op' data-ref="211Op">Op</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>());</td></tr>
<tr><th id="910">910</th><td>        <b>continue</b>;</td></tr>
<tr><th id="911">911</th><td>      }</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>      <i>// A array/variable index is always of the form i*S where S is the</i></td></tr>
<tr><th id="914">914</th><td><i>      // constant scale size.  See if we can push the scale into immediates.</i></td></tr>
<tr><th id="915">915</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="214S" title='S' data-type='uint64_t' data-ref="214S">S</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeAllocSize' data-ref="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE">getTypeAllocSize</a>(<a class="local col8 ref" href="#208GTI" title='GTI' data-ref="208GTI">GTI</a>.<a class="ref" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZNK4llvm25generic_gep_type_iterator14getIndexedTypeEv" title='llvm::generic_gep_type_iterator::getIndexedType' data-ref="_ZNK4llvm25generic_gep_type_iterator14getIndexedTypeEv">getIndexedType</a>());</td></tr>
<tr><th id="916">916</th><td>      <b>for</b> (;;) {</td></tr>
<tr><th id="917">917</th><td>        <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col5 decl" id="215CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="215CI"><a class="local col5 ref" href="#215CI" title='CI' data-ref="215CI">CI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col1 ref" href="#211Op" title='Op' data-ref="211Op">Op</a>)) {</td></tr>
<tr><th id="918">918</th><td>          <i>// Constant-offset addressing.</i></td></tr>
<tr><th id="919">919</th><td>          <a class="local col5 ref" href="#205Disp" title='Disp' data-ref="205Disp">Disp</a> += <a class="local col5 ref" href="#215CI" title='CI' data-ref="215CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>() * <a class="local col4 ref" href="#214S" title='S' data-ref="214S">S</a>;</td></tr>
<tr><th id="920">920</th><td>          <b>break</b>;</td></tr>
<tr><th id="921">921</th><td>        }</td></tr>
<tr><th id="922">922</th><td>        <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel17canFoldAddIntoGEPEPKNS_4UserEPKNS_5ValueE" title='llvm::FastISel::canFoldAddIntoGEP' data-ref="_ZN4llvm8FastISel17canFoldAddIntoGEPEPKNS_4UserEPKNS_5ValueE">canFoldAddIntoGEP</a>(<a class="local col5 ref" href="#195U" title='U' data-ref="195U">U</a>, <a class="local col1 ref" href="#211Op" title='Op' data-ref="211Op">Op</a>)) {</td></tr>
<tr><th id="923">923</th><td>          <i>// A compatible add with a constant operand. Fold the constant.</i></td></tr>
<tr><th id="924">924</th><td>          <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col6 decl" id="216CI" title='CI' data-type='llvm::ConstantInt *' data-ref="216CI">CI</dfn> =</td></tr>
<tr><th id="925">925</th><td>            <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Operator.h.html#llvm::AddOperator" title='llvm::AddOperator' data-ref="llvm::AddOperator">AddOperator</a>&gt;(<a class="local col1 ref" href="#211Op" title='Op' data-ref="211Op">Op</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="926">926</th><td>          <a class="local col5 ref" href="#205Disp" title='Disp' data-ref="205Disp">Disp</a> += <a class="local col6 ref" href="#216CI" title='CI' data-ref="216CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>() * <a class="local col4 ref" href="#214S" title='S' data-ref="214S">S</a>;</td></tr>
<tr><th id="927">927</th><td>          <i>// Iterate on the other operand.</i></td></tr>
<tr><th id="928">928</th><td>          <a class="local col1 ref" href="#211Op" title='Op' data-ref="211Op">Op</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Operator.h.html#llvm::AddOperator" title='llvm::AddOperator' data-ref="llvm::AddOperator">AddOperator</a>&gt;(<a class="local col1 ref" href="#211Op" title='Op' data-ref="211Op">Op</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="929">929</th><td>          <b>continue</b>;</td></tr>
<tr><th id="930">930</th><td>        }</td></tr>
<tr><th id="931">931</th><td>        <b>if</b> (<a class="local col6 ref" href="#206IndexReg" title='IndexReg' data-ref="206IndexReg">IndexReg</a> == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="932">932</th><td>            (!<a class="local col2 ref" href="#192AM" title='AM' data-ref="192AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::GV" title='llvm::X86AddressMode::GV' data-ref="llvm::X86AddressMode::GV">GV</a> || !<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget16isPICStyleRIPRelEv" title='llvm::X86Subtarget::isPICStyleRIPRel' data-ref="_ZNK4llvm12X86Subtarget16isPICStyleRIPRelEv">isPICStyleRIPRel</a>()) &amp;&amp;</td></tr>
<tr><th id="933">933</th><td>            (<a class="local col4 ref" href="#214S" title='S' data-ref="214S">S</a> == <var>1</var> || <a class="local col4 ref" href="#214S" title='S' data-ref="214S">S</a> == <var>2</var> || <a class="local col4 ref" href="#214S" title='S' data-ref="214S">S</a> == <var>4</var> || <a class="local col4 ref" href="#214S" title='S' data-ref="214S">S</a> == <var>8</var>)) {</td></tr>
<tr><th id="934">934</th><td>          <i>// Scaled-index addressing.</i></td></tr>
<tr><th id="935">935</th><td>          <a class="local col7 ref" href="#207Scale" title='Scale' data-ref="207Scale">Scale</a> = <a class="local col4 ref" href="#214S" title='S' data-ref="214S">S</a>;</td></tr>
<tr><th id="936">936</th><td>          <a class="local col6 ref" href="#206IndexReg" title='IndexReg' data-ref="206IndexReg">IndexReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel17getRegForGEPIndexEPKNS_5ValueE" title='llvm::FastISel::getRegForGEPIndex' data-ref="_ZN4llvm8FastISel17getRegForGEPIndexEPKNS_5ValueE">getRegForGEPIndex</a>(<a class="local col1 ref" href="#211Op" title='Op' data-ref="211Op">Op</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, bool&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="937">937</th><td>          <b>if</b> (<a class="local col6 ref" href="#206IndexReg" title='IndexReg' data-ref="206IndexReg">IndexReg</a> == <var>0</var>)</td></tr>
<tr><th id="938">938</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="939">939</th><td>          <b>break</b>;</td></tr>
<tr><th id="940">940</th><td>        }</td></tr>
<tr><th id="941">941</th><td>        <i>// Unsupported.</i></td></tr>
<tr><th id="942">942</th><td>        <b>goto</b> <a class="lbl" href="#217unsupported_gep" data-ref="217unsupported_gep">unsupported_gep</a>;</td></tr>
<tr><th id="943">943</th><td>      }</td></tr>
<tr><th id="944">944</th><td>    }</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td>    <i>// Check for displacement overflow.</i></td></tr>
<tr><th id="947">947</th><td>    <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>32</var>&gt;(<a class="local col5 ref" href="#205Disp" title='Disp' data-ref="205Disp">Disp</a>))</td></tr>
<tr><th id="948">948</th><td>      <b>break</b>;</td></tr>
<tr><th id="949">949</th><td></td></tr>
<tr><th id="950">950</th><td>    <a class="local col2 ref" href="#192AM" title='AM' data-ref="192AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</a> = <a class="local col6 ref" href="#206IndexReg" title='IndexReg' data-ref="206IndexReg">IndexReg</a>;</td></tr>
<tr><th id="951">951</th><td>    <a class="local col2 ref" href="#192AM" title='AM' data-ref="192AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Scale" title='llvm::X86AddressMode::Scale' data-ref="llvm::X86AddressMode::Scale">Scale</a> = <a class="local col7 ref" href="#207Scale" title='Scale' data-ref="207Scale">Scale</a>;</td></tr>
<tr><th id="952">952</th><td>    <a class="local col2 ref" href="#192AM" title='AM' data-ref="192AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Disp" title='llvm::X86AddressMode::Disp' data-ref="llvm::X86AddressMode::Disp">Disp</a> = (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>)<a class="local col5 ref" href="#205Disp" title='Disp' data-ref="205Disp">Disp</a>;</td></tr>
<tr><th id="953">953</th><td>    <a class="local col3 ref" href="#193GEPs" title='GEPs' data-ref="193GEPs">GEPs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#191V" title='V' data-ref="191V">V</a>);</td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::GetElementPtrInst" title='llvm::GetElementPtrInst' data-ref="llvm::GetElementPtrInst">GetElementPtrInst</a> *<dfn class="local col8 decl" id="218GEP" title='GEP' data-type='const llvm::GetElementPtrInst *' data-ref="218GEP"><a class="local col8 ref" href="#218GEP" title='GEP' data-ref="218GEP">GEP</a></dfn> =</td></tr>
<tr><th id="956">956</th><td>          <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::GetElementPtrInst" title='llvm::GetElementPtrInst' data-ref="llvm::GetElementPtrInst">GetElementPtrInst</a>&gt;(<a class="local col5 ref" href="#195U" title='U' data-ref="195U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>))) {</td></tr>
<tr><th id="957">957</th><td>      <i>// Ok, the GEP indices were covered by constant-offset and scaled-index</i></td></tr>
<tr><th id="958">958</th><td><i>      // addressing. Update the address state and move on to examining the base.</i></td></tr>
<tr><th id="959">959</th><td>      <a class="local col1 ref" href="#191V" title='V' data-ref="191V">V</a> = <a class="local col8 ref" href="#218GEP" title='GEP' data-ref="218GEP">GEP</a>;</td></tr>
<tr><th id="960">960</th><td>      <b>goto</b> <a class="lbl" href="#194redo_gep" data-ref="194redo_gep">redo_gep</a>;</td></tr>
<tr><th id="961">961</th><td>    } <b>else</b> <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::X86SelectAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">X86SelectAddress</a>(<a class="local col5 ref" href="#195U" title='U' data-ref="195U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col2 ref" href="#192AM" title='AM' data-ref="192AM">AM</a></span>)) {</td></tr>
<tr><th id="962">962</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="963">963</th><td>    }</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td>    <i>// If we couldn't merge the gep value into this addr mode, revert back to</i></td></tr>
<tr><th id="966">966</th><td><i>    // our address and just match the value instead of completely failing.</i></td></tr>
<tr><th id="967">967</th><td>    <a class="local col2 ref" href="#192AM" title='AM' data-ref="192AM">AM</a> <a class="ref" href="X86InstrBuilder.h.html#42" title='llvm::X86AddressMode::operator=' data-ref="_ZN4llvm14X86AddressModeaSERKS0_">=</a> <a class="local col4 ref" href="#204SavedAM" title='SavedAM' data-ref="204SavedAM">SavedAM</a>;</td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col9 decl" id="219I" title='I' data-type='const llvm::Value *' data-ref="219I">I</dfn> : <a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7reverseEOT_PNSt9enable_ifIXsr10has_rbeginIS0_EE5valueEvE4typeE" title='llvm::reverse' data-ref="_ZN4llvm7reverseEOT_PNSt9enable_ifIXsr10has_rbeginIS0_EE5valueEvE4typeE">reverse</a>(<span class='refarg'><a class="local col3 ref" href="#193GEPs" title='GEPs' data-ref="193GEPs">GEPs</a></span>))</td></tr>
<tr><th id="970">970</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel23handleConstantAddressesEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::handleConstantAddresses' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel23handleConstantAddressesEPKN4llvm5ValueERNS1_14X86AddressModeE">handleConstantAddresses</a>(<a class="local col9 ref" href="#219I" title='I' data-ref="219I">I</a>, <span class='refarg'><a class="local col2 ref" href="#192AM" title='AM' data-ref="192AM">AM</a></span>))</td></tr>
<tr><th id="971">971</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="974">974</th><td>  <dfn class="lbl" id="217unsupported_gep" data-ref="217unsupported_gep">unsupported_gep</dfn>:</td></tr>
<tr><th id="975">975</th><td>    <i>// Ok, the GEP indices weren't all covered.</i></td></tr>
<tr><th id="976">976</th><td>    <b>break</b>;</td></tr>
<tr><th id="977">977</th><td>  }</td></tr>
<tr><th id="978">978</th><td>  }</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel23handleConstantAddressesEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::handleConstantAddresses' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel23handleConstantAddressesEPKN4llvm5ValueERNS1_14X86AddressModeE">handleConstantAddresses</a>(<a class="local col1 ref" href="#191V" title='V' data-ref="191V">V</a>, <span class='refarg'><a class="local col2 ref" href="#192AM" title='AM' data-ref="192AM">AM</a></span>);</td></tr>
<tr><th id="981">981</th><td>}</td></tr>
<tr><th id="982">982</th><td></td></tr>
<tr><th id="983">983</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel20X86SelectCallAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">/// X86SelectCallAddress - Attempt to fill in an address from the given value.</i></td></tr>
<tr><th id="984">984</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel20X86SelectCallAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">///</i></td></tr>
<tr><th id="985">985</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel20X86SelectCallAddressEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::X86SelectCallAddress' data-type='bool (anonymous namespace)::X86FastISel::X86SelectCallAddress(const llvm::Value * V, llvm::X86AddressMode &amp; AM)' data-ref="_ZN12_GLOBAL__N_111X86FastISel20X86SelectCallAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">X86SelectCallAddress</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col0 decl" id="220V" title='V' data-type='const llvm::Value *' data-ref="220V">V</dfn>, <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> &amp;<dfn class="local col1 decl" id="221AM" title='AM' data-type='llvm::X86AddressMode &amp;' data-ref="221AM">AM</dfn>) {</td></tr>
<tr><th id="986">986</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/User.h.html#llvm::User" title='llvm::User' data-ref="llvm::User">User</a> *<dfn class="local col2 decl" id="222U" title='U' data-type='const llvm::User *' data-ref="222U">U</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="987">987</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="223Opcode" title='Opcode' data-type='unsigned int' data-ref="223Opcode">Opcode</dfn> = <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#211" title='llvm::Instruction::OtherOps::UserOp1' data-ref="llvm::Instruction::OtherOps::UserOp1">UserOp1</a>;</td></tr>
<tr><th id="988">988</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col4 decl" id="224I" title='I' data-type='const llvm::Instruction *' data-ref="224I">I</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>&gt;(<a class="local col0 ref" href="#220V" title='V' data-ref="220V">V</a>);</td></tr>
<tr><th id="989">989</th><td>  <i>// Record if the value is defined in the same basic block.</i></td></tr>
<tr><th id="990">990</th><td><i>  //</i></td></tr>
<tr><th id="991">991</th><td><i>  // This information is crucial to know whether or not folding an</i></td></tr>
<tr><th id="992">992</th><td><i>  // operand is valid.</i></td></tr>
<tr><th id="993">993</th><td><i>  // Indeed, FastISel generates or reuses a virtual register for all</i></td></tr>
<tr><th id="994">994</th><td><i>  // operands of all instructions it selects. Obviously, the definition and</i></td></tr>
<tr><th id="995">995</th><td><i>  // its uses must use the same virtual register otherwise the produced</i></td></tr>
<tr><th id="996">996</th><td><i>  // code is incorrect.</i></td></tr>
<tr><th id="997">997</th><td><i>  // Before instruction selection, FunctionLoweringInfo::set sets the virtual</i></td></tr>
<tr><th id="998">998</th><td><i>  // registers for values that are alive across basic blocks. This ensures</i></td></tr>
<tr><th id="999">999</th><td><i>  // that the values are consistently set between across basic block, even</i></td></tr>
<tr><th id="1000">1000</th><td><i>  // if different instruction selection mechanisms are used (e.g., a mix of</i></td></tr>
<tr><th id="1001">1001</th><td><i>  // SDISel and FastISel).</i></td></tr>
<tr><th id="1002">1002</th><td><i>  // For values local to a basic block, the instruction selection process</i></td></tr>
<tr><th id="1003">1003</th><td><i>  // generates these virtual registers with whatever method is appropriate</i></td></tr>
<tr><th id="1004">1004</th><td><i>  // for its needs. In particular, FastISel and SDISel do not share the way</i></td></tr>
<tr><th id="1005">1005</th><td><i>  // local virtual registers are set.</i></td></tr>
<tr><th id="1006">1006</th><td><i>  // Therefore, this is impossible (or at least unsafe) to share values</i></td></tr>
<tr><th id="1007">1007</th><td><i>  // between basic blocks unless they use the same instruction selection</i></td></tr>
<tr><th id="1008">1008</th><td><i>  // method, which is not guarantee for X86.</i></td></tr>
<tr><th id="1009">1009</th><td><i>  // Moreover, things like hasOneUse could not be used accurately, if we</i></td></tr>
<tr><th id="1010">1010</th><td><i>  // allow to reference values across basic blocks whereas they are not</i></td></tr>
<tr><th id="1011">1011</th><td><i>  // alive across basic blocks initially.</i></td></tr>
<tr><th id="1012">1012</th><td>  <em>bool</em> <dfn class="local col5 decl" id="225InMBB" title='InMBB' data-type='bool' data-ref="225InMBB">InMBB</dfn> = <b>true</b>;</td></tr>
<tr><th id="1013">1013</th><td>  <b>if</b> (<a class="local col4 ref" href="#224I" title='I' data-ref="224I">I</a>) {</td></tr>
<tr><th id="1014">1014</th><td>    <a class="local col3 ref" href="#223Opcode" title='Opcode' data-ref="223Opcode">Opcode</a> = <a class="local col4 ref" href="#224I" title='I' data-ref="224I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1015">1015</th><td>    <a class="local col2 ref" href="#222U" title='U' data-ref="222U">U</a> = <a class="local col4 ref" href="#224I" title='I' data-ref="224I">I</a>;</td></tr>
<tr><th id="1016">1016</th><td>    <a class="local col5 ref" href="#225InMBB" title='InMBB' data-ref="225InMBB">InMBB</a> = <a class="local col4 ref" href="#224I" title='I' data-ref="224I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>() == <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>();</td></tr>
<tr><th id="1017">1017</th><td>  } <b>else</b> <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantExpr" title='llvm::ConstantExpr' data-ref="llvm::ConstantExpr">ConstantExpr</a> *<dfn class="local col6 decl" id="226C" title='C' data-type='const llvm::ConstantExpr *' data-ref="226C"><a class="local col6 ref" href="#226C" title='C' data-ref="226C">C</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantExpr" title='llvm::ConstantExpr' data-ref="llvm::ConstantExpr">ConstantExpr</a>&gt;(<a class="local col0 ref" href="#220V" title='V' data-ref="220V">V</a>)) {</td></tr>
<tr><th id="1018">1018</th><td>    <a class="local col3 ref" href="#223Opcode" title='Opcode' data-ref="223Opcode">Opcode</a> = <a class="local col6 ref" href="#226C" title='C' data-ref="226C">C</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm12ConstantExpr9getOpcodeEv" title='llvm::ConstantExpr::getOpcode' data-ref="_ZNK4llvm12ConstantExpr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1019">1019</th><td>    <a class="local col2 ref" href="#222U" title='U' data-ref="222U">U</a> = <a class="local col6 ref" href="#226C" title='C' data-ref="226C">C</a>;</td></tr>
<tr><th id="1020">1020</th><td>  }</td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td>  <b>switch</b> (<a class="local col3 ref" href="#223Opcode" title='Opcode' data-ref="223Opcode">Opcode</a>) {</td></tr>
<tr><th id="1023">1023</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1024">1024</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#195" title='llvm::Instruction::CastOps::BitCast' data-ref="llvm::Instruction::CastOps::BitCast">BitCast</a>:</td></tr>
<tr><th id="1025">1025</th><td>    <i>// Look past bitcasts if its operand is in the same BB.</i></td></tr>
<tr><th id="1026">1026</th><td>    <b>if</b> (<a class="local col5 ref" href="#225InMBB" title='InMBB' data-ref="225InMBB">InMBB</a>)</td></tr>
<tr><th id="1027">1027</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel20X86SelectCallAddressEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::X86SelectCallAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel20X86SelectCallAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">X86SelectCallAddress</a>(<a class="local col2 ref" href="#222U" title='U' data-ref="222U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#221AM" title='AM' data-ref="221AM">AM</a></span>);</td></tr>
<tr><th id="1028">1028</th><td>    <b>break</b>;</td></tr>
<tr><th id="1029">1029</th><td></td></tr>
<tr><th id="1030">1030</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#194" title='llvm::Instruction::CastOps::IntToPtr' data-ref="llvm::Instruction::CastOps::IntToPtr">IntToPtr</a>:</td></tr>
<tr><th id="1031">1031</th><td>    <i>// Look past no-op inttoptrs if its operand is in the same BB.</i></td></tr>
<tr><th id="1032">1032</th><td>    <b>if</b> (<a class="local col5 ref" href="#225InMBB" title='InMBB' data-ref="225InMBB">InMBB</a> &amp;&amp;</td></tr>
<tr><th id="1033">1033</th><td>        <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col2 ref" href="#222U" title='U' data-ref="222U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a></td></tr>
<tr><th id="1034">1034</th><td>            <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>))</td></tr>
<tr><th id="1035">1035</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel20X86SelectCallAddressEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::X86SelectCallAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel20X86SelectCallAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">X86SelectCallAddress</a>(<a class="local col2 ref" href="#222U" title='U' data-ref="222U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#221AM" title='AM' data-ref="221AM">AM</a></span>);</td></tr>
<tr><th id="1036">1036</th><td>    <b>break</b>;</td></tr>
<tr><th id="1037">1037</th><td></td></tr>
<tr><th id="1038">1038</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#193" title='llvm::Instruction::CastOps::PtrToInt' data-ref="llvm::Instruction::CastOps::PtrToInt">PtrToInt</a>:</td></tr>
<tr><th id="1039">1039</th><td>    <i>// Look past no-op ptrtoints if its operand is in the same BB.</i></td></tr>
<tr><th id="1040">1040</th><td>    <b>if</b> (<a class="local col5 ref" href="#225InMBB" title='InMBB' data-ref="225InMBB">InMBB</a> &amp;&amp; <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col2 ref" href="#222U" title='U' data-ref="222U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>))</td></tr>
<tr><th id="1041">1041</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel20X86SelectCallAddressEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::X86SelectCallAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel20X86SelectCallAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">X86SelectCallAddress</a>(<a class="local col2 ref" href="#222U" title='U' data-ref="222U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#221AM" title='AM' data-ref="221AM">AM</a></span>);</td></tr>
<tr><th id="1042">1042</th><td>    <b>break</b>;</td></tr>
<tr><th id="1043">1043</th><td>  }</td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td>  <i>// Handle constant address.</i></td></tr>
<tr><th id="1046">1046</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col7 decl" id="227GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="227GV"><a class="local col7 ref" href="#227GV" title='GV' data-ref="227GV">GV</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a>&gt;(<a class="local col0 ref" href="#220V" title='V' data-ref="220V">V</a>)) {</td></tr>
<tr><th id="1047">1047</th><td>    <i>// Can't handle alternate code models yet.</i></td></tr>
<tr><th id="1048">1048</th><td>    <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TM" title='llvm::FastISel::TM' data-ref="llvm::FastISel::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() != <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Small" title='llvm::CodeModel::Model::Small' data-ref="llvm::CodeModel::Model::Small">Small</a>)</td></tr>
<tr><th id="1049">1049</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1050">1050</th><td></td></tr>
<tr><th id="1051">1051</th><td>    <i>// RIP-relative addresses can't have additional register operands.</i></td></tr>
<tr><th id="1052">1052</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget16isPICStyleRIPRelEv" title='llvm::X86Subtarget::isPICStyleRIPRel' data-ref="_ZNK4llvm12X86Subtarget16isPICStyleRIPRelEv">isPICStyleRIPRel</a>() &amp;&amp;</td></tr>
<tr><th id="1053">1053</th><td>        (<a class="local col1 ref" href="#221AM" title='AM' data-ref="221AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a> != <var>0</var> || <a class="local col1 ref" href="#221AM" title='AM' data-ref="221AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</a> != <var>0</var>))</td></tr>
<tr><th id="1054">1054</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td>    <i>// Can't handle TLS.</i></td></tr>
<tr><th id="1057">1057</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalVariable.h.html#llvm::GlobalVariable" title='llvm::GlobalVariable' data-ref="llvm::GlobalVariable">GlobalVariable</a> *<dfn class="local col8 decl" id="228GVar" title='GVar' data-type='const llvm::GlobalVariable *' data-ref="228GVar"><a class="local col8 ref" href="#228GVar" title='GVar' data-ref="228GVar">GVar</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalVariable.h.html#llvm::GlobalVariable" title='llvm::GlobalVariable' data-ref="llvm::GlobalVariable">GlobalVariable</a>&gt;(<a class="local col7 ref" href="#227GV" title='GV' data-ref="227GV">GV</a>))</td></tr>
<tr><th id="1058">1058</th><td>      <b>if</b> (<a class="local col8 ref" href="#228GVar" title='GVar' data-ref="228GVar">GVar</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue13isThreadLocalEv" title='llvm::GlobalValue::isThreadLocal' data-ref="_ZNK4llvm11GlobalValue13isThreadLocalEv">isThreadLocal</a>())</td></tr>
<tr><th id="1059">1059</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1060">1060</th><td></td></tr>
<tr><th id="1061">1061</th><td>    <i>// Okay, we've committed to selecting this global. Set up the basic address.</i></td></tr>
<tr><th id="1062">1062</th><td>    <a class="local col1 ref" href="#221AM" title='AM' data-ref="221AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::GV" title='llvm::X86AddressMode::GV' data-ref="llvm::X86AddressMode::GV">GV</a> = <a class="local col7 ref" href="#227GV" title='GV' data-ref="227GV">GV</a>;</td></tr>
<tr><th id="1063">1063</th><td></td></tr>
<tr><th id="1064">1064</th><td>    <i>// Return a direct reference to the global. Fastisel can handle calls to</i></td></tr>
<tr><th id="1065">1065</th><td><i>    // functions that require loads, such as dllimport and nonlazybind</i></td></tr>
<tr><th id="1066">1066</th><td><i>    // functions.</i></td></tr>
<tr><th id="1067">1067</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget16isPICStyleRIPRelEv" title='llvm::X86Subtarget::isPICStyleRIPRel' data-ref="_ZNK4llvm12X86Subtarget16isPICStyleRIPRelEv">isPICStyleRIPRel</a>()) {</td></tr>
<tr><th id="1068">1068</th><td>      <i>// Use rip-relative addressing if we can.  Above we verified that the</i></td></tr>
<tr><th id="1069">1069</th><td><i>      // base and index registers are unused.</i></td></tr>
<tr><th id="1070">1070</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AM.Base.Reg == 0 &amp;&amp; AM.IndexReg == 0) ? void (0) : __assert_fail (&quot;AM.Base.Reg == 0 &amp;&amp; AM.IndexReg == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 1070, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#221AM" title='AM' data-ref="221AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a> == <var>0</var> &amp;&amp; <a class="local col1 ref" href="#221AM" title='AM' data-ref="221AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</a> == <var>0</var>);</td></tr>
<tr><th id="1071">1071</th><td>      AM.Base.Reg = X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span>;</td></tr>
<tr><th id="1072">1072</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1073">1073</th><td>      <a class="local col1 ref" href="#221AM" title='AM' data-ref="221AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::GVOpFlags" title='llvm::X86AddressMode::GVOpFlags' data-ref="llvm::X86AddressMode::GVOpFlags">GVOpFlags</a> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget22classifyLocalReferenceEPKNS_11GlobalValueE" title='llvm::X86Subtarget::classifyLocalReference' data-ref="_ZNK4llvm12X86Subtarget22classifyLocalReferenceEPKNS_11GlobalValueE">classifyLocalReference</a>(<b>nullptr</b>);</td></tr>
<tr><th id="1074">1074</th><td>    }</td></tr>
<tr><th id="1075">1075</th><td></td></tr>
<tr><th id="1076">1076</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1077">1077</th><td>  }</td></tr>
<tr><th id="1078">1078</th><td></td></tr>
<tr><th id="1079">1079</th><td>  <i>// If all else fails, try to materialize the value in a register.</i></td></tr>
<tr><th id="1080">1080</th><td>  <b>if</b> (!<a class="local col1 ref" href="#221AM" title='AM' data-ref="221AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::GV" title='llvm::X86AddressMode::GV' data-ref="llvm::X86AddressMode::GV">GV</a> || !<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget16isPICStyleRIPRelEv" title='llvm::X86Subtarget::isPICStyleRIPRel' data-ref="_ZNK4llvm12X86Subtarget16isPICStyleRIPRelEv">isPICStyleRIPRel</a>()) {</td></tr>
<tr><th id="1081">1081</th><td>    <b>if</b> (<a class="local col1 ref" href="#221AM" title='AM' data-ref="221AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a> == <var>0</var>) {</td></tr>
<tr><th id="1082">1082</th><td>      <a class="local col1 ref" href="#221AM" title='AM' data-ref="221AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col0 ref" href="#220V" title='V' data-ref="220V">V</a>);</td></tr>
<tr><th id="1083">1083</th><td>      <b>return</b> <a class="local col1 ref" href="#221AM" title='AM' data-ref="221AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a> != <var>0</var>;</td></tr>
<tr><th id="1084">1084</th><td>    }</td></tr>
<tr><th id="1085">1085</th><td>    <b>if</b> (<a class="local col1 ref" href="#221AM" title='AM' data-ref="221AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</a> == <var>0</var>) {</td></tr>
<tr><th id="1086">1086</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AM.Scale == 1 &amp;&amp; &quot;Scale with no index!&quot;) ? void (0) : __assert_fail (&quot;AM.Scale == 1 &amp;&amp; \&quot;Scale with no index!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 1086, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#221AM" title='AM' data-ref="221AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Scale" title='llvm::X86AddressMode::Scale' data-ref="llvm::X86AddressMode::Scale">Scale</a> == <var>1</var> &amp;&amp; <q>"Scale with no index!"</q>);</td></tr>
<tr><th id="1087">1087</th><td>      <a class="local col1 ref" href="#221AM" title='AM' data-ref="221AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col0 ref" href="#220V" title='V' data-ref="220V">V</a>);</td></tr>
<tr><th id="1088">1088</th><td>      <b>return</b> <a class="local col1 ref" href="#221AM" title='AM' data-ref="221AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</a> != <var>0</var>;</td></tr>
<tr><th id="1089">1089</th><td>    }</td></tr>
<tr><th id="1090">1090</th><td>  }</td></tr>
<tr><th id="1091">1091</th><td></td></tr>
<tr><th id="1092">1092</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1093">1093</th><td>}</td></tr>
<tr><th id="1094">1094</th><td></td></tr>
<tr><th id="1095">1095</th><td></td></tr>
<tr><th id="1096">1096</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel14X86SelectStoreEPKN4llvm11InstructionE">/// X86SelectStore - Select and emit code to implement store instructions.</i></td></tr>
<tr><th id="1097">1097</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel14X86SelectStoreEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectStore' data-type='bool (anonymous namespace)::X86FastISel::X86SelectStore(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel14X86SelectStoreEPKN4llvm11InstructionE">X86SelectStore</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col9 decl" id="229I" title='I' data-type='const llvm::Instruction *' data-ref="229I">I</dfn>) {</td></tr>
<tr><th id="1098">1098</th><td>  <i>// Atomic stores need special handling.</i></td></tr>
<tr><th id="1099">1099</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::StoreInst" title='llvm::StoreInst' data-ref="llvm::StoreInst">StoreInst</a> *<dfn class="local col0 decl" id="230S" title='S' data-type='const llvm::StoreInst *' data-ref="230S">S</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::StoreInst" title='llvm::StoreInst' data-ref="llvm::StoreInst">StoreInst</a>&gt;(<a class="local col9 ref" href="#229I" title='I' data-ref="229I">I</a>);</td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td>  <b>if</b> (<a class="local col0 ref" href="#230S" title='S' data-ref="230S">S</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction8isAtomicEv" title='llvm::Instruction::isAtomic' data-ref="_ZNK4llvm11Instruction8isAtomicEv">isAtomic</a>())</td></tr>
<tr><th id="1102">1102</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col1 decl" id="231PtrV" title='PtrV' data-type='const llvm::Value *' data-ref="231PtrV">PtrV</dfn> = <a class="local col9 ref" href="#229I" title='I' data-ref="229I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1105">1105</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering17supportSwiftErrorEv" title='llvm::TargetLowering::supportSwiftError' data-ref="_ZNK4llvm14TargetLowering17supportSwiftErrorEv">supportSwiftError</a>()) {</td></tr>
<tr><th id="1106">1106</th><td>    <i>// Swifterror values can come from either a function parameter with</i></td></tr>
<tr><th id="1107">1107</th><td><i>    // swifterror attribute or an alloca with swifterror attribute.</i></td></tr>
<tr><th id="1108">1108</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument">Argument</a> *<dfn class="local col2 decl" id="232Arg" title='Arg' data-type='const llvm::Argument *' data-ref="232Arg"><a class="local col2 ref" href="#232Arg" title='Arg' data-ref="232Arg">Arg</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument">Argument</a>&gt;(<a class="local col1 ref" href="#231PtrV" title='PtrV' data-ref="231PtrV">PtrV</a>)) {</td></tr>
<tr><th id="1109">1109</th><td>      <b>if</b> (<a class="local col2 ref" href="#232Arg" title='Arg' data-ref="232Arg">Arg</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument17hasSwiftErrorAttrEv" title='llvm::Argument::hasSwiftErrorAttr' data-ref="_ZNK4llvm8Argument17hasSwiftErrorAttrEv">hasSwiftErrorAttr</a>())</td></tr>
<tr><th id="1110">1110</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1111">1111</th><td>    }</td></tr>
<tr><th id="1112">1112</th><td></td></tr>
<tr><th id="1113">1113</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a> *<dfn class="local col3 decl" id="233Alloca" title='Alloca' data-type='const llvm::AllocaInst *' data-ref="233Alloca"><a class="local col3 ref" href="#233Alloca" title='Alloca' data-ref="233Alloca">Alloca</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a>&gt;(<a class="local col1 ref" href="#231PtrV" title='PtrV' data-ref="231PtrV">PtrV</a>)) {</td></tr>
<tr><th id="1114">1114</th><td>      <b>if</b> (<a class="local col3 ref" href="#233Alloca" title='Alloca' data-ref="233Alloca">Alloca</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10AllocaInst12isSwiftErrorEv" title='llvm::AllocaInst::isSwiftError' data-ref="_ZNK4llvm10AllocaInst12isSwiftErrorEv">isSwiftError</a>())</td></tr>
<tr><th id="1115">1115</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1116">1116</th><td>    }</td></tr>
<tr><th id="1117">1117</th><td>  }</td></tr>
<tr><th id="1118">1118</th><td></td></tr>
<tr><th id="1119">1119</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col4 decl" id="234Val" title='Val' data-type='const llvm::Value *' data-ref="234Val">Val</dfn> = <a class="local col0 ref" href="#230S" title='S' data-ref="230S">S</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm9StoreInst15getValueOperandEv" title='llvm::StoreInst::getValueOperand' data-ref="_ZNK4llvm9StoreInst15getValueOperandEv">getValueOperand</a>();</td></tr>
<tr><th id="1120">1120</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col5 decl" id="235Ptr" title='Ptr' data-type='const llvm::Value *' data-ref="235Ptr">Ptr</dfn> = <a class="local col0 ref" href="#230S" title='S' data-ref="230S">S</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm9StoreInst17getPointerOperandEv" title='llvm::StoreInst::getPointerOperand' data-ref="_ZNK4llvm9StoreInst17getPointerOperandEv">getPointerOperand</a>();</td></tr>
<tr><th id="1121">1121</th><td></td></tr>
<tr><th id="1122">1122</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col6 decl" id="236VT" title='VT' data-type='llvm::MVT' data-ref="236VT">VT</dfn>;</td></tr>
<tr><th id="1123">1123</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::X86FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb">isTypeLegal</a>(<a class="local col4 ref" href="#234Val" title='Val' data-ref="234Val">Val</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col6 ref" href="#236VT" title='VT' data-ref="236VT">VT</a></span>, <i>/*AllowI1=*/</i><b>true</b>))</td></tr>
<tr><th id="1124">1124</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1125">1125</th><td></td></tr>
<tr><th id="1126">1126</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="237Alignment" title='Alignment' data-type='unsigned int' data-ref="237Alignment">Alignment</dfn> = <a class="local col0 ref" href="#230S" title='S' data-ref="230S">S</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm9StoreInst12getAlignmentEv" title='llvm::StoreInst::getAlignment' data-ref="_ZNK4llvm9StoreInst12getAlignmentEv">getAlignment</a>();</td></tr>
<tr><th id="1127">1127</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="238ABIAlignment" title='ABIAlignment' data-type='unsigned int' data-ref="238ABIAlignment">ABIAlignment</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE" title='llvm::DataLayout::getABITypeAlignment' data-ref="_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE">getABITypeAlignment</a>(<a class="local col4 ref" href="#234Val" title='Val' data-ref="234Val">Val</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="1128">1128</th><td>  <b>if</b> (<a class="local col7 ref" href="#237Alignment" title='Alignment' data-ref="237Alignment">Alignment</a> == <var>0</var>) <i>// Ensure that codegen never sees alignment 0</i></td></tr>
<tr><th id="1129">1129</th><td>    <a class="local col7 ref" href="#237Alignment" title='Alignment' data-ref="237Alignment">Alignment</a> = <a class="local col8 ref" href="#238ABIAlignment" title='ABIAlignment' data-ref="238ABIAlignment">ABIAlignment</a>;</td></tr>
<tr><th id="1130">1130</th><td>  <em>bool</em> <dfn class="local col9 decl" id="239Aligned" title='Aligned' data-type='bool' data-ref="239Aligned">Aligned</dfn> = <a class="local col7 ref" href="#237Alignment" title='Alignment' data-ref="237Alignment">Alignment</a> &gt;= <a class="local col8 ref" href="#238ABIAlignment" title='ABIAlignment' data-ref="238ABIAlignment">ABIAlignment</a>;</td></tr>
<tr><th id="1131">1131</th><td></td></tr>
<tr><th id="1132">1132</th><td>  <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> <a class="ref fake" href="X86InstrBuilder.h.html#_ZN4llvm14X86AddressModeC1Ev" title='llvm::X86AddressMode::X86AddressMode' data-ref="_ZN4llvm14X86AddressModeC1Ev"></a><dfn class="local col0 decl" id="240AM" title='AM' data-type='llvm::X86AddressMode' data-ref="240AM">AM</dfn>;</td></tr>
<tr><th id="1133">1133</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::X86SelectAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">X86SelectAddress</a>(<a class="local col5 ref" href="#235Ptr" title='Ptr' data-ref="235Ptr">Ptr</a>, <span class='refarg'><a class="local col0 ref" href="#240AM" title='AM' data-ref="240AM">AM</a></span>))</td></tr>
<tr><th id="1134">1134</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEPKNS1_5ValueERNS1_14X86AddressModeEPNS1_17MachineMemOperandEb" title='(anonymous namespace)::X86FastISel::X86FastEmitStore' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEPKNS1_5ValueERNS1_14X86AddressModeEPNS1_17MachineMemOperandEb">X86FastEmitStore</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col6 ref" href="#236VT" title='VT' data-ref="236VT">VT</a>, <a class="local col4 ref" href="#234Val" title='Val' data-ref="234Val">Val</a>, <span class='refarg'><a class="local col0 ref" href="#240AM" title='AM' data-ref="240AM">AM</a></span>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZNK4llvm8FastISel26createMachineMemOperandForEPKNS_11InstructionE" title='llvm::FastISel::createMachineMemOperandFor' data-ref="_ZNK4llvm8FastISel26createMachineMemOperandForEPKNS_11InstructionE">createMachineMemOperandFor</a>(<a class="local col9 ref" href="#229I" title='I' data-ref="229I">I</a>), <a class="local col9 ref" href="#239Aligned" title='Aligned' data-ref="239Aligned">Aligned</a>);</td></tr>
<tr><th id="1137">1137</th><td>}</td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel12X86SelectRetEPKN4llvm11InstructionE">/// X86SelectRet - Select and emit code to implement ret instructions.</i></td></tr>
<tr><th id="1140">1140</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel12X86SelectRetEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectRet' data-type='bool (anonymous namespace)::X86FastISel::X86SelectRet(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel12X86SelectRetEPKN4llvm11InstructionE">X86SelectRet</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col1 decl" id="241I" title='I' data-type='const llvm::Instruction *' data-ref="241I">I</dfn>) {</td></tr>
<tr><th id="1141">1141</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ReturnInst" title='llvm::ReturnInst' data-ref="llvm::ReturnInst">ReturnInst</a> *<dfn class="local col2 decl" id="242Ret" title='Ret' data-type='const llvm::ReturnInst *' data-ref="242Ret">Ret</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ReturnInst" title='llvm::ReturnInst' data-ref="llvm::ReturnInst">ReturnInst</a>&gt;(<a class="local col1 ref" href="#241I" title='I' data-ref="241I">I</a>);</td></tr>
<tr><th id="1142">1142</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col3 decl" id="243F" title='F' data-type='const llvm::Function &amp;' data-ref="243F">F</dfn> = *<a class="local col1 ref" href="#241I" title='I' data-ref="241I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/BasicBlock.h.html#_ZNK4llvm10BasicBlock9getParentEv" title='llvm::BasicBlock::getParent' data-ref="_ZNK4llvm10BasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1143">1143</th><td>  <em>const</em> <a class="type" href="X86MachineFunctionInfo.h.html#llvm::X86MachineFunctionInfo" title='llvm::X86MachineFunctionInfo' data-ref="llvm::X86MachineFunctionInfo">X86MachineFunctionInfo</a> *<dfn class="local col4 decl" id="244X86MFInfo" title='X86MFInfo' data-type='const llvm::X86MachineFunctionInfo *' data-ref="244X86MFInfo">X86MFInfo</dfn> =</td></tr>
<tr><th id="1144">1144</th><td>      <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="X86MachineFunctionInfo.h.html#llvm::X86MachineFunctionInfo" title='llvm::X86MachineFunctionInfo' data-ref="llvm::X86MachineFunctionInfo">X86MachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::CanLowerReturn" title='llvm::FunctionLoweringInfo::CanLowerReturn' data-ref="llvm::FunctionLoweringInfo::CanLowerReturn">CanLowerReturn</a>)</td></tr>
<tr><th id="1147">1147</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1148">1148</th><td></td></tr>
<tr><th id="1149">1149</th><td>  <b>if</b> (TLI.supportSwiftError() &amp;&amp;</td></tr>
<tr><th id="1150">1150</th><td>      F.getAttributes().hasAttrSomewhere(Attribute::<span class='error' title="no member named &apos;SwiftError&apos; in &apos;llvm::Attribute&apos;">SwiftError</span>))</td></tr>
<tr><th id="1151">1151</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1152">1152</th><td></td></tr>
<tr><th id="1153">1153</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering15supportSplitCSREPNS_15MachineFunctionE" title='llvm::TargetLowering::supportSplitCSR' data-ref="_ZNK4llvm14TargetLowering15supportSplitCSREPNS_15MachineFunctionE">supportSplitCSR</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>))</td></tr>
<tr><th id="1154">1154</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col5 decl" id="245CC" title='CC' data-type='CallingConv::ID' data-ref="245CC">CC</dfn> = <a class="local col3 ref" href="#243F" title='F' data-ref="243F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="1157">1157</th><td>  <b>if</b> (<a class="local col5 ref" href="#245CC" title='CC' data-ref="245CC">CC</a> != <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::C" title='llvm::CallingConv::C' data-ref="llvm::CallingConv::C">C</a> &amp;&amp;</td></tr>
<tr><th id="1158">1158</th><td>      <a class="local col5 ref" href="#245CC" title='CC' data-ref="245CC">CC</a> != <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Fast" title='llvm::CallingConv::Fast' data-ref="llvm::CallingConv::Fast">Fast</a> &amp;&amp;</td></tr>
<tr><th id="1159">1159</th><td>      <a class="local col5 ref" href="#245CC" title='CC' data-ref="245CC">CC</a> != <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_FastCall" title='llvm::CallingConv::X86_FastCall' data-ref="llvm::CallingConv::X86_FastCall">X86_FastCall</a> &amp;&amp;</td></tr>
<tr><th id="1160">1160</th><td>      <a class="local col5 ref" href="#245CC" title='CC' data-ref="245CC">CC</a> != <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_StdCall" title='llvm::CallingConv::X86_StdCall' data-ref="llvm::CallingConv::X86_StdCall">X86_StdCall</a> &amp;&amp;</td></tr>
<tr><th id="1161">1161</th><td>      <a class="local col5 ref" href="#245CC" title='CC' data-ref="245CC">CC</a> != <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_ThisCall" title='llvm::CallingConv::X86_ThisCall' data-ref="llvm::CallingConv::X86_ThisCall">X86_ThisCall</a> &amp;&amp;</td></tr>
<tr><th id="1162">1162</th><td>      <a class="local col5 ref" href="#245CC" title='CC' data-ref="245CC">CC</a> != <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_64_SysV" title='llvm::CallingConv::X86_64_SysV' data-ref="llvm::CallingConv::X86_64_SysV">X86_64_SysV</a> &amp;&amp;</td></tr>
<tr><th id="1163">1163</th><td>      <a class="local col5 ref" href="#245CC" title='CC' data-ref="245CC">CC</a> != <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Win64" title='llvm::CallingConv::Win64' data-ref="llvm::CallingConv::Win64">Win64</a>)</td></tr>
<tr><th id="1164">1164</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1165">1165</th><td></td></tr>
<tr><th id="1166">1166</th><td>  <i>// Don't handle popping bytes if they don't fit the ret's immediate.</i></td></tr>
<tr><th id="1167">1167</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>16</var>&gt;(<a class="local col4 ref" href="#244X86MFInfo" title='X86MFInfo' data-ref="244X86MFInfo">X86MFInfo</a>-&gt;<a class="ref" href="X86MachineFunctionInfo.h.html#_ZNK4llvm22X86MachineFunctionInfo21getBytesToPopOnReturnEv" title='llvm::X86MachineFunctionInfo::getBytesToPopOnReturn' data-ref="_ZNK4llvm22X86MachineFunctionInfo21getBytesToPopOnReturnEv">getBytesToPopOnReturn</a>()))</td></tr>
<tr><th id="1168">1168</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1169">1169</th><td></td></tr>
<tr><th id="1170">1170</th><td>  <i>// fastcc with -tailcallopt is intended to provide a guaranteed</i></td></tr>
<tr><th id="1171">1171</th><td><i>  // tail call optimization. Fastisel doesn't know how to do that.</i></td></tr>
<tr><th id="1172">1172</th><td>  <b>if</b> (<a class="local col5 ref" href="#245CC" title='CC' data-ref="245CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Fast" title='llvm::CallingConv::Fast' data-ref="llvm::CallingConv::Fast">Fast</a> &amp;&amp; <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TM" title='llvm::FastISel::TM' data-ref="llvm::FastISel::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::GuaranteedTailCallOpt" title='llvm::TargetOptions::GuaranteedTailCallOpt' data-ref="llvm::TargetOptions::GuaranteedTailCallOpt">GuaranteedTailCallOpt</a>)</td></tr>
<tr><th id="1173">1173</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1174">1174</th><td></td></tr>
<tr><th id="1175">1175</th><td>  <i>// Let SDISel handle vararg functions.</i></td></tr>
<tr><th id="1176">1176</th><td>  <b>if</b> (<a class="local col3 ref" href="#243F" title='F' data-ref="243F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function8isVarArgEv" title='llvm::Function::isVarArg' data-ref="_ZNK4llvm8Function8isVarArgEv">isVarArg</a>())</td></tr>
<tr><th id="1177">1177</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1178">1178</th><td></td></tr>
<tr><th id="1179">1179</th><td>  <i>// Build a list of return value registers.</i></td></tr>
<tr><th id="1180">1180</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="246RetRegs" title='RetRegs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="246RetRegs">RetRegs</dfn>;</td></tr>
<tr><th id="1181">1181</th><td></td></tr>
<tr><th id="1182">1182</th><td>  <b>if</b> (<a class="local col2 ref" href="#242Ret" title='Ret' data-ref="242Ret">Ret</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#2910" title='llvm::ReturnInst::getNumOperands' data-ref="_ZNK4llvm10ReturnInst14getNumOperandsEv">getNumOperands</a>() &gt; <var>0</var>) {</td></tr>
<tr><th id="1183">1183</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="247Outs" title='Outs' data-type='SmallVector&lt;ISD::OutputArg, 4&gt;' data-ref="247Outs">Outs</dfn>;</td></tr>
<tr><th id="1184">1184</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm13GetReturnInfoEjPNS_4TypeENS_13AttributeListERNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS_14TargetLoweringERKNS_10DataLayoutE" title='llvm::GetReturnInfo' data-ref="_ZN4llvm13GetReturnInfoEjPNS_4TypeENS_13AttributeListERNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS_14TargetLoweringERKNS_10DataLayoutE">GetReturnInfo</a>(<a class="local col5 ref" href="#245CC" title='CC' data-ref="245CC">CC</a>, <a class="local col3 ref" href="#243F" title='F' data-ref="243F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getReturnTypeEv" title='llvm::Function::getReturnType' data-ref="_ZNK4llvm8Function13getReturnTypeEv">getReturnType</a>(), <a class="local col3 ref" href="#243F" title='F' data-ref="243F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getAttributesEv" title='llvm::Function::getAttributes' data-ref="_ZNK4llvm8Function13getAttributesEv">getAttributes</a>(), <span class='refarg'><a class="local col7 ref" href="#247Outs" title='Outs' data-ref="247Outs">Outs</a></span>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>);</td></tr>
<tr><th id="1185">1185</th><td></td></tr>
<tr><th id="1186">1186</th><td>    <i>// Analyze operands of the call, assigning locations to each operand.</i></td></tr>
<tr><th id="1187">1187</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="248ValLocs" title='ValLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="248ValLocs">ValLocs</dfn>;</td></tr>
<tr><th id="1188">1188</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> <dfn class="local col9 decl" id="249CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="249CCInfo">CCInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col5 ref" href="#245CC" title='CC' data-ref="245CC">CC</a>, <a class="local col3 ref" href="#243F" title='F' data-ref="243F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function8isVarArgEv" title='llvm::Function::isVarArg' data-ref="_ZNK4llvm8Function8isVarArgEv">isVarArg</a>(), *<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>, <a class="local col8 ref" href="#248ValLocs" title='ValLocs' data-ref="248ValLocs">ValLocs</a>, <a class="local col1 ref" href="#241I" title='I' data-ref="241I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value10getContextEv" title='llvm::Value::getContext' data-ref="_ZNK4llvm5Value10getContextEv">getContext</a>());</td></tr>
<tr><th id="1189">1189</th><td>    <a class="local col9 ref" href="#249CCInfo" title='CCInfo' data-ref="249CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState13AnalyzeReturnERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E" title='llvm::CCState::AnalyzeReturn' data-ref="_ZN4llvm7CCState13AnalyzeReturnERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E">AnalyzeReturn</a>(<a class="local col7 ref" href="#247Outs" title='Outs' data-ref="247Outs">Outs</a>, <a class="ref" href="X86CallingConv.h.html#_ZN4llvm9RetCC_X86EjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::RetCC_X86' data-ref="_ZN4llvm9RetCC_X86EjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">RetCC_X86</a>);</td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col0 decl" id="250RV" title='RV' data-type='const llvm::Value *' data-ref="250RV">RV</dfn> = <a class="local col2 ref" href="#242Ret" title='Ret' data-ref="242Ret">Ret</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#2910" title='llvm::ReturnInst::getOperand' data-ref="_ZNK4llvm10ReturnInst10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1192">1192</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="251Reg" title='Reg' data-type='unsigned int' data-ref="251Reg">Reg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col0 ref" href="#250RV" title='RV' data-ref="250RV">RV</a>);</td></tr>
<tr><th id="1193">1193</th><td>    <b>if</b> (<a class="local col1 ref" href="#251Reg" title='Reg' data-ref="251Reg">Reg</a> == <var>0</var>)</td></tr>
<tr><th id="1194">1194</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1195">1195</th><td></td></tr>
<tr><th id="1196">1196</th><td>    <i>// Only handle a single return value for now.</i></td></tr>
<tr><th id="1197">1197</th><td>    <b>if</b> (<a class="local col8 ref" href="#248ValLocs" title='ValLocs' data-ref="248ValLocs">ValLocs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() != <var>1</var>)</td></tr>
<tr><th id="1198">1198</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1199">1199</th><td></td></tr>
<tr><th id="1200">1200</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col2 decl" id="252VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="252VA">VA</dfn> = <a class="local col8 ref" href="#248ValLocs" title='ValLocs' data-ref="248ValLocs">ValLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td>    <i>// Don't bother handling odd stuff for now.</i></td></tr>
<tr><th id="1203">1203</th><td>    <b>if</b> (<a class="local col2 ref" href="#252VA" title='VA' data-ref="252VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign10getLocInfoEv" title='llvm::CCValAssign::getLocInfo' data-ref="_ZNK4llvm11CCValAssign10getLocInfoEv">getLocInfo</a>() != <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::Full" title='llvm::CCValAssign::LocInfo::Full' data-ref="llvm::CCValAssign::LocInfo::Full">Full</a>)</td></tr>
<tr><th id="1204">1204</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1205">1205</th><td>    <i>// Only handle register returns for now.</i></td></tr>
<tr><th id="1206">1206</th><td>    <b>if</b> (!<a class="local col2 ref" href="#252VA" title='VA' data-ref="252VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isRegLocEv" title='llvm::CCValAssign::isRegLoc' data-ref="_ZNK4llvm11CCValAssign8isRegLocEv">isRegLoc</a>())</td></tr>
<tr><th id="1207">1207</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td>    <i>// The calling-convention tables for x87 returns don't tell</i></td></tr>
<tr><th id="1210">1210</th><td><i>    // the whole story.</i></td></tr>
<tr><th id="1211">1211</th><td>    <b>if</b> (VA.getLocReg() == X86::<span class='error' title="no member named &apos;FP0&apos; in namespace &apos;llvm::X86&apos;">FP0</span> || VA.getLocReg() == X86::<span class='error' title="no member named &apos;FP1&apos; in namespace &apos;llvm::X86&apos;">FP1</span>)</td></tr>
<tr><th id="1212">1212</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1213">1213</th><td></td></tr>
<tr><th id="1214">1214</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="253SrcReg" title='SrcReg' data-type='unsigned int' data-ref="253SrcReg">SrcReg</dfn> = <a class="local col1 ref" href="#251Reg" title='Reg' data-ref="251Reg">Reg</a> + <a class="local col2 ref" href="#252VA" title='VA' data-ref="252VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValNoEv" title='llvm::CCValAssign::getValNo' data-ref="_ZNK4llvm11CCValAssign8getValNoEv">getValNo</a>();</td></tr>
<tr><th id="1215">1215</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="254SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="254SrcVT">SrcVT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col0 ref" href="#250RV" title='RV' data-ref="250RV">RV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="1216">1216</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="255DstVT" title='DstVT' data-type='llvm::EVT' data-ref="255DstVT">DstVT</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col2 ref" href="#252VA" title='VA' data-ref="252VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>();</td></tr>
<tr><th id="1217">1217</th><td>    <i>// Special handling for extended integers.</i></td></tr>
<tr><th id="1218">1218</th><td>    <b>if</b> (<a class="local col4 ref" href="#254SrcVT" title='SrcVT' data-ref="254SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#255DstVT" title='DstVT' data-ref="255DstVT">DstVT</a>) {</td></tr>
<tr><th id="1219">1219</th><td>      <b>if</b> (<a class="local col4 ref" href="#254SrcVT" title='SrcVT' data-ref="254SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a> &amp;&amp; <a class="local col4 ref" href="#254SrcVT" title='SrcVT' data-ref="254SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> &amp;&amp; <a class="local col4 ref" href="#254SrcVT" title='SrcVT' data-ref="254SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>)</td></tr>
<tr><th id="1220">1220</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1221">1221</th><td></td></tr>
<tr><th id="1222">1222</th><td>      <b>if</b> (!<a class="local col7 ref" href="#247Outs" title='Outs' data-ref="247Outs">Outs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg::Flags" title='llvm::ISD::OutputArg::Flags' data-ref="llvm::ISD::OutputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv" title='llvm::ISD::ArgFlagsTy::isZExt' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv">isZExt</a>() &amp;&amp; !<a class="local col7 ref" href="#247Outs" title='Outs' data-ref="247Outs">Outs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg::Flags" title='llvm::ISD::OutputArg::Flags' data-ref="llvm::ISD::OutputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isSExtEv" title='llvm::ISD::ArgFlagsTy::isSExt' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isSExtEv">isSExt</a>())</td></tr>
<tr><th id="1223">1223</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1224">1224</th><td></td></tr>
<tr><th id="1225">1225</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstVT == MVT::i32 &amp;&amp; &quot;X86 should always ext to i32&quot;) ? void (0) : __assert_fail (&quot;DstVT == MVT::i32 &amp;&amp; \&quot;X86 should always ext to i32\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 1225, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#255DstVT" title='DstVT' data-ref="255DstVT">DstVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <q>"X86 should always ext to i32"</q>);</td></tr>
<tr><th id="1226">1226</th><td></td></tr>
<tr><th id="1227">1227</th><td>      <b>if</b> (<a class="local col4 ref" href="#254SrcVT" title='SrcVT' data-ref="254SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>) {</td></tr>
<tr><th id="1228">1228</th><td>        <b>if</b> (<a class="local col7 ref" href="#247Outs" title='Outs' data-ref="247Outs">Outs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg::Flags" title='llvm::ISD::OutputArg::Flags' data-ref="llvm::ISD::OutputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isSExtEv" title='llvm::ISD::ArgFlagsTy::isSExt' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isSExtEv">isSExt</a>())</td></tr>
<tr><th id="1229">1229</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1230">1230</th><td>        <a class="local col3 ref" href="#253SrcReg" title='SrcReg' data-ref="253SrcReg">SrcReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel18fastEmitZExtFromI1ENS_3MVTEjb" title='llvm::FastISel::fastEmitZExtFromI1' data-ref="_ZN4llvm8FastISel18fastEmitZExtFromI1ENS_3MVTEjb">fastEmitZExtFromI1</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>, <a class="local col3 ref" href="#253SrcReg" title='SrcReg' data-ref="253SrcReg">SrcReg</a>, <i>/*TODO: Kill=*/</i><b>false</b>);</td></tr>
<tr><th id="1231">1231</th><td>        <a class="local col4 ref" href="#254SrcVT" title='SrcVT' data-ref="254SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>;</td></tr>
<tr><th id="1232">1232</th><td>      }</td></tr>
<tr><th id="1233">1233</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="256Op" title='Op' data-type='unsigned int' data-ref="256Op">Op</dfn> = <a class="local col7 ref" href="#247Outs" title='Outs' data-ref="247Outs">Outs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg::Flags" title='llvm::ISD::OutputArg::Flags' data-ref="llvm::ISD::OutputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv" title='llvm::ISD::ArgFlagsTy::isZExt' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv">isZExt</a>() ? <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a> :</td></tr>
<tr><th id="1234">1234</th><td>                                             <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a>;</td></tr>
<tr><th id="1235">1235</th><td>      <a class="local col3 ref" href="#253SrcReg" title='SrcReg' data-ref="253SrcReg">SrcReg</a> = <a class="virtual member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel10fastEmit_rENS_3MVTES1_jjb" title='llvm::FastISel::fastEmit_r' data-ref="_ZN4llvm8FastISel10fastEmit_rENS_3MVTES1_jjb">fastEmit_r</a>(<a class="local col4 ref" href="#254SrcVT" title='SrcVT' data-ref="254SrcVT">SrcVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>(), <a class="local col5 ref" href="#255DstVT" title='DstVT' data-ref="255DstVT">DstVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>(), <a class="local col6 ref" href="#256Op" title='Op' data-ref="256Op">Op</a>,</td></tr>
<tr><th id="1236">1236</th><td>                          <a class="local col3 ref" href="#253SrcReg" title='SrcReg' data-ref="253SrcReg">SrcReg</a>, <i>/*TODO: Kill=*/</i><b>false</b>);</td></tr>
<tr><th id="1237">1237</th><td>    }</td></tr>
<tr><th id="1238">1238</th><td></td></tr>
<tr><th id="1239">1239</th><td>    <i>// Make the copy.</i></td></tr>
<tr><th id="1240">1240</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="257DstReg" title='DstReg' data-type='unsigned int' data-ref="257DstReg">DstReg</dfn> = <a class="local col2 ref" href="#252VA" title='VA' data-ref="252VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>();</td></tr>
<tr><th id="1241">1241</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="258SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="258SrcRC">SrcRC</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#253SrcReg" title='SrcReg' data-ref="253SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1242">1242</th><td>    <i>// Avoid a cross-class copy. This is very unlikely.</i></td></tr>
<tr><th id="1243">1243</th><td>    <b>if</b> (!<a class="local col8 ref" href="#258SrcRC" title='SrcRC' data-ref="258SrcRC">SrcRC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col7 ref" href="#257DstReg" title='DstReg' data-ref="257DstReg">DstReg</a>))</td></tr>
<tr><th id="1244">1244</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1245">1245</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1246">1246</th><td>            <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col7 ref" href="#257DstReg" title='DstReg' data-ref="257DstReg">DstReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#253SrcReg" title='SrcReg' data-ref="253SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1247">1247</th><td></td></tr>
<tr><th id="1248">1248</th><td>    <i>// Add register to return instruction.</i></td></tr>
<tr><th id="1249">1249</th><td>    <a class="local col6 ref" href="#246RetRegs" title='RetRegs' data-ref="246RetRegs">RetRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#252VA" title='VA' data-ref="252VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>());</td></tr>
<tr><th id="1250">1250</th><td>  }</td></tr>
<tr><th id="1251">1251</th><td></td></tr>
<tr><th id="1252">1252</th><td>  <i>// Swift calling convention does not require we copy the sret argument</i></td></tr>
<tr><th id="1253">1253</th><td><i>  // into %rax/%eax for the return, and SRetReturnReg is not set for Swift.</i></td></tr>
<tr><th id="1254">1254</th><td><i></i></td></tr>
<tr><th id="1255">1255</th><td><i>  // All x86 ABIs require that for returning structs by value we copy</i></td></tr>
<tr><th id="1256">1256</th><td><i>  // the sret argument into %rax/%eax (depending on ABI) for the return.</i></td></tr>
<tr><th id="1257">1257</th><td><i>  // We saved the argument into a virtual register in the entry block,</i></td></tr>
<tr><th id="1258">1258</th><td><i>  // so now we copy the value out and into %rax/%eax.</i></td></tr>
<tr><th id="1259">1259</th><td>  <b>if</b> (<a class="local col3 ref" href="#243F" title='F' data-ref="243F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function16hasStructRetAttrEv" title='llvm::Function::hasStructRetAttr' data-ref="_ZNK4llvm8Function16hasStructRetAttrEv">hasStructRetAttr</a>() &amp;&amp; <a class="local col5 ref" href="#245CC" title='CC' data-ref="245CC">CC</a> != <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Swift" title='llvm::CallingConv::Swift' data-ref="llvm::CallingConv::Swift">Swift</a>) {</td></tr>
<tr><th id="1260">1260</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="259Reg" title='Reg' data-type='unsigned int' data-ref="259Reg">Reg</dfn> = <a class="local col4 ref" href="#244X86MFInfo" title='X86MFInfo' data-ref="244X86MFInfo">X86MFInfo</a>-&gt;<a class="ref" href="X86MachineFunctionInfo.h.html#_ZNK4llvm22X86MachineFunctionInfo16getSRetReturnRegEv" title='llvm::X86MachineFunctionInfo::getSRetReturnReg' data-ref="_ZNK4llvm22X86MachineFunctionInfo16getSRetReturnRegEv">getSRetReturnReg</a>();</td></tr>
<tr><th id="1261">1261</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg &amp;&amp; &quot;SRetReturnReg should have been set in LowerFormalArguments()!&quot;) ? void (0) : __assert_fail (&quot;Reg &amp;&amp; \&quot;SRetReturnReg should have been set in LowerFormalArguments()!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 1262, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#259Reg" title='Reg' data-ref="259Reg">Reg</a> &amp;&amp;</td></tr>
<tr><th id="1262">1262</th><td>           <q>"SRetReturnReg should have been set in LowerFormalArguments()!"</q>);</td></tr>
<tr><th id="1263">1263</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="260RetReg" title='RetReg' data-type='unsigned int' data-ref="260RetReg">RetReg</dfn> = Subtarget-&gt;isTarget64BitLP64() ? X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span> : X86::<span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;">EAX</span>;</td></tr>
<tr><th id="1264">1264</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1265">1265</th><td>            <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col0 ref" href="#260RetReg" title='RetReg' data-ref="260RetReg">RetReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#259Reg" title='Reg' data-ref="259Reg">Reg</a>);</td></tr>
<tr><th id="1266">1266</th><td>    <a class="local col6 ref" href="#246RetRegs" title='RetRegs' data-ref="246RetRegs">RetRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#260RetReg" title='RetReg' data-ref="260RetReg">RetReg</a>);</td></tr>
<tr><th id="1267">1267</th><td>  }</td></tr>
<tr><th id="1268">1268</th><td></td></tr>
<tr><th id="1269">1269</th><td>  <i>// Now emit the RET.</i></td></tr>
<tr><th id="1270">1270</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col1 decl" id="261MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="261MIB">MIB</dfn>;</td></tr>
<tr><th id="1271">1271</th><td>  <b>if</b> (<a class="local col4 ref" href="#244X86MFInfo" title='X86MFInfo' data-ref="244X86MFInfo">X86MFInfo</a>-&gt;<a class="ref" href="X86MachineFunctionInfo.h.html#_ZNK4llvm22X86MachineFunctionInfo21getBytesToPopOnReturnEv" title='llvm::X86MachineFunctionInfo::getBytesToPopOnReturn' data-ref="_ZNK4llvm22X86MachineFunctionInfo21getBytesToPopOnReturnEv">getBytesToPopOnReturn</a>()) {</td></tr>
<tr><th id="1272">1272</th><td>    MIB = BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="1273">1273</th><td>                  TII.get(Subtarget-&gt;is64Bit() ? X86::<span class='error' title="no member named &apos;RETIQ&apos; in namespace &apos;llvm::X86&apos;">RETIQ</span> : X86::<span class='error' title="no member named &apos;RETIL&apos; in namespace &apos;llvm::X86&apos;">RETIL</span>))</td></tr>
<tr><th id="1274">1274</th><td>              .addImm(X86MFInfo-&gt;getBytesToPopOnReturn());</td></tr>
<tr><th id="1275">1275</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1276">1276</th><td>    MIB = BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="1277">1277</th><td>                  TII.get(Subtarget-&gt;is64Bit() ? X86::<span class='error' title="no member named &apos;RETQ&apos; in namespace &apos;llvm::X86&apos;">RETQ</span> : X86::<span class='error' title="no member named &apos;RETL&apos; in namespace &apos;llvm::X86&apos;">RETL</span>));</td></tr>
<tr><th id="1278">1278</th><td>  }</td></tr>
<tr><th id="1279">1279</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="262i" title='i' data-type='unsigned int' data-ref="262i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="263e" title='e' data-type='unsigned int' data-ref="263e">e</dfn> = <a class="local col6 ref" href="#246RetRegs" title='RetRegs' data-ref="246RetRegs">RetRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col2 ref" href="#262i" title='i' data-ref="262i">i</a> != <a class="local col3 ref" href="#263e" title='e' data-ref="263e">e</a>; ++<a class="local col2 ref" href="#262i" title='i' data-ref="262i">i</a>)</td></tr>
<tr><th id="1280">1280</th><td>    <a class="local col1 ref" href="#261MIB" title='MIB' data-ref="261MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#246RetRegs" title='RetRegs' data-ref="246RetRegs">RetRegs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#262i" title='i' data-ref="262i">i</a>]</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>);</td></tr>
<tr><th id="1281">1281</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1282">1282</th><td>}</td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel13X86SelectLoadEPKN4llvm11InstructionE">/// X86SelectLoad - Select and emit code to implement load instructions.</i></td></tr>
<tr><th id="1285">1285</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel13X86SelectLoadEPKN4llvm11InstructionE">///</i></td></tr>
<tr><th id="1286">1286</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel13X86SelectLoadEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectLoad' data-type='bool (anonymous namespace)::X86FastISel::X86SelectLoad(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel13X86SelectLoadEPKN4llvm11InstructionE">X86SelectLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col4 decl" id="264I" title='I' data-type='const llvm::Instruction *' data-ref="264I">I</dfn>) {</td></tr>
<tr><th id="1287">1287</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a> *<dfn class="local col5 decl" id="265LI" title='LI' data-type='const llvm::LoadInst *' data-ref="265LI">LI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a>&gt;(<a class="local col4 ref" href="#264I" title='I' data-ref="264I">I</a>);</td></tr>
<tr><th id="1288">1288</th><td></td></tr>
<tr><th id="1289">1289</th><td>  <i>// Atomic loads need special handling.</i></td></tr>
<tr><th id="1290">1290</th><td>  <b>if</b> (<a class="local col5 ref" href="#265LI" title='LI' data-ref="265LI">LI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction8isAtomicEv" title='llvm::Instruction::isAtomic' data-ref="_ZNK4llvm11Instruction8isAtomicEv">isAtomic</a>())</td></tr>
<tr><th id="1291">1291</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1292">1292</th><td></td></tr>
<tr><th id="1293">1293</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col6 decl" id="266SV" title='SV' data-type='const llvm::Value *' data-ref="266SV">SV</dfn> = <a class="local col4 ref" href="#264I" title='I' data-ref="264I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1294">1294</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering17supportSwiftErrorEv" title='llvm::TargetLowering::supportSwiftError' data-ref="_ZNK4llvm14TargetLowering17supportSwiftErrorEv">supportSwiftError</a>()) {</td></tr>
<tr><th id="1295">1295</th><td>    <i>// Swifterror values can come from either a function parameter with</i></td></tr>
<tr><th id="1296">1296</th><td><i>    // swifterror attribute or an alloca with swifterror attribute.</i></td></tr>
<tr><th id="1297">1297</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument">Argument</a> *<dfn class="local col7 decl" id="267Arg" title='Arg' data-type='const llvm::Argument *' data-ref="267Arg"><a class="local col7 ref" href="#267Arg" title='Arg' data-ref="267Arg">Arg</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument">Argument</a>&gt;(<a class="local col6 ref" href="#266SV" title='SV' data-ref="266SV">SV</a>)) {</td></tr>
<tr><th id="1298">1298</th><td>      <b>if</b> (<a class="local col7 ref" href="#267Arg" title='Arg' data-ref="267Arg">Arg</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument17hasSwiftErrorAttrEv" title='llvm::Argument::hasSwiftErrorAttr' data-ref="_ZNK4llvm8Argument17hasSwiftErrorAttrEv">hasSwiftErrorAttr</a>())</td></tr>
<tr><th id="1299">1299</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1300">1300</th><td>    }</td></tr>
<tr><th id="1301">1301</th><td></td></tr>
<tr><th id="1302">1302</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a> *<dfn class="local col8 decl" id="268Alloca" title='Alloca' data-type='const llvm::AllocaInst *' data-ref="268Alloca"><a class="local col8 ref" href="#268Alloca" title='Alloca' data-ref="268Alloca">Alloca</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a>&gt;(<a class="local col6 ref" href="#266SV" title='SV' data-ref="266SV">SV</a>)) {</td></tr>
<tr><th id="1303">1303</th><td>      <b>if</b> (<a class="local col8 ref" href="#268Alloca" title='Alloca' data-ref="268Alloca">Alloca</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10AllocaInst12isSwiftErrorEv" title='llvm::AllocaInst::isSwiftError' data-ref="_ZNK4llvm10AllocaInst12isSwiftErrorEv">isSwiftError</a>())</td></tr>
<tr><th id="1304">1304</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1305">1305</th><td>    }</td></tr>
<tr><th id="1306">1306</th><td>  }</td></tr>
<tr><th id="1307">1307</th><td></td></tr>
<tr><th id="1308">1308</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col9 decl" id="269VT" title='VT' data-type='llvm::MVT' data-ref="269VT">VT</dfn>;</td></tr>
<tr><th id="1309">1309</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::X86FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb">isTypeLegal</a>(<a class="local col5 ref" href="#265LI" title='LI' data-ref="265LI">LI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col9 ref" href="#269VT" title='VT' data-ref="269VT">VT</a></span>, <i>/*AllowI1=*/</i><b>true</b>))</td></tr>
<tr><th id="1310">1310</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1311">1311</th><td></td></tr>
<tr><th id="1312">1312</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col0 decl" id="270Ptr" title='Ptr' data-type='const llvm::Value *' data-ref="270Ptr">Ptr</dfn> = <a class="local col5 ref" href="#265LI" title='LI' data-ref="265LI">LI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm8LoadInst17getPointerOperandEv" title='llvm::LoadInst::getPointerOperand' data-ref="_ZNK4llvm8LoadInst17getPointerOperandEv">getPointerOperand</a>();</td></tr>
<tr><th id="1313">1313</th><td></td></tr>
<tr><th id="1314">1314</th><td>  <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> <a class="ref fake" href="X86InstrBuilder.h.html#_ZN4llvm14X86AddressModeC1Ev" title='llvm::X86AddressMode::X86AddressMode' data-ref="_ZN4llvm14X86AddressModeC1Ev"></a><dfn class="local col1 decl" id="271AM" title='AM' data-type='llvm::X86AddressMode' data-ref="271AM">AM</dfn>;</td></tr>
<tr><th id="1315">1315</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::X86SelectAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">X86SelectAddress</a>(<a class="local col0 ref" href="#270Ptr" title='Ptr' data-ref="270Ptr">Ptr</a>, <span class='refarg'><a class="local col1 ref" href="#271AM" title='AM' data-ref="271AM">AM</a></span>))</td></tr>
<tr><th id="1316">1316</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1317">1317</th><td></td></tr>
<tr><th id="1318">1318</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="272Alignment" title='Alignment' data-type='unsigned int' data-ref="272Alignment">Alignment</dfn> = <a class="local col5 ref" href="#265LI" title='LI' data-ref="265LI">LI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm8LoadInst12getAlignmentEv" title='llvm::LoadInst::getAlignment' data-ref="_ZNK4llvm8LoadInst12getAlignmentEv">getAlignment</a>();</td></tr>
<tr><th id="1319">1319</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="273ABIAlignment" title='ABIAlignment' data-type='unsigned int' data-ref="273ABIAlignment">ABIAlignment</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE" title='llvm::DataLayout::getABITypeAlignment' data-ref="_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE">getABITypeAlignment</a>(<a class="local col5 ref" href="#265LI" title='LI' data-ref="265LI">LI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="1320">1320</th><td>  <b>if</b> (<a class="local col2 ref" href="#272Alignment" title='Alignment' data-ref="272Alignment">Alignment</a> == <var>0</var>) <i>// Ensure that codegen never sees alignment 0</i></td></tr>
<tr><th id="1321">1321</th><td>    <a class="local col2 ref" href="#272Alignment" title='Alignment' data-ref="272Alignment">Alignment</a> = <a class="local col3 ref" href="#273ABIAlignment" title='ABIAlignment' data-ref="273ABIAlignment">ABIAlignment</a>;</td></tr>
<tr><th id="1322">1322</th><td></td></tr>
<tr><th id="1323">1323</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="274ResultReg" title='ResultReg' data-type='unsigned int' data-ref="274ResultReg">ResultReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1324">1324</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel15X86FastEmitLoadEN4llvm3MVTERNS1_14X86AddressModeEPNS1_17MachineMemOperandERjj" title='(anonymous namespace)::X86FastISel::X86FastEmitLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel15X86FastEmitLoadEN4llvm3MVTERNS1_14X86AddressModeEPNS1_17MachineMemOperandERjj">X86FastEmitLoad</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#269VT" title='VT' data-ref="269VT">VT</a>, <span class='refarg'><a class="local col1 ref" href="#271AM" title='AM' data-ref="271AM">AM</a></span>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZNK4llvm8FastISel26createMachineMemOperandForEPKNS_11InstructionE" title='llvm::FastISel::createMachineMemOperandFor' data-ref="_ZNK4llvm8FastISel26createMachineMemOperandForEPKNS_11InstructionE">createMachineMemOperandFor</a>(<a class="local col5 ref" href="#265LI" title='LI' data-ref="265LI">LI</a>), <span class='refarg'><a class="local col4 ref" href="#274ResultReg" title='ResultReg' data-ref="274ResultReg">ResultReg</a></span>,</td></tr>
<tr><th id="1325">1325</th><td>                       <a class="local col2 ref" href="#272Alignment" title='Alignment' data-ref="272Alignment">Alignment</a>))</td></tr>
<tr><th id="1326">1326</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1327">1327</th><td></td></tr>
<tr><th id="1328">1328</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col4 ref" href="#264I" title='I' data-ref="264I">I</a>, <a class="local col4 ref" href="#274ResultReg" title='ResultReg' data-ref="274ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1329">1329</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1330">1330</th><td>}</td></tr>
<tr><th id="1331">1331</th><td></td></tr>
<tr><th id="1332">1332</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL18X86ChooseCmpOpcodeN4llvm3EVTEPKNS_12X86SubtargetE" title='X86ChooseCmpOpcode' data-type='unsigned int X86ChooseCmpOpcode(llvm::EVT VT, const llvm::X86Subtarget * Subtarget)' data-ref="_ZL18X86ChooseCmpOpcodeN4llvm3EVTEPKNS_12X86SubtargetE">X86ChooseCmpOpcode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="275VT" title='VT' data-type='llvm::EVT' data-ref="275VT">VT</dfn>, <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> *<dfn class="local col6 decl" id="276Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget *' data-ref="276Subtarget">Subtarget</dfn>) {</td></tr>
<tr><th id="1333">1333</th><td>  <em>bool</em> <dfn class="local col7 decl" id="277HasAVX512" title='HasAVX512' data-type='bool' data-ref="277HasAVX512">HasAVX512</dfn> = <a class="local col6 ref" href="#276Subtarget" title='Subtarget' data-ref="276Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>();</td></tr>
<tr><th id="1334">1334</th><td>  <em>bool</em> <dfn class="local col8 decl" id="278HasAVX" title='HasAVX' data-type='bool' data-ref="278HasAVX">HasAVX</dfn> = <a class="local col6 ref" href="#276Subtarget" title='Subtarget' data-ref="276Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</a>();</td></tr>
<tr><th id="1335">1335</th><td>  <em>bool</em> <dfn class="local col9 decl" id="279X86ScalarSSEf32" title='X86ScalarSSEf32' data-type='bool' data-ref="279X86ScalarSSEf32">X86ScalarSSEf32</dfn> = <a class="local col6 ref" href="#276Subtarget" title='Subtarget' data-ref="276Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasSSE1Ev" title='llvm::X86Subtarget::hasSSE1' data-ref="_ZNK4llvm12X86Subtarget7hasSSE1Ev">hasSSE1</a>();</td></tr>
<tr><th id="1336">1336</th><td>  <em>bool</em> <dfn class="local col0 decl" id="280X86ScalarSSEf64" title='X86ScalarSSEf64' data-type='bool' data-ref="280X86ScalarSSEf64">X86ScalarSSEf64</dfn> = <a class="local col6 ref" href="#276Subtarget" title='Subtarget' data-ref="276Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasSSE2Ev" title='llvm::X86Subtarget::hasSSE2' data-ref="_ZNK4llvm12X86Subtarget7hasSSE2Ev">hasSSE2</a>();</td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td>  <b>switch</b> (<a class="local col5 ref" href="#275VT" title='VT' data-ref="275VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="1339">1339</th><td>  <b>default</b>:       <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1340">1340</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:  <b>return</b> X86::<span class='error' title="no member named &apos;CMP8rr&apos; in namespace &apos;llvm::X86&apos;">CMP8rr</span>;</td></tr>
<tr><th id="1341">1341</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>: <b>return</b> X86::<span class='error' title="no member named &apos;CMP16rr&apos; in namespace &apos;llvm::X86&apos;">CMP16rr</span>;</td></tr>
<tr><th id="1342">1342</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>: <b>return</b> X86::<span class='error' title="no member named &apos;CMP32rr&apos; in namespace &apos;llvm::X86&apos;">CMP32rr</span>;</td></tr>
<tr><th id="1343">1343</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>: <b>return</b> X86::<span class='error' title="no member named &apos;CMP64rr&apos; in namespace &apos;llvm::X86&apos;">CMP64rr</span>;</td></tr>
<tr><th id="1344">1344</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>:</td></tr>
<tr><th id="1345">1345</th><td>    <b>return</b> X86ScalarSSEf32</td></tr>
<tr><th id="1346">1346</th><td>               ? (HasAVX512 ? X86::<span class='error' title="no member named &apos;VUCOMISSZrr&apos; in namespace &apos;llvm::X86&apos;">VUCOMISSZrr</span></td></tr>
<tr><th id="1347">1347</th><td>                            : HasAVX ? X86::<span class='error' title="no member named &apos;VUCOMISSrr&apos; in namespace &apos;llvm::X86&apos;">VUCOMISSrr</span> : X86::<span class='error' title="no member named &apos;UCOMISSrr&apos; in namespace &apos;llvm::X86&apos;">UCOMISSrr</span>)</td></tr>
<tr><th id="1348">1348</th><td>               : <var>0</var>;</td></tr>
<tr><th id="1349">1349</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>:</td></tr>
<tr><th id="1350">1350</th><td>    <b>return</b> X86ScalarSSEf64</td></tr>
<tr><th id="1351">1351</th><td>               ? (HasAVX512 ? X86::<span class='error' title="no member named &apos;VUCOMISDZrr&apos; in namespace &apos;llvm::X86&apos;">VUCOMISDZrr</span></td></tr>
<tr><th id="1352">1352</th><td>                            : HasAVX ? X86::<span class='error' title="no member named &apos;VUCOMISDrr&apos; in namespace &apos;llvm::X86&apos;">VUCOMISDrr</span> : X86::<span class='error' title="no member named &apos;UCOMISDrr&apos; in namespace &apos;llvm::X86&apos;">UCOMISDrr</span>)</td></tr>
<tr><th id="1353">1353</th><td>               : <var>0</var>;</td></tr>
<tr><th id="1354">1354</th><td>  }</td></tr>
<tr><th id="1355">1355</th><td>}</td></tr>
<tr><th id="1356">1356</th><td></td></tr>
<tr><th id="1357">1357</th><td><i class="doc" data-doc="_ZL27X86ChooseCmpImmediateOpcodeN4llvm3EVTEPKNS_11ConstantIntE">/// If we have a comparison with RHS as the RHS  of the comparison, return an</i></td></tr>
<tr><th id="1358">1358</th><td><i class="doc" data-doc="_ZL27X86ChooseCmpImmediateOpcodeN4llvm3EVTEPKNS_11ConstantIntE">/// opcode that works for the compare (e.g. CMP32ri) otherwise return 0.</i></td></tr>
<tr><th id="1359">1359</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL27X86ChooseCmpImmediateOpcodeN4llvm3EVTEPKNS_11ConstantIntE" title='X86ChooseCmpImmediateOpcode' data-type='unsigned int X86ChooseCmpImmediateOpcode(llvm::EVT VT, const llvm::ConstantInt * RHSC)' data-ref="_ZL27X86ChooseCmpImmediateOpcodeN4llvm3EVTEPKNS_11ConstantIntE">X86ChooseCmpImmediateOpcode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="281VT" title='VT' data-type='llvm::EVT' data-ref="281VT">VT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col2 decl" id="282RHSC" title='RHSC' data-type='const llvm::ConstantInt *' data-ref="282RHSC">RHSC</dfn>) {</td></tr>
<tr><th id="1360">1360</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="283Val" title='Val' data-type='int64_t' data-ref="283Val">Val</dfn> = <a class="local col2 ref" href="#282RHSC" title='RHSC' data-ref="282RHSC">RHSC</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="1361">1361</th><td>  <b>switch</b> (<a class="local col1 ref" href="#281VT" title='VT' data-ref="281VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="1362">1362</th><td>  <i>// Otherwise, we can't fold the immediate into this comparison.</i></td></tr>
<tr><th id="1363">1363</th><td>  <b>default</b>:</td></tr>
<tr><th id="1364">1364</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1365">1365</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:</td></tr>
<tr><th id="1366">1366</th><td>    <b>return</b> X86::<span class='error' title="no member named &apos;CMP8ri&apos; in namespace &apos;llvm::X86&apos;">CMP8ri</span>;</td></tr>
<tr><th id="1367">1367</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>:</td></tr>
<tr><th id="1368">1368</th><td>    <b>if</b> (isInt&lt;<var>8</var>&gt;(Val))</td></tr>
<tr><th id="1369">1369</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;CMP16ri8&apos; in namespace &apos;llvm::X86&apos;">CMP16ri8</span>;</td></tr>
<tr><th id="1370">1370</th><td>    <b>return</b> X86::<span class='error' title="no member named &apos;CMP16ri&apos; in namespace &apos;llvm::X86&apos;">CMP16ri</span>;</td></tr>
<tr><th id="1371">1371</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>:</td></tr>
<tr><th id="1372">1372</th><td>    <b>if</b> (isInt&lt;<var>8</var>&gt;(Val))</td></tr>
<tr><th id="1373">1373</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;CMP32ri8&apos; in namespace &apos;llvm::X86&apos;">CMP32ri8</span>;</td></tr>
<tr><th id="1374">1374</th><td>    <b>return</b> X86::<span class='error' title="no member named &apos;CMP32ri&apos; in namespace &apos;llvm::X86&apos;">CMP32ri</span>;</td></tr>
<tr><th id="1375">1375</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>:</td></tr>
<tr><th id="1376">1376</th><td>    <b>if</b> (isInt&lt;<var>8</var>&gt;(Val))</td></tr>
<tr><th id="1377">1377</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;CMP64ri8&apos; in namespace &apos;llvm::X86&apos;">CMP64ri8</span>;</td></tr>
<tr><th id="1378">1378</th><td>    <i>// 64-bit comparisons are only valid if the immediate fits in a 32-bit sext</i></td></tr>
<tr><th id="1379">1379</th><td><i>    // field.</i></td></tr>
<tr><th id="1380">1380</th><td>    <b>if</b> (isInt&lt;<var>32</var>&gt;(Val))</td></tr>
<tr><th id="1381">1381</th><td>      <b>return</b> X86::<span class='error' title="no member named &apos;CMP64ri32&apos; in namespace &apos;llvm::X86&apos;">CMP64ri32</span>;</td></tr>
<tr><th id="1382">1382</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1383">1383</th><td>  }</td></tr>
<tr><th id="1384">1384</th><td>}</td></tr>
<tr><th id="1385">1385</th><td></td></tr>
<tr><th id="1386">1386</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel18X86FastEmitCompareEPKN4llvm5ValueES4_NS1_3EVTERKNS1_8DebugLocE" title='(anonymous namespace)::X86FastISel::X86FastEmitCompare' data-type='bool (anonymous namespace)::X86FastISel::X86FastEmitCompare(const llvm::Value * Op0, const llvm::Value * Op1, llvm::EVT VT, const llvm::DebugLoc &amp; CurDbgLoc)' data-ref="_ZN12_GLOBAL__N_111X86FastISel18X86FastEmitCompareEPKN4llvm5ValueES4_NS1_3EVTERKNS1_8DebugLocE">X86FastEmitCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col4 decl" id="284Op0" title='Op0' data-type='const llvm::Value *' data-ref="284Op0">Op0</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col5 decl" id="285Op1" title='Op1' data-type='const llvm::Value *' data-ref="285Op1">Op1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="286VT" title='VT' data-type='llvm::EVT' data-ref="286VT">VT</dfn>,</td></tr>
<tr><th id="1387">1387</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="287CurDbgLoc" title='CurDbgLoc' data-type='const llvm::DebugLoc &amp;' data-ref="287CurDbgLoc">CurDbgLoc</dfn>) {</td></tr>
<tr><th id="1388">1388</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="288Op0Reg" title='Op0Reg' data-type='unsigned int' data-ref="288Op0Reg">Op0Reg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col4 ref" href="#284Op0" title='Op0' data-ref="284Op0">Op0</a>);</td></tr>
<tr><th id="1389">1389</th><td>  <b>if</b> (<a class="local col8 ref" href="#288Op0Reg" title='Op0Reg' data-ref="288Op0Reg">Op0Reg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1390">1390</th><td></td></tr>
<tr><th id="1391">1391</th><td>  <i>// Handle 'null' like i32/i64 0.</i></td></tr>
<tr><th id="1392">1392</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantPointerNull" title='llvm::ConstantPointerNull' data-ref="llvm::ConstantPointerNull">ConstantPointerNull</a>&gt;(<a class="local col5 ref" href="#285Op1" title='Op1' data-ref="285Op1">Op1</a>))</td></tr>
<tr><th id="1393">1393</th><td>    <a class="local col5 ref" href="#285Op1" title='Op1' data-ref="285Op1">Op1</a> = <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a>::<a class="ref" href="../../../include/llvm/IR/Constant.h.html#_ZN4llvm8Constant12getNullValueEPNS_4TypeE" title='llvm::Constant::getNullValue' data-ref="_ZN4llvm8Constant12getNullValueEPNS_4TypeE">getNullValue</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout13getIntPtrTypeERNS_11LLVMContextEj" title='llvm::DataLayout::getIntPtrType' data-ref="_ZNK4llvm10DataLayout13getIntPtrTypeERNS_11LLVMContextEj">getIntPtrType</a>(<span class='refarg'><a class="local col4 ref" href="#284Op0" title='Op0' data-ref="284Op0">Op0</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value10getContextEv" title='llvm::Value::getContext' data-ref="_ZNK4llvm5Value10getContextEv">getContext</a>()</span>));</td></tr>
<tr><th id="1394">1394</th><td></td></tr>
<tr><th id="1395">1395</th><td>  <i>// We have two options: compare with register or immediate.  If the RHS of</i></td></tr>
<tr><th id="1396">1396</th><td><i>  // the compare is an immediate that we can fold into this compare, use</i></td></tr>
<tr><th id="1397">1397</th><td><i>  // CMPri, otherwise use CMPrr.</i></td></tr>
<tr><th id="1398">1398</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col9 decl" id="289Op1C" title='Op1C' data-type='const llvm::ConstantInt *' data-ref="289Op1C"><a class="local col9 ref" href="#289Op1C" title='Op1C' data-ref="289Op1C">Op1C</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col5 ref" href="#285Op1" title='Op1' data-ref="285Op1">Op1</a>)) {</td></tr>
<tr><th id="1399">1399</th><td>    <b>if</b> (<em>unsigned</em> <dfn class="local col0 decl" id="290CompareImmOpc" title='CompareImmOpc' data-type='unsigned int' data-ref="290CompareImmOpc"><a class="local col0 ref" href="#290CompareImmOpc" title='CompareImmOpc' data-ref="290CompareImmOpc">CompareImmOpc</a></dfn> = <a class="tu ref" href="#_ZL27X86ChooseCmpImmediateOpcodeN4llvm3EVTEPKNS_11ConstantIntE" title='X86ChooseCmpImmediateOpcode' data-use='c' data-ref="_ZL27X86ChooseCmpImmediateOpcodeN4llvm3EVTEPKNS_11ConstantIntE">X86ChooseCmpImmediateOpcode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#286VT" title='VT' data-ref="286VT">VT</a>, <a class="local col9 ref" href="#289Op1C" title='Op1C' data-ref="289Op1C">Op1C</a>)) {</td></tr>
<tr><th id="1400">1400</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="local col7 ref" href="#287CurDbgLoc" title='CurDbgLoc' data-ref="287CurDbgLoc">CurDbgLoc</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#290CompareImmOpc" title='CompareImmOpc' data-ref="290CompareImmOpc">CompareImmOpc</a>))</td></tr>
<tr><th id="1401">1401</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#288Op0Reg" title='Op0Reg' data-ref="288Op0Reg">Op0Reg</a>)</td></tr>
<tr><th id="1402">1402</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#289Op1C" title='Op1C' data-ref="289Op1C">Op1C</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>());</td></tr>
<tr><th id="1403">1403</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1404">1404</th><td>    }</td></tr>
<tr><th id="1405">1405</th><td>  }</td></tr>
<tr><th id="1406">1406</th><td></td></tr>
<tr><th id="1407">1407</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="291CompareOpc" title='CompareOpc' data-type='unsigned int' data-ref="291CompareOpc">CompareOpc</dfn> = <a class="tu ref" href="#_ZL18X86ChooseCmpOpcodeN4llvm3EVTEPKNS_12X86SubtargetE" title='X86ChooseCmpOpcode' data-use='c' data-ref="_ZL18X86ChooseCmpOpcodeN4llvm3EVTEPKNS_12X86SubtargetE">X86ChooseCmpOpcode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#286VT" title='VT' data-ref="286VT">VT</a>, <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>);</td></tr>
<tr><th id="1408">1408</th><td>  <b>if</b> (<a class="local col1 ref" href="#291CompareOpc" title='CompareOpc' data-ref="291CompareOpc">CompareOpc</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1409">1409</th><td></td></tr>
<tr><th id="1410">1410</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="292Op1Reg" title='Op1Reg' data-type='unsigned int' data-ref="292Op1Reg">Op1Reg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col5 ref" href="#285Op1" title='Op1' data-ref="285Op1">Op1</a>);</td></tr>
<tr><th id="1411">1411</th><td>  <b>if</b> (<a class="local col2 ref" href="#292Op1Reg" title='Op1Reg' data-ref="292Op1Reg">Op1Reg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1412">1412</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="local col7 ref" href="#287CurDbgLoc" title='CurDbgLoc' data-ref="287CurDbgLoc">CurDbgLoc</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#291CompareOpc" title='CompareOpc' data-ref="291CompareOpc">CompareOpc</a>))</td></tr>
<tr><th id="1413">1413</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#288Op0Reg" title='Op0Reg' data-ref="288Op0Reg">Op0Reg</a>)</td></tr>
<tr><th id="1414">1414</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#292Op1Reg" title='Op1Reg' data-ref="292Op1Reg">Op1Reg</a>);</td></tr>
<tr><th id="1415">1415</th><td></td></tr>
<tr><th id="1416">1416</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1417">1417</th><td>}</td></tr>
<tr><th id="1418">1418</th><td></td></tr>
<tr><th id="1419">1419</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel12X86SelectCmpEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectCmp' data-type='bool (anonymous namespace)::X86FastISel::X86SelectCmp(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel12X86SelectCmpEPKN4llvm11InstructionE">X86SelectCmp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col3 decl" id="293I" title='I' data-type='const llvm::Instruction *' data-ref="293I">I</dfn>) {</td></tr>
<tr><th id="1420">1420</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a> *<dfn class="local col4 decl" id="294CI" title='CI' data-type='const llvm::CmpInst *' data-ref="294CI">CI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>&gt;(<a class="local col3 ref" href="#293I" title='I' data-ref="293I">I</a>);</td></tr>
<tr><th id="1421">1421</th><td></td></tr>
<tr><th id="1422">1422</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col5 decl" id="295VT" title='VT' data-type='llvm::MVT' data-ref="295VT">VT</dfn>;</td></tr>
<tr><th id="1423">1423</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::X86FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb">isTypeLegal</a>(<a class="local col3 ref" href="#293I" title='I' data-ref="293I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col5 ref" href="#295VT" title='VT' data-ref="295VT">VT</a></span>))</td></tr>
<tr><th id="1424">1424</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1425">1425</th><td></td></tr>
<tr><th id="1426">1426</th><td>  <i>// Try to optimize or fold the cmp.</i></td></tr>
<tr><th id="1427">1427</th><td>  <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col6 decl" id="296Predicate" title='Predicate' data-type='CmpInst::Predicate' data-ref="296Predicate">Predicate</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE" title='llvm::FastISel::optimizeCmpPredicate' data-ref="_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE">optimizeCmpPredicate</a>(<a class="local col4 ref" href="#294CI" title='CI' data-ref="294CI">CI</a>);</td></tr>
<tr><th id="1428">1428</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="297ResultReg" title='ResultReg' data-type='unsigned int' data-ref="297ResultReg">ResultReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1429">1429</th><td>  <b>switch</b> (<a class="local col6 ref" href="#296Predicate" title='Predicate' data-ref="296Predicate">Predicate</a>) {</td></tr>
<tr><th id="1430">1430</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1431">1431</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_FALSE" title='llvm::CmpInst::Predicate::FCMP_FALSE' data-ref="llvm::CmpInst::Predicate::FCMP_FALSE">FCMP_FALSE</a>: {</td></tr>
<tr><th id="1432">1432</th><td>    ResultReg = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>);</td></tr>
<tr><th id="1433">1433</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;MOV32r0&apos; in namespace &apos;llvm::X86&apos;">MOV32r0</span>),</td></tr>
<tr><th id="1434">1434</th><td>            ResultReg);</td></tr>
<tr><th id="1435">1435</th><td>    ResultReg = fastEmitInst_extractsubreg(MVT::i8, ResultReg, <i>/*Kill=*/</i><b>true</b>,</td></tr>
<tr><th id="1436">1436</th><td>                                           X86::<span class='error' title="no member named &apos;sub_8bit&apos; in namespace &apos;llvm::X86&apos;">sub_8bit</span>);</td></tr>
<tr><th id="1437">1437</th><td>    <b>if</b> (!<a class="local col7 ref" href="#297ResultReg" title='ResultReg' data-ref="297ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1438">1438</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1439">1439</th><td>    <b>break</b>;</td></tr>
<tr><th id="1440">1440</th><td>  }</td></tr>
<tr><th id="1441">1441</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_TRUE" title='llvm::CmpInst::Predicate::FCMP_TRUE' data-ref="llvm::CmpInst::Predicate::FCMP_TRUE">FCMP_TRUE</a>: {</td></tr>
<tr><th id="1442">1442</th><td>    ResultReg = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>);</td></tr>
<tr><th id="1443">1443</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;MOV8ri&apos; in namespace &apos;llvm::X86&apos;">MOV8ri</span>),</td></tr>
<tr><th id="1444">1444</th><td>            ResultReg).addImm(<var>1</var>);</td></tr>
<tr><th id="1445">1445</th><td>    <b>break</b>;</td></tr>
<tr><th id="1446">1446</th><td>  }</td></tr>
<tr><th id="1447">1447</th><td>  }</td></tr>
<tr><th id="1448">1448</th><td></td></tr>
<tr><th id="1449">1449</th><td>  <b>if</b> (<a class="local col7 ref" href="#297ResultReg" title='ResultReg' data-ref="297ResultReg">ResultReg</a>) {</td></tr>
<tr><th id="1450">1450</th><td>    <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col3 ref" href="#293I" title='I' data-ref="293I">I</a>, <a class="local col7 ref" href="#297ResultReg" title='ResultReg' data-ref="297ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1451">1451</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1452">1452</th><td>  }</td></tr>
<tr><th id="1453">1453</th><td></td></tr>
<tr><th id="1454">1454</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col8 decl" id="298LHS" title='LHS' data-type='const llvm::Value *' data-ref="298LHS">LHS</dfn> = <a class="local col4 ref" href="#294CI" title='CI' data-ref="294CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#885" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1455">1455</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col9 decl" id="299RHS" title='RHS' data-type='const llvm::Value *' data-ref="299RHS">RHS</dfn> = <a class="local col4 ref" href="#294CI" title='CI' data-ref="294CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#885" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1456">1456</th><td></td></tr>
<tr><th id="1457">1457</th><td>  <i>// The optimizer might have replaced fcmp oeq %x, %x with fcmp ord %x, 0.0.</i></td></tr>
<tr><th id="1458">1458</th><td><i>  // We don't have to materialize a zero constant for this case and can just use</i></td></tr>
<tr><th id="1459">1459</th><td><i>  // %x again on the RHS.</i></td></tr>
<tr><th id="1460">1460</th><td>  <b>if</b> (<a class="local col6 ref" href="#296Predicate" title='Predicate' data-ref="296Predicate">Predicate</a> == <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ORD" title='llvm::CmpInst::Predicate::FCMP_ORD' data-ref="llvm::CmpInst::Predicate::FCMP_ORD">FCMP_ORD</a> || <a class="local col6 ref" href="#296Predicate" title='Predicate' data-ref="296Predicate">Predicate</a> == <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UNO" title='llvm::CmpInst::Predicate::FCMP_UNO' data-ref="llvm::CmpInst::Predicate::FCMP_UNO">FCMP_UNO</a>) {</td></tr>
<tr><th id="1461">1461</th><td>    <em>const</em> <em>auto</em> *<dfn class="local col0 decl" id="300RHSC" title='RHSC' data-type='const llvm::ConstantFP *' data-ref="300RHSC">RHSC</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a>&gt;(<a class="local col9 ref" href="#299RHS" title='RHS' data-ref="299RHS">RHS</a>);</td></tr>
<tr><th id="1462">1462</th><td>    <b>if</b> (<a class="local col0 ref" href="#300RHSC" title='RHSC' data-ref="300RHSC">RHSC</a> &amp;&amp; <a class="local col0 ref" href="#300RHSC" title='RHSC' data-ref="300RHSC">RHSC</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constant.h.html#_ZNK4llvm8Constant11isNullValueEv" title='llvm::Constant::isNullValue' data-ref="_ZNK4llvm8Constant11isNullValueEv">isNullValue</a>())</td></tr>
<tr><th id="1463">1463</th><td>      <a class="local col9 ref" href="#299RHS" title='RHS' data-ref="299RHS">RHS</a> = <a class="local col8 ref" href="#298LHS" title='LHS' data-ref="298LHS">LHS</a>;</td></tr>
<tr><th id="1464">1464</th><td>  }</td></tr>
<tr><th id="1465">1465</th><td></td></tr>
<tr><th id="1466">1466</th><td>  <i>// FCMP_OEQ and FCMP_UNE cannot be checked with a single instruction.</i></td></tr>
<tr><th id="1467">1467</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="301SETFOpcTable" title='SETFOpcTable' data-type='const uint16_t [2][3]' data-ref="301SETFOpcTable">SETFOpcTable</dfn>[<var>2</var>][<var>3</var>] = {</td></tr>
<tr><th id="1468">1468</th><td>    { X86::COND_E,  X86::COND_NP, X86::<span class='error' title="no member named &apos;AND8rr&apos; in namespace &apos;llvm::X86&apos;">AND8rr</span> },</td></tr>
<tr><th id="1469">1469</th><td>    { X86::COND_NE, X86::COND_P,  X86::<span class='error' title="no member named &apos;OR8rr&apos; in namespace &apos;llvm::X86&apos;">OR8rr</span>  }</td></tr>
<tr><th id="1470">1470</th><td>  };</td></tr>
<tr><th id="1471">1471</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col2 decl" id="302SETFOpc" title='SETFOpc' data-type='const uint16_t *' data-ref="302SETFOpc">SETFOpc</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1472">1472</th><td>  <b>switch</b> (<a class="local col6 ref" href="#296Predicate" title='Predicate' data-ref="296Predicate">Predicate</a>) {</td></tr>
<tr><th id="1473">1473</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1474">1474</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OEQ" title='llvm::CmpInst::Predicate::FCMP_OEQ' data-ref="llvm::CmpInst::Predicate::FCMP_OEQ">FCMP_OEQ</a>: <a class="local col2 ref" href="#302SETFOpc" title='SETFOpc' data-ref="302SETFOpc">SETFOpc</a> = &amp;<a class="local col1 ref" href="#301SETFOpcTable" title='SETFOpcTable' data-ref="301SETFOpcTable">SETFOpcTable</a>[<var>0</var>][<var>0</var>]; <b>break</b>;</td></tr>
<tr><th id="1475">1475</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UNE" title='llvm::CmpInst::Predicate::FCMP_UNE' data-ref="llvm::CmpInst::Predicate::FCMP_UNE">FCMP_UNE</a>: <a class="local col2 ref" href="#302SETFOpc" title='SETFOpc' data-ref="302SETFOpc">SETFOpc</a> = &amp;<a class="local col1 ref" href="#301SETFOpcTable" title='SETFOpcTable' data-ref="301SETFOpcTable">SETFOpcTable</a>[<var>1</var>][<var>0</var>]; <b>break</b>;</td></tr>
<tr><th id="1476">1476</th><td>  }</td></tr>
<tr><th id="1477">1477</th><td></td></tr>
<tr><th id="1478">1478</th><td>  ResultReg = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>);</td></tr>
<tr><th id="1479">1479</th><td>  <b>if</b> (<a class="local col2 ref" href="#302SETFOpc" title='SETFOpc' data-ref="302SETFOpc">SETFOpc</a>) {</td></tr>
<tr><th id="1480">1480</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel18X86FastEmitCompareEPKN4llvm5ValueES4_NS1_3EVTERKNS1_8DebugLocE" title='(anonymous namespace)::X86FastISel::X86FastEmitCompare' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel18X86FastEmitCompareEPKN4llvm5ValueES4_NS1_3EVTERKNS1_8DebugLocE">X86FastEmitCompare</a>(<a class="local col8 ref" href="#298LHS" title='LHS' data-ref="298LHS">LHS</a>, <a class="local col9 ref" href="#299RHS" title='RHS' data-ref="299RHS">RHS</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col5 ref" href="#295VT" title='VT' data-ref="295VT">VT</a>, <a class="local col3 ref" href="#293I" title='I' data-ref="293I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction11getDebugLocEv" title='llvm::Instruction::getDebugLoc' data-ref="_ZNK4llvm11Instruction11getDebugLocEv">getDebugLoc</a>()))</td></tr>
<tr><th id="1481">1481</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1482">1482</th><td></td></tr>
<tr><th id="1483">1483</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="303FlagReg1" title='FlagReg1' data-type='unsigned int' data-ref="303FlagReg1">FlagReg1</dfn> = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>);</td></tr>
<tr><th id="1484">1484</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="304FlagReg2" title='FlagReg2' data-type='unsigned int' data-ref="304FlagReg2">FlagReg2</dfn> = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>);</td></tr>
<tr><th id="1485">1485</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;SETCCr&apos; in namespace &apos;llvm::X86&apos;">SETCCr</span>),</td></tr>
<tr><th id="1486">1486</th><td>            FlagReg1).addImm(SETFOpc[<var>0</var>]);</td></tr>
<tr><th id="1487">1487</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;SETCCr&apos; in namespace &apos;llvm::X86&apos;">SETCCr</span>),</td></tr>
<tr><th id="1488">1488</th><td>            FlagReg2).addImm(SETFOpc[<var>1</var>]);</td></tr>
<tr><th id="1489">1489</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#302SETFOpc" title='SETFOpc' data-ref="302SETFOpc">SETFOpc</a>[<var>2</var>]),</td></tr>
<tr><th id="1490">1490</th><td>            <a class="local col7 ref" href="#297ResultReg" title='ResultReg' data-ref="297ResultReg">ResultReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#303FlagReg1" title='FlagReg1' data-ref="303FlagReg1">FlagReg1</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#304FlagReg2" title='FlagReg2' data-ref="304FlagReg2">FlagReg2</a>);</td></tr>
<tr><th id="1491">1491</th><td>    <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col3 ref" href="#293I" title='I' data-ref="293I">I</a>, <a class="local col7 ref" href="#297ResultReg" title='ResultReg' data-ref="297ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1492">1492</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1493">1493</th><td>  }</td></tr>
<tr><th id="1494">1494</th><td></td></tr>
<tr><th id="1495">1495</th><td>  <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="local col5 decl" id="305CC" title='CC' data-type='X86::CondCode' data-ref="305CC">CC</dfn>;</td></tr>
<tr><th id="1496">1496</th><td>  <em>bool</em> <dfn class="local col6 decl" id="306SwapArgs" title='SwapArgs' data-type='bool' data-ref="306SwapArgs">SwapArgs</dfn>;</td></tr>
<tr><th id="1497">1497</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col5 ref" href="#305CC" title='CC' data-ref="305CC">CC</a></span>, <span class='refarg'><a class="local col6 ref" href="#306SwapArgs" title='SwapArgs' data-ref="306SwapArgs">SwapArgs</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <span class="namespace">X86::</span><a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8619getX86ConditionCodeENS_7CmpInst9PredicateE" title='llvm::X86::getX86ConditionCode' data-ref="_ZN4llvm3X8619getX86ConditionCodeENS_7CmpInst9PredicateE">getX86ConditionCode</a>(<a class="local col6 ref" href="#296Predicate" title='Predicate' data-ref="296Predicate">Predicate</a>);</td></tr>
<tr><th id="1498">1498</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CC &lt;= X86::LAST_VALID_COND &amp;&amp; &quot;Unexpected condition code.&quot;) ? void (0) : __assert_fail (&quot;CC &lt;= X86::LAST_VALID_COND &amp;&amp; \&quot;Unexpected condition code.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 1498, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#305CC" title='CC' data-ref="305CC">CC</a> &lt;= X86::<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::LAST_VALID_COND" title='llvm::X86::CondCode::LAST_VALID_COND' data-ref="llvm::X86::CondCode::LAST_VALID_COND">LAST_VALID_COND</a> &amp;&amp; <q>"Unexpected condition code."</q>);</td></tr>
<tr><th id="1499">1499</th><td></td></tr>
<tr><th id="1500">1500</th><td>  <b>if</b> (<a class="local col6 ref" href="#306SwapArgs" title='SwapArgs' data-ref="306SwapArgs">SwapArgs</a>)</td></tr>
<tr><th id="1501">1501</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col8 ref" href="#298LHS" title='LHS' data-ref="298LHS">LHS</a></span>, <span class='refarg'><a class="local col9 ref" href="#299RHS" title='RHS' data-ref="299RHS">RHS</a></span>);</td></tr>
<tr><th id="1502">1502</th><td></td></tr>
<tr><th id="1503">1503</th><td>  <i>// Emit a compare of LHS/RHS.</i></td></tr>
<tr><th id="1504">1504</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel18X86FastEmitCompareEPKN4llvm5ValueES4_NS1_3EVTERKNS1_8DebugLocE" title='(anonymous namespace)::X86FastISel::X86FastEmitCompare' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel18X86FastEmitCompareEPKN4llvm5ValueES4_NS1_3EVTERKNS1_8DebugLocE">X86FastEmitCompare</a>(<a class="local col8 ref" href="#298LHS" title='LHS' data-ref="298LHS">LHS</a>, <a class="local col9 ref" href="#299RHS" title='RHS' data-ref="299RHS">RHS</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col5 ref" href="#295VT" title='VT' data-ref="295VT">VT</a>, <a class="local col3 ref" href="#293I" title='I' data-ref="293I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction11getDebugLocEv" title='llvm::Instruction::getDebugLoc' data-ref="_ZNK4llvm11Instruction11getDebugLocEv">getDebugLoc</a>()))</td></tr>
<tr><th id="1505">1505</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td>  BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;SETCCr&apos; in namespace &apos;llvm::X86&apos;">SETCCr</span>),</td></tr>
<tr><th id="1508">1508</th><td>          ResultReg).addImm(CC);</td></tr>
<tr><th id="1509">1509</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col3 ref" href="#293I" title='I' data-ref="293I">I</a>, <a class="local col7 ref" href="#297ResultReg" title='ResultReg' data-ref="297ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1510">1510</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1511">1511</th><td>}</td></tr>
<tr><th id="1512">1512</th><td></td></tr>
<tr><th id="1513">1513</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel13X86SelectZExtEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectZExt' data-type='bool (anonymous namespace)::X86FastISel::X86SelectZExt(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel13X86SelectZExtEPKN4llvm11InstructionE">X86SelectZExt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col7 decl" id="307I" title='I' data-type='const llvm::Instruction *' data-ref="307I">I</dfn>) {</td></tr>
<tr><th id="1514">1514</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="308DstVT" title='DstVT' data-type='llvm::EVT' data-ref="308DstVT">DstVT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col7 ref" href="#307I" title='I' data-ref="307I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="1515">1515</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#308DstVT" title='DstVT' data-ref="308DstVT">DstVT</a>))</td></tr>
<tr><th id="1516">1516</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1517">1517</th><td></td></tr>
<tr><th id="1518">1518</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="309ResultReg" title='ResultReg' data-type='unsigned int' data-ref="309ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col7 ref" href="#307I" title='I' data-ref="307I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1519">1519</th><td>  <b>if</b> (<a class="local col9 ref" href="#309ResultReg" title='ResultReg' data-ref="309ResultReg">ResultReg</a> == <var>0</var>)</td></tr>
<tr><th id="1520">1520</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1521">1521</th><td></td></tr>
<tr><th id="1522">1522</th><td>  <i>// Handle zero-extension from i1 to i8, which is common.</i></td></tr>
<tr><th id="1523">1523</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col0 decl" id="310SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="310SrcVT">SrcVT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase18getSimpleValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getSimpleValueType' data-ref="_ZNK4llvm18TargetLoweringBase18getSimpleValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getSimpleValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col7 ref" href="#307I" title='I' data-ref="307I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="1524">1524</th><td>  <b>if</b> (<a class="local col0 ref" href="#310SrcVT" title='SrcVT' data-ref="310SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>) {</td></tr>
<tr><th id="1525">1525</th><td>    <i>// Set the high bits to zero.</i></td></tr>
<tr><th id="1526">1526</th><td>    <a class="local col9 ref" href="#309ResultReg" title='ResultReg' data-ref="309ResultReg">ResultReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel18fastEmitZExtFromI1ENS_3MVTEjb" title='llvm::FastISel::fastEmitZExtFromI1' data-ref="_ZN4llvm8FastISel18fastEmitZExtFromI1ENS_3MVTEjb">fastEmitZExtFromI1</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>, <a class="local col9 ref" href="#309ResultReg" title='ResultReg' data-ref="309ResultReg">ResultReg</a>, <i>/*TODO: Kill=*/</i><b>false</b>);</td></tr>
<tr><th id="1527">1527</th><td>    <a class="local col0 ref" href="#310SrcVT" title='SrcVT' data-ref="310SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>;</td></tr>
<tr><th id="1528">1528</th><td></td></tr>
<tr><th id="1529">1529</th><td>    <b>if</b> (<a class="local col9 ref" href="#309ResultReg" title='ResultReg' data-ref="309ResultReg">ResultReg</a> == <var>0</var>)</td></tr>
<tr><th id="1530">1530</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1531">1531</th><td>  }</td></tr>
<tr><th id="1532">1532</th><td></td></tr>
<tr><th id="1533">1533</th><td>  <b>if</b> (<a class="local col8 ref" href="#308DstVT" title='DstVT' data-ref="308DstVT">DstVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>) {</td></tr>
<tr><th id="1534">1534</th><td>    <i>// Handle extension to 64-bits via sub-register shenanigans.</i></td></tr>
<tr><th id="1535">1535</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="311MovInst" title='MovInst' data-type='unsigned int' data-ref="311MovInst">MovInst</dfn>;</td></tr>
<tr><th id="1536">1536</th><td></td></tr>
<tr><th id="1537">1537</th><td>    <b>switch</b> (<a class="local col0 ref" href="#310SrcVT" title='SrcVT' data-ref="310SrcVT">SrcVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="1538">1538</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:  MovInst = X86::<span class='error' title="no member named &apos;MOVZX32rr8&apos; in namespace &apos;llvm::X86&apos;">MOVZX32rr8</span>;  <b>break</b>;</td></tr>
<tr><th id="1539">1539</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>: MovInst = X86::<span class='error' title="no member named &apos;MOVZX32rr16&apos; in namespace &apos;llvm::X86&apos;">MOVZX32rr16</span>; <b>break</b>;</td></tr>
<tr><th id="1540">1540</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>: MovInst = X86::<span class='error' title="no member named &apos;MOV32rr&apos; in namespace &apos;llvm::X86&apos;">MOV32rr</span>;     <b>break</b>;</td></tr>
<tr><th id="1541">1541</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected zext to i64 source type&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 1541)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected zext to i64 source type"</q>);</td></tr>
<tr><th id="1542">1542</th><td>    }</td></tr>
<tr><th id="1543">1543</th><td></td></tr>
<tr><th id="1544">1544</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="312Result32" title='Result32' data-type='unsigned int' data-ref="312Result32">Result32</dfn> = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>);</td></tr>
<tr><th id="1545">1545</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#311MovInst" title='MovInst' data-ref="311MovInst">MovInst</a>), <a class="local col2 ref" href="#312Result32" title='Result32' data-ref="312Result32">Result32</a>)</td></tr>
<tr><th id="1546">1546</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#309ResultReg" title='ResultReg' data-ref="309ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1547">1547</th><td></td></tr>
<tr><th id="1548">1548</th><td>    ResultReg = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>);</td></tr>
<tr><th id="1549">1549</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(TargetOpcode::SUBREG_TO_REG),</td></tr>
<tr><th id="1550">1550</th><td>            ResultReg)</td></tr>
<tr><th id="1551">1551</th><td>      .addImm(<var>0</var>).addReg(Result32).addImm(X86::<span class='error' title="no member named &apos;sub_32bit&apos; in namespace &apos;llvm::X86&apos;">sub_32bit</span>);</td></tr>
<tr><th id="1552">1552</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#308DstVT" title='DstVT' data-ref="308DstVT">DstVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>) {</td></tr>
<tr><th id="1553">1553</th><td>    <i>// i8-&gt;i16 doesn't exist in the autogenerated isel table. Need to zero</i></td></tr>
<tr><th id="1554">1554</th><td><i>    // extend to 32-bits and then extract down to 16-bits.</i></td></tr>
<tr><th id="1555">1555</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="313Result32" title='Result32' data-type='unsigned int' data-ref="313Result32">Result32</dfn> = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>);</td></tr>
<tr><th id="1556">1556</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;MOVZX32rr8&apos; in namespace &apos;llvm::X86&apos;">MOVZX32rr8</span>),</td></tr>
<tr><th id="1557">1557</th><td>            Result32).addReg(ResultReg);</td></tr>
<tr><th id="1558">1558</th><td></td></tr>
<tr><th id="1559">1559</th><td>    ResultReg = fastEmitInst_extractsubreg(MVT::i16, Result32, <i>/*Kill=*/</i><b>true</b>,</td></tr>
<tr><th id="1560">1560</th><td>                                           X86::<span class='error' title="no member named &apos;sub_16bit&apos; in namespace &apos;llvm::X86&apos;">sub_16bit</span>);</td></tr>
<tr><th id="1561">1561</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#308DstVT" title='DstVT' data-ref="308DstVT">DstVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>) {</td></tr>
<tr><th id="1562">1562</th><td>    <a class="local col9 ref" href="#309ResultReg" title='ResultReg' data-ref="309ResultReg">ResultReg</a> = <a class="virtual member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel10fastEmit_rENS_3MVTES1_jjb" title='llvm::FastISel::fastEmit_r' data-ref="_ZN4llvm8FastISel10fastEmit_rENS_3MVTES1_jjb">fastEmit_r</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>, <a class="local col8 ref" href="#308DstVT" title='DstVT' data-ref="308DstVT">DstVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a>,</td></tr>
<tr><th id="1563">1563</th><td>                           <a class="local col9 ref" href="#309ResultReg" title='ResultReg' data-ref="309ResultReg">ResultReg</a>, <i>/*Kill=*/</i><b>true</b>);</td></tr>
<tr><th id="1564">1564</th><td>    <b>if</b> (<a class="local col9 ref" href="#309ResultReg" title='ResultReg' data-ref="309ResultReg">ResultReg</a> == <var>0</var>)</td></tr>
<tr><th id="1565">1565</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1566">1566</th><td>  }</td></tr>
<tr><th id="1567">1567</th><td></td></tr>
<tr><th id="1568">1568</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col7 ref" href="#307I" title='I' data-ref="307I">I</a>, <a class="local col9 ref" href="#309ResultReg" title='ResultReg' data-ref="309ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1569">1569</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1570">1570</th><td>}</td></tr>
<tr><th id="1571">1571</th><td></td></tr>
<tr><th id="1572">1572</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel13X86SelectSExtEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectSExt' data-type='bool (anonymous namespace)::X86FastISel::X86SelectSExt(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel13X86SelectSExtEPKN4llvm11InstructionE">X86SelectSExt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col4 decl" id="314I" title='I' data-type='const llvm::Instruction *' data-ref="314I">I</dfn>) {</td></tr>
<tr><th id="1573">1573</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="315DstVT" title='DstVT' data-type='llvm::EVT' data-ref="315DstVT">DstVT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col4 ref" href="#314I" title='I' data-ref="314I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="1574">1574</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#315DstVT" title='DstVT' data-ref="315DstVT">DstVT</a>))</td></tr>
<tr><th id="1575">1575</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1576">1576</th><td></td></tr>
<tr><th id="1577">1577</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="316ResultReg" title='ResultReg' data-type='unsigned int' data-ref="316ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col4 ref" href="#314I" title='I' data-ref="314I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1578">1578</th><td>  <b>if</b> (<a class="local col6 ref" href="#316ResultReg" title='ResultReg' data-ref="316ResultReg">ResultReg</a> == <var>0</var>)</td></tr>
<tr><th id="1579">1579</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1580">1580</th><td></td></tr>
<tr><th id="1581">1581</th><td>  <i>// Handle sign-extension from i1 to i8.</i></td></tr>
<tr><th id="1582">1582</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col7 decl" id="317SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="317SrcVT">SrcVT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase18getSimpleValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getSimpleValueType' data-ref="_ZNK4llvm18TargetLoweringBase18getSimpleValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getSimpleValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col4 ref" href="#314I" title='I' data-ref="314I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="1583">1583</th><td>  <b>if</b> (<a class="local col7 ref" href="#317SrcVT" title='SrcVT' data-ref="317SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>) {</td></tr>
<tr><th id="1584">1584</th><td>    <i>// Set the high bits to zero.</i></td></tr>
<tr><th id="1585">1585</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="318ZExtReg" title='ZExtReg' data-type='unsigned int' data-ref="318ZExtReg">ZExtReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel18fastEmitZExtFromI1ENS_3MVTEjb" title='llvm::FastISel::fastEmitZExtFromI1' data-ref="_ZN4llvm8FastISel18fastEmitZExtFromI1ENS_3MVTEjb">fastEmitZExtFromI1</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>, <a class="local col6 ref" href="#316ResultReg" title='ResultReg' data-ref="316ResultReg">ResultReg</a>,</td></tr>
<tr><th id="1586">1586</th><td>                                          <i>/*TODO: Kill=*/</i><b>false</b>);</td></tr>
<tr><th id="1587">1587</th><td>    <b>if</b> (<a class="local col8 ref" href="#318ZExtReg" title='ZExtReg' data-ref="318ZExtReg">ZExtReg</a> == <var>0</var>)</td></tr>
<tr><th id="1588">1588</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1589">1589</th><td></td></tr>
<tr><th id="1590">1590</th><td>    <i>// Negate the result to make an 8-bit sign extended value.</i></td></tr>
<tr><th id="1591">1591</th><td>    ResultReg = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>);</td></tr>
<tr><th id="1592">1592</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;NEG8r&apos; in namespace &apos;llvm::X86&apos;">NEG8r</span>),</td></tr>
<tr><th id="1593">1593</th><td>            ResultReg).addReg(ZExtReg);</td></tr>
<tr><th id="1594">1594</th><td></td></tr>
<tr><th id="1595">1595</th><td>    <a class="local col7 ref" href="#317SrcVT" title='SrcVT' data-ref="317SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>;</td></tr>
<tr><th id="1596">1596</th><td>  }</td></tr>
<tr><th id="1597">1597</th><td></td></tr>
<tr><th id="1598">1598</th><td>  <b>if</b> (<a class="local col5 ref" href="#315DstVT" title='DstVT' data-ref="315DstVT">DstVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>) {</td></tr>
<tr><th id="1599">1599</th><td>    <i>// i8-&gt;i16 doesn't exist in the autogenerated isel table. Need to sign</i></td></tr>
<tr><th id="1600">1600</th><td><i>    // extend to 32-bits and then extract down to 16-bits.</i></td></tr>
<tr><th id="1601">1601</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="319Result32" title='Result32' data-type='unsigned int' data-ref="319Result32">Result32</dfn> = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>);</td></tr>
<tr><th id="1602">1602</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;MOVSX32rr8&apos; in namespace &apos;llvm::X86&apos;">MOVSX32rr8</span>),</td></tr>
<tr><th id="1603">1603</th><td>            Result32).addReg(ResultReg);</td></tr>
<tr><th id="1604">1604</th><td></td></tr>
<tr><th id="1605">1605</th><td>    ResultReg = fastEmitInst_extractsubreg(MVT::i16, Result32, <i>/*Kill=*/</i><b>true</b>,</td></tr>
<tr><th id="1606">1606</th><td>                                           X86::<span class='error' title="no member named &apos;sub_16bit&apos; in namespace &apos;llvm::X86&apos;">sub_16bit</span>);</td></tr>
<tr><th id="1607">1607</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#315DstVT" title='DstVT' data-ref="315DstVT">DstVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>) {</td></tr>
<tr><th id="1608">1608</th><td>    <a class="local col6 ref" href="#316ResultReg" title='ResultReg' data-ref="316ResultReg">ResultReg</a> = <a class="virtual member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel10fastEmit_rENS_3MVTES1_jjb" title='llvm::FastISel::fastEmit_r' data-ref="_ZN4llvm8FastISel10fastEmit_rENS_3MVTES1_jjb">fastEmit_r</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>, <a class="local col5 ref" href="#315DstVT" title='DstVT' data-ref="315DstVT">DstVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a>,</td></tr>
<tr><th id="1609">1609</th><td>                           <a class="local col6 ref" href="#316ResultReg" title='ResultReg' data-ref="316ResultReg">ResultReg</a>, <i>/*Kill=*/</i><b>true</b>);</td></tr>
<tr><th id="1610">1610</th><td>    <b>if</b> (<a class="local col6 ref" href="#316ResultReg" title='ResultReg' data-ref="316ResultReg">ResultReg</a> == <var>0</var>)</td></tr>
<tr><th id="1611">1611</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1612">1612</th><td>  }</td></tr>
<tr><th id="1613">1613</th><td></td></tr>
<tr><th id="1614">1614</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col4 ref" href="#314I" title='I' data-ref="314I">I</a>, <a class="local col6 ref" href="#316ResultReg" title='ResultReg' data-ref="316ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1615">1615</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1616">1616</th><td>}</td></tr>
<tr><th id="1617">1617</th><td></td></tr>
<tr><th id="1618">1618</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel15X86SelectBranchEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectBranch' data-type='bool (anonymous namespace)::X86FastISel::X86SelectBranch(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel15X86SelectBranchEPKN4llvm11InstructionE">X86SelectBranch</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col0 decl" id="320I" title='I' data-type='const llvm::Instruction *' data-ref="320I">I</dfn>) {</td></tr>
<tr><th id="1619">1619</th><td>  <i>// Unconditional branches are selected by tablegen-generated code.</i></td></tr>
<tr><th id="1620">1620</th><td><i>  // Handle a conditional branch.</i></td></tr>
<tr><th id="1621">1621</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::BranchInst" title='llvm::BranchInst' data-ref="llvm::BranchInst">BranchInst</a> *<dfn class="local col1 decl" id="321BI" title='BI' data-type='const llvm::BranchInst *' data-ref="321BI">BI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::BranchInst" title='llvm::BranchInst' data-ref="llvm::BranchInst">BranchInst</a>&gt;(<a class="local col0 ref" href="#320I" title='I' data-ref="320I">I</a>);</td></tr>
<tr><th id="1622">1622</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="322TrueMBB" title='TrueMBB' data-type='llvm::MachineBasicBlock *' data-ref="322TrueMBB">TrueMBB</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap">MBBMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col1 ref" href="#321BI" title='BI' data-ref="321BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getSuccessorEj" title='llvm::BranchInst::getSuccessor' data-ref="_ZNK4llvm10BranchInst12getSuccessorEj">getSuccessor</a>(<var>0</var>)]</a>;</td></tr>
<tr><th id="1623">1623</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="323FalseMBB" title='FalseMBB' data-type='llvm::MachineBasicBlock *' data-ref="323FalseMBB">FalseMBB</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap">MBBMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col1 ref" href="#321BI" title='BI' data-ref="321BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getSuccessorEj" title='llvm::BranchInst::getSuccessor' data-ref="_ZNK4llvm10BranchInst12getSuccessorEj">getSuccessor</a>(<var>1</var>)]</a>;</td></tr>
<tr><th id="1624">1624</th><td></td></tr>
<tr><th id="1625">1625</th><td>  <i>// Fold the common case of a conditional branch with a comparison</i></td></tr>
<tr><th id="1626">1626</th><td><i>  // in the same block (values defined on other blocks may not have</i></td></tr>
<tr><th id="1627">1627</th><td><i>  // initialized registers).</i></td></tr>
<tr><th id="1628">1628</th><td>  <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="local col4 decl" id="324CC" title='CC' data-type='X86::CondCode' data-ref="324CC">CC</dfn>;</td></tr>
<tr><th id="1629">1629</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a> *<dfn class="local col5 decl" id="325CI" title='CI' data-type='const llvm::CmpInst *' data-ref="325CI"><a class="local col5 ref" href="#325CI" title='CI' data-ref="325CI">CI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>&gt;(<a class="local col1 ref" href="#321BI" title='BI' data-ref="321BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getConditionEv" title='llvm::BranchInst::getCondition' data-ref="_ZNK4llvm10BranchInst12getConditionEv">getCondition</a>())) {</td></tr>
<tr><th id="1630">1630</th><td>    <b>if</b> (<a class="local col5 ref" href="#325CI" title='CI' data-ref="325CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9hasOneUseEv" title='llvm::Value::hasOneUse' data-ref="_ZNK4llvm5Value9hasOneUseEv">hasOneUse</a>() &amp;&amp; <a class="local col5 ref" href="#325CI" title='CI' data-ref="325CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>() == <a class="local col0 ref" href="#320I" title='I' data-ref="320I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>()) {</td></tr>
<tr><th id="1631">1631</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="326VT" title='VT' data-type='llvm::EVT' data-ref="326VT">VT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col5 ref" href="#325CI" title='CI' data-ref="325CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#885" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="1632">1632</th><td></td></tr>
<tr><th id="1633">1633</th><td>      <i>// Try to optimize or fold the cmp.</i></td></tr>
<tr><th id="1634">1634</th><td>      <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col7 decl" id="327Predicate" title='Predicate' data-type='CmpInst::Predicate' data-ref="327Predicate">Predicate</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE" title='llvm::FastISel::optimizeCmpPredicate' data-ref="_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE">optimizeCmpPredicate</a>(<a class="local col5 ref" href="#325CI" title='CI' data-ref="325CI">CI</a>);</td></tr>
<tr><th id="1635">1635</th><td>      <b>switch</b> (<a class="local col7 ref" href="#327Predicate" title='Predicate' data-ref="327Predicate">Predicate</a>) {</td></tr>
<tr><th id="1636">1636</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1637">1637</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_FALSE" title='llvm::CmpInst::Predicate::FCMP_FALSE' data-ref="llvm::CmpInst::Predicate::FCMP_FALSE">FCMP_FALSE</a>: <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14fastEmitBranchEPNS_17MachineBasicBlockERKNS_8DebugLocE" title='llvm::FastISel::fastEmitBranch' data-ref="_ZN4llvm8FastISel14fastEmitBranchEPNS_17MachineBasicBlockERKNS_8DebugLocE">fastEmitBranch</a>(<a class="local col3 ref" href="#323FalseMBB" title='FalseMBB' data-ref="323FalseMBB">FalseMBB</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>); <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1638">1638</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_TRUE" title='llvm::CmpInst::Predicate::FCMP_TRUE' data-ref="llvm::CmpInst::Predicate::FCMP_TRUE">FCMP_TRUE</a>:  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14fastEmitBranchEPNS_17MachineBasicBlockERKNS_8DebugLocE" title='llvm::FastISel::fastEmitBranch' data-ref="_ZN4llvm8FastISel14fastEmitBranchEPNS_17MachineBasicBlockERKNS_8DebugLocE">fastEmitBranch</a>(<a class="local col2 ref" href="#322TrueMBB" title='TrueMBB' data-ref="322TrueMBB">TrueMBB</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>); <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1639">1639</th><td>      }</td></tr>
<tr><th id="1640">1640</th><td></td></tr>
<tr><th id="1641">1641</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col8 decl" id="328CmpLHS" title='CmpLHS' data-type='const llvm::Value *' data-ref="328CmpLHS">CmpLHS</dfn> = <a class="local col5 ref" href="#325CI" title='CI' data-ref="325CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#885" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1642">1642</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col9 decl" id="329CmpRHS" title='CmpRHS' data-type='const llvm::Value *' data-ref="329CmpRHS">CmpRHS</dfn> = <a class="local col5 ref" href="#325CI" title='CI' data-ref="325CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#885" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1643">1643</th><td></td></tr>
<tr><th id="1644">1644</th><td>      <i>// The optimizer might have replaced fcmp oeq %x, %x with fcmp ord %x,</i></td></tr>
<tr><th id="1645">1645</th><td><i>      // 0.0.</i></td></tr>
<tr><th id="1646">1646</th><td><i>      // We don't have to materialize a zero constant for this case and can just</i></td></tr>
<tr><th id="1647">1647</th><td><i>      // use %x again on the RHS.</i></td></tr>
<tr><th id="1648">1648</th><td>      <b>if</b> (<a class="local col7 ref" href="#327Predicate" title='Predicate' data-ref="327Predicate">Predicate</a> == <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ORD" title='llvm::CmpInst::Predicate::FCMP_ORD' data-ref="llvm::CmpInst::Predicate::FCMP_ORD">FCMP_ORD</a> || <a class="local col7 ref" href="#327Predicate" title='Predicate' data-ref="327Predicate">Predicate</a> == <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UNO" title='llvm::CmpInst::Predicate::FCMP_UNO' data-ref="llvm::CmpInst::Predicate::FCMP_UNO">FCMP_UNO</a>) {</td></tr>
<tr><th id="1649">1649</th><td>        <em>const</em> <em>auto</em> *<dfn class="local col0 decl" id="330CmpRHSC" title='CmpRHSC' data-type='const llvm::ConstantFP *' data-ref="330CmpRHSC">CmpRHSC</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a>&gt;(<a class="local col9 ref" href="#329CmpRHS" title='CmpRHS' data-ref="329CmpRHS">CmpRHS</a>);</td></tr>
<tr><th id="1650">1650</th><td>        <b>if</b> (<a class="local col0 ref" href="#330CmpRHSC" title='CmpRHSC' data-ref="330CmpRHSC">CmpRHSC</a> &amp;&amp; <a class="local col0 ref" href="#330CmpRHSC" title='CmpRHSC' data-ref="330CmpRHSC">CmpRHSC</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constant.h.html#_ZNK4llvm8Constant11isNullValueEv" title='llvm::Constant::isNullValue' data-ref="_ZNK4llvm8Constant11isNullValueEv">isNullValue</a>())</td></tr>
<tr><th id="1651">1651</th><td>          <a class="local col9 ref" href="#329CmpRHS" title='CmpRHS' data-ref="329CmpRHS">CmpRHS</a> = <a class="local col8 ref" href="#328CmpLHS" title='CmpLHS' data-ref="328CmpLHS">CmpLHS</a>;</td></tr>
<tr><th id="1652">1652</th><td>      }</td></tr>
<tr><th id="1653">1653</th><td></td></tr>
<tr><th id="1654">1654</th><td>      <i>// Try to take advantage of fallthrough opportunities.</i></td></tr>
<tr><th id="1655">1655</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col2 ref" href="#322TrueMBB" title='TrueMBB' data-ref="322TrueMBB">TrueMBB</a>)) {</td></tr>
<tr><th id="1656">1656</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col2 ref" href="#322TrueMBB" title='TrueMBB' data-ref="322TrueMBB">TrueMBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#323FalseMBB" title='FalseMBB' data-ref="323FalseMBB">FalseMBB</a></span>);</td></tr>
<tr><th id="1657">1657</th><td>        <a class="local col7 ref" href="#327Predicate" title='Predicate' data-ref="327Predicate">Predicate</a> = <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZN4llvm7CmpInst19getInversePredicateENS0_9PredicateE" title='llvm::CmpInst::getInversePredicate' data-ref="_ZN4llvm7CmpInst19getInversePredicateENS0_9PredicateE">getInversePredicate</a>(<a class="local col7 ref" href="#327Predicate" title='Predicate' data-ref="327Predicate">Predicate</a>);</td></tr>
<tr><th id="1658">1658</th><td>      }</td></tr>
<tr><th id="1659">1659</th><td></td></tr>
<tr><th id="1660">1660</th><td>      <i>// FCMP_OEQ and FCMP_UNE cannot be expressed with a single flag/condition</i></td></tr>
<tr><th id="1661">1661</th><td><i>      // code check. Instead two branch instructions are required to check all</i></td></tr>
<tr><th id="1662">1662</th><td><i>      // the flags. First we change the predicate to a supported condition code,</i></td></tr>
<tr><th id="1663">1663</th><td><i>      // which will be the first branch. Later one we will emit the second</i></td></tr>
<tr><th id="1664">1664</th><td><i>      // branch.</i></td></tr>
<tr><th id="1665">1665</th><td>      <em>bool</em> <dfn class="local col1 decl" id="331NeedExtraBranch" title='NeedExtraBranch' data-type='bool' data-ref="331NeedExtraBranch">NeedExtraBranch</dfn> = <b>false</b>;</td></tr>
<tr><th id="1666">1666</th><td>      <b>switch</b> (<a class="local col7 ref" href="#327Predicate" title='Predicate' data-ref="327Predicate">Predicate</a>) {</td></tr>
<tr><th id="1667">1667</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1668">1668</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OEQ" title='llvm::CmpInst::Predicate::FCMP_OEQ' data-ref="llvm::CmpInst::Predicate::FCMP_OEQ">FCMP_OEQ</a>:</td></tr>
<tr><th id="1669">1669</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col2 ref" href="#322TrueMBB" title='TrueMBB' data-ref="322TrueMBB">TrueMBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#323FalseMBB" title='FalseMBB' data-ref="323FalseMBB">FalseMBB</a></span>);</td></tr>
<tr><th id="1670">1670</th><td>        <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1671">1671</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UNE" title='llvm::CmpInst::Predicate::FCMP_UNE' data-ref="llvm::CmpInst::Predicate::FCMP_UNE">FCMP_UNE</a>:</td></tr>
<tr><th id="1672">1672</th><td>        <a class="local col1 ref" href="#331NeedExtraBranch" title='NeedExtraBranch' data-ref="331NeedExtraBranch">NeedExtraBranch</a> = <b>true</b>;</td></tr>
<tr><th id="1673">1673</th><td>        <a class="local col7 ref" href="#327Predicate" title='Predicate' data-ref="327Predicate">Predicate</a> = <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ONE" title='llvm::CmpInst::Predicate::FCMP_ONE' data-ref="llvm::CmpInst::Predicate::FCMP_ONE">FCMP_ONE</a>;</td></tr>
<tr><th id="1674">1674</th><td>        <b>break</b>;</td></tr>
<tr><th id="1675">1675</th><td>      }</td></tr>
<tr><th id="1676">1676</th><td></td></tr>
<tr><th id="1677">1677</th><td>      <em>bool</em> <dfn class="local col2 decl" id="332SwapArgs" title='SwapArgs' data-type='bool' data-ref="332SwapArgs">SwapArgs</dfn>;</td></tr>
<tr><th id="1678">1678</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col4 ref" href="#324CC" title='CC' data-ref="324CC">CC</a></span>, <span class='refarg'><a class="local col2 ref" href="#332SwapArgs" title='SwapArgs' data-ref="332SwapArgs">SwapArgs</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <span class="namespace">X86::</span><a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8619getX86ConditionCodeENS_7CmpInst9PredicateE" title='llvm::X86::getX86ConditionCode' data-ref="_ZN4llvm3X8619getX86ConditionCodeENS_7CmpInst9PredicateE">getX86ConditionCode</a>(<a class="local col7 ref" href="#327Predicate" title='Predicate' data-ref="327Predicate">Predicate</a>);</td></tr>
<tr><th id="1679">1679</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CC &lt;= X86::LAST_VALID_COND &amp;&amp; &quot;Unexpected condition code.&quot;) ? void (0) : __assert_fail (&quot;CC &lt;= X86::LAST_VALID_COND &amp;&amp; \&quot;Unexpected condition code.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 1679, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#324CC" title='CC' data-ref="324CC">CC</a> &lt;= X86::<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::LAST_VALID_COND" title='llvm::X86::CondCode::LAST_VALID_COND' data-ref="llvm::X86::CondCode::LAST_VALID_COND">LAST_VALID_COND</a> &amp;&amp; <q>"Unexpected condition code."</q>);</td></tr>
<tr><th id="1680">1680</th><td></td></tr>
<tr><th id="1681">1681</th><td>      <b>if</b> (<a class="local col2 ref" href="#332SwapArgs" title='SwapArgs' data-ref="332SwapArgs">SwapArgs</a>)</td></tr>
<tr><th id="1682">1682</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col8 ref" href="#328CmpLHS" title='CmpLHS' data-ref="328CmpLHS">CmpLHS</a></span>, <span class='refarg'><a class="local col9 ref" href="#329CmpRHS" title='CmpRHS' data-ref="329CmpRHS">CmpRHS</a></span>);</td></tr>
<tr><th id="1683">1683</th><td></td></tr>
<tr><th id="1684">1684</th><td>      <i>// Emit a compare of the LHS and RHS, setting the flags.</i></td></tr>
<tr><th id="1685">1685</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel18X86FastEmitCompareEPKN4llvm5ValueES4_NS1_3EVTERKNS1_8DebugLocE" title='(anonymous namespace)::X86FastISel::X86FastEmitCompare' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel18X86FastEmitCompareEPKN4llvm5ValueES4_NS1_3EVTERKNS1_8DebugLocE">X86FastEmitCompare</a>(<a class="local col8 ref" href="#328CmpLHS" title='CmpLHS' data-ref="328CmpLHS">CmpLHS</a>, <a class="local col9 ref" href="#329CmpRHS" title='CmpRHS' data-ref="329CmpRHS">CmpRHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#326VT" title='VT' data-ref="326VT">VT</a>, <a class="local col5 ref" href="#325CI" title='CI' data-ref="325CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction11getDebugLocEv" title='llvm::Instruction::getDebugLoc' data-ref="_ZNK4llvm11Instruction11getDebugLocEv">getDebugLoc</a>()))</td></tr>
<tr><th id="1686">1686</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1687">1687</th><td></td></tr>
<tr><th id="1688">1688</th><td>      BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;JCC_1&apos; in namespace &apos;llvm::X86&apos;">JCC_1</span>))</td></tr>
<tr><th id="1689">1689</th><td>        .addMBB(TrueMBB).addImm(CC);</td></tr>
<tr><th id="1690">1690</th><td></td></tr>
<tr><th id="1691">1691</th><td>      <i>// X86 requires a second branch to handle UNE (and OEQ, which is mapped</i></td></tr>
<tr><th id="1692">1692</th><td><i>      // to UNE above).</i></td></tr>
<tr><th id="1693">1693</th><td>      <b>if</b> (<a class="local col1 ref" href="#331NeedExtraBranch" title='NeedExtraBranch' data-ref="331NeedExtraBranch">NeedExtraBranch</a>) {</td></tr>
<tr><th id="1694">1694</th><td>        BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;JCC_1&apos; in namespace &apos;llvm::X86&apos;">JCC_1</span>))</td></tr>
<tr><th id="1695">1695</th><td>          .addMBB(TrueMBB).addImm(X86::COND_P);</td></tr>
<tr><th id="1696">1696</th><td>      }</td></tr>
<tr><th id="1697">1697</th><td></td></tr>
<tr><th id="1698">1698</th><td>      <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_" title='llvm::FastISel::finishCondBranch' data-ref="_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_">finishCondBranch</a>(<a class="local col1 ref" href="#321BI" title='BI' data-ref="321BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>(), <a class="local col2 ref" href="#322TrueMBB" title='TrueMBB' data-ref="322TrueMBB">TrueMBB</a>, <a class="local col3 ref" href="#323FalseMBB" title='FalseMBB' data-ref="323FalseMBB">FalseMBB</a>);</td></tr>
<tr><th id="1699">1699</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1700">1700</th><td>    }</td></tr>
<tr><th id="1701">1701</th><td>  } <b>else</b> <b>if</b> (<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::TruncInst" title='llvm::TruncInst' data-ref="llvm::TruncInst">TruncInst</a> *<dfn class="local col3 decl" id="333TI" title='TI' data-type='llvm::TruncInst *' data-ref="333TI"><a class="local col3 ref" href="#333TI" title='TI' data-ref="333TI">TI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::TruncInst" title='llvm::TruncInst' data-ref="llvm::TruncInst">TruncInst</a>&gt;(<a class="local col1 ref" href="#321BI" title='BI' data-ref="321BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getConditionEv" title='llvm::BranchInst::getCondition' data-ref="_ZNK4llvm10BranchInst12getConditionEv">getCondition</a>())) {</td></tr>
<tr><th id="1702">1702</th><td>    <i>// Handle things like "%cond = trunc i32 %X to i1 / br i1 %cond", which</i></td></tr>
<tr><th id="1703">1703</th><td><i>    // typically happen for _Bool and C++ bools.</i></td></tr>
<tr><th id="1704">1704</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col4 decl" id="334SourceVT" title='SourceVT' data-type='llvm::MVT' data-ref="334SourceVT">SourceVT</dfn>;</td></tr>
<tr><th id="1705">1705</th><td>    <b>if</b> (<a class="local col3 ref" href="#333TI" title='TI' data-ref="333TI">TI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9hasOneUseEv" title='llvm::Value::hasOneUse' data-ref="_ZNK4llvm5Value9hasOneUseEv">hasOneUse</a>() &amp;&amp; <a class="local col3 ref" href="#333TI" title='TI' data-ref="333TI">TI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZN4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZN4llvm11Instruction9getParentEv">getParent</a>() == <a class="local col0 ref" href="#320I" title='I' data-ref="320I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>() &amp;&amp;</td></tr>
<tr><th id="1706">1706</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::X86FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb">isTypeLegal</a>(<a class="local col3 ref" href="#333TI" title='TI' data-ref="333TI">TI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col4 ref" href="#334SourceVT" title='SourceVT' data-ref="334SourceVT">SourceVT</a></span>)) {</td></tr>
<tr><th id="1707">1707</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="335TestOpc" title='TestOpc' data-type='unsigned int' data-ref="335TestOpc">TestOpc</dfn> = <var>0</var>;</td></tr>
<tr><th id="1708">1708</th><td>      <b>switch</b> (<a class="local col4 ref" href="#334SourceVT" title='SourceVT' data-ref="334SourceVT">SourceVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="1709">1709</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1710">1710</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:  TestOpc = X86::<span class='error' title="no member named &apos;TEST8ri&apos; in namespace &apos;llvm::X86&apos;">TEST8ri</span>; <b>break</b>;</td></tr>
<tr><th id="1711">1711</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>: TestOpc = X86::<span class='error' title="no member named &apos;TEST16ri&apos; in namespace &apos;llvm::X86&apos;">TEST16ri</span>; <b>break</b>;</td></tr>
<tr><th id="1712">1712</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>: TestOpc = X86::<span class='error' title="no member named &apos;TEST32ri&apos; in namespace &apos;llvm::X86&apos;">TEST32ri</span>; <b>break</b>;</td></tr>
<tr><th id="1713">1713</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>: TestOpc = X86::<span class='error' title="no member named &apos;TEST64ri32&apos; in namespace &apos;llvm::X86&apos;">TEST64ri32</span>; <b>break</b>;</td></tr>
<tr><th id="1714">1714</th><td>      }</td></tr>
<tr><th id="1715">1715</th><td>      <b>if</b> (<a class="local col5 ref" href="#335TestOpc" title='TestOpc' data-ref="335TestOpc">TestOpc</a>) {</td></tr>
<tr><th id="1716">1716</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="336OpReg" title='OpReg' data-type='unsigned int' data-ref="336OpReg">OpReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col3 ref" href="#333TI" title='TI' data-ref="333TI">TI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1717">1717</th><td>        <b>if</b> (<a class="local col6 ref" href="#336OpReg" title='OpReg' data-ref="336OpReg">OpReg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1718">1718</th><td></td></tr>
<tr><th id="1719">1719</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#335TestOpc" title='TestOpc' data-ref="335TestOpc">TestOpc</a>))</td></tr>
<tr><th id="1720">1720</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#336OpReg" title='OpReg' data-ref="336OpReg">OpReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>);</td></tr>
<tr><th id="1721">1721</th><td></td></tr>
<tr><th id="1722">1722</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="337JmpCond" title='JmpCond' data-type='unsigned int' data-ref="337JmpCond">JmpCond</dfn> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::COND_NE" title='llvm::X86::CondCode::COND_NE' data-ref="llvm::X86::CondCode::COND_NE">COND_NE</a>;</td></tr>
<tr><th id="1723">1723</th><td>        <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col2 ref" href="#322TrueMBB" title='TrueMBB' data-ref="322TrueMBB">TrueMBB</a>)) {</td></tr>
<tr><th id="1724">1724</th><td>          <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col2 ref" href="#322TrueMBB" title='TrueMBB' data-ref="322TrueMBB">TrueMBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#323FalseMBB" title='FalseMBB' data-ref="323FalseMBB">FalseMBB</a></span>);</td></tr>
<tr><th id="1725">1725</th><td>          <a class="local col7 ref" href="#337JmpCond" title='JmpCond' data-ref="337JmpCond">JmpCond</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::COND_E" title='llvm::X86::CondCode::COND_E' data-ref="llvm::X86::CondCode::COND_E">COND_E</a>;</td></tr>
<tr><th id="1726">1726</th><td>        }</td></tr>
<tr><th id="1727">1727</th><td></td></tr>
<tr><th id="1728">1728</th><td>        BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;JCC_1&apos; in namespace &apos;llvm::X86&apos;">JCC_1</span>))</td></tr>
<tr><th id="1729">1729</th><td>          .addMBB(TrueMBB).addImm(JmpCond);</td></tr>
<tr><th id="1730">1730</th><td></td></tr>
<tr><th id="1731">1731</th><td>        <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_" title='llvm::FastISel::finishCondBranch' data-ref="_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_">finishCondBranch</a>(<a class="local col1 ref" href="#321BI" title='BI' data-ref="321BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>(), <a class="local col2 ref" href="#322TrueMBB" title='TrueMBB' data-ref="322TrueMBB">TrueMBB</a>, <a class="local col3 ref" href="#323FalseMBB" title='FalseMBB' data-ref="323FalseMBB">FalseMBB</a>);</td></tr>
<tr><th id="1732">1732</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1733">1733</th><td>      }</td></tr>
<tr><th id="1734">1734</th><td>    }</td></tr>
<tr><th id="1735">1735</th><td>  } <b>else</b> <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel20foldX86XALUIntrinsicERN4llvm3X868CondCodeEPKNS1_11InstructionEPKNS1_5ValueE" title='(anonymous namespace)::X86FastISel::foldX86XALUIntrinsic' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel20foldX86XALUIntrinsicERN4llvm3X868CondCodeEPKNS1_11InstructionEPKNS1_5ValueE">foldX86XALUIntrinsic</a>(<span class='refarg'><a class="local col4 ref" href="#324CC" title='CC' data-ref="324CC">CC</a></span>, <a class="local col1 ref" href="#321BI" title='BI' data-ref="321BI">BI</a>, <a class="local col1 ref" href="#321BI" title='BI' data-ref="321BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getConditionEv" title='llvm::BranchInst::getCondition' data-ref="_ZNK4llvm10BranchInst12getConditionEv">getCondition</a>())) {</td></tr>
<tr><th id="1736">1736</th><td>    <i>// Fake request the condition, otherwise the intrinsic might be completely</i></td></tr>
<tr><th id="1737">1737</th><td><i>    // optimized away.</i></td></tr>
<tr><th id="1738">1738</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="338TmpReg" title='TmpReg' data-type='unsigned int' data-ref="338TmpReg">TmpReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col1 ref" href="#321BI" title='BI' data-ref="321BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getConditionEv" title='llvm::BranchInst::getCondition' data-ref="_ZNK4llvm10BranchInst12getConditionEv">getCondition</a>());</td></tr>
<tr><th id="1739">1739</th><td>    <b>if</b> (<a class="local col8 ref" href="#338TmpReg" title='TmpReg' data-ref="338TmpReg">TmpReg</a> == <var>0</var>)</td></tr>
<tr><th id="1740">1740</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1741">1741</th><td></td></tr>
<tr><th id="1742">1742</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;JCC_1&apos; in namespace &apos;llvm::X86&apos;">JCC_1</span>))</td></tr>
<tr><th id="1743">1743</th><td>      .addMBB(TrueMBB).addImm(CC);</td></tr>
<tr><th id="1744">1744</th><td>    <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_" title='llvm::FastISel::finishCondBranch' data-ref="_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_">finishCondBranch</a>(<a class="local col1 ref" href="#321BI" title='BI' data-ref="321BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>(), <a class="local col2 ref" href="#322TrueMBB" title='TrueMBB' data-ref="322TrueMBB">TrueMBB</a>, <a class="local col3 ref" href="#323FalseMBB" title='FalseMBB' data-ref="323FalseMBB">FalseMBB</a>);</td></tr>
<tr><th id="1745">1745</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1746">1746</th><td>  }</td></tr>
<tr><th id="1747">1747</th><td></td></tr>
<tr><th id="1748">1748</th><td>  <i>// Otherwise do a clumsy setcc and re-test it.</i></td></tr>
<tr><th id="1749">1749</th><td><i>  // Note that i1 essentially gets ANY_EXTEND'ed to i8 where it isn't used</i></td></tr>
<tr><th id="1750">1750</th><td><i>  // in an explicit cast, so make sure to handle that correctly.</i></td></tr>
<tr><th id="1751">1751</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="339OpReg" title='OpReg' data-type='unsigned int' data-ref="339OpReg">OpReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col1 ref" href="#321BI" title='BI' data-ref="321BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getConditionEv" title='llvm::BranchInst::getCondition' data-ref="_ZNK4llvm10BranchInst12getConditionEv">getCondition</a>());</td></tr>
<tr><th id="1752">1752</th><td>  <b>if</b> (<a class="local col9 ref" href="#339OpReg" title='OpReg' data-ref="339OpReg">OpReg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1753">1753</th><td></td></tr>
<tr><th id="1754">1754</th><td>  <i>// In case OpReg is a K register, COPY to a GPR</i></td></tr>
<tr><th id="1755">1755</th><td>  <b>if</b> (MRI.getRegClass(OpReg) == &amp;X86::<span class='error' title="no member named &apos;VK1RegClass&apos; in namespace &apos;llvm::X86&apos;">VK1RegClass</span>) {</td></tr>
<tr><th id="1756">1756</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="340KOpReg" title='KOpReg' data-type='unsigned int' data-ref="340KOpReg">KOpReg</dfn> = <a class="local col9 ref" href="#339OpReg" title='OpReg' data-ref="339OpReg">OpReg</a>;</td></tr>
<tr><th id="1757">1757</th><td>    OpReg = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>);</td></tr>
<tr><th id="1758">1758</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1759">1759</th><td>            <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col9 ref" href="#339OpReg" title='OpReg' data-ref="339OpReg">OpReg</a>)</td></tr>
<tr><th id="1760">1760</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#340KOpReg" title='KOpReg' data-ref="340KOpReg">KOpReg</a>);</td></tr>
<tr><th id="1761">1761</th><td>    OpReg = fastEmitInst_extractsubreg(MVT::i8, OpReg, <i>/*Kill=*/</i><b>true</b>,</td></tr>
<tr><th id="1762">1762</th><td>                                       X86::<span class='error' title="no member named &apos;sub_8bit&apos; in namespace &apos;llvm::X86&apos;">sub_8bit</span>);</td></tr>
<tr><th id="1763">1763</th><td>  }</td></tr>
<tr><th id="1764">1764</th><td>  BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;TEST8ri&apos; in namespace &apos;llvm::X86&apos;">TEST8ri</span>))</td></tr>
<tr><th id="1765">1765</th><td>      .addReg(OpReg)</td></tr>
<tr><th id="1766">1766</th><td>      .addImm(<var>1</var>);</td></tr>
<tr><th id="1767">1767</th><td>  BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;JCC_1&apos; in namespace &apos;llvm::X86&apos;">JCC_1</span>))</td></tr>
<tr><th id="1768">1768</th><td>    .addMBB(TrueMBB).addImm(X86::COND_NE);</td></tr>
<tr><th id="1769">1769</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_" title='llvm::FastISel::finishCondBranch' data-ref="_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_">finishCondBranch</a>(<a class="local col1 ref" href="#321BI" title='BI' data-ref="321BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>(), <a class="local col2 ref" href="#322TrueMBB" title='TrueMBB' data-ref="322TrueMBB">TrueMBB</a>, <a class="local col3 ref" href="#323FalseMBB" title='FalseMBB' data-ref="323FalseMBB">FalseMBB</a>);</td></tr>
<tr><th id="1770">1770</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1771">1771</th><td>}</td></tr>
<tr><th id="1772">1772</th><td></td></tr>
<tr><th id="1773">1773</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel14X86SelectShiftEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectShift' data-type='bool (anonymous namespace)::X86FastISel::X86SelectShift(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel14X86SelectShiftEPKN4llvm11InstructionE">X86SelectShift</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col1 decl" id="341I" title='I' data-type='const llvm::Instruction *' data-ref="341I">I</dfn>) {</td></tr>
<tr><th id="1774">1774</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="342CReg" title='CReg' data-type='unsigned int' data-ref="342CReg">CReg</dfn> = <var>0</var>, <dfn class="local col3 decl" id="343OpReg" title='OpReg' data-type='unsigned int' data-ref="343OpReg">OpReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1775">1775</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="344RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="344RC">RC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1776">1776</th><td>  <b>if</b> (<a class="local col1 ref" href="#341I" title='I' data-ref="341I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isIntegerTyEj" title='llvm::Type::isIntegerTy' data-ref="_ZNK4llvm4Type11isIntegerTyEj">isIntegerTy</a>(<var>8</var>)) {</td></tr>
<tr><th id="1777">1777</th><td>    CReg = X86::<span class='error' title="no member named &apos;CL&apos; in namespace &apos;llvm::X86&apos;">CL</span>;</td></tr>
<tr><th id="1778">1778</th><td>    RC = &amp;X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>;</td></tr>
<tr><th id="1779">1779</th><td>    <b>switch</b> (<a class="local col1 ref" href="#341I" title='I' data-ref="341I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1780">1780</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#162" title='llvm::Instruction::BinaryOps::LShr' data-ref="llvm::Instruction::BinaryOps::LShr">LShr</a>: OpReg = X86::<span class='error' title="no member named &apos;SHR8rCL&apos; in namespace &apos;llvm::X86&apos;">SHR8rCL</span>; <b>break</b>;</td></tr>
<tr><th id="1781">1781</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#163" title='llvm::Instruction::BinaryOps::AShr' data-ref="llvm::Instruction::BinaryOps::AShr">AShr</a>: OpReg = X86::<span class='error' title="no member named &apos;SAR8rCL&apos; in namespace &apos;llvm::X86&apos;">SAR8rCL</span>; <b>break</b>;</td></tr>
<tr><th id="1782">1782</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#161" title='llvm::Instruction::BinaryOps::Shl' data-ref="llvm::Instruction::BinaryOps::Shl">Shl</a>:  OpReg = X86::<span class='error' title="no member named &apos;SHL8rCL&apos; in namespace &apos;llvm::X86&apos;">SHL8rCL</span>; <b>break</b>;</td></tr>
<tr><th id="1783">1783</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1784">1784</th><td>    }</td></tr>
<tr><th id="1785">1785</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#341I" title='I' data-ref="341I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isIntegerTyEj" title='llvm::Type::isIntegerTy' data-ref="_ZNK4llvm4Type11isIntegerTyEj">isIntegerTy</a>(<var>16</var>)) {</td></tr>
<tr><th id="1786">1786</th><td>    CReg = X86::<span class='error' title="no member named &apos;CX&apos; in namespace &apos;llvm::X86&apos;">CX</span>;</td></tr>
<tr><th id="1787">1787</th><td>    RC = &amp;X86::<span class='error' title="no member named &apos;GR16RegClass&apos; in namespace &apos;llvm::X86&apos;">GR16RegClass</span>;</td></tr>
<tr><th id="1788">1788</th><td>    <b>switch</b> (<a class="local col1 ref" href="#341I" title='I' data-ref="341I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1789">1789</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected shift opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 1789)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected shift opcode"</q>);</td></tr>
<tr><th id="1790">1790</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#162" title='llvm::Instruction::BinaryOps::LShr' data-ref="llvm::Instruction::BinaryOps::LShr">LShr</a>: OpReg = X86::<span class='error' title="no member named &apos;SHR16rCL&apos; in namespace &apos;llvm::X86&apos;">SHR16rCL</span>; <b>break</b>;</td></tr>
<tr><th id="1791">1791</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#163" title='llvm::Instruction::BinaryOps::AShr' data-ref="llvm::Instruction::BinaryOps::AShr">AShr</a>: OpReg = X86::<span class='error' title="no member named &apos;SAR16rCL&apos; in namespace &apos;llvm::X86&apos;">SAR16rCL</span>; <b>break</b>;</td></tr>
<tr><th id="1792">1792</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#161" title='llvm::Instruction::BinaryOps::Shl' data-ref="llvm::Instruction::BinaryOps::Shl">Shl</a>:  OpReg = X86::<span class='error' title="no member named &apos;SHL16rCL&apos; in namespace &apos;llvm::X86&apos;">SHL16rCL</span>; <b>break</b>;</td></tr>
<tr><th id="1793">1793</th><td>    }</td></tr>
<tr><th id="1794">1794</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#341I" title='I' data-ref="341I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isIntegerTyEj" title='llvm::Type::isIntegerTy' data-ref="_ZNK4llvm4Type11isIntegerTyEj">isIntegerTy</a>(<var>32</var>)) {</td></tr>
<tr><th id="1795">1795</th><td>    CReg = X86::<span class='error' title="no member named &apos;ECX&apos; in namespace &apos;llvm::X86&apos;">ECX</span>;</td></tr>
<tr><th id="1796">1796</th><td>    RC = &amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>;</td></tr>
<tr><th id="1797">1797</th><td>    <b>switch</b> (<a class="local col1 ref" href="#341I" title='I' data-ref="341I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1798">1798</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected shift opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 1798)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected shift opcode"</q>);</td></tr>
<tr><th id="1799">1799</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#162" title='llvm::Instruction::BinaryOps::LShr' data-ref="llvm::Instruction::BinaryOps::LShr">LShr</a>: OpReg = X86::<span class='error' title="no member named &apos;SHR32rCL&apos; in namespace &apos;llvm::X86&apos;">SHR32rCL</span>; <b>break</b>;</td></tr>
<tr><th id="1800">1800</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#163" title='llvm::Instruction::BinaryOps::AShr' data-ref="llvm::Instruction::BinaryOps::AShr">AShr</a>: OpReg = X86::<span class='error' title="no member named &apos;SAR32rCL&apos; in namespace &apos;llvm::X86&apos;">SAR32rCL</span>; <b>break</b>;</td></tr>
<tr><th id="1801">1801</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#161" title='llvm::Instruction::BinaryOps::Shl' data-ref="llvm::Instruction::BinaryOps::Shl">Shl</a>:  OpReg = X86::<span class='error' title="no member named &apos;SHL32rCL&apos; in namespace &apos;llvm::X86&apos;">SHL32rCL</span>; <b>break</b>;</td></tr>
<tr><th id="1802">1802</th><td>    }</td></tr>
<tr><th id="1803">1803</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#341I" title='I' data-ref="341I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isIntegerTyEj" title='llvm::Type::isIntegerTy' data-ref="_ZNK4llvm4Type11isIntegerTyEj">isIntegerTy</a>(<var>64</var>)) {</td></tr>
<tr><th id="1804">1804</th><td>    CReg = X86::<span class='error' title="no member named &apos;RCX&apos; in namespace &apos;llvm::X86&apos;">RCX</span>;</td></tr>
<tr><th id="1805">1805</th><td>    RC = &amp;X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>;</td></tr>
<tr><th id="1806">1806</th><td>    <b>switch</b> (<a class="local col1 ref" href="#341I" title='I' data-ref="341I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1807">1807</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected shift opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 1807)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected shift opcode"</q>);</td></tr>
<tr><th id="1808">1808</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#162" title='llvm::Instruction::BinaryOps::LShr' data-ref="llvm::Instruction::BinaryOps::LShr">LShr</a>: OpReg = X86::<span class='error' title="no member named &apos;SHR64rCL&apos; in namespace &apos;llvm::X86&apos;">SHR64rCL</span>; <b>break</b>;</td></tr>
<tr><th id="1809">1809</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#163" title='llvm::Instruction::BinaryOps::AShr' data-ref="llvm::Instruction::BinaryOps::AShr">AShr</a>: OpReg = X86::<span class='error' title="no member named &apos;SAR64rCL&apos; in namespace &apos;llvm::X86&apos;">SAR64rCL</span>; <b>break</b>;</td></tr>
<tr><th id="1810">1810</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#161" title='llvm::Instruction::BinaryOps::Shl' data-ref="llvm::Instruction::BinaryOps::Shl">Shl</a>:  OpReg = X86::<span class='error' title="no member named &apos;SHL64rCL&apos; in namespace &apos;llvm::X86&apos;">SHL64rCL</span>; <b>break</b>;</td></tr>
<tr><th id="1811">1811</th><td>    }</td></tr>
<tr><th id="1812">1812</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1813">1813</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1814">1814</th><td>  }</td></tr>
<tr><th id="1815">1815</th><td></td></tr>
<tr><th id="1816">1816</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col5 decl" id="345VT" title='VT' data-type='llvm::MVT' data-ref="345VT">VT</dfn>;</td></tr>
<tr><th id="1817">1817</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::X86FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb">isTypeLegal</a>(<a class="local col1 ref" href="#341I" title='I' data-ref="341I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col5 ref" href="#345VT" title='VT' data-ref="345VT">VT</a></span>))</td></tr>
<tr><th id="1818">1818</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1819">1819</th><td></td></tr>
<tr><th id="1820">1820</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="346Op0Reg" title='Op0Reg' data-type='unsigned int' data-ref="346Op0Reg">Op0Reg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col1 ref" href="#341I" title='I' data-ref="341I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1821">1821</th><td>  <b>if</b> (<a class="local col6 ref" href="#346Op0Reg" title='Op0Reg' data-ref="346Op0Reg">Op0Reg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1822">1822</th><td></td></tr>
<tr><th id="1823">1823</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="347Op1Reg" title='Op1Reg' data-type='unsigned int' data-ref="347Op1Reg">Op1Reg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col1 ref" href="#341I" title='I' data-ref="341I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1824">1824</th><td>  <b>if</b> (<a class="local col7 ref" href="#347Op1Reg" title='Op1Reg' data-ref="347Op1Reg">Op1Reg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1825">1825</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>),</td></tr>
<tr><th id="1826">1826</th><td>          <a class="local col2 ref" href="#342CReg" title='CReg' data-ref="342CReg">CReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#347Op1Reg" title='Op1Reg' data-ref="347Op1Reg">Op1Reg</a>);</td></tr>
<tr><th id="1827">1827</th><td></td></tr>
<tr><th id="1828">1828</th><td>  <i>// The shift instruction uses X86::CL. If we defined a super-register</i></td></tr>
<tr><th id="1829">1829</th><td><i>  // of X86::CL, emit a subreg KILL to precisely describe what we're doing here.</i></td></tr>
<tr><th id="1830">1830</th><td>  <b>if</b> (CReg != X86::<span class='error' title="no member named &apos;CL&apos; in namespace &apos;llvm::X86&apos;">CL</span>)</td></tr>
<tr><th id="1831">1831</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="1832">1832</th><td>            TII.get(TargetOpcode::KILL), X86::<span class='error' title="no member named &apos;CL&apos; in namespace &apos;llvm::X86&apos;">CL</span>)</td></tr>
<tr><th id="1833">1833</th><td>      .addReg(CReg, RegState::Kill);</td></tr>
<tr><th id="1834">1834</th><td></td></tr>
<tr><th id="1835">1835</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="348ResultReg" title='ResultReg' data-type='unsigned int' data-ref="348ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col4 ref" href="#344RC" title='RC' data-ref="344RC">RC</a>);</td></tr>
<tr><th id="1836">1836</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#343OpReg" title='OpReg' data-ref="343OpReg">OpReg</a>), <a class="local col8 ref" href="#348ResultReg" title='ResultReg' data-ref="348ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1837">1837</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#346Op0Reg" title='Op0Reg' data-ref="346Op0Reg">Op0Reg</a>);</td></tr>
<tr><th id="1838">1838</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col1 ref" href="#341I" title='I' data-ref="341I">I</a>, <a class="local col8 ref" href="#348ResultReg" title='ResultReg' data-ref="348ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1839">1839</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1840">1840</th><td>}</td></tr>
<tr><th id="1841">1841</th><td></td></tr>
<tr><th id="1842">1842</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel15X86SelectDivRemEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectDivRem' data-type='bool (anonymous namespace)::X86FastISel::X86SelectDivRem(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel15X86SelectDivRemEPKN4llvm11InstructionE">X86SelectDivRem</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col9 decl" id="349I" title='I' data-type='const llvm::Instruction *' data-ref="349I">I</dfn>) {</td></tr>
<tr><th id="1843">1843</th><td>  <em>const</em> <em>static</em> <em>unsigned</em> <dfn class="local col0 decl" id="350NumTypes" title='NumTypes' data-type='const unsigned int' data-ref="350NumTypes">NumTypes</dfn> = <var>4</var>; <i>// i8, i16, i32, i64</i></td></tr>
<tr><th id="1844">1844</th><td>  <em>const</em> <em>static</em> <em>unsigned</em> <dfn class="local col1 decl" id="351NumOps" title='NumOps' data-type='const unsigned int' data-ref="351NumOps">NumOps</dfn>   = <var>4</var>; <i>// SDiv, SRem, UDiv, URem</i></td></tr>
<tr><th id="1845">1845</th><td>  <em>const</em> <em>static</em> <em>bool</em> <dfn class="local col2 decl" id="352S" title='S' data-type='const bool' data-ref="352S">S</dfn> = <b>true</b>;  <i>// IsSigned</i></td></tr>
<tr><th id="1846">1846</th><td>  <em>const</em> <em>static</em> <em>bool</em> <dfn class="local col3 decl" id="353U" title='U' data-type='const bool' data-ref="353U">U</dfn> = <b>false</b>; <i>// !IsSigned</i></td></tr>
<tr><th id="1847">1847</th><td>  <em>const</em> <em>static</em> <em>unsigned</em> <dfn class="local col4 decl" id="354Copy" title='Copy' data-type='const unsigned int' data-ref="354Copy">Copy</dfn> = <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>;</td></tr>
<tr><th id="1848">1848</th><td>  <i>// For the X86 DIV/IDIV instruction, in most cases the dividend</i></td></tr>
<tr><th id="1849">1849</th><td><i>  // (numerator) must be in a specific register pair highreg:lowreg,</i></td></tr>
<tr><th id="1850">1850</th><td><i>  // producing the quotient in lowreg and the remainder in highreg.</i></td></tr>
<tr><th id="1851">1851</th><td><i>  // For most data types, to set up the instruction, the dividend is</i></td></tr>
<tr><th id="1852">1852</th><td><i>  // copied into lowreg, and lowreg is sign-extended or zero-extended</i></td></tr>
<tr><th id="1853">1853</th><td><i>  // into highreg.  The exception is i8, where the dividend is defined</i></td></tr>
<tr><th id="1854">1854</th><td><i>  // as a single register rather than a register pair, and we</i></td></tr>
<tr><th id="1855">1855</th><td><i>  // therefore directly sign-extend or zero-extend the dividend into</i></td></tr>
<tr><th id="1856">1856</th><td><i>  // lowreg, instead of copying, and ignore the highreg.</i></td></tr>
<tr><th id="1857">1857</th><td>  <em>const</em> <em>static</em> <b>struct</b> <dfn class="local col5 type" id="355DivRemEntry" title='DivRemEntry' data-ref="355DivRemEntry"><a class="local col5 type" href="#355DivRemEntry" title='DivRemEntry' data-ref="355DivRemEntry">DivRemEntry</a></dfn> {</td></tr>
<tr><th id="1858">1858</th><td>    <i>// The following portion depends only on the data type.</i></td></tr>
<tr><th id="1859">1859</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="356RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="356RC">RC</dfn>;</td></tr>
<tr><th id="1860">1860</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="357LowInReg" title='LowInReg' data-type='unsigned int' data-ref="357LowInReg">LowInReg</dfn>;  <i>// low part of the register pair</i></td></tr>
<tr><th id="1861">1861</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="358HighInReg" title='HighInReg' data-type='unsigned int' data-ref="358HighInReg">HighInReg</dfn>; <i>// high part of the register pair</i></td></tr>
<tr><th id="1862">1862</th><td>    <i>// The following portion depends on both the data type and the operation.</i></td></tr>
<tr><th id="1863">1863</th><td>    <b>struct</b> <dfn class="local col9 type" id="359DivRemResult" title='DivRemResult' data-ref="359DivRemResult"><a class="local col9 type" href="#359DivRemResult" title='DivRemResult' data-ref="359DivRemResult">DivRemResult</a></dfn> {</td></tr>
<tr><th id="1864">1864</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="360OpDivRem" title='OpDivRem' data-type='unsigned int' data-ref="360OpDivRem">OpDivRem</dfn>;        <i>// The specific DIV/IDIV opcode to use.</i></td></tr>
<tr><th id="1865">1865</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="361OpSignExtend" title='OpSignExtend' data-type='unsigned int' data-ref="361OpSignExtend">OpSignExtend</dfn>;    <i>// Opcode for sign-extending lowreg into</i></td></tr>
<tr><th id="1866">1866</th><td>                              <i>// highreg, or copying a zero into highreg.</i></td></tr>
<tr><th id="1867">1867</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="362OpCopy" title='OpCopy' data-type='unsigned int' data-ref="362OpCopy">OpCopy</dfn>;          <i>// Opcode for copying dividend into lowreg, or</i></td></tr>
<tr><th id="1868">1868</th><td>                              <i>// zero/sign-extending into lowreg for i8.</i></td></tr>
<tr><th id="1869">1869</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="363DivRemResultReg" title='DivRemResultReg' data-type='unsigned int' data-ref="363DivRemResultReg">DivRemResultReg</dfn>; <i>// Register containing the desired result.</i></td></tr>
<tr><th id="1870">1870</th><td>    <em>bool</em> <dfn class="local col4 decl" id="364IsOpSigned" title='IsOpSigned' data-type='bool' data-ref="364IsOpSigned">IsOpSigned</dfn>;          <i>// Whether to use signed or unsigned form.</i></td></tr>
<tr><th id="1871">1871</th><td>    } <dfn class="local col5 decl" id="365ResultTable" title='ResultTable' data-type='struct DivRemResult [4]' data-ref="365ResultTable">ResultTable</dfn>[<a class="local col1 ref" href="#351NumOps" title='NumOps' data-ref="351NumOps">NumOps</a>];</td></tr>
<tr><th id="1872">1872</th><td>  } <dfn class="local col6 decl" id="366OpTable" title='OpTable' data-type='const struct DivRemEntry [4]' data-ref="366OpTable">OpTable</dfn>[<a class="local col0 ref" href="#350NumTypes" title='NumTypes' data-ref="350NumTypes">NumTypes</a>] = {</td></tr>
<tr><th id="1873">1873</th><td>    { &amp;X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>,  X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span>,  <var>0</var>, {</td></tr>
<tr><th id="1874">1874</th><td>        { X86::<span class='error' title="no member named &apos;IDIV8r&apos; in namespace &apos;llvm::X86&apos;">IDIV8r</span>,  <var>0</var>,            X86::<span class='error' title="no member named &apos;MOVSX16rr8&apos; in namespace &apos;llvm::X86&apos;">MOVSX16rr8</span>, X86::<span class='error' title="no member named &apos;AL&apos; in namespace &apos;llvm::X86&apos;">AL</span>,  S }, <i>// SDiv</i></td></tr>
<tr><th id="1875">1875</th><td>        { X86::<span class='error' title="no member named &apos;IDIV8r&apos; in namespace &apos;llvm::X86&apos;">IDIV8r</span>,  <var>0</var>,            X86::<span class='error' title="no member named &apos;MOVSX16rr8&apos; in namespace &apos;llvm::X86&apos;">MOVSX16rr8</span>, X86::<span class='error' title="no member named &apos;AH&apos; in namespace &apos;llvm::X86&apos;">AH</span>,  S }, <i>// SRem</i></td></tr>
<tr><th id="1876">1876</th><td>        { X86::<span class='error' title="no member named &apos;DIV8r&apos; in namespace &apos;llvm::X86&apos;">DIV8r</span>,   <var>0</var>,            X86::<span class='error' title="no member named &apos;MOVZX16rr8&apos; in namespace &apos;llvm::X86&apos;">MOVZX16rr8</span>, X86::<span class='error' title="no member named &apos;AL&apos; in namespace &apos;llvm::X86&apos;">AL</span>,  U }, <i>// UDiv</i></td></tr>
<tr><th id="1877">1877</th><td>        { X86::<span class='error' title="no member named &apos;DIV8r&apos; in namespace &apos;llvm::X86&apos;">DIV8r</span>,   <var>0</var>,            X86::<span class='error' title="no member named &apos;MOVZX16rr8&apos; in namespace &apos;llvm::X86&apos;">MOVZX16rr8</span>, X86::<span class='error' title="no member named &apos;AH&apos; in namespace &apos;llvm::X86&apos;">AH</span>,  U }, <i>// URem</i></td></tr>
<tr><th id="1878">1878</th><td>      }</td></tr>
<tr><th id="1879">1879</th><td>    }, <i>// i8</i></td></tr>
<tr><th id="1880">1880</th><td>    { &amp;X86::<span class='error' title="no member named &apos;GR16RegClass&apos; in namespace &apos;llvm::X86&apos;">GR16RegClass</span>, X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span>,  X86::<span class='error' title="no member named &apos;DX&apos; in namespace &apos;llvm::X86&apos;">DX</span>, {</td></tr>
<tr><th id="1881">1881</th><td>        { X86::<span class='error' title="no member named &apos;IDIV16r&apos; in namespace &apos;llvm::X86&apos;">IDIV16r</span>, X86::<span class='error' title="no member named &apos;CWD&apos; in namespace &apos;llvm::X86&apos;">CWD</span>,     Copy,            X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span>,  S }, <i>// SDiv</i></td></tr>
<tr><th id="1882">1882</th><td>        { X86::<span class='error' title="no member named &apos;IDIV16r&apos; in namespace &apos;llvm::X86&apos;">IDIV16r</span>, X86::<span class='error' title="no member named &apos;CWD&apos; in namespace &apos;llvm::X86&apos;">CWD</span>,     Copy,            X86::<span class='error' title="no member named &apos;DX&apos; in namespace &apos;llvm::X86&apos;">DX</span>,  S }, <i>// SRem</i></td></tr>
<tr><th id="1883">1883</th><td>        { X86::<span class='error' title="no member named &apos;DIV16r&apos; in namespace &apos;llvm::X86&apos;">DIV16r</span>,  X86::<span class='error' title="no member named &apos;MOV32r0&apos; in namespace &apos;llvm::X86&apos;">MOV32r0</span>, Copy,            X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span>,  U }, <i>// UDiv</i></td></tr>
<tr><th id="1884">1884</th><td>        { X86::<span class='error' title="no member named &apos;DIV16r&apos; in namespace &apos;llvm::X86&apos;">DIV16r</span>,  X86::<span class='error' title="no member named &apos;MOV32r0&apos; in namespace &apos;llvm::X86&apos;">MOV32r0</span>, Copy,            X86::<span class='error' title="no member named &apos;DX&apos; in namespace &apos;llvm::X86&apos;">DX</span>,  U }, <i>// URem</i></td></tr>
<tr><th id="1885">1885</th><td>      }</td></tr>
<tr><th id="1886">1886</th><td>    }, <i>// i16</i></td></tr>
<tr><th id="1887">1887</th><td>    { &amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>, X86::<span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;">EAX</span>, X86::<span class='error' title="no member named &apos;EDX&apos; in namespace &apos;llvm::X86&apos;">EDX</span>, {</td></tr>
<tr><th id="1888">1888</th><td>        { X86::<span class='error' title="no member named &apos;IDIV32r&apos; in namespace &apos;llvm::X86&apos;">IDIV32r</span>, X86::<span class='error' title="no member named &apos;CDQ&apos; in namespace &apos;llvm::X86&apos;">CDQ</span>,     Copy,            X86::<span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;">EAX</span>, S }, <i>// SDiv</i></td></tr>
<tr><th id="1889">1889</th><td>        { X86::<span class='error' title="no member named &apos;IDIV32r&apos; in namespace &apos;llvm::X86&apos;">IDIV32r</span>, X86::<span class='error' title="no member named &apos;CDQ&apos; in namespace &apos;llvm::X86&apos;">CDQ</span>,     Copy,            X86::<span class='error' title="no member named &apos;EDX&apos; in namespace &apos;llvm::X86&apos;">EDX</span>, S }, <i>// SRem</i></td></tr>
<tr><th id="1890">1890</th><td>        { X86::<span class='error' title="no member named &apos;DIV32r&apos; in namespace &apos;llvm::X86&apos;">DIV32r</span>,  X86::<span class='error' title="no member named &apos;MOV32r0&apos; in namespace &apos;llvm::X86&apos;">MOV32r0</span>, Copy,            X86::<span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;">EAX</span>, U }, <i>// UDiv</i></td></tr>
<tr><th id="1891">1891</th><td>        { X86::<span class='error' title="no member named &apos;DIV32r&apos; in namespace &apos;llvm::X86&apos;">DIV32r</span>,  X86::<span class='error' title="no member named &apos;MOV32r0&apos; in namespace &apos;llvm::X86&apos;">MOV32r0</span>, Copy,            X86::<span class='error' title="no member named &apos;EDX&apos; in namespace &apos;llvm::X86&apos;">EDX</span>, U }, <i>// URem</i></td></tr>
<tr><th id="1892">1892</th><td>      }</td></tr>
<tr><th id="1893">1893</th><td>    }, <i>// i32</i></td></tr>
<tr><th id="1894">1894</th><td>    { &amp;X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>, X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>, X86::<span class='error' title="no member named &apos;RDX&apos; in namespace &apos;llvm::X86&apos;">RDX</span>, {</td></tr>
<tr><th id="1895">1895</th><td>        { X86::<span class='error' title="no member named &apos;IDIV64r&apos; in namespace &apos;llvm::X86&apos;">IDIV64r</span>, X86::<span class='error' title="no member named &apos;CQO&apos; in namespace &apos;llvm::X86&apos;">CQO</span>,     Copy,            X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>, S }, <i>// SDiv</i></td></tr>
<tr><th id="1896">1896</th><td>        { X86::<span class='error' title="no member named &apos;IDIV64r&apos; in namespace &apos;llvm::X86&apos;">IDIV64r</span>, X86::<span class='error' title="no member named &apos;CQO&apos; in namespace &apos;llvm::X86&apos;">CQO</span>,     Copy,            X86::<span class='error' title="no member named &apos;RDX&apos; in namespace &apos;llvm::X86&apos;">RDX</span>, S }, <i>// SRem</i></td></tr>
<tr><th id="1897">1897</th><td>        { X86::<span class='error' title="no member named &apos;DIV64r&apos; in namespace &apos;llvm::X86&apos;">DIV64r</span>,  X86::<span class='error' title="no member named &apos;MOV32r0&apos; in namespace &apos;llvm::X86&apos;">MOV32r0</span>, Copy,            X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>, U }, <i>// UDiv</i></td></tr>
<tr><th id="1898">1898</th><td>        { X86::<span class='error' title="no member named &apos;DIV64r&apos; in namespace &apos;llvm::X86&apos;">DIV64r</span>,  X86::<span class='error' title="no member named &apos;MOV32r0&apos; in namespace &apos;llvm::X86&apos;">MOV32r0</span>, Copy,            X86::<span class='error' title="no member named &apos;RDX&apos; in namespace &apos;llvm::X86&apos;">RDX</span>, U }, <i>// URem</i></td></tr>
<tr><th id="1899">1899</th><td>      }</td></tr>
<tr><th id="1900">1900</th><td>    }, <i>// i64</i></td></tr>
<tr><th id="1901">1901</th><td>  };</td></tr>
<tr><th id="1902">1902</th><td></td></tr>
<tr><th id="1903">1903</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col7 decl" id="367VT" title='VT' data-type='llvm::MVT' data-ref="367VT">VT</dfn>;</td></tr>
<tr><th id="1904">1904</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::X86FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb">isTypeLegal</a>(<a class="local col9 ref" href="#349I" title='I' data-ref="349I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col7 ref" href="#367VT" title='VT' data-ref="367VT">VT</a></span>))</td></tr>
<tr><th id="1905">1905</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1906">1906</th><td></td></tr>
<tr><th id="1907">1907</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="368TypeIndex" title='TypeIndex' data-type='unsigned int' data-ref="368TypeIndex">TypeIndex</dfn>, <dfn class="local col9 decl" id="369OpIndex" title='OpIndex' data-type='unsigned int' data-ref="369OpIndex">OpIndex</dfn>;</td></tr>
<tr><th id="1908">1908</th><td>  <b>switch</b> (<a class="local col7 ref" href="#367VT" title='VT' data-ref="367VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="1909">1909</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1910">1910</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:  <a class="local col8 ref" href="#368TypeIndex" title='TypeIndex' data-ref="368TypeIndex">TypeIndex</a> = <var>0</var>; <b>break</b>;</td></tr>
<tr><th id="1911">1911</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>: <a class="local col8 ref" href="#368TypeIndex" title='TypeIndex' data-ref="368TypeIndex">TypeIndex</a> = <var>1</var>; <b>break</b>;</td></tr>
<tr><th id="1912">1912</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>: <a class="local col8 ref" href="#368TypeIndex" title='TypeIndex' data-ref="368TypeIndex">TypeIndex</a> = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="1913">1913</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>: <a class="local col8 ref" href="#368TypeIndex" title='TypeIndex' data-ref="368TypeIndex">TypeIndex</a> = <var>3</var>;</td></tr>
<tr><th id="1914">1914</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>())</td></tr>
<tr><th id="1915">1915</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1916">1916</th><td>    <b>break</b>;</td></tr>
<tr><th id="1917">1917</th><td>  }</td></tr>
<tr><th id="1918">1918</th><td></td></tr>
<tr><th id="1919">1919</th><td>  <b>switch</b> (<a class="local col9 ref" href="#349I" title='I' data-ref="349I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1920">1920</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected div/rem opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 1920)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected div/rem opcode"</q>);</td></tr>
<tr><th id="1921">1921</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#154" title='llvm::Instruction::BinaryOps::SDiv' data-ref="llvm::Instruction::BinaryOps::SDiv">SDiv</a>: <a class="local col9 ref" href="#369OpIndex" title='OpIndex' data-ref="369OpIndex">OpIndex</a> = <var>0</var>; <b>break</b>;</td></tr>
<tr><th id="1922">1922</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#157" title='llvm::Instruction::BinaryOps::SRem' data-ref="llvm::Instruction::BinaryOps::SRem">SRem</a>: <a class="local col9 ref" href="#369OpIndex" title='OpIndex' data-ref="369OpIndex">OpIndex</a> = <var>1</var>; <b>break</b>;</td></tr>
<tr><th id="1923">1923</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#153" title='llvm::Instruction::BinaryOps::UDiv' data-ref="llvm::Instruction::BinaryOps::UDiv">UDiv</a>: <a class="local col9 ref" href="#369OpIndex" title='OpIndex' data-ref="369OpIndex">OpIndex</a> = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="1924">1924</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#156" title='llvm::Instruction::BinaryOps::URem' data-ref="llvm::Instruction::BinaryOps::URem">URem</a>: <a class="local col9 ref" href="#369OpIndex" title='OpIndex' data-ref="369OpIndex">OpIndex</a> = <var>3</var>; <b>break</b>;</td></tr>
<tr><th id="1925">1925</th><td>  }</td></tr>
<tr><th id="1926">1926</th><td></td></tr>
<tr><th id="1927">1927</th><td>  <em>const</em> <a class="local col5 type" href="#355DivRemEntry" title='DivRemEntry' data-ref="355DivRemEntry">DivRemEntry</a> &amp;<dfn class="local col0 decl" id="370TypeEntry" title='TypeEntry' data-type='const DivRemEntry &amp;' data-ref="370TypeEntry">TypeEntry</dfn> = <a class="local col6 ref" href="#366OpTable" title='OpTable' data-ref="366OpTable">OpTable</a>[<a class="local col8 ref" href="#368TypeIndex" title='TypeIndex' data-ref="368TypeIndex">TypeIndex</a>];</td></tr>
<tr><th id="1928">1928</th><td>  <em>const</em> <a class="local col5 type" href="#355DivRemEntry" title='DivRemEntry' data-ref="355DivRemEntry">DivRemEntry</a>::<a class="local col9 type" href="#359DivRemResult" title='DivRemResult' data-ref="359DivRemResult">DivRemResult</a> &amp;<dfn class="local col1 decl" id="371OpEntry" title='OpEntry' data-type='const DivRemEntry::DivRemResult &amp;' data-ref="371OpEntry">OpEntry</dfn> = <a class="local col0 ref" href="#370TypeEntry" title='TypeEntry' data-ref="370TypeEntry">TypeEntry</a>.<a class="local col5 ref" href="#365ResultTable" title='ResultTable' data-ref="365ResultTable">ResultTable</a>[<a class="local col9 ref" href="#369OpIndex" title='OpIndex' data-ref="369OpIndex">OpIndex</a>];</td></tr>
<tr><th id="1929">1929</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="372Op0Reg" title='Op0Reg' data-type='unsigned int' data-ref="372Op0Reg">Op0Reg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col9 ref" href="#349I" title='I' data-ref="349I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1930">1930</th><td>  <b>if</b> (<a class="local col2 ref" href="#372Op0Reg" title='Op0Reg' data-ref="372Op0Reg">Op0Reg</a> == <var>0</var>)</td></tr>
<tr><th id="1931">1931</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1932">1932</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="373Op1Reg" title='Op1Reg' data-type='unsigned int' data-ref="373Op1Reg">Op1Reg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col9 ref" href="#349I" title='I' data-ref="349I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1933">1933</th><td>  <b>if</b> (<a class="local col3 ref" href="#373Op1Reg" title='Op1Reg' data-ref="373Op1Reg">Op1Reg</a> == <var>0</var>)</td></tr>
<tr><th id="1934">1934</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1935">1935</th><td></td></tr>
<tr><th id="1936">1936</th><td>  <i>// Move op0 into low-order input register.</i></td></tr>
<tr><th id="1937">1937</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1938">1938</th><td>          <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#371OpEntry" title='OpEntry' data-ref="371OpEntry">OpEntry</a>.<a class="local col2 ref" href="#362OpCopy" title='OpCopy' data-ref="362OpCopy">OpCopy</a>), <a class="local col0 ref" href="#370TypeEntry" title='TypeEntry' data-ref="370TypeEntry">TypeEntry</a>.<a class="local col7 ref" href="#357LowInReg" title='LowInReg' data-ref="357LowInReg">LowInReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#372Op0Reg" title='Op0Reg' data-ref="372Op0Reg">Op0Reg</a>);</td></tr>
<tr><th id="1939">1939</th><td>  <i>// Zero-extend or sign-extend into high-order input register.</i></td></tr>
<tr><th id="1940">1940</th><td>  <b>if</b> (<a class="local col1 ref" href="#371OpEntry" title='OpEntry' data-ref="371OpEntry">OpEntry</a>.<a class="local col1 ref" href="#361OpSignExtend" title='OpSignExtend' data-ref="361OpSignExtend">OpSignExtend</a>) {</td></tr>
<tr><th id="1941">1941</th><td>    <b>if</b> (<a class="local col1 ref" href="#371OpEntry" title='OpEntry' data-ref="371OpEntry">OpEntry</a>.<a class="local col4 ref" href="#364IsOpSigned" title='IsOpSigned' data-ref="364IsOpSigned">IsOpSigned</a>)</td></tr>
<tr><th id="1942">1942</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1943">1943</th><td>              <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#371OpEntry" title='OpEntry' data-ref="371OpEntry">OpEntry</a>.<a class="local col1 ref" href="#361OpSignExtend" title='OpSignExtend' data-ref="361OpSignExtend">OpSignExtend</a>));</td></tr>
<tr><th id="1944">1944</th><td>    <b>else</b> {</td></tr>
<tr><th id="1945">1945</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="374Zero32" title='Zero32' data-type='unsigned int' data-ref="374Zero32">Zero32</dfn> = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>);</td></tr>
<tr><th id="1946">1946</th><td>      BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="1947">1947</th><td>              TII.get(X86::<span class='error' title="no member named &apos;MOV32r0&apos; in namespace &apos;llvm::X86&apos;">MOV32r0</span>), Zero32);</td></tr>
<tr><th id="1948">1948</th><td></td></tr>
<tr><th id="1949">1949</th><td>      <i>// Copy the zero into the appropriate sub/super/identical physical</i></td></tr>
<tr><th id="1950">1950</th><td><i>      // register. Unfortunately the operations needed are not uniform enough</i></td></tr>
<tr><th id="1951">1951</th><td><i>      // to fit neatly into the table above.</i></td></tr>
<tr><th id="1952">1952</th><td>      <b>if</b> (<a class="local col7 ref" href="#367VT" title='VT' data-ref="367VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>) {</td></tr>
<tr><th id="1953">1953</th><td>        BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="1954">1954</th><td>                TII.get(Copy), TypeEntry.HighInReg)</td></tr>
<tr><th id="1955">1955</th><td>          .addReg(Zero32, <var>0</var>, X86::<span class='error' title="no member named &apos;sub_16bit&apos; in namespace &apos;llvm::X86&apos;">sub_16bit</span>);</td></tr>
<tr><th id="1956">1956</th><td>      } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#367VT" title='VT' data-ref="367VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) {</td></tr>
<tr><th id="1957">1957</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1958">1958</th><td>                <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#354Copy" title='Copy' data-ref="354Copy">Copy</a>), <a class="local col0 ref" href="#370TypeEntry" title='TypeEntry' data-ref="370TypeEntry">TypeEntry</a>.<a class="local col8 ref" href="#358HighInReg" title='HighInReg' data-ref="358HighInReg">HighInReg</a>)</td></tr>
<tr><th id="1959">1959</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#374Zero32" title='Zero32' data-ref="374Zero32">Zero32</a>);</td></tr>
<tr><th id="1960">1960</th><td>      } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#367VT" title='VT' data-ref="367VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>) {</td></tr>
<tr><th id="1961">1961</th><td>        BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="1962">1962</th><td>                TII.get(TargetOpcode::SUBREG_TO_REG), TypeEntry.HighInReg)</td></tr>
<tr><th id="1963">1963</th><td>            .addImm(<var>0</var>).addReg(Zero32).addImm(X86::<span class='error' title="no member named &apos;sub_32bit&apos; in namespace &apos;llvm::X86&apos;">sub_32bit</span>);</td></tr>
<tr><th id="1964">1964</th><td>      }</td></tr>
<tr><th id="1965">1965</th><td>    }</td></tr>
<tr><th id="1966">1966</th><td>  }</td></tr>
<tr><th id="1967">1967</th><td>  <i>// Generate the DIV/IDIV instruction.</i></td></tr>
<tr><th id="1968">1968</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1969">1969</th><td>          <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#371OpEntry" title='OpEntry' data-ref="371OpEntry">OpEntry</a>.<a class="local col0 ref" href="#360OpDivRem" title='OpDivRem' data-ref="360OpDivRem">OpDivRem</a>)).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#373Op1Reg" title='Op1Reg' data-ref="373Op1Reg">Op1Reg</a>);</td></tr>
<tr><th id="1970">1970</th><td>  <i>// For i8 remainder, we can't reference ah directly, as we'll end</i></td></tr>
<tr><th id="1971">1971</th><td><i>  // up with bogus copies like %r9b = COPY %ah. Reference ax</i></td></tr>
<tr><th id="1972">1972</th><td><i>  // instead to prevent ah references in a rex instruction.</i></td></tr>
<tr><th id="1973">1973</th><td><i>  //</i></td></tr>
<tr><th id="1974">1974</th><td><i>  // The current assumption of the fast register allocator is that isel</i></td></tr>
<tr><th id="1975">1975</th><td><i>  // won't generate explicit references to the GR8_NOREX registers. If</i></td></tr>
<tr><th id="1976">1976</th><td><i>  // the allocator and/or the backend get enhanced to be more robust in</i></td></tr>
<tr><th id="1977">1977</th><td><i>  // that regard, this can be, and should be, removed.</i></td></tr>
<tr><th id="1978">1978</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="375ResultReg" title='ResultReg' data-type='unsigned int' data-ref="375ResultReg">ResultReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1979">1979</th><td>  <b>if</b> ((I-&gt;getOpcode() == Instruction::SRem ||</td></tr>
<tr><th id="1980">1980</th><td>       I-&gt;getOpcode() == Instruction::URem) &amp;&amp;</td></tr>
<tr><th id="1981">1981</th><td>      OpEntry.DivRemResultReg == X86::<span class='error' title="no member named &apos;AH&apos; in namespace &apos;llvm::X86&apos;">AH</span> &amp;&amp; Subtarget-&gt;is64Bit()) {</td></tr>
<tr><th id="1982">1982</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="376SourceSuperReg" title='SourceSuperReg' data-type='unsigned int' data-ref="376SourceSuperReg">SourceSuperReg</dfn> = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR16RegClass&apos; in namespace &apos;llvm::X86&apos;">GR16RegClass</span>);</td></tr>
<tr><th id="1983">1983</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="377ResultSuperReg" title='ResultSuperReg' data-type='unsigned int' data-ref="377ResultSuperReg">ResultSuperReg</dfn> = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR16RegClass&apos; in namespace &apos;llvm::X86&apos;">GR16RegClass</span>);</td></tr>
<tr><th id="1984">1984</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="1985">1985</th><td>            TII.get(Copy), SourceSuperReg).addReg(X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span>);</td></tr>
<tr><th id="1986">1986</th><td></td></tr>
<tr><th id="1987">1987</th><td>    <i>// Shift AX right by 8 bits instead of using AH.</i></td></tr>
<tr><th id="1988">1988</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;SHR16ri&apos; in namespace &apos;llvm::X86&apos;">SHR16ri</span>),</td></tr>
<tr><th id="1989">1989</th><td>            ResultSuperReg).addReg(SourceSuperReg).addImm(<var>8</var>);</td></tr>
<tr><th id="1990">1990</th><td></td></tr>
<tr><th id="1991">1991</th><td>    <i>// Now reference the 8-bit subreg of the result.</i></td></tr>
<tr><th id="1992">1992</th><td>    ResultReg = fastEmitInst_extractsubreg(MVT::i8, ResultSuperReg,</td></tr>
<tr><th id="1993">1993</th><td>                                           <i>/*Kill=*/</i><b>true</b>, X86::<span class='error' title="no member named &apos;sub_8bit&apos; in namespace &apos;llvm::X86&apos;">sub_8bit</span>);</td></tr>
<tr><th id="1994">1994</th><td>  }</td></tr>
<tr><th id="1995">1995</th><td>  <i>// Copy the result out of the physreg if we haven't already.</i></td></tr>
<tr><th id="1996">1996</th><td>  <b>if</b> (!<a class="local col5 ref" href="#375ResultReg" title='ResultReg' data-ref="375ResultReg">ResultReg</a>) {</td></tr>
<tr><th id="1997">1997</th><td>    <a class="local col5 ref" href="#375ResultReg" title='ResultReg' data-ref="375ResultReg">ResultReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col0 ref" href="#370TypeEntry" title='TypeEntry' data-ref="370TypeEntry">TypeEntry</a>.<a class="local col6 ref" href="#356RC" title='RC' data-ref="356RC">RC</a>);</td></tr>
<tr><th id="1998">1998</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#354Copy" title='Copy' data-ref="354Copy">Copy</a>), <a class="local col5 ref" href="#375ResultReg" title='ResultReg' data-ref="375ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1999">1999</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#371OpEntry" title='OpEntry' data-ref="371OpEntry">OpEntry</a>.<a class="local col3 ref" href="#363DivRemResultReg" title='DivRemResultReg' data-ref="363DivRemResultReg">DivRemResultReg</a>);</td></tr>
<tr><th id="2000">2000</th><td>  }</td></tr>
<tr><th id="2001">2001</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col9 ref" href="#349I" title='I' data-ref="349I">I</a>, <a class="local col5 ref" href="#375ResultReg" title='ResultReg' data-ref="375ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2002">2002</th><td></td></tr>
<tr><th id="2003">2003</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2004">2004</th><td>}</td></tr>
<tr><th id="2005">2005</th><td></td></tr>
<tr><th id="2006">2006</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel22X86FastEmitCMoveSelectEN4llvm3MVTEPKNS1_11InstructionE">/// Emit a conditional move instruction (if the are supported) to lower</i></td></tr>
<tr><th id="2007">2007</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel22X86FastEmitCMoveSelectEN4llvm3MVTEPKNS1_11InstructionE">/// the select.</i></td></tr>
<tr><th id="2008">2008</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel22X86FastEmitCMoveSelectEN4llvm3MVTEPKNS1_11InstructionE" title='(anonymous namespace)::X86FastISel::X86FastEmitCMoveSelect' data-type='bool (anonymous namespace)::X86FastISel::X86FastEmitCMoveSelect(llvm::MVT RetVT, const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel22X86FastEmitCMoveSelectEN4llvm3MVTEPKNS1_11InstructionE">X86FastEmitCMoveSelect</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="378RetVT" title='RetVT' data-type='llvm::MVT' data-ref="378RetVT">RetVT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col9 decl" id="379I" title='I' data-type='const llvm::Instruction *' data-ref="379I">I</dfn>) {</td></tr>
<tr><th id="2009">2009</th><td>  <i>// Check if the subtarget supports these instructions.</i></td></tr>
<tr><th id="2010">2010</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasCMovEv" title='llvm::X86Subtarget::hasCMov' data-ref="_ZNK4llvm12X86Subtarget7hasCMovEv">hasCMov</a>())</td></tr>
<tr><th id="2011">2011</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2012">2012</th><td></td></tr>
<tr><th id="2013">2013</th><td>  <i>// FIXME: Add support for i8.</i></td></tr>
<tr><th id="2014">2014</th><td>  <b>if</b> (<a class="local col8 ref" href="#378RetVT" title='RetVT' data-ref="378RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTltERKS0_" title='llvm::MVT::operator&lt;' data-ref="_ZNK4llvm3MVTltERKS0_">&lt;</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> || <a class="local col8 ref" href="#378RetVT" title='RetVT' data-ref="378RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTgtERKS0_" title='llvm::MVT::operator&gt;' data-ref="_ZNK4llvm3MVTgtERKS0_">&gt;</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="2015">2015</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2016">2016</th><td></td></tr>
<tr><th id="2017">2017</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col0 decl" id="380Cond" title='Cond' data-type='const llvm::Value *' data-ref="380Cond">Cond</dfn> = <a class="local col9 ref" href="#379I" title='I' data-ref="379I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2018">2018</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="381RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="381RC">RC</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#378RetVT" title='RetVT' data-ref="378RetVT">RetVT</a>);</td></tr>
<tr><th id="2019">2019</th><td>  <em>bool</em> <dfn class="local col2 decl" id="382NeedTest" title='NeedTest' data-type='bool' data-ref="382NeedTest">NeedTest</dfn> = <b>true</b>;</td></tr>
<tr><th id="2020">2020</th><td>  <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="local col3 decl" id="383CC" title='CC' data-type='X86::CondCode' data-ref="383CC">CC</dfn> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::COND_NE" title='llvm::X86::CondCode::COND_NE' data-ref="llvm::X86::CondCode::COND_NE">COND_NE</a>;</td></tr>
<tr><th id="2021">2021</th><td></td></tr>
<tr><th id="2022">2022</th><td>  <i>// Optimize conditions coming from a compare if both instructions are in the</i></td></tr>
<tr><th id="2023">2023</th><td><i>  // same basic block (values defined in other basic blocks may not have</i></td></tr>
<tr><th id="2024">2024</th><td><i>  // initialized registers).</i></td></tr>
<tr><th id="2025">2025</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col4 decl" id="384CI" title='CI' data-type='const llvm::CmpInst *' data-ref="384CI">CI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>&gt;(<a class="local col0 ref" href="#380Cond" title='Cond' data-ref="380Cond">Cond</a>);</td></tr>
<tr><th id="2026">2026</th><td>  <b>if</b> (<a class="local col4 ref" href="#384CI" title='CI' data-ref="384CI">CI</a> &amp;&amp; (<a class="local col4 ref" href="#384CI" title='CI' data-ref="384CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>() == <a class="local col9 ref" href="#379I" title='I' data-ref="379I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>())) {</td></tr>
<tr><th id="2027">2027</th><td>    <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col5 decl" id="385Predicate" title='Predicate' data-type='CmpInst::Predicate' data-ref="385Predicate">Predicate</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE" title='llvm::FastISel::optimizeCmpPredicate' data-ref="_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE">optimizeCmpPredicate</a>(<a class="local col4 ref" href="#384CI" title='CI' data-ref="384CI">CI</a>);</td></tr>
<tr><th id="2028">2028</th><td></td></tr>
<tr><th id="2029">2029</th><td>    <i>// FCMP_OEQ and FCMP_UNE cannot be checked with a single instruction.</i></td></tr>
<tr><th id="2030">2030</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="386SETFOpcTable" title='SETFOpcTable' data-type='const uint16_t [2][3]' data-ref="386SETFOpcTable">SETFOpcTable</dfn>[<var>2</var>][<var>3</var>] = {</td></tr>
<tr><th id="2031">2031</th><td>      { X86::COND_NP, X86::COND_E,  X86::<span class='error' title="no member named &apos;TEST8rr&apos; in namespace &apos;llvm::X86&apos;">TEST8rr</span> },</td></tr>
<tr><th id="2032">2032</th><td>      { X86::COND_P,  X86::COND_NE, X86::<span class='error' title="no member named &apos;OR8rr&apos; in namespace &apos;llvm::X86&apos;">OR8rr</span>   }</td></tr>
<tr><th id="2033">2033</th><td>    };</td></tr>
<tr><th id="2034">2034</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col7 decl" id="387SETFOpc" title='SETFOpc' data-type='const uint16_t *' data-ref="387SETFOpc">SETFOpc</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2035">2035</th><td>    <b>switch</b> (<a class="local col5 ref" href="#385Predicate" title='Predicate' data-ref="385Predicate">Predicate</a>) {</td></tr>
<tr><th id="2036">2036</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="2037">2037</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OEQ" title='llvm::CmpInst::Predicate::FCMP_OEQ' data-ref="llvm::CmpInst::Predicate::FCMP_OEQ">FCMP_OEQ</a>:</td></tr>
<tr><th id="2038">2038</th><td>      <a class="local col7 ref" href="#387SETFOpc" title='SETFOpc' data-ref="387SETFOpc">SETFOpc</a> = &amp;<a class="local col6 ref" href="#386SETFOpcTable" title='SETFOpcTable' data-ref="386SETFOpcTable">SETFOpcTable</a>[<var>0</var>][<var>0</var>];</td></tr>
<tr><th id="2039">2039</th><td>      <a class="local col5 ref" href="#385Predicate" title='Predicate' data-ref="385Predicate">Predicate</a> = <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_NE" title='llvm::CmpInst::Predicate::ICMP_NE' data-ref="llvm::CmpInst::Predicate::ICMP_NE">ICMP_NE</a>;</td></tr>
<tr><th id="2040">2040</th><td>      <b>break</b>;</td></tr>
<tr><th id="2041">2041</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UNE" title='llvm::CmpInst::Predicate::FCMP_UNE' data-ref="llvm::CmpInst::Predicate::FCMP_UNE">FCMP_UNE</a>:</td></tr>
<tr><th id="2042">2042</th><td>      <a class="local col7 ref" href="#387SETFOpc" title='SETFOpc' data-ref="387SETFOpc">SETFOpc</a> = &amp;<a class="local col6 ref" href="#386SETFOpcTable" title='SETFOpcTable' data-ref="386SETFOpcTable">SETFOpcTable</a>[<var>1</var>][<var>0</var>];</td></tr>
<tr><th id="2043">2043</th><td>      <a class="local col5 ref" href="#385Predicate" title='Predicate' data-ref="385Predicate">Predicate</a> = <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_NE" title='llvm::CmpInst::Predicate::ICMP_NE' data-ref="llvm::CmpInst::Predicate::ICMP_NE">ICMP_NE</a>;</td></tr>
<tr><th id="2044">2044</th><td>      <b>break</b>;</td></tr>
<tr><th id="2045">2045</th><td>    }</td></tr>
<tr><th id="2046">2046</th><td></td></tr>
<tr><th id="2047">2047</th><td>    <em>bool</em> <dfn class="local col8 decl" id="388NeedSwap" title='NeedSwap' data-type='bool' data-ref="388NeedSwap">NeedSwap</dfn>;</td></tr>
<tr><th id="2048">2048</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col3 ref" href="#383CC" title='CC' data-ref="383CC">CC</a></span>, <span class='refarg'><a class="local col8 ref" href="#388NeedSwap" title='NeedSwap' data-ref="388NeedSwap">NeedSwap</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <span class="namespace">X86::</span><a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8619getX86ConditionCodeENS_7CmpInst9PredicateE" title='llvm::X86::getX86ConditionCode' data-ref="_ZN4llvm3X8619getX86ConditionCodeENS_7CmpInst9PredicateE">getX86ConditionCode</a>(<a class="local col5 ref" href="#385Predicate" title='Predicate' data-ref="385Predicate">Predicate</a>);</td></tr>
<tr><th id="2049">2049</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CC &lt;= X86::LAST_VALID_COND &amp;&amp; &quot;Unexpected condition code.&quot;) ? void (0) : __assert_fail (&quot;CC &lt;= X86::LAST_VALID_COND &amp;&amp; \&quot;Unexpected condition code.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 2049, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#383CC" title='CC' data-ref="383CC">CC</a> &lt;= X86::<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::LAST_VALID_COND" title='llvm::X86::CondCode::LAST_VALID_COND' data-ref="llvm::X86::CondCode::LAST_VALID_COND">LAST_VALID_COND</a> &amp;&amp; <q>"Unexpected condition code."</q>);</td></tr>
<tr><th id="2050">2050</th><td></td></tr>
<tr><th id="2051">2051</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col9 decl" id="389CmpLHS" title='CmpLHS' data-type='const llvm::Value *' data-ref="389CmpLHS">CmpLHS</dfn> = <a class="local col4 ref" href="#384CI" title='CI' data-ref="384CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#885" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2052">2052</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col0 decl" id="390CmpRHS" title='CmpRHS' data-type='const llvm::Value *' data-ref="390CmpRHS">CmpRHS</dfn> = <a class="local col4 ref" href="#384CI" title='CI' data-ref="384CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#885" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2053">2053</th><td>    <b>if</b> (<a class="local col8 ref" href="#388NeedSwap" title='NeedSwap' data-ref="388NeedSwap">NeedSwap</a>)</td></tr>
<tr><th id="2054">2054</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col9 ref" href="#389CmpLHS" title='CmpLHS' data-ref="389CmpLHS">CmpLHS</a></span>, <span class='refarg'><a class="local col0 ref" href="#390CmpRHS" title='CmpRHS' data-ref="390CmpRHS">CmpRHS</a></span>);</td></tr>
<tr><th id="2055">2055</th><td></td></tr>
<tr><th id="2056">2056</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="391CmpVT" title='CmpVT' data-type='llvm::EVT' data-ref="391CmpVT">CmpVT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col9 ref" href="#389CmpLHS" title='CmpLHS' data-ref="389CmpLHS">CmpLHS</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="2057">2057</th><td>    <i>// Emit a compare of the LHS and RHS, setting the flags.</i></td></tr>
<tr><th id="2058">2058</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel18X86FastEmitCompareEPKN4llvm5ValueES4_NS1_3EVTERKNS1_8DebugLocE" title='(anonymous namespace)::X86FastISel::X86FastEmitCompare' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel18X86FastEmitCompareEPKN4llvm5ValueES4_NS1_3EVTERKNS1_8DebugLocE">X86FastEmitCompare</a>(<a class="local col9 ref" href="#389CmpLHS" title='CmpLHS' data-ref="389CmpLHS">CmpLHS</a>, <a class="local col0 ref" href="#390CmpRHS" title='CmpRHS' data-ref="390CmpRHS">CmpRHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#391CmpVT" title='CmpVT' data-ref="391CmpVT">CmpVT</a>, <a class="local col4 ref" href="#384CI" title='CI' data-ref="384CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction11getDebugLocEv" title='llvm::Instruction::getDebugLoc' data-ref="_ZNK4llvm11Instruction11getDebugLocEv">getDebugLoc</a>()))</td></tr>
<tr><th id="2059">2059</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2060">2060</th><td></td></tr>
<tr><th id="2061">2061</th><td>    <b>if</b> (<a class="local col7 ref" href="#387SETFOpc" title='SETFOpc' data-ref="387SETFOpc">SETFOpc</a>) {</td></tr>
<tr><th id="2062">2062</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="392FlagReg1" title='FlagReg1' data-type='unsigned int' data-ref="392FlagReg1">FlagReg1</dfn> = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>);</td></tr>
<tr><th id="2063">2063</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="393FlagReg2" title='FlagReg2' data-type='unsigned int' data-ref="393FlagReg2">FlagReg2</dfn> = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>);</td></tr>
<tr><th id="2064">2064</th><td>      BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;SETCCr&apos; in namespace &apos;llvm::X86&apos;">SETCCr</span>),</td></tr>
<tr><th id="2065">2065</th><td>              FlagReg1).addImm(SETFOpc[<var>0</var>]);</td></tr>
<tr><th id="2066">2066</th><td>      BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;SETCCr&apos; in namespace &apos;llvm::X86&apos;">SETCCr</span>),</td></tr>
<tr><th id="2067">2067</th><td>              FlagReg2).addImm(SETFOpc[<var>1</var>]);</td></tr>
<tr><th id="2068">2068</th><td>      <em>auto</em> <em>const</em> &amp;<dfn class="local col4 decl" id="394II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="394II">II</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#387SETFOpc" title='SETFOpc' data-ref="387SETFOpc">SETFOpc</a>[<var>2</var>]);</td></tr>
<tr><th id="2069">2069</th><td>      <b>if</b> (<a class="local col4 ref" href="#394II" title='II' data-ref="394II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>()) {</td></tr>
<tr><th id="2070">2070</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="395TmpReg" title='TmpReg' data-type='unsigned int' data-ref="395TmpReg">TmpReg</dfn> = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>);</td></tr>
<tr><th id="2071">2071</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="local col4 ref" href="#394II" title='II' data-ref="394II">II</a>, <a class="local col5 ref" href="#395TmpReg" title='TmpReg' data-ref="395TmpReg">TmpReg</a>)</td></tr>
<tr><th id="2072">2072</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#393FlagReg2" title='FlagReg2' data-ref="393FlagReg2">FlagReg2</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#392FlagReg1" title='FlagReg1' data-ref="392FlagReg1">FlagReg1</a>);</td></tr>
<tr><th id="2073">2073</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2074">2074</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="local col4 ref" href="#394II" title='II' data-ref="394II">II</a>)</td></tr>
<tr><th id="2075">2075</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#393FlagReg2" title='FlagReg2' data-ref="393FlagReg2">FlagReg2</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#392FlagReg1" title='FlagReg1' data-ref="392FlagReg1">FlagReg1</a>);</td></tr>
<tr><th id="2076">2076</th><td>      }</td></tr>
<tr><th id="2077">2077</th><td>    }</td></tr>
<tr><th id="2078">2078</th><td>    <a class="local col2 ref" href="#382NeedTest" title='NeedTest' data-ref="382NeedTest">NeedTest</a> = <b>false</b>;</td></tr>
<tr><th id="2079">2079</th><td>  } <b>else</b> <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel20foldX86XALUIntrinsicERN4llvm3X868CondCodeEPKNS1_11InstructionEPKNS1_5ValueE" title='(anonymous namespace)::X86FastISel::foldX86XALUIntrinsic' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel20foldX86XALUIntrinsicERN4llvm3X868CondCodeEPKNS1_11InstructionEPKNS1_5ValueE">foldX86XALUIntrinsic</a>(<span class='refarg'><a class="local col3 ref" href="#383CC" title='CC' data-ref="383CC">CC</a></span>, <a class="local col9 ref" href="#379I" title='I' data-ref="379I">I</a>, <a class="local col0 ref" href="#380Cond" title='Cond' data-ref="380Cond">Cond</a>)) {</td></tr>
<tr><th id="2080">2080</th><td>    <i>// Fake request the condition, otherwise the intrinsic might be completely</i></td></tr>
<tr><th id="2081">2081</th><td><i>    // optimized away.</i></td></tr>
<tr><th id="2082">2082</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="396TmpReg" title='TmpReg' data-type='unsigned int' data-ref="396TmpReg">TmpReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col0 ref" href="#380Cond" title='Cond' data-ref="380Cond">Cond</a>);</td></tr>
<tr><th id="2083">2083</th><td>    <b>if</b> (<a class="local col6 ref" href="#396TmpReg" title='TmpReg' data-ref="396TmpReg">TmpReg</a> == <var>0</var>)</td></tr>
<tr><th id="2084">2084</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2085">2085</th><td></td></tr>
<tr><th id="2086">2086</th><td>    <a class="local col2 ref" href="#382NeedTest" title='NeedTest' data-ref="382NeedTest">NeedTest</a> = <b>false</b>;</td></tr>
<tr><th id="2087">2087</th><td>  }</td></tr>
<tr><th id="2088">2088</th><td></td></tr>
<tr><th id="2089">2089</th><td>  <b>if</b> (<a class="local col2 ref" href="#382NeedTest" title='NeedTest' data-ref="382NeedTest">NeedTest</a>) {</td></tr>
<tr><th id="2090">2090</th><td>    <i>// Selects operate on i1, however, CondReg is 8 bits width and may contain</i></td></tr>
<tr><th id="2091">2091</th><td><i>    // garbage. Indeed, only the less significant bit is supposed to be</i></td></tr>
<tr><th id="2092">2092</th><td><i>    // accurate. If we read more than the lsb, we may see non-zero values</i></td></tr>
<tr><th id="2093">2093</th><td><i>    // whereas lsb is zero. Therefore, we have to truncate Op0Reg to i1 for</i></td></tr>
<tr><th id="2094">2094</th><td><i>    // the select. This is achieved by performing TEST against 1.</i></td></tr>
<tr><th id="2095">2095</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="397CondReg" title='CondReg' data-type='unsigned int' data-ref="397CondReg">CondReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col0 ref" href="#380Cond" title='Cond' data-ref="380Cond">Cond</a>);</td></tr>
<tr><th id="2096">2096</th><td>    <b>if</b> (<a class="local col7 ref" href="#397CondReg" title='CondReg' data-ref="397CondReg">CondReg</a> == <var>0</var>)</td></tr>
<tr><th id="2097">2097</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2098">2098</th><td>    <em>bool</em> <dfn class="local col8 decl" id="398CondIsKill" title='CondIsKill' data-type='bool' data-ref="398CondIsKill">CondIsKill</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col0 ref" href="#380Cond" title='Cond' data-ref="380Cond">Cond</a>);</td></tr>
<tr><th id="2099">2099</th><td></td></tr>
<tr><th id="2100">2100</th><td>    <i>// In case OpReg is a K register, COPY to a GPR</i></td></tr>
<tr><th id="2101">2101</th><td>    <b>if</b> (MRI.getRegClass(CondReg) == &amp;X86::<span class='error' title="no member named &apos;VK1RegClass&apos; in namespace &apos;llvm::X86&apos;">VK1RegClass</span>) {</td></tr>
<tr><th id="2102">2102</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="399KCondReg" title='KCondReg' data-type='unsigned int' data-ref="399KCondReg">KCondReg</dfn> = <a class="local col7 ref" href="#397CondReg" title='CondReg' data-ref="397CondReg">CondReg</a>;</td></tr>
<tr><th id="2103">2103</th><td>      CondReg = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>);</td></tr>
<tr><th id="2104">2104</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="2105">2105</th><td>              <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col7 ref" href="#397CondReg" title='CondReg' data-ref="397CondReg">CondReg</a>)</td></tr>
<tr><th id="2106">2106</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#399KCondReg" title='KCondReg' data-ref="399KCondReg">KCondReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#398CondIsKill" title='CondIsKill' data-ref="398CondIsKill">CondIsKill</a>));</td></tr>
<tr><th id="2107">2107</th><td>      CondReg = fastEmitInst_extractsubreg(MVT::i8, CondReg, <i>/*Kill=*/</i><b>true</b>,</td></tr>
<tr><th id="2108">2108</th><td>                                           X86::<span class='error' title="no member named &apos;sub_8bit&apos; in namespace &apos;llvm::X86&apos;">sub_8bit</span>);</td></tr>
<tr><th id="2109">2109</th><td>    }</td></tr>
<tr><th id="2110">2110</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;TEST8ri&apos; in namespace &apos;llvm::X86&apos;">TEST8ri</span>))</td></tr>
<tr><th id="2111">2111</th><td>        .addReg(CondReg, getKillRegState(CondIsKill))</td></tr>
<tr><th id="2112">2112</th><td>        .addImm(<var>1</var>);</td></tr>
<tr><th id="2113">2113</th><td>  }</td></tr>
<tr><th id="2114">2114</th><td></td></tr>
<tr><th id="2115">2115</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col0 decl" id="400LHS" title='LHS' data-type='const llvm::Value *' data-ref="400LHS">LHS</dfn> = <a class="local col9 ref" href="#379I" title='I' data-ref="379I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2116">2116</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col1 decl" id="401RHS" title='RHS' data-type='const llvm::Value *' data-ref="401RHS">RHS</dfn> = <a class="local col9 ref" href="#379I" title='I' data-ref="379I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="2117">2117</th><td></td></tr>
<tr><th id="2118">2118</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="402RHSReg" title='RHSReg' data-type='unsigned int' data-ref="402RHSReg">RHSReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col1 ref" href="#401RHS" title='RHS' data-ref="401RHS">RHS</a>);</td></tr>
<tr><th id="2119">2119</th><td>  <em>bool</em> <dfn class="local col3 decl" id="403RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="403RHSIsKill">RHSIsKill</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col1 ref" href="#401RHS" title='RHS' data-ref="401RHS">RHS</a>);</td></tr>
<tr><th id="2120">2120</th><td></td></tr>
<tr><th id="2121">2121</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="404LHSReg" title='LHSReg' data-type='unsigned int' data-ref="404LHSReg">LHSReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col0 ref" href="#400LHS" title='LHS' data-ref="400LHS">LHS</a>);</td></tr>
<tr><th id="2122">2122</th><td>  <em>bool</em> <dfn class="local col5 decl" id="405LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="405LHSIsKill">LHSIsKill</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col0 ref" href="#400LHS" title='LHS' data-ref="400LHS">LHS</a>);</td></tr>
<tr><th id="2123">2123</th><td></td></tr>
<tr><th id="2124">2124</th><td>  <b>if</b> (!<a class="local col4 ref" href="#404LHSReg" title='LHSReg' data-ref="404LHSReg">LHSReg</a> || !<a class="local col2 ref" href="#402RHSReg" title='RHSReg' data-ref="402RHSReg">RHSReg</a>)</td></tr>
<tr><th id="2125">2125</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2126">2126</th><td></td></tr>
<tr><th id="2127">2127</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::X86RegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;"><dfn class="local col6 decl" id="406TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="406TRI">TRI</dfn></span> = *Subtarget-&gt;getRegisterInfo();</td></tr>
<tr><th id="2128">2128</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="407Opc" title='Opc' data-type='unsigned int' data-ref="407Opc">Opc</dfn> = X86::getCMovOpcode(TRI.getRegSizeInBits(*RC)/<var>8</var>);</td></tr>
<tr><th id="2129">2129</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="408ResultReg" title='ResultReg' data-type='unsigned int' data-ref="408ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm" title='llvm::FastISel::fastEmitInst_rri' data-ref="_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm">fastEmitInst_rri</a>(<a class="local col7 ref" href="#407Opc" title='Opc' data-ref="407Opc">Opc</a>, <a class="local col1 ref" href="#381RC" title='RC' data-ref="381RC">RC</a>, <a class="local col2 ref" href="#402RHSReg" title='RHSReg' data-ref="402RHSReg">RHSReg</a>, <a class="local col3 ref" href="#403RHSIsKill" title='RHSIsKill' data-ref="403RHSIsKill">RHSIsKill</a>,</td></tr>
<tr><th id="2130">2130</th><td>                                        <a class="local col4 ref" href="#404LHSReg" title='LHSReg' data-ref="404LHSReg">LHSReg</a>, <a class="local col5 ref" href="#405LHSIsKill" title='LHSIsKill' data-ref="405LHSIsKill">LHSIsKill</a>, <a class="local col3 ref" href="#383CC" title='CC' data-ref="383CC">CC</a>);</td></tr>
<tr><th id="2131">2131</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col9 ref" href="#379I" title='I' data-ref="379I">I</a>, <a class="local col8 ref" href="#408ResultReg" title='ResultReg' data-ref="408ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2132">2132</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2133">2133</th><td>}</td></tr>
<tr><th id="2134">2134</th><td></td></tr>
<tr><th id="2135">2135</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel20X86FastEmitSSESelectEN4llvm3MVTEPKNS1_11InstructionE">/// Emit SSE or AVX instructions to lower the select.</i></td></tr>
<tr><th id="2136">2136</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel20X86FastEmitSSESelectEN4llvm3MVTEPKNS1_11InstructionE">///</i></td></tr>
<tr><th id="2137">2137</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel20X86FastEmitSSESelectEN4llvm3MVTEPKNS1_11InstructionE">/// Try to use SSE1/SSE2 instructions to simulate a select without branches.</i></td></tr>
<tr><th id="2138">2138</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel20X86FastEmitSSESelectEN4llvm3MVTEPKNS1_11InstructionE">/// This lowers fp selects into a CMP/AND/ANDN/OR sequence when the necessary</i></td></tr>
<tr><th id="2139">2139</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111X86FastISel20X86FastEmitSSESelectEN4llvm3MVTEPKNS1_11InstructionE">/// SSE instructions are available. If AVX is available, try to use a VBLENDV.</i></td></tr>
<tr><th id="2140">2140</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel20X86FastEmitSSESelectEN4llvm3MVTEPKNS1_11InstructionE" title='(anonymous namespace)::X86FastISel::X86FastEmitSSESelect' data-type='bool (anonymous namespace)::X86FastISel::X86FastEmitSSESelect(llvm::MVT RetVT, const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel20X86FastEmitSSESelectEN4llvm3MVTEPKNS1_11InstructionE">X86FastEmitSSESelect</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="409RetVT" title='RetVT' data-type='llvm::MVT' data-ref="409RetVT">RetVT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col0 decl" id="410I" title='I' data-type='const llvm::Instruction *' data-ref="410I">I</dfn>) {</td></tr>
<tr><th id="2141">2141</th><td>  <i>// Optimize conditions coming from a compare if both instructions are in the</i></td></tr>
<tr><th id="2142">2142</th><td><i>  // same basic block (values defined in other basic blocks may not have</i></td></tr>
<tr><th id="2143">2143</th><td><i>  // initialized registers).</i></td></tr>
<tr><th id="2144">2144</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col1 decl" id="411CI" title='CI' data-type='const llvm::FCmpInst *' data-ref="411CI">CI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::FCmpInst" title='llvm::FCmpInst' data-ref="llvm::FCmpInst">FCmpInst</a>&gt;(<a class="local col0 ref" href="#410I" title='I' data-ref="410I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="2145">2145</th><td>  <b>if</b> (!<a class="local col1 ref" href="#411CI" title='CI' data-ref="411CI">CI</a> || (<a class="local col1 ref" href="#411CI" title='CI' data-ref="411CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>() != <a class="local col0 ref" href="#410I" title='I' data-ref="410I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>()))</td></tr>
<tr><th id="2146">2146</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2147">2147</th><td></td></tr>
<tr><th id="2148">2148</th><td>  <b>if</b> (<a class="local col0 ref" href="#410I" title='I' data-ref="410I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>() != <a class="local col1 ref" href="#411CI" title='CI' data-ref="411CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#885" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>() ||</td></tr>
<tr><th id="2149">2149</th><td>      !((<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasSSE1Ev" title='llvm::X86Subtarget::hasSSE1' data-ref="_ZNK4llvm12X86Subtarget7hasSSE1Ev">hasSSE1</a>() &amp;&amp; <a class="local col9 ref" href="#409RetVT" title='RetVT' data-ref="409RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>) ||</td></tr>
<tr><th id="2150">2150</th><td>        (<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasSSE2Ev" title='llvm::X86Subtarget::hasSSE2' data-ref="_ZNK4llvm12X86Subtarget7hasSSE2Ev">hasSSE2</a>() &amp;&amp; <a class="local col9 ref" href="#409RetVT" title='RetVT' data-ref="409RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>)))</td></tr>
<tr><th id="2151">2151</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2152">2152</th><td></td></tr>
<tr><th id="2153">2153</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col2 decl" id="412CmpLHS" title='CmpLHS' data-type='const llvm::Value *' data-ref="412CmpLHS">CmpLHS</dfn> = <a class="local col1 ref" href="#411CI" title='CI' data-ref="411CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#885" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2154">2154</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col3 decl" id="413CmpRHS" title='CmpRHS' data-type='const llvm::Value *' data-ref="413CmpRHS">CmpRHS</dfn> = <a class="local col1 ref" href="#411CI" title='CI' data-ref="411CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#885" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2155">2155</th><td>  <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col4 decl" id="414Predicate" title='Predicate' data-type='CmpInst::Predicate' data-ref="414Predicate">Predicate</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE" title='llvm::FastISel::optimizeCmpPredicate' data-ref="_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE">optimizeCmpPredicate</a>(<a class="local col1 ref" href="#411CI" title='CI' data-ref="411CI">CI</a>);</td></tr>
<tr><th id="2156">2156</th><td></td></tr>
<tr><th id="2157">2157</th><td>  <i>// The optimizer might have replaced fcmp oeq %x, %x with fcmp ord %x, 0.0.</i></td></tr>
<tr><th id="2158">2158</th><td><i>  // We don't have to materialize a zero constant for this case and can just use</i></td></tr>
<tr><th id="2159">2159</th><td><i>  // %x again on the RHS.</i></td></tr>
<tr><th id="2160">2160</th><td>  <b>if</b> (<a class="local col4 ref" href="#414Predicate" title='Predicate' data-ref="414Predicate">Predicate</a> == <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ORD" title='llvm::CmpInst::Predicate::FCMP_ORD' data-ref="llvm::CmpInst::Predicate::FCMP_ORD">FCMP_ORD</a> || <a class="local col4 ref" href="#414Predicate" title='Predicate' data-ref="414Predicate">Predicate</a> == <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UNO" title='llvm::CmpInst::Predicate::FCMP_UNO' data-ref="llvm::CmpInst::Predicate::FCMP_UNO">FCMP_UNO</a>) {</td></tr>
<tr><th id="2161">2161</th><td>    <em>const</em> <em>auto</em> *<dfn class="local col5 decl" id="415CmpRHSC" title='CmpRHSC' data-type='const llvm::ConstantFP *' data-ref="415CmpRHSC">CmpRHSC</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a>&gt;(<a class="local col3 ref" href="#413CmpRHS" title='CmpRHS' data-ref="413CmpRHS">CmpRHS</a>);</td></tr>
<tr><th id="2162">2162</th><td>    <b>if</b> (<a class="local col5 ref" href="#415CmpRHSC" title='CmpRHSC' data-ref="415CmpRHSC">CmpRHSC</a> &amp;&amp; <a class="local col5 ref" href="#415CmpRHSC" title='CmpRHSC' data-ref="415CmpRHSC">CmpRHSC</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constant.h.html#_ZNK4llvm8Constant11isNullValueEv" title='llvm::Constant::isNullValue' data-ref="_ZNK4llvm8Constant11isNullValueEv">isNullValue</a>())</td></tr>
<tr><th id="2163">2163</th><td>      <a class="local col3 ref" href="#413CmpRHS" title='CmpRHS' data-ref="413CmpRHS">CmpRHS</a> = <a class="local col2 ref" href="#412CmpLHS" title='CmpLHS' data-ref="412CmpLHS">CmpLHS</a>;</td></tr>
<tr><th id="2164">2164</th><td>  }</td></tr>
<tr><th id="2165">2165</th><td></td></tr>
<tr><th id="2166">2166</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="416CC" title='CC' data-type='unsigned int' data-ref="416CC">CC</dfn>;</td></tr>
<tr><th id="2167">2167</th><td>  <em>bool</em> <dfn class="local col7 decl" id="417NeedSwap" title='NeedSwap' data-type='bool' data-ref="417NeedSwap">NeedSwap</dfn>;</td></tr>
<tr><th id="2168">2168</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col6 ref" href="#416CC" title='CC' data-ref="416CC">CC</a></span>, <span class='refarg'><a class="local col7 ref" href="#417NeedSwap" title='NeedSwap' data-ref="417NeedSwap">NeedSwap</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="tu ref" href="#_ZL22getX86SSEConditionCodeN4llvm7CmpInst9PredicateE" title='getX86SSEConditionCode' data-use='c' data-ref="_ZL22getX86SSEConditionCodeN4llvm7CmpInst9PredicateE">getX86SSEConditionCode</a>(<a class="local col4 ref" href="#414Predicate" title='Predicate' data-ref="414Predicate">Predicate</a>);</td></tr>
<tr><th id="2169">2169</th><td>  <b>if</b> (<a class="local col6 ref" href="#416CC" title='CC' data-ref="416CC">CC</a> &gt; <var>7</var> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</a>())</td></tr>
<tr><th id="2170">2170</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2171">2171</th><td></td></tr>
<tr><th id="2172">2172</th><td>  <b>if</b> (<a class="local col7 ref" href="#417NeedSwap" title='NeedSwap' data-ref="417NeedSwap">NeedSwap</a>)</td></tr>
<tr><th id="2173">2173</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col2 ref" href="#412CmpLHS" title='CmpLHS' data-ref="412CmpLHS">CmpLHS</a></span>, <span class='refarg'><a class="local col3 ref" href="#413CmpRHS" title='CmpRHS' data-ref="413CmpRHS">CmpRHS</a></span>);</td></tr>
<tr><th id="2174">2174</th><td></td></tr>
<tr><th id="2175">2175</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col8 decl" id="418LHS" title='LHS' data-type='const llvm::Value *' data-ref="418LHS">LHS</dfn> = <a class="local col0 ref" href="#410I" title='I' data-ref="410I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2176">2176</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col9 decl" id="419RHS" title='RHS' data-type='const llvm::Value *' data-ref="419RHS">RHS</dfn> = <a class="local col0 ref" href="#410I" title='I' data-ref="410I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="2177">2177</th><td></td></tr>
<tr><th id="2178">2178</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="420LHSReg" title='LHSReg' data-type='unsigned int' data-ref="420LHSReg">LHSReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col8 ref" href="#418LHS" title='LHS' data-ref="418LHS">LHS</a>);</td></tr>
<tr><th id="2179">2179</th><td>  <em>bool</em> <dfn class="local col1 decl" id="421LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="421LHSIsKill">LHSIsKill</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col8 ref" href="#418LHS" title='LHS' data-ref="418LHS">LHS</a>);</td></tr>
<tr><th id="2180">2180</th><td></td></tr>
<tr><th id="2181">2181</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="422RHSReg" title='RHSReg' data-type='unsigned int' data-ref="422RHSReg">RHSReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col9 ref" href="#419RHS" title='RHS' data-ref="419RHS">RHS</a>);</td></tr>
<tr><th id="2182">2182</th><td>  <em>bool</em> <dfn class="local col3 decl" id="423RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="423RHSIsKill">RHSIsKill</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col9 ref" href="#419RHS" title='RHS' data-ref="419RHS">RHS</a>);</td></tr>
<tr><th id="2183">2183</th><td></td></tr>
<tr><th id="2184">2184</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="424CmpLHSReg" title='CmpLHSReg' data-type='unsigned int' data-ref="424CmpLHSReg">CmpLHSReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col2 ref" href="#412CmpLHS" title='CmpLHS' data-ref="412CmpLHS">CmpLHS</a>);</td></tr>
<tr><th id="2185">2185</th><td>  <em>bool</em> <dfn class="local col5 decl" id="425CmpLHSIsKill" title='CmpLHSIsKill' data-type='bool' data-ref="425CmpLHSIsKill">CmpLHSIsKill</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col2 ref" href="#412CmpLHS" title='CmpLHS' data-ref="412CmpLHS">CmpLHS</a>);</td></tr>
<tr><th id="2186">2186</th><td></td></tr>
<tr><th id="2187">2187</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="426CmpRHSReg" title='CmpRHSReg' data-type='unsigned int' data-ref="426CmpRHSReg">CmpRHSReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col3 ref" href="#413CmpRHS" title='CmpRHS' data-ref="413CmpRHS">CmpRHS</a>);</td></tr>
<tr><th id="2188">2188</th><td>  <em>bool</em> <dfn class="local col7 decl" id="427CmpRHSIsKill" title='CmpRHSIsKill' data-type='bool' data-ref="427CmpRHSIsKill">CmpRHSIsKill</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col3 ref" href="#413CmpRHS" title='CmpRHS' data-ref="413CmpRHS">CmpRHS</a>);</td></tr>
<tr><th id="2189">2189</th><td></td></tr>
<tr><th id="2190">2190</th><td>  <b>if</b> (!<a class="local col0 ref" href="#420LHSReg" title='LHSReg' data-ref="420LHSReg">LHSReg</a> || !<a class="local col2 ref" href="#422RHSReg" title='RHSReg' data-ref="422RHSReg">RHSReg</a> || !<a class="local col2 ref" href="#412CmpLHS" title='CmpLHS' data-ref="412CmpLHS">CmpLHS</a> || !<a class="local col3 ref" href="#413CmpRHS" title='CmpRHS' data-ref="413CmpRHS">CmpRHS</a>)</td></tr>
<tr><th id="2191">2191</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2192">2192</th><td></td></tr>
<tr><th id="2193">2193</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="428RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="428RC">RC</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#409RetVT" title='RetVT' data-ref="409RetVT">RetVT</a>);</td></tr>
<tr><th id="2194">2194</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="429ResultReg" title='ResultReg' data-type='unsigned int' data-ref="429ResultReg">ResultReg</dfn>;</td></tr>
<tr><th id="2195">2195</th><td></td></tr>
<tr><th id="2196">2196</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>()) {</td></tr>
<tr><th id="2197">2197</th><td>    <i>// If we have AVX512 we can use a mask compare and masked movss/sd.</i></td></tr>
<tr><th id="2198">2198</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="430VR128X" title='VR128X' data-type='const llvm::TargetRegisterClass *' data-ref="430VR128X">VR128X</dfn> = &amp;X86::<span class='error' title="no member named &apos;VR128XRegClass&apos; in namespace &apos;llvm::X86&apos;">VR128XRegClass</span>;</td></tr>
<tr><th id="2199">2199</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="431VK1" title='VK1' data-type='const llvm::TargetRegisterClass *' data-ref="431VK1">VK1</dfn> = &amp;X86::<span class='error' title="no member named &apos;VK1RegClass&apos; in namespace &apos;llvm::X86&apos;">VK1RegClass</span>;</td></tr>
<tr><th id="2200">2200</th><td></td></tr>
<tr><th id="2201">2201</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="432CmpOpcode" title='CmpOpcode' data-type='unsigned int' data-ref="432CmpOpcode">CmpOpcode</dfn> =</td></tr>
<tr><th id="2202">2202</th><td>      (RetVT == MVT::f32) ? X86::<span class='error' title="no member named &apos;VCMPSSZrr&apos; in namespace &apos;llvm::X86&apos;">VCMPSSZrr</span> : X86::<span class='error' title="no member named &apos;VCMPSDZrr&apos; in namespace &apos;llvm::X86&apos;">VCMPSDZrr</span>;</td></tr>
<tr><th id="2203">2203</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="433CmpReg" title='CmpReg' data-type='unsigned int' data-ref="433CmpReg">CmpReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm" title='llvm::FastISel::fastEmitInst_rri' data-ref="_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm">fastEmitInst_rri</a>(<a class="local col2 ref" href="#432CmpOpcode" title='CmpOpcode' data-ref="432CmpOpcode">CmpOpcode</a>, <a class="local col1 ref" href="#431VK1" title='VK1' data-ref="431VK1">VK1</a>, <a class="local col4 ref" href="#424CmpLHSReg" title='CmpLHSReg' data-ref="424CmpLHSReg">CmpLHSReg</a>, <a class="local col5 ref" href="#425CmpLHSIsKill" title='CmpLHSIsKill' data-ref="425CmpLHSIsKill">CmpLHSIsKill</a>,</td></tr>
<tr><th id="2204">2204</th><td>                                       <a class="local col6 ref" href="#426CmpRHSReg" title='CmpRHSReg' data-ref="426CmpRHSReg">CmpRHSReg</a>, <a class="local col7 ref" href="#427CmpRHSIsKill" title='CmpRHSIsKill' data-ref="427CmpRHSIsKill">CmpRHSIsKill</a>, <a class="local col6 ref" href="#416CC" title='CC' data-ref="416CC">CC</a>);</td></tr>
<tr><th id="2205">2205</th><td></td></tr>
<tr><th id="2206">2206</th><td>    <i>// Need an IMPLICIT_DEF for the input that is used to generate the upper</i></td></tr>
<tr><th id="2207">2207</th><td><i>    // bits of the result register since its not based on any of the inputs.</i></td></tr>
<tr><th id="2208">2208</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="434ImplicitDefReg" title='ImplicitDefReg' data-type='unsigned int' data-ref="434ImplicitDefReg">ImplicitDefReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col0 ref" href="#430VR128X" title='VR128X' data-ref="430VR128X">VR128X</a>);</td></tr>
<tr><th id="2209">2209</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="2210">2210</th><td>            <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>), <a class="local col4 ref" href="#434ImplicitDefReg" title='ImplicitDefReg' data-ref="434ImplicitDefReg">ImplicitDefReg</a>);</td></tr>
<tr><th id="2211">2211</th><td></td></tr>
<tr><th id="2212">2212</th><td>    <i>// Place RHSReg is the passthru of the masked movss/sd operation and put</i></td></tr>
<tr><th id="2213">2213</th><td><i>    // LHS in the input. The mask input comes from the compare.</i></td></tr>
<tr><th id="2214">2214</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="435MovOpcode" title='MovOpcode' data-type='unsigned int' data-ref="435MovOpcode">MovOpcode</dfn> =</td></tr>
<tr><th id="2215">2215</th><td>      (RetVT == MVT::f32) ? X86::<span class='error' title="no member named &apos;VMOVSSZrrk&apos; in namespace &apos;llvm::X86&apos;">VMOVSSZrrk</span> : X86::<span class='error' title="no member named &apos;VMOVSDZrrk&apos; in namespace &apos;llvm::X86&apos;">VMOVSDZrrk</span>;</td></tr>
<tr><th id="2216">2216</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="436MovReg" title='MovReg' data-type='unsigned int' data-ref="436MovReg">MovReg</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel17fastEmitInst_rrrrEjPKN4llvm19TargetRegisterClassEjbjbjbjb" title='(anonymous namespace)::X86FastISel::fastEmitInst_rrrr' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel17fastEmitInst_rrrrEjPKN4llvm19TargetRegisterClassEjbjbjbjb">fastEmitInst_rrrr</a>(<a class="local col5 ref" href="#435MovOpcode" title='MovOpcode' data-ref="435MovOpcode">MovOpcode</a>, <a class="local col0 ref" href="#430VR128X" title='VR128X' data-ref="430VR128X">VR128X</a>, <a class="local col2 ref" href="#422RHSReg" title='RHSReg' data-ref="422RHSReg">RHSReg</a>, <a class="local col3 ref" href="#423RHSIsKill" title='RHSIsKill' data-ref="423RHSIsKill">RHSIsKill</a>,</td></tr>
<tr><th id="2217">2217</th><td>                                        <a class="local col3 ref" href="#433CmpReg" title='CmpReg' data-ref="433CmpReg">CmpReg</a>, <b>true</b>, <a class="local col4 ref" href="#434ImplicitDefReg" title='ImplicitDefReg' data-ref="434ImplicitDefReg">ImplicitDefReg</a>, <b>true</b>,</td></tr>
<tr><th id="2218">2218</th><td>                                        <a class="local col0 ref" href="#420LHSReg" title='LHSReg' data-ref="420LHSReg">LHSReg</a>, <a class="local col1 ref" href="#421LHSIsKill" title='LHSIsKill' data-ref="421LHSIsKill">LHSIsKill</a>);</td></tr>
<tr><th id="2219">2219</th><td></td></tr>
<tr><th id="2220">2220</th><td>    <a class="local col9 ref" href="#429ResultReg" title='ResultReg' data-ref="429ResultReg">ResultReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col8 ref" href="#428RC" title='RC' data-ref="428RC">RC</a>);</td></tr>
<tr><th id="2221">2221</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="2222">2222</th><td>            <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col9 ref" href="#429ResultReg" title='ResultReg' data-ref="429ResultReg">ResultReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#436MovReg" title='MovReg' data-ref="436MovReg">MovReg</a>);</td></tr>
<tr><th id="2223">2223</th><td></td></tr>
<tr><th id="2224">2224</th><td>  } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</a>()) {</td></tr>
<tr><th id="2225">2225</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="437VR128" title='VR128' data-type='const llvm::TargetRegisterClass *' data-ref="437VR128">VR128</dfn> = &amp;X86::<span class='error' title="no member named &apos;VR128RegClass&apos; in namespace &apos;llvm::X86&apos;">VR128RegClass</span>;</td></tr>
<tr><th id="2226">2226</th><td></td></tr>
<tr><th id="2227">2227</th><td>    <i>// If we have AVX, create 1 blendv instead of 3 logic instructions.</i></td></tr>
<tr><th id="2228">2228</th><td><i>    // Blendv was introduced with SSE 4.1, but the 2 register form implicitly</i></td></tr>
<tr><th id="2229">2229</th><td><i>    // uses XMM0 as the selection register. That may need just as many</i></td></tr>
<tr><th id="2230">2230</th><td><i>    // instructions as the AND/ANDN/OR sequence due to register moves, so</i></td></tr>
<tr><th id="2231">2231</th><td><i>    // don't bother.</i></td></tr>
<tr><th id="2232">2232</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="438CmpOpcode" title='CmpOpcode' data-type='unsigned int' data-ref="438CmpOpcode">CmpOpcode</dfn> =</td></tr>
<tr><th id="2233">2233</th><td>      (RetVT == MVT::f32) ? X86::<span class='error' title="no member named &apos;VCMPSSrr&apos; in namespace &apos;llvm::X86&apos;">VCMPSSrr</span> : X86::<span class='error' title="no member named &apos;VCMPSDrr&apos; in namespace &apos;llvm::X86&apos;">VCMPSDrr</span>;</td></tr>
<tr><th id="2234">2234</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="439BlendOpcode" title='BlendOpcode' data-type='unsigned int' data-ref="439BlendOpcode">BlendOpcode</dfn> =</td></tr>
<tr><th id="2235">2235</th><td>      (RetVT == MVT::f32) ? X86::<span class='error' title="no member named &apos;VBLENDVPSrr&apos; in namespace &apos;llvm::X86&apos;">VBLENDVPSrr</span> : X86::<span class='error' title="no member named &apos;VBLENDVPDrr&apos; in namespace &apos;llvm::X86&apos;">VBLENDVPDrr</span>;</td></tr>
<tr><th id="2236">2236</th><td></td></tr>
<tr><th id="2237">2237</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="440CmpReg" title='CmpReg' data-type='unsigned int' data-ref="440CmpReg">CmpReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm" title='llvm::FastISel::fastEmitInst_rri' data-ref="_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm">fastEmitInst_rri</a>(<a class="local col8 ref" href="#438CmpOpcode" title='CmpOpcode' data-ref="438CmpOpcode">CmpOpcode</a>, <a class="local col8 ref" href="#428RC" title='RC' data-ref="428RC">RC</a>, <a class="local col4 ref" href="#424CmpLHSReg" title='CmpLHSReg' data-ref="424CmpLHSReg">CmpLHSReg</a>, <a class="local col5 ref" href="#425CmpLHSIsKill" title='CmpLHSIsKill' data-ref="425CmpLHSIsKill">CmpLHSIsKill</a>,</td></tr>
<tr><th id="2238">2238</th><td>                                       <a class="local col6 ref" href="#426CmpRHSReg" title='CmpRHSReg' data-ref="426CmpRHSReg">CmpRHSReg</a>, <a class="local col7 ref" href="#427CmpRHSIsKill" title='CmpRHSIsKill' data-ref="427CmpRHSIsKill">CmpRHSIsKill</a>, <a class="local col6 ref" href="#416CC" title='CC' data-ref="416CC">CC</a>);</td></tr>
<tr><th id="2239">2239</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="441VBlendReg" title='VBlendReg' data-type='unsigned int' data-ref="441VBlendReg">VBlendReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16fastEmitInst_rrrEjPKNS_19TargetRegisterClassEjbjbjb" title='llvm::FastISel::fastEmitInst_rrr' data-ref="_ZN4llvm8FastISel16fastEmitInst_rrrEjPKNS_19TargetRegisterClassEjbjbjb">fastEmitInst_rrr</a>(<a class="local col9 ref" href="#439BlendOpcode" title='BlendOpcode' data-ref="439BlendOpcode">BlendOpcode</a>, <a class="local col7 ref" href="#437VR128" title='VR128' data-ref="437VR128">VR128</a>, <a class="local col2 ref" href="#422RHSReg" title='RHSReg' data-ref="422RHSReg">RHSReg</a>, <a class="local col3 ref" href="#423RHSIsKill" title='RHSIsKill' data-ref="423RHSIsKill">RHSIsKill</a>,</td></tr>
<tr><th id="2240">2240</th><td>                                          <a class="local col0 ref" href="#420LHSReg" title='LHSReg' data-ref="420LHSReg">LHSReg</a>, <a class="local col1 ref" href="#421LHSIsKill" title='LHSIsKill' data-ref="421LHSIsKill">LHSIsKill</a>, <a class="local col0 ref" href="#440CmpReg" title='CmpReg' data-ref="440CmpReg">CmpReg</a>, <b>true</b>);</td></tr>
<tr><th id="2241">2241</th><td>    <a class="local col9 ref" href="#429ResultReg" title='ResultReg' data-ref="429ResultReg">ResultReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col8 ref" href="#428RC" title='RC' data-ref="428RC">RC</a>);</td></tr>
<tr><th id="2242">2242</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="2243">2243</th><td>            <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col9 ref" href="#429ResultReg" title='ResultReg' data-ref="429ResultReg">ResultReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#441VBlendReg" title='VBlendReg' data-ref="441VBlendReg">VBlendReg</a>);</td></tr>
<tr><th id="2244">2244</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2245">2245</th><td>    <i>// Choose the SSE instruction sequence based on data type (float or double).</i></td></tr>
<tr><th id="2246">2246</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="442OpcTable" title='OpcTable' data-type='const uint16_t [2][4]' data-ref="442OpcTable">OpcTable</dfn>[<var>2</var>][<var>4</var>] = {</td></tr>
<tr><th id="2247">2247</th><td>      { X86::<span class='error' title="no member named &apos;CMPSSrr&apos; in namespace &apos;llvm::X86&apos;">CMPSSrr</span>,  X86::<span class='error' title="no member named &apos;ANDPSrr&apos; in namespace &apos;llvm::X86&apos;">ANDPSrr</span>,  X86::<span class='error' title="no member named &apos;ANDNPSrr&apos; in namespace &apos;llvm::X86&apos;">ANDNPSrr</span>,  X86::<span class='error' title="no member named &apos;ORPSrr&apos; in namespace &apos;llvm::X86&apos;">ORPSrr</span>  },</td></tr>
<tr><th id="2248">2248</th><td>      { X86::<span class='error' title="no member named &apos;CMPSDrr&apos; in namespace &apos;llvm::X86&apos;">CMPSDrr</span>,  X86::<span class='error' title="no member named &apos;ANDPDrr&apos; in namespace &apos;llvm::X86&apos;">ANDPDrr</span>,  X86::<span class='error' title="no member named &apos;ANDNPDrr&apos; in namespace &apos;llvm::X86&apos;">ANDNPDrr</span>,  X86::<span class='error' title="no member named &apos;ORPDrr&apos; in namespace &apos;llvm::X86&apos;">ORPDrr</span>  }</td></tr>
<tr><th id="2249">2249</th><td>    };</td></tr>
<tr><th id="2250">2250</th><td></td></tr>
<tr><th id="2251">2251</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col3 decl" id="443Opc" title='Opc' data-type='const uint16_t *' data-ref="443Opc">Opc</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2252">2252</th><td>    <b>switch</b> (<a class="local col9 ref" href="#409RetVT" title='RetVT' data-ref="409RetVT">RetVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="2253">2253</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2254">2254</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>: <a class="local col3 ref" href="#443Opc" title='Opc' data-ref="443Opc">Opc</a> = &amp;<a class="local col2 ref" href="#442OpcTable" title='OpcTable' data-ref="442OpcTable">OpcTable</a>[<var>0</var>][<var>0</var>]; <b>break</b>;</td></tr>
<tr><th id="2255">2255</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>: <a class="local col3 ref" href="#443Opc" title='Opc' data-ref="443Opc">Opc</a> = &amp;<a class="local col2 ref" href="#442OpcTable" title='OpcTable' data-ref="442OpcTable">OpcTable</a>[<var>1</var>][<var>0</var>]; <b>break</b>;</td></tr>
<tr><th id="2256">2256</th><td>    }</td></tr>
<tr><th id="2257">2257</th><td></td></tr>
<tr><th id="2258">2258</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="444VR128" title='VR128' data-type='const llvm::TargetRegisterClass *' data-ref="444VR128">VR128</dfn> = &amp;X86::<span class='error' title="no member named &apos;VR128RegClass&apos; in namespace &apos;llvm::X86&apos;">VR128RegClass</span>;</td></tr>
<tr><th id="2259">2259</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="445CmpReg" title='CmpReg' data-type='unsigned int' data-ref="445CmpReg">CmpReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm" title='llvm::FastISel::fastEmitInst_rri' data-ref="_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm">fastEmitInst_rri</a>(<a class="local col3 ref" href="#443Opc" title='Opc' data-ref="443Opc">Opc</a>[<var>0</var>], <a class="local col8 ref" href="#428RC" title='RC' data-ref="428RC">RC</a>, <a class="local col4 ref" href="#424CmpLHSReg" title='CmpLHSReg' data-ref="424CmpLHSReg">CmpLHSReg</a>, <a class="local col5 ref" href="#425CmpLHSIsKill" title='CmpLHSIsKill' data-ref="425CmpLHSIsKill">CmpLHSIsKill</a>,</td></tr>
<tr><th id="2260">2260</th><td>                                       <a class="local col6 ref" href="#426CmpRHSReg" title='CmpRHSReg' data-ref="426CmpRHSReg">CmpRHSReg</a>, <a class="local col7 ref" href="#427CmpRHSIsKill" title='CmpRHSIsKill' data-ref="427CmpRHSIsKill">CmpRHSIsKill</a>, <a class="local col6 ref" href="#416CC" title='CC' data-ref="416CC">CC</a>);</td></tr>
<tr><th id="2261">2261</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="446AndReg" title='AndReg' data-type='unsigned int' data-ref="446AndReg">AndReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb" title='llvm::FastISel::fastEmitInst_rr' data-ref="_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb">fastEmitInst_rr</a>(<a class="local col3 ref" href="#443Opc" title='Opc' data-ref="443Opc">Opc</a>[<var>1</var>], <a class="local col4 ref" href="#444VR128" title='VR128' data-ref="444VR128">VR128</a>, <a class="local col5 ref" href="#445CmpReg" title='CmpReg' data-ref="445CmpReg">CmpReg</a>, <i>/*IsKill=*/</i><b>false</b>,</td></tr>
<tr><th id="2262">2262</th><td>                                      <a class="local col0 ref" href="#420LHSReg" title='LHSReg' data-ref="420LHSReg">LHSReg</a>, <a class="local col1 ref" href="#421LHSIsKill" title='LHSIsKill' data-ref="421LHSIsKill">LHSIsKill</a>);</td></tr>
<tr><th id="2263">2263</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="447AndNReg" title='AndNReg' data-type='unsigned int' data-ref="447AndNReg">AndNReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb" title='llvm::FastISel::fastEmitInst_rr' data-ref="_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb">fastEmitInst_rr</a>(<a class="local col3 ref" href="#443Opc" title='Opc' data-ref="443Opc">Opc</a>[<var>2</var>], <a class="local col4 ref" href="#444VR128" title='VR128' data-ref="444VR128">VR128</a>, <a class="local col5 ref" href="#445CmpReg" title='CmpReg' data-ref="445CmpReg">CmpReg</a>, <i>/*IsKill=*/</i><b>true</b>,</td></tr>
<tr><th id="2264">2264</th><td>                                       <a class="local col2 ref" href="#422RHSReg" title='RHSReg' data-ref="422RHSReg">RHSReg</a>, <a class="local col3 ref" href="#423RHSIsKill" title='RHSIsKill' data-ref="423RHSIsKill">RHSIsKill</a>);</td></tr>
<tr><th id="2265">2265</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="448OrReg" title='OrReg' data-type='unsigned int' data-ref="448OrReg">OrReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb" title='llvm::FastISel::fastEmitInst_rr' data-ref="_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb">fastEmitInst_rr</a>(<a class="local col3 ref" href="#443Opc" title='Opc' data-ref="443Opc">Opc</a>[<var>3</var>], <a class="local col4 ref" href="#444VR128" title='VR128' data-ref="444VR128">VR128</a>, <a class="local col7 ref" href="#447AndNReg" title='AndNReg' data-ref="447AndNReg">AndNReg</a>, <i>/*IsKill=*/</i><b>true</b>,</td></tr>
<tr><th id="2266">2266</th><td>                                     <a class="local col6 ref" href="#446AndReg" title='AndReg' data-ref="446AndReg">AndReg</a>, <i>/*IsKill=*/</i><b>true</b>);</td></tr>
<tr><th id="2267">2267</th><td>    <a class="local col9 ref" href="#429ResultReg" title='ResultReg' data-ref="429ResultReg">ResultReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col8 ref" href="#428RC" title='RC' data-ref="428RC">RC</a>);</td></tr>
<tr><th id="2268">2268</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="2269">2269</th><td>            <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col9 ref" href="#429ResultReg" title='ResultReg' data-ref="429ResultReg">ResultReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#448OrReg" title='OrReg' data-ref="448OrReg">OrReg</a>);</td></tr>
<tr><th id="2270">2270</th><td>  }</td></tr>
<tr><th id="2271">2271</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col0 ref" href="#410I" title='I' data-ref="410I">I</a>, <a class="local col9 ref" href="#429ResultReg" title='ResultReg' data-ref="429ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2272">2272</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2273">2273</th><td>}</td></tr>
<tr><th id="2274">2274</th><td></td></tr>
<tr><th id="2275">2275</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel23X86FastEmitPseudoSelectEN4llvm3MVTEPKNS1_11InstructionE" title='(anonymous namespace)::X86FastISel::X86FastEmitPseudoSelect' data-type='bool (anonymous namespace)::X86FastISel::X86FastEmitPseudoSelect(llvm::MVT RetVT, const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel23X86FastEmitPseudoSelectEN4llvm3MVTEPKNS1_11InstructionE">X86FastEmitPseudoSelect</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="449RetVT" title='RetVT' data-type='llvm::MVT' data-ref="449RetVT">RetVT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col0 decl" id="450I" title='I' data-type='const llvm::Instruction *' data-ref="450I">I</dfn>) {</td></tr>
<tr><th id="2276">2276</th><td>  <i>// These are pseudo CMOV instructions and will be later expanded into control-</i></td></tr>
<tr><th id="2277">2277</th><td><i>  // flow.</i></td></tr>
<tr><th id="2278">2278</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="451Opc" title='Opc' data-type='unsigned int' data-ref="451Opc">Opc</dfn>;</td></tr>
<tr><th id="2279">2279</th><td>  <b>switch</b> (<a class="local col9 ref" href="#449RetVT" title='RetVT' data-ref="449RetVT">RetVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="2280">2280</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2281">2281</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:  Opc = X86::<span class='error' title="no member named &apos;CMOV_GR8&apos; in namespace &apos;llvm::X86&apos;">CMOV_GR8</span>;  <b>break</b>;</td></tr>
<tr><th id="2282">2282</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>: Opc = X86::<span class='error' title="no member named &apos;CMOV_GR16&apos; in namespace &apos;llvm::X86&apos;">CMOV_GR16</span>; <b>break</b>;</td></tr>
<tr><th id="2283">2283</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>: Opc = X86::<span class='error' title="no member named &apos;CMOV_GR32&apos; in namespace &apos;llvm::X86&apos;">CMOV_GR32</span>; <b>break</b>;</td></tr>
<tr><th id="2284">2284</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>: Opc = Subtarget-&gt;hasAVX512() ? X86::<span class='error' title="no member named &apos;CMOV_FR32X&apos; in namespace &apos;llvm::X86&apos;">CMOV_FR32X</span></td></tr>
<tr><th id="2285">2285</th><td>                                              : X86::<span class='error' title="no member named &apos;CMOV_FR32&apos; in namespace &apos;llvm::X86&apos;">CMOV_FR32</span>; <b>break</b>;</td></tr>
<tr><th id="2286">2286</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>: Opc = Subtarget-&gt;hasAVX512() ? X86::<span class='error' title="no member named &apos;CMOV_FR64X&apos; in namespace &apos;llvm::X86&apos;">CMOV_FR64X</span></td></tr>
<tr><th id="2287">2287</th><td>                                              : X86::<span class='error' title="no member named &apos;CMOV_FR64&apos; in namespace &apos;llvm::X86&apos;">CMOV_FR64</span>; <b>break</b>;</td></tr>
<tr><th id="2288">2288</th><td>  }</td></tr>
<tr><th id="2289">2289</th><td></td></tr>
<tr><th id="2290">2290</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col2 decl" id="452Cond" title='Cond' data-type='const llvm::Value *' data-ref="452Cond">Cond</dfn> = <a class="local col0 ref" href="#450I" title='I' data-ref="450I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2291">2291</th><td>  <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="local col3 decl" id="453CC" title='CC' data-type='X86::CondCode' data-ref="453CC">CC</dfn> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::COND_NE" title='llvm::X86::CondCode::COND_NE' data-ref="llvm::X86::CondCode::COND_NE">COND_NE</a>;</td></tr>
<tr><th id="2292">2292</th><td></td></tr>
<tr><th id="2293">2293</th><td>  <i>// Optimize conditions coming from a compare if both instructions are in the</i></td></tr>
<tr><th id="2294">2294</th><td><i>  // same basic block (values defined in other basic blocks may not have</i></td></tr>
<tr><th id="2295">2295</th><td><i>  // initialized registers).</i></td></tr>
<tr><th id="2296">2296</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col4 decl" id="454CI" title='CI' data-type='const llvm::CmpInst *' data-ref="454CI">CI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>&gt;(<a class="local col2 ref" href="#452Cond" title='Cond' data-ref="452Cond">Cond</a>);</td></tr>
<tr><th id="2297">2297</th><td>  <b>if</b> (<a class="local col4 ref" href="#454CI" title='CI' data-ref="454CI">CI</a> &amp;&amp; (<a class="local col4 ref" href="#454CI" title='CI' data-ref="454CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>() == <a class="local col0 ref" href="#450I" title='I' data-ref="450I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>())) {</td></tr>
<tr><th id="2298">2298</th><td>    <em>bool</em> <dfn class="local col5 decl" id="455NeedSwap" title='NeedSwap' data-type='bool' data-ref="455NeedSwap">NeedSwap</dfn>;</td></tr>
<tr><th id="2299">2299</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col3 ref" href="#453CC" title='CC' data-ref="453CC">CC</a></span>, <span class='refarg'><a class="local col5 ref" href="#455NeedSwap" title='NeedSwap' data-ref="455NeedSwap">NeedSwap</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <span class="namespace">X86::</span><a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8619getX86ConditionCodeENS_7CmpInst9PredicateE" title='llvm::X86::getX86ConditionCode' data-ref="_ZN4llvm3X8619getX86ConditionCodeENS_7CmpInst9PredicateE">getX86ConditionCode</a>(<a class="local col4 ref" href="#454CI" title='CI' data-ref="454CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm7CmpInst12getPredicateEv" title='llvm::CmpInst::getPredicate' data-ref="_ZNK4llvm7CmpInst12getPredicateEv">getPredicate</a>());</td></tr>
<tr><th id="2300">2300</th><td>    <b>if</b> (<a class="local col3 ref" href="#453CC" title='CC' data-ref="453CC">CC</a> &gt; <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::LAST_VALID_COND" title='llvm::X86::CondCode::LAST_VALID_COND' data-ref="llvm::X86::CondCode::LAST_VALID_COND">LAST_VALID_COND</a>)</td></tr>
<tr><th id="2301">2301</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2302">2302</th><td></td></tr>
<tr><th id="2303">2303</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col6 decl" id="456CmpLHS" title='CmpLHS' data-type='const llvm::Value *' data-ref="456CmpLHS">CmpLHS</dfn> = <a class="local col4 ref" href="#454CI" title='CI' data-ref="454CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#885" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2304">2304</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col7 decl" id="457CmpRHS" title='CmpRHS' data-type='const llvm::Value *' data-ref="457CmpRHS">CmpRHS</dfn> = <a class="local col4 ref" href="#454CI" title='CI' data-ref="454CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#885" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2305">2305</th><td></td></tr>
<tr><th id="2306">2306</th><td>    <b>if</b> (<a class="local col5 ref" href="#455NeedSwap" title='NeedSwap' data-ref="455NeedSwap">NeedSwap</a>)</td></tr>
<tr><th id="2307">2307</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col6 ref" href="#456CmpLHS" title='CmpLHS' data-ref="456CmpLHS">CmpLHS</a></span>, <span class='refarg'><a class="local col7 ref" href="#457CmpRHS" title='CmpRHS' data-ref="457CmpRHS">CmpRHS</a></span>);</td></tr>
<tr><th id="2308">2308</th><td></td></tr>
<tr><th id="2309">2309</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="458CmpVT" title='CmpVT' data-type='llvm::EVT' data-ref="458CmpVT">CmpVT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col6 ref" href="#456CmpLHS" title='CmpLHS' data-ref="456CmpLHS">CmpLHS</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="2310">2310</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel18X86FastEmitCompareEPKN4llvm5ValueES4_NS1_3EVTERKNS1_8DebugLocE" title='(anonymous namespace)::X86FastISel::X86FastEmitCompare' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel18X86FastEmitCompareEPKN4llvm5ValueES4_NS1_3EVTERKNS1_8DebugLocE">X86FastEmitCompare</a>(<a class="local col6 ref" href="#456CmpLHS" title='CmpLHS' data-ref="456CmpLHS">CmpLHS</a>, <a class="local col7 ref" href="#457CmpRHS" title='CmpRHS' data-ref="457CmpRHS">CmpRHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#458CmpVT" title='CmpVT' data-ref="458CmpVT">CmpVT</a>, <a class="local col4 ref" href="#454CI" title='CI' data-ref="454CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction11getDebugLocEv" title='llvm::Instruction::getDebugLoc' data-ref="_ZNK4llvm11Instruction11getDebugLocEv">getDebugLoc</a>()))</td></tr>
<tr><th id="2311">2311</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2312">2312</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2313">2313</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="459CondReg" title='CondReg' data-type='unsigned int' data-ref="459CondReg">CondReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col2 ref" href="#452Cond" title='Cond' data-ref="452Cond">Cond</a>);</td></tr>
<tr><th id="2314">2314</th><td>    <b>if</b> (<a class="local col9 ref" href="#459CondReg" title='CondReg' data-ref="459CondReg">CondReg</a> == <var>0</var>)</td></tr>
<tr><th id="2315">2315</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2316">2316</th><td>    <em>bool</em> <dfn class="local col0 decl" id="460CondIsKill" title='CondIsKill' data-type='bool' data-ref="460CondIsKill">CondIsKill</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col2 ref" href="#452Cond" title='Cond' data-ref="452Cond">Cond</a>);</td></tr>
<tr><th id="2317">2317</th><td></td></tr>
<tr><th id="2318">2318</th><td>    <i>// In case OpReg is a K register, COPY to a GPR</i></td></tr>
<tr><th id="2319">2319</th><td>    <b>if</b> (MRI.getRegClass(CondReg) == &amp;X86::<span class='error' title="no member named &apos;VK1RegClass&apos; in namespace &apos;llvm::X86&apos;">VK1RegClass</span>) {</td></tr>
<tr><th id="2320">2320</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="461KCondReg" title='KCondReg' data-type='unsigned int' data-ref="461KCondReg">KCondReg</dfn> = <a class="local col9 ref" href="#459CondReg" title='CondReg' data-ref="459CondReg">CondReg</a>;</td></tr>
<tr><th id="2321">2321</th><td>      CondReg = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>);</td></tr>
<tr><th id="2322">2322</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="2323">2323</th><td>              <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col9 ref" href="#459CondReg" title='CondReg' data-ref="459CondReg">CondReg</a>)</td></tr>
<tr><th id="2324">2324</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#461KCondReg" title='KCondReg' data-ref="461KCondReg">KCondReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col0 ref" href="#460CondIsKill" title='CondIsKill' data-ref="460CondIsKill">CondIsKill</a>));</td></tr>
<tr><th id="2325">2325</th><td>      CondReg = fastEmitInst_extractsubreg(MVT::i8, CondReg, <i>/*Kill=*/</i><b>true</b>,</td></tr>
<tr><th id="2326">2326</th><td>                                           X86::<span class='error' title="no member named &apos;sub_8bit&apos; in namespace &apos;llvm::X86&apos;">sub_8bit</span>);</td></tr>
<tr><th id="2327">2327</th><td>    }</td></tr>
<tr><th id="2328">2328</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;TEST8ri&apos; in namespace &apos;llvm::X86&apos;">TEST8ri</span>))</td></tr>
<tr><th id="2329">2329</th><td>        .addReg(CondReg, getKillRegState(CondIsKill))</td></tr>
<tr><th id="2330">2330</th><td>        .addImm(<var>1</var>);</td></tr>
<tr><th id="2331">2331</th><td>  }</td></tr>
<tr><th id="2332">2332</th><td></td></tr>
<tr><th id="2333">2333</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col2 decl" id="462LHS" title='LHS' data-type='const llvm::Value *' data-ref="462LHS">LHS</dfn> = <a class="local col0 ref" href="#450I" title='I' data-ref="450I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2334">2334</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col3 decl" id="463RHS" title='RHS' data-type='const llvm::Value *' data-ref="463RHS">RHS</dfn> = <a class="local col0 ref" href="#450I" title='I' data-ref="450I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="2335">2335</th><td></td></tr>
<tr><th id="2336">2336</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="464LHSReg" title='LHSReg' data-type='unsigned int' data-ref="464LHSReg">LHSReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col2 ref" href="#462LHS" title='LHS' data-ref="462LHS">LHS</a>);</td></tr>
<tr><th id="2337">2337</th><td>  <em>bool</em> <dfn class="local col5 decl" id="465LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="465LHSIsKill">LHSIsKill</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col2 ref" href="#462LHS" title='LHS' data-ref="462LHS">LHS</a>);</td></tr>
<tr><th id="2338">2338</th><td></td></tr>
<tr><th id="2339">2339</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="466RHSReg" title='RHSReg' data-type='unsigned int' data-ref="466RHSReg">RHSReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col3 ref" href="#463RHS" title='RHS' data-ref="463RHS">RHS</a>);</td></tr>
<tr><th id="2340">2340</th><td>  <em>bool</em> <dfn class="local col7 decl" id="467RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="467RHSIsKill">RHSIsKill</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col3 ref" href="#463RHS" title='RHS' data-ref="463RHS">RHS</a>);</td></tr>
<tr><th id="2341">2341</th><td></td></tr>
<tr><th id="2342">2342</th><td>  <b>if</b> (!<a class="local col4 ref" href="#464LHSReg" title='LHSReg' data-ref="464LHSReg">LHSReg</a> || !<a class="local col6 ref" href="#466RHSReg" title='RHSReg' data-ref="466RHSReg">RHSReg</a>)</td></tr>
<tr><th id="2343">2343</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2344">2344</th><td></td></tr>
<tr><th id="2345">2345</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="468RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="468RC">RC</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#449RetVT" title='RetVT' data-ref="449RetVT">RetVT</a>);</td></tr>
<tr><th id="2346">2346</th><td></td></tr>
<tr><th id="2347">2347</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="469ResultReg" title='ResultReg' data-type='unsigned int' data-ref="469ResultReg">ResultReg</dfn> =</td></tr>
<tr><th id="2348">2348</th><td>    <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm" title='llvm::FastISel::fastEmitInst_rri' data-ref="_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm">fastEmitInst_rri</a>(<a class="local col1 ref" href="#451Opc" title='Opc' data-ref="451Opc">Opc</a>, <a class="local col8 ref" href="#468RC" title='RC' data-ref="468RC">RC</a>, <a class="local col6 ref" href="#466RHSReg" title='RHSReg' data-ref="466RHSReg">RHSReg</a>, <a class="local col7 ref" href="#467RHSIsKill" title='RHSIsKill' data-ref="467RHSIsKill">RHSIsKill</a>, <a class="local col4 ref" href="#464LHSReg" title='LHSReg' data-ref="464LHSReg">LHSReg</a>, <a class="local col5 ref" href="#465LHSIsKill" title='LHSIsKill' data-ref="465LHSIsKill">LHSIsKill</a>, <a class="local col3 ref" href="#453CC" title='CC' data-ref="453CC">CC</a>);</td></tr>
<tr><th id="2349">2349</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col0 ref" href="#450I" title='I' data-ref="450I">I</a>, <a class="local col9 ref" href="#469ResultReg" title='ResultReg' data-ref="469ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2350">2350</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2351">2351</th><td>}</td></tr>
<tr><th id="2352">2352</th><td></td></tr>
<tr><th id="2353">2353</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel15X86SelectSelectEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectSelect' data-type='bool (anonymous namespace)::X86FastISel::X86SelectSelect(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel15X86SelectSelectEPKN4llvm11InstructionE">X86SelectSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col0 decl" id="470I" title='I' data-type='const llvm::Instruction *' data-ref="470I">I</dfn>) {</td></tr>
<tr><th id="2354">2354</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col1 decl" id="471RetVT" title='RetVT' data-type='llvm::MVT' data-ref="471RetVT">RetVT</dfn>;</td></tr>
<tr><th id="2355">2355</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::X86FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb">isTypeLegal</a>(<a class="local col0 ref" href="#470I" title='I' data-ref="470I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col1 ref" href="#471RetVT" title='RetVT' data-ref="471RetVT">RetVT</a></span>))</td></tr>
<tr><th id="2356">2356</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2357">2357</th><td></td></tr>
<tr><th id="2358">2358</th><td>  <i>// Check if we can fold the select.</i></td></tr>
<tr><th id="2359">2359</th><td>  <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col2 decl" id="472CI" title='CI' data-type='const llvm::CmpInst *' data-ref="472CI"><a class="local col2 ref" href="#472CI" title='CI' data-ref="472CI">CI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>&gt;(<a class="local col0 ref" href="#470I" title='I' data-ref="470I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>))) {</td></tr>
<tr><th id="2360">2360</th><td>    <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col3 decl" id="473Predicate" title='Predicate' data-type='CmpInst::Predicate' data-ref="473Predicate">Predicate</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE" title='llvm::FastISel::optimizeCmpPredicate' data-ref="_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE">optimizeCmpPredicate</a>(<a class="local col2 ref" href="#472CI" title='CI' data-ref="472CI">CI</a>);</td></tr>
<tr><th id="2361">2361</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col4 decl" id="474Opnd" title='Opnd' data-type='const llvm::Value *' data-ref="474Opnd">Opnd</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2362">2362</th><td>    <b>switch</b> (<a class="local col3 ref" href="#473Predicate" title='Predicate' data-ref="473Predicate">Predicate</a>) {</td></tr>
<tr><th id="2363">2363</th><td>    <b>default</b>:                              <b>break</b>;</td></tr>
<tr><th id="2364">2364</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_FALSE" title='llvm::CmpInst::Predicate::FCMP_FALSE' data-ref="llvm::CmpInst::Predicate::FCMP_FALSE">FCMP_FALSE</a>: <a class="local col4 ref" href="#474Opnd" title='Opnd' data-ref="474Opnd">Opnd</a> = <a class="local col0 ref" href="#470I" title='I' data-ref="470I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>2</var>); <b>break</b>;</td></tr>
<tr><th id="2365">2365</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_TRUE" title='llvm::CmpInst::Predicate::FCMP_TRUE' data-ref="llvm::CmpInst::Predicate::FCMP_TRUE">FCMP_TRUE</a>:  <a class="local col4 ref" href="#474Opnd" title='Opnd' data-ref="474Opnd">Opnd</a> = <a class="local col0 ref" href="#470I" title='I' data-ref="470I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>); <b>break</b>;</td></tr>
<tr><th id="2366">2366</th><td>    }</td></tr>
<tr><th id="2367">2367</th><td>    <i>// No need for a select anymore - this is an unconditional move.</i></td></tr>
<tr><th id="2368">2368</th><td>    <b>if</b> (<a class="local col4 ref" href="#474Opnd" title='Opnd' data-ref="474Opnd">Opnd</a>) {</td></tr>
<tr><th id="2369">2369</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="475OpReg" title='OpReg' data-type='unsigned int' data-ref="475OpReg">OpReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col4 ref" href="#474Opnd" title='Opnd' data-ref="474Opnd">Opnd</a>);</td></tr>
<tr><th id="2370">2370</th><td>      <b>if</b> (<a class="local col5 ref" href="#475OpReg" title='OpReg' data-ref="475OpReg">OpReg</a> == <var>0</var>)</td></tr>
<tr><th id="2371">2371</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2372">2372</th><td>      <em>bool</em> <dfn class="local col6 decl" id="476OpIsKill" title='OpIsKill' data-type='bool' data-ref="476OpIsKill">OpIsKill</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col4 ref" href="#474Opnd" title='Opnd' data-ref="474Opnd">Opnd</a>);</td></tr>
<tr><th id="2373">2373</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="477RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="477RC">RC</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col1 ref" href="#471RetVT" title='RetVT' data-ref="471RetVT">RetVT</a>);</td></tr>
<tr><th id="2374">2374</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="478ResultReg" title='ResultReg' data-type='unsigned int' data-ref="478ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col7 ref" href="#477RC" title='RC' data-ref="477RC">RC</a>);</td></tr>
<tr><th id="2375">2375</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="2376">2376</th><td>              <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col8 ref" href="#478ResultReg" title='ResultReg' data-ref="478ResultReg">ResultReg</a>)</td></tr>
<tr><th id="2377">2377</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#475OpReg" title='OpReg' data-ref="475OpReg">OpReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#476OpIsKill" title='OpIsKill' data-ref="476OpIsKill">OpIsKill</a>));</td></tr>
<tr><th id="2378">2378</th><td>      <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col0 ref" href="#470I" title='I' data-ref="470I">I</a>, <a class="local col8 ref" href="#478ResultReg" title='ResultReg' data-ref="478ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2379">2379</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2380">2380</th><td>    }</td></tr>
<tr><th id="2381">2381</th><td>  }</td></tr>
<tr><th id="2382">2382</th><td></td></tr>
<tr><th id="2383">2383</th><td>  <i>// First try to use real conditional move instructions.</i></td></tr>
<tr><th id="2384">2384</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel22X86FastEmitCMoveSelectEN4llvm3MVTEPKNS1_11InstructionE" title='(anonymous namespace)::X86FastISel::X86FastEmitCMoveSelect' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel22X86FastEmitCMoveSelectEN4llvm3MVTEPKNS1_11InstructionE">X86FastEmitCMoveSelect</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col1 ref" href="#471RetVT" title='RetVT' data-ref="471RetVT">RetVT</a>, <a class="local col0 ref" href="#470I" title='I' data-ref="470I">I</a>))</td></tr>
<tr><th id="2385">2385</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2386">2386</th><td></td></tr>
<tr><th id="2387">2387</th><td>  <i>// Try to use a sequence of SSE instructions to simulate a conditional move.</i></td></tr>
<tr><th id="2388">2388</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel20X86FastEmitSSESelectEN4llvm3MVTEPKNS1_11InstructionE" title='(anonymous namespace)::X86FastISel::X86FastEmitSSESelect' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel20X86FastEmitSSESelectEN4llvm3MVTEPKNS1_11InstructionE">X86FastEmitSSESelect</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col1 ref" href="#471RetVT" title='RetVT' data-ref="471RetVT">RetVT</a>, <a class="local col0 ref" href="#470I" title='I' data-ref="470I">I</a>))</td></tr>
<tr><th id="2389">2389</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2390">2390</th><td></td></tr>
<tr><th id="2391">2391</th><td>  <i>// Fall-back to pseudo conditional move instructions, which will be later</i></td></tr>
<tr><th id="2392">2392</th><td><i>  // converted to control-flow.</i></td></tr>
<tr><th id="2393">2393</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel23X86FastEmitPseudoSelectEN4llvm3MVTEPKNS1_11InstructionE" title='(anonymous namespace)::X86FastISel::X86FastEmitPseudoSelect' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel23X86FastEmitPseudoSelectEN4llvm3MVTEPKNS1_11InstructionE">X86FastEmitPseudoSelect</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col1 ref" href="#471RetVT" title='RetVT' data-ref="471RetVT">RetVT</a>, <a class="local col0 ref" href="#470I" title='I' data-ref="470I">I</a>))</td></tr>
<tr><th id="2394">2394</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2395">2395</th><td></td></tr>
<tr><th id="2396">2396</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2397">2397</th><td>}</td></tr>
<tr><th id="2398">2398</th><td></td></tr>
<tr><th id="2399">2399</th><td><i  data-doc="_ZN12_GLOBAL__N_111X86FastISel16X86SelectIntToFPEPKN4llvm11InstructionEb">// Common code for X86SelectSIToFP and X86SelectUIToFP.</i></td></tr>
<tr><th id="2400">2400</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel16X86SelectIntToFPEPKN4llvm11InstructionEb" title='(anonymous namespace)::X86FastISel::X86SelectIntToFP' data-type='bool (anonymous namespace)::X86FastISel::X86SelectIntToFP(const llvm::Instruction * I, bool IsSigned)' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86SelectIntToFPEPKN4llvm11InstructionEb">X86SelectIntToFP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col9 decl" id="479I" title='I' data-type='const llvm::Instruction *' data-ref="479I">I</dfn>, <em>bool</em> <dfn class="local col0 decl" id="480IsSigned" title='IsSigned' data-type='bool' data-ref="480IsSigned">IsSigned</dfn>) {</td></tr>
<tr><th id="2401">2401</th><td>  <i>// The target-independent selection algorithm in FastISel already knows how</i></td></tr>
<tr><th id="2402">2402</th><td><i>  // to select a SINT_TO_FP if the target is SSE but not AVX.</i></td></tr>
<tr><th id="2403">2403</th><td><i>  // Early exit if the subtarget doesn't have AVX.</i></td></tr>
<tr><th id="2404">2404</th><td><i>  // Unsigned conversion requires avx512.</i></td></tr>
<tr><th id="2405">2405</th><td>  <em>bool</em> <dfn class="local col1 decl" id="481HasAVX512" title='HasAVX512' data-type='bool' data-ref="481HasAVX512">HasAVX512</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>();</td></tr>
<tr><th id="2406">2406</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</a>() || (!<a class="local col0 ref" href="#480IsSigned" title='IsSigned' data-ref="480IsSigned">IsSigned</a> &amp;&amp; !<a class="local col1 ref" href="#481HasAVX512" title='HasAVX512' data-ref="481HasAVX512">HasAVX512</a>))</td></tr>
<tr><th id="2407">2407</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2408">2408</th><td></td></tr>
<tr><th id="2409">2409</th><td>  <i>// TODO: We could sign extend narrower types.</i></td></tr>
<tr><th id="2410">2410</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col2 decl" id="482SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="482SrcVT">SrcVT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase18getSimpleValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getSimpleValueType' data-ref="_ZNK4llvm18TargetLoweringBase18getSimpleValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getSimpleValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col9 ref" href="#479I" title='I' data-ref="479I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="2411">2411</th><td>  <b>if</b> (<a class="local col2 ref" href="#482SrcVT" title='SrcVT' data-ref="482SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col2 ref" href="#482SrcVT" title='SrcVT' data-ref="482SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="2412">2412</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2413">2413</th><td></td></tr>
<tr><th id="2414">2414</th><td>  <i>// Select integer to float/double conversion.</i></td></tr>
<tr><th id="2415">2415</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="483OpReg" title='OpReg' data-type='unsigned int' data-ref="483OpReg">OpReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col9 ref" href="#479I" title='I' data-ref="479I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="2416">2416</th><td>  <b>if</b> (<a class="local col3 ref" href="#483OpReg" title='OpReg' data-ref="483OpReg">OpReg</a> == <var>0</var>)</td></tr>
<tr><th id="2417">2417</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2418">2418</th><td></td></tr>
<tr><th id="2419">2419</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="484Opcode" title='Opcode' data-type='unsigned int' data-ref="484Opcode">Opcode</dfn>;</td></tr>
<tr><th id="2420">2420</th><td></td></tr>
<tr><th id="2421">2421</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="485SCvtOpc" title='SCvtOpc' data-type='const uint16_t [2][2][2]' data-ref="485SCvtOpc">SCvtOpc</dfn>[<var>2</var>][<var>2</var>][<var>2</var>] = {</td></tr>
<tr><th id="2422">2422</th><td>    { { X86::<span class='error' title="no member named &apos;VCVTSI2SSrr&apos; in namespace &apos;llvm::X86&apos;">VCVTSI2SSrr</span>,  X86::<span class='error' title="no member named &apos;VCVTSI642SSrr&apos; in namespace &apos;llvm::X86&apos;">VCVTSI642SSrr</span> },</td></tr>
<tr><th id="2423">2423</th><td>      { X86::<span class='error' title="no member named &apos;VCVTSI2SDrr&apos; in namespace &apos;llvm::X86&apos;">VCVTSI2SDrr</span>,  X86::<span class='error' title="no member named &apos;VCVTSI642SDrr&apos; in namespace &apos;llvm::X86&apos;">VCVTSI642SDrr</span> } },</td></tr>
<tr><th id="2424">2424</th><td>    { { X86::<span class='error' title="no member named &apos;VCVTSI2SSZrr&apos; in namespace &apos;llvm::X86&apos;">VCVTSI2SSZrr</span>, X86::<span class='error' title="no member named &apos;VCVTSI642SSZrr&apos; in namespace &apos;llvm::X86&apos;">VCVTSI642SSZrr</span> },</td></tr>
<tr><th id="2425">2425</th><td>      { X86::<span class='error' title="no member named &apos;VCVTSI2SDZrr&apos; in namespace &apos;llvm::X86&apos;">VCVTSI2SDZrr</span>, X86::<span class='error' title="no member named &apos;VCVTSI642SDZrr&apos; in namespace &apos;llvm::X86&apos;">VCVTSI642SDZrr</span> } },</td></tr>
<tr><th id="2426">2426</th><td>  };</td></tr>
<tr><th id="2427">2427</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="486UCvtOpc" title='UCvtOpc' data-type='const uint16_t [2][2]' data-ref="486UCvtOpc">UCvtOpc</dfn>[<var>2</var>][<var>2</var>] = {</td></tr>
<tr><th id="2428">2428</th><td>    { X86::<span class='error' title="no member named &apos;VCVTUSI2SSZrr&apos; in namespace &apos;llvm::X86&apos;">VCVTUSI2SSZrr</span>, X86::<span class='error' title="no member named &apos;VCVTUSI642SSZrr&apos; in namespace &apos;llvm::X86&apos;">VCVTUSI642SSZrr</span> },</td></tr>
<tr><th id="2429">2429</th><td>    { X86::<span class='error' title="no member named &apos;VCVTUSI2SDZrr&apos; in namespace &apos;llvm::X86&apos;">VCVTUSI2SDZrr</span>, X86::<span class='error' title="no member named &apos;VCVTUSI642SDZrr&apos; in namespace &apos;llvm::X86&apos;">VCVTUSI642SDZrr</span> },</td></tr>
<tr><th id="2430">2430</th><td>  };</td></tr>
<tr><th id="2431">2431</th><td>  <em>bool</em> <dfn class="local col7 decl" id="487Is64Bit" title='Is64Bit' data-type='bool' data-ref="487Is64Bit">Is64Bit</dfn> = <a class="local col2 ref" href="#482SrcVT" title='SrcVT' data-ref="482SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>;</td></tr>
<tr><th id="2432">2432</th><td></td></tr>
<tr><th id="2433">2433</th><td>  <b>if</b> (<a class="local col9 ref" href="#479I" title='I' data-ref="479I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isDoubleTyEv" title='llvm::Type::isDoubleTy' data-ref="_ZNK4llvm4Type10isDoubleTyEv">isDoubleTy</a>()) {</td></tr>
<tr><th id="2434">2434</th><td>    <i>// s/uitofp int -&gt; double</i></td></tr>
<tr><th id="2435">2435</th><td>    <a class="local col4 ref" href="#484Opcode" title='Opcode' data-ref="484Opcode">Opcode</a> = <a class="local col0 ref" href="#480IsSigned" title='IsSigned' data-ref="480IsSigned">IsSigned</a> ? <a class="local col5 ref" href="#485SCvtOpc" title='SCvtOpc' data-ref="485SCvtOpc">SCvtOpc</a>[<a class="local col1 ref" href="#481HasAVX512" title='HasAVX512' data-ref="481HasAVX512">HasAVX512</a>][<var>1</var>][<a class="local col7 ref" href="#487Is64Bit" title='Is64Bit' data-ref="487Is64Bit">Is64Bit</a>] : <a class="local col6 ref" href="#486UCvtOpc" title='UCvtOpc' data-ref="486UCvtOpc">UCvtOpc</a>[<var>1</var>][<a class="local col7 ref" href="#487Is64Bit" title='Is64Bit' data-ref="487Is64Bit">Is64Bit</a>];</td></tr>
<tr><th id="2436">2436</th><td>  } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#479I" title='I' data-ref="479I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type9isFloatTyEv" title='llvm::Type::isFloatTy' data-ref="_ZNK4llvm4Type9isFloatTyEv">isFloatTy</a>()) {</td></tr>
<tr><th id="2437">2437</th><td>    <i>// s/uitofp int -&gt; float</i></td></tr>
<tr><th id="2438">2438</th><td>    <a class="local col4 ref" href="#484Opcode" title='Opcode' data-ref="484Opcode">Opcode</a> = <a class="local col0 ref" href="#480IsSigned" title='IsSigned' data-ref="480IsSigned">IsSigned</a> ? <a class="local col5 ref" href="#485SCvtOpc" title='SCvtOpc' data-ref="485SCvtOpc">SCvtOpc</a>[<a class="local col1 ref" href="#481HasAVX512" title='HasAVX512' data-ref="481HasAVX512">HasAVX512</a>][<var>0</var>][<a class="local col7 ref" href="#487Is64Bit" title='Is64Bit' data-ref="487Is64Bit">Is64Bit</a>] : <a class="local col6 ref" href="#486UCvtOpc" title='UCvtOpc' data-ref="486UCvtOpc">UCvtOpc</a>[<var>0</var>][<a class="local col7 ref" href="#487Is64Bit" title='Is64Bit' data-ref="487Is64Bit">Is64Bit</a>];</td></tr>
<tr><th id="2439">2439</th><td>  } <b>else</b></td></tr>
<tr><th id="2440">2440</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2441">2441</th><td></td></tr>
<tr><th id="2442">2442</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="488DstVT" title='DstVT' data-type='llvm::MVT' data-ref="488DstVT">DstVT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col9 ref" href="#479I" title='I' data-ref="479I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()).<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="2443">2443</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="489RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="489RC">RC</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#488DstVT" title='DstVT' data-ref="488DstVT">DstVT</a>);</td></tr>
<tr><th id="2444">2444</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="490ImplicitDefReg" title='ImplicitDefReg' data-type='unsigned int' data-ref="490ImplicitDefReg">ImplicitDefReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col9 ref" href="#489RC" title='RC' data-ref="489RC">RC</a>);</td></tr>
<tr><th id="2445">2445</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="2446">2446</th><td>          <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>), <a class="local col0 ref" href="#490ImplicitDefReg" title='ImplicitDefReg' data-ref="490ImplicitDefReg">ImplicitDefReg</a>);</td></tr>
<tr><th id="2447">2447</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="491ResultReg" title='ResultReg' data-type='unsigned int' data-ref="491ResultReg">ResultReg</dfn> =</td></tr>
<tr><th id="2448">2448</th><td>      <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb" title='llvm::FastISel::fastEmitInst_rr' data-ref="_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb">fastEmitInst_rr</a>(<a class="local col4 ref" href="#484Opcode" title='Opcode' data-ref="484Opcode">Opcode</a>, <a class="local col9 ref" href="#489RC" title='RC' data-ref="489RC">RC</a>, <a class="local col0 ref" href="#490ImplicitDefReg" title='ImplicitDefReg' data-ref="490ImplicitDefReg">ImplicitDefReg</a>, <b>true</b>, <a class="local col3 ref" href="#483OpReg" title='OpReg' data-ref="483OpReg">OpReg</a>, <b>false</b>);</td></tr>
<tr><th id="2449">2449</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col9 ref" href="#479I" title='I' data-ref="479I">I</a>, <a class="local col1 ref" href="#491ResultReg" title='ResultReg' data-ref="491ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2450">2450</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2451">2451</th><td>}</td></tr>
<tr><th id="2452">2452</th><td></td></tr>
<tr><th id="2453">2453</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel15X86SelectSIToFPEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectSIToFP' data-type='bool (anonymous namespace)::X86FastISel::X86SelectSIToFP(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel15X86SelectSIToFPEPKN4llvm11InstructionE">X86SelectSIToFP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col2 decl" id="492I" title='I' data-type='const llvm::Instruction *' data-ref="492I">I</dfn>) {</td></tr>
<tr><th id="2454">2454</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel16X86SelectIntToFPEPKN4llvm11InstructionEb" title='(anonymous namespace)::X86FastISel::X86SelectIntToFP' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86SelectIntToFPEPKN4llvm11InstructionEb">X86SelectIntToFP</a>(<a class="local col2 ref" href="#492I" title='I' data-ref="492I">I</a>, <i>/*IsSigned*/</i><b>true</b>);</td></tr>
<tr><th id="2455">2455</th><td>}</td></tr>
<tr><th id="2456">2456</th><td></td></tr>
<tr><th id="2457">2457</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel15X86SelectUIToFPEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectUIToFP' data-type='bool (anonymous namespace)::X86FastISel::X86SelectUIToFP(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel15X86SelectUIToFPEPKN4llvm11InstructionE">X86SelectUIToFP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col3 decl" id="493I" title='I' data-type='const llvm::Instruction *' data-ref="493I">I</dfn>) {</td></tr>
<tr><th id="2458">2458</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel16X86SelectIntToFPEPKN4llvm11InstructionEb" title='(anonymous namespace)::X86FastISel::X86SelectIntToFP' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86SelectIntToFPEPKN4llvm11InstructionEb">X86SelectIntToFP</a>(<a class="local col3 ref" href="#493I" title='I' data-ref="493I">I</a>, <i>/*IsSigned*/</i><b>false</b>);</td></tr>
<tr><th id="2459">2459</th><td>}</td></tr>
<tr><th id="2460">2460</th><td></td></tr>
<tr><th id="2461">2461</th><td><i  data-doc="_ZN12_GLOBAL__N_111X86FastISel23X86SelectFPExtOrFPTruncEPKN4llvm11InstructionEjPKNS1_19TargetRegisterClassE">// Helper method used by X86SelectFPExt and X86SelectFPTrunc.</i></td></tr>
<tr><th id="2462">2462</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel23X86SelectFPExtOrFPTruncEPKN4llvm11InstructionEjPKNS1_19TargetRegisterClassE" title='(anonymous namespace)::X86FastISel::X86SelectFPExtOrFPTrunc' data-type='bool (anonymous namespace)::X86FastISel::X86SelectFPExtOrFPTrunc(const llvm::Instruction * I, unsigned int TargetOpc, const llvm::TargetRegisterClass * RC)' data-ref="_ZN12_GLOBAL__N_111X86FastISel23X86SelectFPExtOrFPTruncEPKN4llvm11InstructionEjPKNS1_19TargetRegisterClassE">X86SelectFPExtOrFPTrunc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col4 decl" id="494I" title='I' data-type='const llvm::Instruction *' data-ref="494I">I</dfn>,</td></tr>
<tr><th id="2463">2463</th><td>                                          <em>unsigned</em> <dfn class="local col5 decl" id="495TargetOpc" title='TargetOpc' data-type='unsigned int' data-ref="495TargetOpc">TargetOpc</dfn>,</td></tr>
<tr><th id="2464">2464</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="496RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="496RC">RC</dfn>) {</td></tr>
<tr><th id="2465">2465</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((I-&gt;getOpcode() == Instruction::FPExt || I-&gt;getOpcode() == Instruction::FPTrunc) &amp;&amp; &quot;Instruction must be an FPExt or FPTrunc!&quot;) ? void (0) : __assert_fail (&quot;(I-&gt;getOpcode() == Instruction::FPExt || I-&gt;getOpcode() == Instruction::FPTrunc) &amp;&amp; \&quot;Instruction must be an FPExt or FPTrunc!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 2467, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col4 ref" href="#494I" title='I' data-ref="494I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>() == <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#192" title='llvm::Instruction::CastOps::FPExt' data-ref="llvm::Instruction::CastOps::FPExt">FPExt</a> ||</td></tr>
<tr><th id="2466">2466</th><td>          <a class="local col4 ref" href="#494I" title='I' data-ref="494I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>() == <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#191" title='llvm::Instruction::CastOps::FPTrunc' data-ref="llvm::Instruction::CastOps::FPTrunc">FPTrunc</a>) &amp;&amp;</td></tr>
<tr><th id="2467">2467</th><td>         <q>"Instruction must be an FPExt or FPTrunc!"</q>);</td></tr>
<tr><th id="2468">2468</th><td>  <em>bool</em> <dfn class="local col7 decl" id="497HasAVX" title='HasAVX' data-type='bool' data-ref="497HasAVX">HasAVX</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</a>();</td></tr>
<tr><th id="2469">2469</th><td></td></tr>
<tr><th id="2470">2470</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="498OpReg" title='OpReg' data-type='unsigned int' data-ref="498OpReg">OpReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col4 ref" href="#494I" title='I' data-ref="494I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="2471">2471</th><td>  <b>if</b> (<a class="local col8 ref" href="#498OpReg" title='OpReg' data-ref="498OpReg">OpReg</a> == <var>0</var>)</td></tr>
<tr><th id="2472">2472</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2473">2473</th><td></td></tr>
<tr><th id="2474">2474</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="499ImplicitDefReg" title='ImplicitDefReg' data-type='unsigned int' data-ref="499ImplicitDefReg">ImplicitDefReg</dfn>;</td></tr>
<tr><th id="2475">2475</th><td>  <b>if</b> (<a class="local col7 ref" href="#497HasAVX" title='HasAVX' data-ref="497HasAVX">HasAVX</a>) {</td></tr>
<tr><th id="2476">2476</th><td>    <a class="local col9 ref" href="#499ImplicitDefReg" title='ImplicitDefReg' data-ref="499ImplicitDefReg">ImplicitDefReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col6 ref" href="#496RC" title='RC' data-ref="496RC">RC</a>);</td></tr>
<tr><th id="2477">2477</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="2478">2478</th><td>            <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>), <a class="local col9 ref" href="#499ImplicitDefReg" title='ImplicitDefReg' data-ref="499ImplicitDefReg">ImplicitDefReg</a>);</td></tr>
<tr><th id="2479">2479</th><td></td></tr>
<tr><th id="2480">2480</th><td>  }</td></tr>
<tr><th id="2481">2481</th><td></td></tr>
<tr><th id="2482">2482</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="500ResultReg" title='ResultReg' data-type='unsigned int' data-ref="500ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col6 ref" href="#496RC" title='RC' data-ref="496RC">RC</a>);</td></tr>
<tr><th id="2483">2483</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col1 decl" id="501MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="501MIB">MIB</dfn>;</td></tr>
<tr><th id="2484">2484</th><td>  <a class="local col1 ref" href="#501MIB" title='MIB' data-ref="501MIB">MIB</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#495TargetOpc" title='TargetOpc' data-ref="495TargetOpc">TargetOpc</a>),</td></tr>
<tr><th id="2485">2485</th><td>                <a class="local col0 ref" href="#500ResultReg" title='ResultReg' data-ref="500ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2486">2486</th><td></td></tr>
<tr><th id="2487">2487</th><td>  <b>if</b> (<a class="local col7 ref" href="#497HasAVX" title='HasAVX' data-ref="497HasAVX">HasAVX</a>)</td></tr>
<tr><th id="2488">2488</th><td>    <a class="local col1 ref" href="#501MIB" title='MIB' data-ref="501MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#499ImplicitDefReg" title='ImplicitDefReg' data-ref="499ImplicitDefReg">ImplicitDefReg</a>);</td></tr>
<tr><th id="2489">2489</th><td></td></tr>
<tr><th id="2490">2490</th><td>  <a class="local col1 ref" href="#501MIB" title='MIB' data-ref="501MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#498OpReg" title='OpReg' data-ref="498OpReg">OpReg</a>);</td></tr>
<tr><th id="2491">2491</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col4 ref" href="#494I" title='I' data-ref="494I">I</a>, <a class="local col0 ref" href="#500ResultReg" title='ResultReg' data-ref="500ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2492">2492</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2493">2493</th><td>}</td></tr>
<tr><th id="2494">2494</th><td></td></tr>
<tr><th id="2495">2495</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel14X86SelectFPExtEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectFPExt' data-type='bool (anonymous namespace)::X86FastISel::X86SelectFPExt(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel14X86SelectFPExtEPKN4llvm11InstructionE">X86SelectFPExt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col2 decl" id="502I" title='I' data-type='const llvm::Instruction *' data-ref="502I">I</dfn>) {</td></tr>
<tr><th id="2496">2496</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::X86FastISel::X86ScalarSSEf64" title='(anonymous namespace)::X86FastISel::X86ScalarSSEf64' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::X86ScalarSSEf64">X86ScalarSSEf64</a> &amp;&amp; <a class="local col2 ref" href="#502I" title='I' data-ref="502I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isDoubleTyEv" title='llvm::Type::isDoubleTy' data-ref="_ZNK4llvm4Type10isDoubleTyEv">isDoubleTy</a>() &amp;&amp;</td></tr>
<tr><th id="2497">2497</th><td>      <a class="local col2 ref" href="#502I" title='I' data-ref="502I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type9isFloatTyEv" title='llvm::Type::isFloatTy' data-ref="_ZNK4llvm4Type9isFloatTyEv">isFloatTy</a>()) {</td></tr>
<tr><th id="2498">2498</th><td>    <em>bool</em> <dfn class="local col3 decl" id="503HasAVX512" title='HasAVX512' data-type='bool' data-ref="503HasAVX512">HasAVX512</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>();</td></tr>
<tr><th id="2499">2499</th><td>    <i>// fpext from float to double.</i></td></tr>
<tr><th id="2500">2500</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="504Opc" title='Opc' data-type='unsigned int' data-ref="504Opc">Opc</dfn> =</td></tr>
<tr><th id="2501">2501</th><td>        HasAVX512 ? X86::<span class='error' title="no member named &apos;VCVTSS2SDZrr&apos; in namespace &apos;llvm::X86&apos;">VCVTSS2SDZrr</span></td></tr>
<tr><th id="2502">2502</th><td>                  : Subtarget-&gt;hasAVX() ? X86::<span class='error' title="no member named &apos;VCVTSS2SDrr&apos; in namespace &apos;llvm::X86&apos;">VCVTSS2SDrr</span> : X86::<span class='error' title="no member named &apos;CVTSS2SDrr&apos; in namespace &apos;llvm::X86&apos;">CVTSS2SDrr</span>;</td></tr>
<tr><th id="2503">2503</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel23X86SelectFPExtOrFPTruncEPKN4llvm11InstructionEjPKNS1_19TargetRegisterClassE" title='(anonymous namespace)::X86FastISel::X86SelectFPExtOrFPTrunc' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel23X86SelectFPExtOrFPTruncEPKN4llvm11InstructionEjPKNS1_19TargetRegisterClassE">X86SelectFPExtOrFPTrunc</a>(<a class="local col2 ref" href="#502I" title='I' data-ref="502I">I</a>, <a class="local col4 ref" href="#504Opc" title='Opc' data-ref="504Opc">Opc</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>));</td></tr>
<tr><th id="2504">2504</th><td>  }</td></tr>
<tr><th id="2505">2505</th><td></td></tr>
<tr><th id="2506">2506</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2507">2507</th><td>}</td></tr>
<tr><th id="2508">2508</th><td></td></tr>
<tr><th id="2509">2509</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel16X86SelectFPTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectFPTrunc' data-type='bool (anonymous namespace)::X86FastISel::X86SelectFPTrunc(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86SelectFPTruncEPKN4llvm11InstructionE">X86SelectFPTrunc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col5 decl" id="505I" title='I' data-type='const llvm::Instruction *' data-ref="505I">I</dfn>) {</td></tr>
<tr><th id="2510">2510</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::X86FastISel::X86ScalarSSEf64" title='(anonymous namespace)::X86FastISel::X86ScalarSSEf64' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::X86ScalarSSEf64">X86ScalarSSEf64</a> &amp;&amp; <a class="local col5 ref" href="#505I" title='I' data-ref="505I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type9isFloatTyEv" title='llvm::Type::isFloatTy' data-ref="_ZNK4llvm4Type9isFloatTyEv">isFloatTy</a>() &amp;&amp;</td></tr>
<tr><th id="2511">2511</th><td>      <a class="local col5 ref" href="#505I" title='I' data-ref="505I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isDoubleTyEv" title='llvm::Type::isDoubleTy' data-ref="_ZNK4llvm4Type10isDoubleTyEv">isDoubleTy</a>()) {</td></tr>
<tr><th id="2512">2512</th><td>    <em>bool</em> <dfn class="local col6 decl" id="506HasAVX512" title='HasAVX512' data-type='bool' data-ref="506HasAVX512">HasAVX512</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>();</td></tr>
<tr><th id="2513">2513</th><td>    <i>// fptrunc from double to float.</i></td></tr>
<tr><th id="2514">2514</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="507Opc" title='Opc' data-type='unsigned int' data-ref="507Opc">Opc</dfn> =</td></tr>
<tr><th id="2515">2515</th><td>        HasAVX512 ? X86::<span class='error' title="no member named &apos;VCVTSD2SSZrr&apos; in namespace &apos;llvm::X86&apos;">VCVTSD2SSZrr</span></td></tr>
<tr><th id="2516">2516</th><td>                  : Subtarget-&gt;hasAVX() ? X86::<span class='error' title="no member named &apos;VCVTSD2SSrr&apos; in namespace &apos;llvm::X86&apos;">VCVTSD2SSrr</span> : X86::<span class='error' title="no member named &apos;CVTSD2SSrr&apos; in namespace &apos;llvm::X86&apos;">CVTSD2SSrr</span>;</td></tr>
<tr><th id="2517">2517</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel23X86SelectFPExtOrFPTruncEPKN4llvm11InstructionEjPKNS1_19TargetRegisterClassE" title='(anonymous namespace)::X86FastISel::X86SelectFPExtOrFPTrunc' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel23X86SelectFPExtOrFPTruncEPKN4llvm11InstructionEjPKNS1_19TargetRegisterClassE">X86SelectFPExtOrFPTrunc</a>(<a class="local col5 ref" href="#505I" title='I' data-ref="505I">I</a>, <a class="local col7 ref" href="#507Opc" title='Opc' data-ref="507Opc">Opc</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>));</td></tr>
<tr><th id="2518">2518</th><td>  }</td></tr>
<tr><th id="2519">2519</th><td></td></tr>
<tr><th id="2520">2520</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2521">2521</th><td>}</td></tr>
<tr><th id="2522">2522</th><td></td></tr>
<tr><th id="2523">2523</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel14X86SelectTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectTrunc' data-type='bool (anonymous namespace)::X86FastISel::X86SelectTrunc(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel14X86SelectTruncEPKN4llvm11InstructionE">X86SelectTrunc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col8 decl" id="508I" title='I' data-type='const llvm::Instruction *' data-ref="508I">I</dfn>) {</td></tr>
<tr><th id="2524">2524</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="509SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="509SrcVT">SrcVT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col8 ref" href="#508I" title='I' data-ref="508I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="2525">2525</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="510DstVT" title='DstVT' data-type='llvm::EVT' data-ref="510DstVT">DstVT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col8 ref" href="#508I" title='I' data-ref="508I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="2526">2526</th><td></td></tr>
<tr><th id="2527">2527</th><td>  <i>// This code only handles truncation to byte.</i></td></tr>
<tr><th id="2528">2528</th><td>  <b>if</b> (<a class="local col0 ref" href="#510DstVT" title='DstVT' data-ref="510DstVT">DstVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> &amp;&amp; <a class="local col0 ref" href="#510DstVT" title='DstVT' data-ref="510DstVT">DstVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>)</td></tr>
<tr><th id="2529">2529</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2530">2530</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#509SrcVT" title='SrcVT' data-ref="509SrcVT">SrcVT</a>))</td></tr>
<tr><th id="2531">2531</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2532">2532</th><td></td></tr>
<tr><th id="2533">2533</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="511InputReg" title='InputReg' data-type='unsigned int' data-ref="511InputReg">InputReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col8 ref" href="#508I" title='I' data-ref="508I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="2534">2534</th><td>  <b>if</b> (!<a class="local col1 ref" href="#511InputReg" title='InputReg' data-ref="511InputReg">InputReg</a>)</td></tr>
<tr><th id="2535">2535</th><td>    <i>// Unhandled operand.  Halt "fast" selection and bail.</i></td></tr>
<tr><th id="2536">2536</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2537">2537</th><td></td></tr>
<tr><th id="2538">2538</th><td>  <b>if</b> (<a class="local col9 ref" href="#509SrcVT" title='SrcVT' data-ref="509SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>) {</td></tr>
<tr><th id="2539">2539</th><td>    <i>// Truncate from i8 to i1; no code needed.</i></td></tr>
<tr><th id="2540">2540</th><td>    <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col8 ref" href="#508I" title='I' data-ref="508I">I</a>, <a class="local col1 ref" href="#511InputReg" title='InputReg' data-ref="511InputReg">InputReg</a>);</td></tr>
<tr><th id="2541">2541</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2542">2542</th><td>  }</td></tr>
<tr><th id="2543">2543</th><td></td></tr>
<tr><th id="2544">2544</th><td>  <i>// Issue an extract_subreg.</i></td></tr>
<tr><th id="2545">2545</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="512ResultReg" title='ResultReg' data-type='unsigned int' data-ref="512ResultReg">ResultReg</dfn> = fastEmitInst_extractsubreg(MVT::i8,</td></tr>
<tr><th id="2546">2546</th><td>                                                  InputReg, <b>false</b>,</td></tr>
<tr><th id="2547">2547</th><td>                                                  X86::<span class='error' title="no member named &apos;sub_8bit&apos; in namespace &apos;llvm::X86&apos;">sub_8bit</span>);</td></tr>
<tr><th id="2548">2548</th><td>  <b>if</b> (!<a class="local col2 ref" href="#512ResultReg" title='ResultReg' data-ref="512ResultReg">ResultReg</a>)</td></tr>
<tr><th id="2549">2549</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2550">2550</th><td></td></tr>
<tr><th id="2551">2551</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col8 ref" href="#508I" title='I' data-ref="508I">I</a>, <a class="local col2 ref" href="#512ResultReg" title='ResultReg' data-ref="512ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2552">2552</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2553">2553</th><td>}</td></tr>
<tr><th id="2554">2554</th><td></td></tr>
<tr><th id="2555">2555</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel13IsMemcpySmallEm" title='(anonymous namespace)::X86FastISel::IsMemcpySmall' data-type='bool (anonymous namespace)::X86FastISel::IsMemcpySmall(uint64_t Len)' data-ref="_ZN12_GLOBAL__N_111X86FastISel13IsMemcpySmallEm">IsMemcpySmall</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="513Len" title='Len' data-type='uint64_t' data-ref="513Len">Len</dfn>) {</td></tr>
<tr><th id="2556">2556</th><td>  <b>return</b> <a class="local col3 ref" href="#513Len" title='Len' data-ref="513Len">Len</a> &lt;= (<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>() ? <var>32</var> : <var>16</var>);</td></tr>
<tr><th id="2557">2557</th><td>}</td></tr>
<tr><th id="2558">2558</th><td></td></tr>
<tr><th id="2559">2559</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel18TryEmitSmallMemcpyEN4llvm14X86AddressModeES2_m" title='(anonymous namespace)::X86FastISel::TryEmitSmallMemcpy' data-type='bool (anonymous namespace)::X86FastISel::TryEmitSmallMemcpy(llvm::X86AddressMode DestAM, llvm::X86AddressMode SrcAM, uint64_t Len)' data-ref="_ZN12_GLOBAL__N_111X86FastISel18TryEmitSmallMemcpyEN4llvm14X86AddressModeES2_m">TryEmitSmallMemcpy</dfn>(<a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> <dfn class="local col4 decl" id="514DestAM" title='DestAM' data-type='llvm::X86AddressMode' data-ref="514DestAM">DestAM</dfn>,</td></tr>
<tr><th id="2560">2560</th><td>                                     <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> <dfn class="local col5 decl" id="515SrcAM" title='SrcAM' data-type='llvm::X86AddressMode' data-ref="515SrcAM">SrcAM</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="516Len" title='Len' data-type='uint64_t' data-ref="516Len">Len</dfn>) {</td></tr>
<tr><th id="2561">2561</th><td></td></tr>
<tr><th id="2562">2562</th><td>  <i>// Make sure we don't bloat code by inlining very large memcpy's.</i></td></tr>
<tr><th id="2563">2563</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel13IsMemcpySmallEm" title='(anonymous namespace)::X86FastISel::IsMemcpySmall' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel13IsMemcpySmallEm">IsMemcpySmall</a>(<a class="local col6 ref" href="#516Len" title='Len' data-ref="516Len">Len</a>))</td></tr>
<tr><th id="2564">2564</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2565">2565</th><td></td></tr>
<tr><th id="2566">2566</th><td>  <em>bool</em> <dfn class="local col7 decl" id="517i64Legal" title='i64Legal' data-type='bool' data-ref="517i64Legal">i64Legal</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>();</td></tr>
<tr><th id="2567">2567</th><td></td></tr>
<tr><th id="2568">2568</th><td>  <i>// We don't care about alignment here since we just emit integer accesses.</i></td></tr>
<tr><th id="2569">2569</th><td>  <b>while</b> (<a class="local col6 ref" href="#516Len" title='Len' data-ref="516Len">Len</a>) {</td></tr>
<tr><th id="2570">2570</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col8 decl" id="518VT" title='VT' data-type='llvm::MVT' data-ref="518VT">VT</dfn>;</td></tr>
<tr><th id="2571">2571</th><td>    <b>if</b> (<a class="local col6 ref" href="#516Len" title='Len' data-ref="516Len">Len</a> &gt;= <var>8</var> &amp;&amp; <a class="local col7 ref" href="#517i64Legal" title='i64Legal' data-ref="517i64Legal">i64Legal</a>)</td></tr>
<tr><th id="2572">2572</th><td>      <a class="local col8 ref" href="#518VT" title='VT' data-ref="518VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>;</td></tr>
<tr><th id="2573">2573</th><td>    <b>else</b> <b>if</b> (<a class="local col6 ref" href="#516Len" title='Len' data-ref="516Len">Len</a> &gt;= <var>4</var>)</td></tr>
<tr><th id="2574">2574</th><td>      <a class="local col8 ref" href="#518VT" title='VT' data-ref="518VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>;</td></tr>
<tr><th id="2575">2575</th><td>    <b>else</b> <b>if</b> (<a class="local col6 ref" href="#516Len" title='Len' data-ref="516Len">Len</a> &gt;= <var>2</var>)</td></tr>
<tr><th id="2576">2576</th><td>      <a class="local col8 ref" href="#518VT" title='VT' data-ref="518VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>;</td></tr>
<tr><th id="2577">2577</th><td>    <b>else</b></td></tr>
<tr><th id="2578">2578</th><td>      <a class="local col8 ref" href="#518VT" title='VT' data-ref="518VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>;</td></tr>
<tr><th id="2579">2579</th><td></td></tr>
<tr><th id="2580">2580</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="519Reg" title='Reg' data-type='unsigned int' data-ref="519Reg">Reg</dfn>;</td></tr>
<tr><th id="2581">2581</th><td>    <em>bool</em> <dfn class="local col0 decl" id="520RV" title='RV' data-type='bool' data-ref="520RV">RV</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel15X86FastEmitLoadEN4llvm3MVTERNS1_14X86AddressModeEPNS1_17MachineMemOperandERjj" title='(anonymous namespace)::X86FastISel::X86FastEmitLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel15X86FastEmitLoadEN4llvm3MVTERNS1_14X86AddressModeEPNS1_17MachineMemOperandERjj">X86FastEmitLoad</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#518VT" title='VT' data-ref="518VT">VT</a>, <span class='refarg'><a class="local col5 ref" href="#515SrcAM" title='SrcAM' data-ref="515SrcAM">SrcAM</a></span>, <b>nullptr</b>, <span class='refarg'><a class="local col9 ref" href="#519Reg" title='Reg' data-ref="519Reg">Reg</a></span>);</td></tr>
<tr><th id="2582">2582</th><td>    <a class="local col0 ref" href="#520RV" title='RV' data-ref="520RV">RV</a> &amp;= <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEjbRNS1_14X86AddressModeEPNS1_17MachineMemOperandEb" title='(anonymous namespace)::X86FastISel::X86FastEmitStore' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEjbRNS1_14X86AddressModeEPNS1_17MachineMemOperandEb">X86FastEmitStore</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col8 ref" href="#518VT" title='VT' data-ref="518VT">VT</a>, <a class="local col9 ref" href="#519Reg" title='Reg' data-ref="519Reg">Reg</a>, <i>/*Kill=*/</i><b>true</b>, <span class='refarg'><a class="local col4 ref" href="#514DestAM" title='DestAM' data-ref="514DestAM">DestAM</a></span>);</td></tr>
<tr><th id="2583">2583</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RV &amp;&amp; &quot;Failed to emit load or store??&quot;) ? void (0) : __assert_fail (&quot;RV &amp;&amp; \&quot;Failed to emit load or store??\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 2583, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#520RV" title='RV' data-ref="520RV">RV</a> &amp;&amp; <q>"Failed to emit load or store??"</q>);</td></tr>
<tr><th id="2584">2584</th><td></td></tr>
<tr><th id="2585">2585</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="521Size" title='Size' data-type='unsigned int' data-ref="521Size">Size</dfn> = <a class="local col8 ref" href="#518VT" title='VT' data-ref="518VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>()/<var>8</var>;</td></tr>
<tr><th id="2586">2586</th><td>    <a class="local col6 ref" href="#516Len" title='Len' data-ref="516Len">Len</a> -= <a class="local col1 ref" href="#521Size" title='Size' data-ref="521Size">Size</a>;</td></tr>
<tr><th id="2587">2587</th><td>    <a class="local col4 ref" href="#514DestAM" title='DestAM' data-ref="514DestAM">DestAM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Disp" title='llvm::X86AddressMode::Disp' data-ref="llvm::X86AddressMode::Disp">Disp</a> += <a class="local col1 ref" href="#521Size" title='Size' data-ref="521Size">Size</a>;</td></tr>
<tr><th id="2588">2588</th><td>    <a class="local col5 ref" href="#515SrcAM" title='SrcAM' data-ref="515SrcAM">SrcAM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Disp" title='llvm::X86AddressMode::Disp' data-ref="llvm::X86AddressMode::Disp">Disp</a> += <a class="local col1 ref" href="#521Size" title='Size' data-ref="521Size">Size</a>;</td></tr>
<tr><th id="2589">2589</th><td>  }</td></tr>
<tr><th id="2590">2590</th><td></td></tr>
<tr><th id="2591">2591</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2592">2592</th><td>}</td></tr>
<tr><th id="2593">2593</th><td></td></tr>
<tr><th id="2594">2594</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel22fastLowerIntrinsicCallEPKN4llvm13IntrinsicInstE" title='(anonymous namespace)::X86FastISel::fastLowerIntrinsicCall' data-type='bool (anonymous namespace)::X86FastISel::fastLowerIntrinsicCall(const llvm::IntrinsicInst * II)' data-ref="_ZN12_GLOBAL__N_111X86FastISel22fastLowerIntrinsicCallEPKN4llvm13IntrinsicInstE">fastLowerIntrinsicCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst">IntrinsicInst</a> *<dfn class="local col2 decl" id="522II" title='II' data-type='const llvm::IntrinsicInst *' data-ref="522II">II</dfn>) {</td></tr>
<tr><th id="2595">2595</th><td>  <i>// FIXME: Handle more intrinsics.</i></td></tr>
<tr><th id="2596">2596</th><td>  <b>switch</b> (<a class="local col2 ref" href="#522II" title='II' data-ref="522II">II</a>-&gt;<a class="ref" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" title='llvm::IntrinsicInst::getIntrinsicID' data-ref="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv">getIntrinsicID</a>()) {</td></tr>
<tr><th id="2597">2597</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2598">2598</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;convert_from_fp16&apos; in namespace &apos;llvm::Intrinsic&apos;">convert_from_fp16</span>:</td></tr>
<tr><th id="2599">2599</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;convert_to_fp16&apos; in namespace &apos;llvm::Intrinsic&apos;">convert_to_fp16</span>: {</td></tr>
<tr><th id="2600">2600</th><td>    <b>if</b> (Subtarget-&gt;useSoftFloat() || !Subtarget-&gt;hasF16C())</td></tr>
<tr><th id="2601">2601</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2602">2602</th><td></td></tr>
<tr><th id="2603">2603</th><td>    <em>const</em> Value *Op = II-&gt;getArgOperand(<var>0</var>);</td></tr>
<tr><th id="2604">2604</th><td>    <em>unsigned</em> InputReg = getRegForValue(Op);</td></tr>
<tr><th id="2605">2605</th><td>    <b>if</b> (InputReg == <var>0</var>)</td></tr>
<tr><th id="2606">2606</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2607">2607</th><td></td></tr>
<tr><th id="2608">2608</th><td>    <i>// F16C only allows converting from float to half and from half to float.</i></td></tr>
<tr><th id="2609">2609</th><td>    <em>bool</em> IsFloatToHalf = II-&gt;getIntrinsicID() == Intrinsic::<span class='error' title="no member named &apos;convert_to_fp16&apos; in namespace &apos;llvm::Intrinsic&apos;">convert_to_fp16</span>;</td></tr>
<tr><th id="2610">2610</th><td>    <b>if</b> (IsFloatToHalf) {</td></tr>
<tr><th id="2611">2611</th><td>      <b>if</b> (!Op-&gt;getType()-&gt;isFloatTy())</td></tr>
<tr><th id="2612">2612</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2613">2613</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2614">2614</th><td>      <b>if</b> (!II-&gt;getType()-&gt;isFloatTy())</td></tr>
<tr><th id="2615">2615</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2616">2616</th><td>    }</td></tr>
<tr><th id="2617">2617</th><td></td></tr>
<tr><th id="2618">2618</th><td>    <em>unsigned</em> ResultReg = <var>0</var>;</td></tr>
<tr><th id="2619">2619</th><td>    <em>const</em> TargetRegisterClass *RC = TLI.getRegClassFor(MVT::v8i16);</td></tr>
<tr><th id="2620">2620</th><td>    <b>if</b> (IsFloatToHalf) {</td></tr>
<tr><th id="2621">2621</th><td>      <i>// 'InputReg' is implicitly promoted from register class FR32 to</i></td></tr>
<tr><th id="2622">2622</th><td><i>      // register class VR128 by method 'constrainOperandRegClass' which is</i></td></tr>
<tr><th id="2623">2623</th><td><i>      // directly called by 'fastEmitInst_ri'.</i></td></tr>
<tr><th id="2624">2624</th><td><i>      // Instruction VCVTPS2PHrr takes an extra immediate operand which is</i></td></tr>
<tr><th id="2625">2625</th><td><i>      // used to provide rounding control: use MXCSR.RC, encoded as 0b100.</i></td></tr>
<tr><th id="2626">2626</th><td><i>      // It's consistent with the other FP instructions, which are usually</i></td></tr>
<tr><th id="2627">2627</th><td><i>      // controlled by MXCSR.</i></td></tr>
<tr><th id="2628">2628</th><td>      InputReg = fastEmitInst_ri(X86::<span class='error' title="no member named &apos;VCVTPS2PHrr&apos; in namespace &apos;llvm::X86&apos;">VCVTPS2PHrr</span>, RC, InputReg, <b>false</b>, <var>4</var>);</td></tr>
<tr><th id="2629">2629</th><td></td></tr>
<tr><th id="2630">2630</th><td>      <i>// Move the lower 32-bits of ResultReg to another register of class GR32.</i></td></tr>
<tr><th id="2631">2631</th><td>      ResultReg = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>);</td></tr>
<tr><th id="2632">2632</th><td>      BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="2633">2633</th><td>              TII.get(X86::<span class='error' title="no member named &apos;VMOVPDI2DIrr&apos; in namespace &apos;llvm::X86&apos;">VMOVPDI2DIrr</span>), ResultReg)</td></tr>
<tr><th id="2634">2634</th><td>          .addReg(InputReg, RegState::Kill);</td></tr>
<tr><th id="2635">2635</th><td></td></tr>
<tr><th id="2636">2636</th><td>      <i>// The result value is in the lower 16-bits of ResultReg.</i></td></tr>
<tr><th id="2637">2637</th><td>      <em>unsigned</em> RegIdx = X86::<span class='error' title="no member named &apos;sub_16bit&apos; in namespace &apos;llvm::X86&apos;">sub_16bit</span>;</td></tr>
<tr><th id="2638">2638</th><td>      ResultReg = fastEmitInst_extractsubreg(MVT::i16, ResultReg, <b>true</b>, RegIdx);</td></tr>
<tr><th id="2639">2639</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2640">2640</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op-&gt;getType()-&gt;isIntegerTy(16) &amp;&amp; &quot;Expected a 16-bit integer!&quot;) ? void (0) : __assert_fail (&quot;Op-&gt;getType()-&gt;isIntegerTy(16) &amp;&amp; \&quot;Expected a 16-bit integer!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 2640, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Op-&gt;getType()-&gt;isIntegerTy(<var>16</var>) &amp;&amp; <q>"Expected a 16-bit integer!"</q>);</td></tr>
<tr><th id="2641">2641</th><td>      <i>// Explicitly sign-extend the input to 32-bit.</i></td></tr>
<tr><th id="2642">2642</th><td>      InputReg = fastEmit_r(MVT::i16, MVT::i32, ISD::SIGN_EXTEND, InputReg,</td></tr>
<tr><th id="2643">2643</th><td>                            <i>/*Kill=*/</i><b>false</b>);</td></tr>
<tr><th id="2644">2644</th><td></td></tr>
<tr><th id="2645">2645</th><td>      <i>// The following SCALAR_TO_VECTOR will be expanded into a VMOVDI2PDIrr.</i></td></tr>
<tr><th id="2646">2646</th><td>      InputReg = fastEmit_r(MVT::i32, MVT::v4i32, ISD::SCALAR_TO_VECTOR,</td></tr>
<tr><th id="2647">2647</th><td>                            InputReg, <i>/*Kill=*/</i><b>true</b>);</td></tr>
<tr><th id="2648">2648</th><td></td></tr>
<tr><th id="2649">2649</th><td>      InputReg = fastEmitInst_r(X86::<span class='error' title="no member named &apos;VCVTPH2PSrr&apos; in namespace &apos;llvm::X86&apos;">VCVTPH2PSrr</span>, RC, InputReg, <i>/*Kill=*/</i><b>true</b>);</td></tr>
<tr><th id="2650">2650</th><td></td></tr>
<tr><th id="2651">2651</th><td>      <i>// The result value is in the lower 32-bits of ResultReg.</i></td></tr>
<tr><th id="2652">2652</th><td><i>      // Emit an explicit copy from register class VR128 to register class FR32.</i></td></tr>
<tr><th id="2653">2653</th><td>      ResultReg = createResultReg(&amp;X86::<span class='error' title="no member named &apos;FR32RegClass&apos; in namespace &apos;llvm::X86&apos;">FR32RegClass</span>);</td></tr>
<tr><th id="2654">2654</th><td>      BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="2655">2655</th><td>              TII.get(TargetOpcode::COPY), ResultReg)</td></tr>
<tr><th id="2656">2656</th><td>          .addReg(InputReg, RegState::Kill);</td></tr>
<tr><th id="2657">2657</th><td>    }</td></tr>
<tr><th id="2658">2658</th><td></td></tr>
<tr><th id="2659">2659</th><td>    updateValueMap(II, ResultReg);</td></tr>
<tr><th id="2660">2660</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2661">2661</th><td>  }</td></tr>
<tr><th id="2662">2662</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;frameaddress&apos; in namespace &apos;llvm::Intrinsic&apos;">frameaddress</span>: {</td></tr>
<tr><th id="2663">2663</th><td>    MachineFunction *MF = FuncInfo.MF;</td></tr>
<tr><th id="2664">2664</th><td>    <b>if</b> (MF-&gt;getTarget().getMCAsmInfo()-&gt;usesWindowsCFI())</td></tr>
<tr><th id="2665">2665</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2666">2666</th><td></td></tr>
<tr><th id="2667">2667</th><td>    Type *RetTy = II-&gt;getCalledFunction()-&gt;getReturnType();</td></tr>
<tr><th id="2668">2668</th><td></td></tr>
<tr><th id="2669">2669</th><td>    MVT VT;</td></tr>
<tr><th id="2670">2670</th><td>    <b>if</b> (!isTypeLegal(RetTy, VT))</td></tr>
<tr><th id="2671">2671</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2672">2672</th><td></td></tr>
<tr><th id="2673">2673</th><td>    <em>unsigned</em> Opc;</td></tr>
<tr><th id="2674">2674</th><td>    <em>const</em> TargetRegisterClass *RC = <b>nullptr</b>;</td></tr>
<tr><th id="2675">2675</th><td></td></tr>
<tr><th id="2676">2676</th><td>    <b>switch</b> (VT.SimpleTy) {</td></tr>
<tr><th id="2677">2677</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid result type for frameaddress.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 2677)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid result type for frameaddress."</q>);</td></tr>
<tr><th id="2678">2678</th><td>    <b>case</b> MVT::i32: Opc = X86::<span class='error' title="no member named &apos;MOV32rm&apos; in namespace &apos;llvm::X86&apos;">MOV32rm</span>; RC = &amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>; <b>break</b>;</td></tr>
<tr><th id="2679">2679</th><td>    <b>case</b> MVT::i64: Opc = X86::<span class='error' title="no member named &apos;MOV64rm&apos; in namespace &apos;llvm::X86&apos;">MOV64rm</span>; RC = &amp;X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>; <b>break</b>;</td></tr>
<tr><th id="2680">2680</th><td>    }</td></tr>
<tr><th id="2681">2681</th><td></td></tr>
<tr><th id="2682">2682</th><td>    <i>// This needs to be set before we call getPtrSizedFrameRegister, otherwise</i></td></tr>
<tr><th id="2683">2683</th><td><i>    // we get the wrong frame register.</i></td></tr>
<tr><th id="2684">2684</th><td>    MachineFrameInfo &amp;MFI = MF-&gt;getFrameInfo();</td></tr>
<tr><th id="2685">2685</th><td>    MFI.setFrameAddressIsTaken(<b>true</b>);</td></tr>
<tr><th id="2686">2686</th><td></td></tr>
<tr><th id="2687">2687</th><td>    <em>const</em> X86RegisterInfo *RegInfo = Subtarget-&gt;getRegisterInfo();</td></tr>
<tr><th id="2688">2688</th><td>    <em>unsigned</em> FrameReg = RegInfo-&gt;getPtrSizedFrameRegister(*MF);</td></tr>
<tr><th id="2689">2689</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((FrameReg == X86::RBP &amp;&amp; VT == MVT::i64) || (FrameReg == X86::EBP &amp;&amp; VT == MVT::i32)) &amp;&amp; &quot;Invalid Frame Register!&quot;) ? void (0) : __assert_fail (&quot;((FrameReg == X86::RBP &amp;&amp; VT == MVT::i64) || (FrameReg == X86::EBP &amp;&amp; VT == MVT::i32)) &amp;&amp; \&quot;Invalid Frame Register!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 2691, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((FrameReg == X86::<span class='error' title="no member named &apos;RBP&apos; in namespace &apos;llvm::X86&apos;">RBP</span> &amp;&amp; VT == MVT::i64) ||</td></tr>
<tr><th id="2690">2690</th><td>            (FrameReg == X86::<span class='error' title="no member named &apos;EBP&apos; in namespace &apos;llvm::X86&apos;">EBP</span> &amp;&amp; VT == MVT::i32)) &amp;&amp;</td></tr>
<tr><th id="2691">2691</th><td>           <q>"Invalid Frame Register!"</q>);</td></tr>
<tr><th id="2692">2692</th><td></td></tr>
<tr><th id="2693">2693</th><td>    <i>// Always make a copy of the frame register to a vreg first, so that we</i></td></tr>
<tr><th id="2694">2694</th><td><i>    // never directly reference the frame register (the TwoAddressInstruction-</i></td></tr>
<tr><th id="2695">2695</th><td><i>    // Pass doesn't like that).</i></td></tr>
<tr><th id="2696">2696</th><td>    <em>unsigned</em> SrcReg = createResultReg(RC);</td></tr>
<tr><th id="2697">2697</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="2698">2698</th><td>            TII.get(TargetOpcode::COPY), SrcReg).addReg(FrameReg);</td></tr>
<tr><th id="2699">2699</th><td></td></tr>
<tr><th id="2700">2700</th><td>    <i>// Now recursively load from the frame address.</i></td></tr>
<tr><th id="2701">2701</th><td><i>    // movq (%rbp), %rax</i></td></tr>
<tr><th id="2702">2702</th><td><i>    // movq (%rax), %rax</i></td></tr>
<tr><th id="2703">2703</th><td><i>    // movq (%rax), %rax</i></td></tr>
<tr><th id="2704">2704</th><td><i>    // ...</i></td></tr>
<tr><th id="2705">2705</th><td>    <em>unsigned</em> DestReg;</td></tr>
<tr><th id="2706">2706</th><td>    <em>unsigned</em> Depth = cast&lt;ConstantInt&gt;(II-&gt;getOperand(<var>0</var>))-&gt;getZExtValue();</td></tr>
<tr><th id="2707">2707</th><td>    <b>while</b> (Depth--) {</td></tr>
<tr><th id="2708">2708</th><td>      DestReg = createResultReg(RC);</td></tr>
<tr><th id="2709">2709</th><td>      addDirectMem(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="2710">2710</th><td>                           TII.get(Opc), DestReg), SrcReg);</td></tr>
<tr><th id="2711">2711</th><td>      SrcReg = DestReg;</td></tr>
<tr><th id="2712">2712</th><td>    }</td></tr>
<tr><th id="2713">2713</th><td></td></tr>
<tr><th id="2714">2714</th><td>    updateValueMap(II, SrcReg);</td></tr>
<tr><th id="2715">2715</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2716">2716</th><td>  }</td></tr>
<tr><th id="2717">2717</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;memcpy&apos; in namespace &apos;llvm::Intrinsic&apos;">memcpy</span>: {</td></tr>
<tr><th id="2718">2718</th><td>    <em>const</em> MemCpyInst *MCI = cast&lt;MemCpyInst&gt;(II);</td></tr>
<tr><th id="2719">2719</th><td>    <i>// Don't handle volatile or variable length memcpys.</i></td></tr>
<tr><th id="2720">2720</th><td>    <b>if</b> (MCI-&gt;isVolatile())</td></tr>
<tr><th id="2721">2721</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2722">2722</th><td></td></tr>
<tr><th id="2723">2723</th><td>    <b>if</b> (isa&lt;ConstantInt&gt;(MCI-&gt;getLength())) {</td></tr>
<tr><th id="2724">2724</th><td>      <i>// Small memcpy's are common enough that we want to do them</i></td></tr>
<tr><th id="2725">2725</th><td><i>      // without a call if possible.</i></td></tr>
<tr><th id="2726">2726</th><td>      uint64_t Len = cast&lt;ConstantInt&gt;(MCI-&gt;getLength())-&gt;getZExtValue();</td></tr>
<tr><th id="2727">2727</th><td>      <b>if</b> (IsMemcpySmall(Len)) {</td></tr>
<tr><th id="2728">2728</th><td>        X86AddressMode DestAM, SrcAM;</td></tr>
<tr><th id="2729">2729</th><td>        <b>if</b> (!X86SelectAddress(MCI-&gt;getRawDest(), DestAM) ||</td></tr>
<tr><th id="2730">2730</th><td>            !X86SelectAddress(MCI-&gt;getRawSource(), SrcAM))</td></tr>
<tr><th id="2731">2731</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2732">2732</th><td>        TryEmitSmallMemcpy(DestAM, SrcAM, Len);</td></tr>
<tr><th id="2733">2733</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2734">2734</th><td>      }</td></tr>
<tr><th id="2735">2735</th><td>    }</td></tr>
<tr><th id="2736">2736</th><td></td></tr>
<tr><th id="2737">2737</th><td>    <em>unsigned</em> SizeWidth = Subtarget-&gt;is64Bit() ? <var>64</var> : <var>32</var>;</td></tr>
<tr><th id="2738">2738</th><td>    <b>if</b> (!MCI-&gt;getLength()-&gt;getType()-&gt;isIntegerTy(SizeWidth))</td></tr>
<tr><th id="2739">2739</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2740">2740</th><td></td></tr>
<tr><th id="2741">2741</th><td>    <b>if</b> (MCI-&gt;getSourceAddressSpace() &gt; <var>255</var> || MCI-&gt;getDestAddressSpace() &gt; <var>255</var>)</td></tr>
<tr><th id="2742">2742</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2743">2743</th><td></td></tr>
<tr><th id="2744">2744</th><td>    <b>return</b> lowerCallTo(II, <q>"memcpy"</q>, II-&gt;getNumArgOperands() - <var>1</var>);</td></tr>
<tr><th id="2745">2745</th><td>  }</td></tr>
<tr><th id="2746">2746</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;memset&apos; in namespace &apos;llvm::Intrinsic&apos;">memset</span>: {</td></tr>
<tr><th id="2747">2747</th><td>    <em>const</em> MemSetInst *MSI = cast&lt;MemSetInst&gt;(II);</td></tr>
<tr><th id="2748">2748</th><td></td></tr>
<tr><th id="2749">2749</th><td>    <b>if</b> (MSI-&gt;isVolatile())</td></tr>
<tr><th id="2750">2750</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2751">2751</th><td></td></tr>
<tr><th id="2752">2752</th><td>    <em>unsigned</em> SizeWidth = Subtarget-&gt;is64Bit() ? <var>64</var> : <var>32</var>;</td></tr>
<tr><th id="2753">2753</th><td>    <b>if</b> (!MSI-&gt;getLength()-&gt;getType()-&gt;isIntegerTy(SizeWidth))</td></tr>
<tr><th id="2754">2754</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2755">2755</th><td></td></tr>
<tr><th id="2756">2756</th><td>    <b>if</b> (MSI-&gt;getDestAddressSpace() &gt; <var>255</var>)</td></tr>
<tr><th id="2757">2757</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2758">2758</th><td></td></tr>
<tr><th id="2759">2759</th><td>    <b>return</b> lowerCallTo(II, <q>"memset"</q>, II-&gt;getNumArgOperands() - <var>1</var>);</td></tr>
<tr><th id="2760">2760</th><td>  }</td></tr>
<tr><th id="2761">2761</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;stackprotector&apos; in namespace &apos;llvm::Intrinsic&apos;">stackprotector</span>: {</td></tr>
<tr><th id="2762">2762</th><td>    <i>// Emit code to store the stack guard onto the stack.</i></td></tr>
<tr><th id="2763">2763</th><td>    EVT PtrTy = TLI.getPointerTy(DL);</td></tr>
<tr><th id="2764">2764</th><td></td></tr>
<tr><th id="2765">2765</th><td>    <em>const</em> Value *Op1 = II-&gt;getArgOperand(<var>0</var>); <i>// The guard's value.</i></td></tr>
<tr><th id="2766">2766</th><td>    <em>const</em> AllocaInst *Slot = cast&lt;AllocaInst&gt;(II-&gt;getArgOperand(<var>1</var>));</td></tr>
<tr><th id="2767">2767</th><td></td></tr>
<tr><th id="2768">2768</th><td>    MFI.setStackProtectorIndex(FuncInfo.StaticAllocaMap[Slot]);</td></tr>
<tr><th id="2769">2769</th><td></td></tr>
<tr><th id="2770">2770</th><td>    <i>// Grab the frame index.</i></td></tr>
<tr><th id="2771">2771</th><td>    X86AddressMode AM;</td></tr>
<tr><th id="2772">2772</th><td>    <b>if</b> (!X86SelectAddress(Slot, AM)) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2773">2773</th><td>    <b>if</b> (!X86FastEmitStore(PtrTy, Op1, AM)) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2774">2774</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2775">2775</th><td>  }</td></tr>
<tr><th id="2776">2776</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;dbg_declare&apos; in namespace &apos;llvm::Intrinsic&apos;">dbg_declare</span>: {</td></tr>
<tr><th id="2777">2777</th><td>    <em>const</em> DbgDeclareInst *DI = cast&lt;DbgDeclareInst&gt;(II);</td></tr>
<tr><th id="2778">2778</th><td>    X86AddressMode AM;</td></tr>
<tr><th id="2779">2779</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DI-&gt;getAddress() &amp;&amp; &quot;Null address should be checked earlier!&quot;) ? void (0) : __assert_fail (&quot;DI-&gt;getAddress() &amp;&amp; \&quot;Null address should be checked earlier!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 2779, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(DI-&gt;getAddress() &amp;&amp; <q>"Null address should be checked earlier!"</q>);</td></tr>
<tr><th id="2780">2780</th><td>    <b>if</b> (!X86SelectAddress(DI-&gt;getAddress(), AM))</td></tr>
<tr><th id="2781">2781</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2782">2782</th><td>    <em>const</em> MCInstrDesc &amp;II = TII.get(TargetOpcode::DBG_VALUE);</td></tr>
<tr><th id="2783">2783</th><td>    <i>// FIXME may need to add RegState::Debug to any registers produced,</i></td></tr>
<tr><th id="2784">2784</th><td><i>    // although ESP/EBP should be the only ones at the moment.</i></td></tr>
<tr><th id="2785">2785</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DI-&gt;getVariable()-&gt;isValidLocationForIntrinsic(DbgLoc) &amp;&amp; &quot;Expected inlined-at fields to agree&quot;) ? void (0) : __assert_fail (&quot;DI-&gt;getVariable()-&gt;isValidLocationForIntrinsic(DbgLoc) &amp;&amp; \&quot;Expected inlined-at fields to agree\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 2786, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(DI-&gt;getVariable()-&gt;isValidLocationForIntrinsic(DbgLoc) &amp;&amp;</td></tr>
<tr><th id="2786">2786</th><td>           <q>"Expected inlined-at fields to agree"</q>);</td></tr>
<tr><th id="2787">2787</th><td>    addFullAddress(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, II), AM)</td></tr>
<tr><th id="2788">2788</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="2789">2789</th><td>        .addMetadata(DI-&gt;getVariable())</td></tr>
<tr><th id="2790">2790</th><td>        .addMetadata(DI-&gt;getExpression());</td></tr>
<tr><th id="2791">2791</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2792">2792</th><td>  }</td></tr>
<tr><th id="2793">2793</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;trap&apos; in namespace &apos;llvm::Intrinsic&apos;">trap</span>: {</td></tr>
<tr><th id="2794">2794</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;TRAP&apos; in namespace &apos;llvm::X86&apos;">TRAP</span>));</td></tr>
<tr><th id="2795">2795</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2796">2796</th><td>  }</td></tr>
<tr><th id="2797">2797</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;sqrt&apos; in namespace &apos;llvm::Intrinsic&apos;">sqrt</span>: {</td></tr>
<tr><th id="2798">2798</th><td>    <b>if</b> (!Subtarget-&gt;hasSSE1())</td></tr>
<tr><th id="2799">2799</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2800">2800</th><td></td></tr>
<tr><th id="2801">2801</th><td>    Type *RetTy = II-&gt;getCalledFunction()-&gt;getReturnType();</td></tr>
<tr><th id="2802">2802</th><td></td></tr>
<tr><th id="2803">2803</th><td>    MVT VT;</td></tr>
<tr><th id="2804">2804</th><td>    <b>if</b> (!isTypeLegal(RetTy, VT))</td></tr>
<tr><th id="2805">2805</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2806">2806</th><td></td></tr>
<tr><th id="2807">2807</th><td>    <i>// Unfortunately we can't use fastEmit_r, because the AVX version of FSQRT</i></td></tr>
<tr><th id="2808">2808</th><td><i>    // is not generated by FastISel yet.</i></td></tr>
<tr><th id="2809">2809</th><td><i>    // FIXME: Update this code once tablegen can handle it.</i></td></tr>
<tr><th id="2810">2810</th><td>    <em>static</em> <em>const</em> uint16_t SqrtOpc[<var>3</var>][<var>2</var>] = {</td></tr>
<tr><th id="2811">2811</th><td>      { X86::<span class='error' title="no member named &apos;SQRTSSr&apos; in namespace &apos;llvm::X86&apos;">SQRTSSr</span>,   X86::<span class='error' title="no member named &apos;SQRTSDr&apos; in namespace &apos;llvm::X86&apos;">SQRTSDr</span> },</td></tr>
<tr><th id="2812">2812</th><td>      { X86::<span class='error' title="no member named &apos;VSQRTSSr&apos; in namespace &apos;llvm::X86&apos;">VSQRTSSr</span>,  X86::<span class='error' title="no member named &apos;VSQRTSDr&apos; in namespace &apos;llvm::X86&apos;">VSQRTSDr</span> },</td></tr>
<tr><th id="2813">2813</th><td>      { X86::<span class='error' title="no member named &apos;VSQRTSSZr&apos; in namespace &apos;llvm::X86&apos;">VSQRTSSZr</span>, X86::<span class='error' title="no member named &apos;VSQRTSDZr&apos; in namespace &apos;llvm::X86&apos;">VSQRTSDZr</span> },</td></tr>
<tr><th id="2814">2814</th><td>    };</td></tr>
<tr><th id="2815">2815</th><td>    <em>unsigned</em> AVXLevel = Subtarget-&gt;hasAVX512() ? <var>2</var> :</td></tr>
<tr><th id="2816">2816</th><td>                        Subtarget-&gt;hasAVX()    ? <var>1</var> :</td></tr>
<tr><th id="2817">2817</th><td>                                                 <var>0</var>;</td></tr>
<tr><th id="2818">2818</th><td>    <em>unsigned</em> Opc;</td></tr>
<tr><th id="2819">2819</th><td>    <b>switch</b> (VT.SimpleTy) {</td></tr>
<tr><th id="2820">2820</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2821">2821</th><td>    <b>case</b> MVT::f32: Opc = SqrtOpc[AVXLevel][<var>0</var>]; <b>break</b>;</td></tr>
<tr><th id="2822">2822</th><td>    <b>case</b> MVT::f64: Opc = SqrtOpc[AVXLevel][<var>1</var>]; <b>break</b>;</td></tr>
<tr><th id="2823">2823</th><td>    }</td></tr>
<tr><th id="2824">2824</th><td></td></tr>
<tr><th id="2825">2825</th><td>    <em>const</em> Value *SrcVal = II-&gt;getArgOperand(<var>0</var>);</td></tr>
<tr><th id="2826">2826</th><td>    <em>unsigned</em> SrcReg = getRegForValue(SrcVal);</td></tr>
<tr><th id="2827">2827</th><td></td></tr>
<tr><th id="2828">2828</th><td>    <b>if</b> (SrcReg == <var>0</var>)</td></tr>
<tr><th id="2829">2829</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2830">2830</th><td></td></tr>
<tr><th id="2831">2831</th><td>    <em>const</em> TargetRegisterClass *RC = TLI.getRegClassFor(VT);</td></tr>
<tr><th id="2832">2832</th><td>    <em>unsigned</em> ImplicitDefReg = <var>0</var>;</td></tr>
<tr><th id="2833">2833</th><td>    <b>if</b> (AVXLevel &gt; <var>0</var>) {</td></tr>
<tr><th id="2834">2834</th><td>      ImplicitDefReg = createResultReg(RC);</td></tr>
<tr><th id="2835">2835</th><td>      BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="2836">2836</th><td>              TII.get(TargetOpcode::IMPLICIT_DEF), ImplicitDefReg);</td></tr>
<tr><th id="2837">2837</th><td>    }</td></tr>
<tr><th id="2838">2838</th><td></td></tr>
<tr><th id="2839">2839</th><td>    <em>unsigned</em> ResultReg = createResultReg(RC);</td></tr>
<tr><th id="2840">2840</th><td>    MachineInstrBuilder MIB;</td></tr>
<tr><th id="2841">2841</th><td>    MIB = BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(Opc),</td></tr>
<tr><th id="2842">2842</th><td>                  ResultReg);</td></tr>
<tr><th id="2843">2843</th><td></td></tr>
<tr><th id="2844">2844</th><td>    <b>if</b> (ImplicitDefReg)</td></tr>
<tr><th id="2845">2845</th><td>      MIB.addReg(ImplicitDefReg);</td></tr>
<tr><th id="2846">2846</th><td></td></tr>
<tr><th id="2847">2847</th><td>    MIB.addReg(SrcReg);</td></tr>
<tr><th id="2848">2848</th><td></td></tr>
<tr><th id="2849">2849</th><td>    updateValueMap(II, ResultReg);</td></tr>
<tr><th id="2850">2850</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2851">2851</th><td>  }</td></tr>
<tr><th id="2852">2852</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;sadd_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">sadd_with_overflow</span>:</td></tr>
<tr><th id="2853">2853</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;uadd_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">uadd_with_overflow</span>:</td></tr>
<tr><th id="2854">2854</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;ssub_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">ssub_with_overflow</span>:</td></tr>
<tr><th id="2855">2855</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;usub_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">usub_with_overflow</span>:</td></tr>
<tr><th id="2856">2856</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;smul_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">smul_with_overflow</span>:</td></tr>
<tr><th id="2857">2857</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;umul_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">umul_with_overflow</span>: {</td></tr>
<tr><th id="2858">2858</th><td>    <i>// This implements the basic lowering of the xalu with overflow intrinsics</i></td></tr>
<tr><th id="2859">2859</th><td><i>    // into add/sub/mul followed by either seto or setb.</i></td></tr>
<tr><th id="2860">2860</th><td>    <em>const</em> Function *Callee = II-&gt;getCalledFunction();</td></tr>
<tr><th id="2861">2861</th><td>    <em>auto</em> *Ty = cast&lt;StructType&gt;(Callee-&gt;getReturnType());</td></tr>
<tr><th id="2862">2862</th><td>    Type *RetTy = Ty-&gt;getTypeAtIndex(<var>0U</var>);</td></tr>
<tr><th id="2863">2863</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Ty-&gt;getTypeAtIndex(1)-&gt;isIntegerTy() &amp;&amp; Ty-&gt;getTypeAtIndex(1)-&gt;getScalarSizeInBits() == 1 &amp;&amp; &quot;Overflow value expected to be an i1&quot;) ? void (0) : __assert_fail (&quot;Ty-&gt;getTypeAtIndex(1)-&gt;isIntegerTy() &amp;&amp; Ty-&gt;getTypeAtIndex(1)-&gt;getScalarSizeInBits() == 1 &amp;&amp; \&quot;Overflow value expected to be an i1\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 2865, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Ty-&gt;getTypeAtIndex(<var>1</var>)-&gt;isIntegerTy() &amp;&amp;</td></tr>
<tr><th id="2864">2864</th><td>           Ty-&gt;getTypeAtIndex(<var>1</var>)-&gt;getScalarSizeInBits() == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="2865">2865</th><td>           <q>"Overflow value expected to be an i1"</q>);</td></tr>
<tr><th id="2866">2866</th><td></td></tr>
<tr><th id="2867">2867</th><td>    MVT VT;</td></tr>
<tr><th id="2868">2868</th><td>    <b>if</b> (!isTypeLegal(RetTy, VT))</td></tr>
<tr><th id="2869">2869</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2870">2870</th><td></td></tr>
<tr><th id="2871">2871</th><td>    <b>if</b> (VT &lt; MVT::i8 || VT &gt; MVT::i64)</td></tr>
<tr><th id="2872">2872</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2873">2873</th><td></td></tr>
<tr><th id="2874">2874</th><td>    <em>const</em> Value *LHS = II-&gt;getArgOperand(<var>0</var>);</td></tr>
<tr><th id="2875">2875</th><td>    <em>const</em> Value *RHS = II-&gt;getArgOperand(<var>1</var>);</td></tr>
<tr><th id="2876">2876</th><td></td></tr>
<tr><th id="2877">2877</th><td>    <i>// Canonicalize immediate to the RHS.</i></td></tr>
<tr><th id="2878">2878</th><td>    <b>if</b> (isa&lt;ConstantInt&gt;(LHS) &amp;&amp; !isa&lt;ConstantInt&gt;(RHS) &amp;&amp;</td></tr>
<tr><th id="2879">2879</th><td>        isCommutativeIntrinsic(II))</td></tr>
<tr><th id="2880">2880</th><td>      std::swap(LHS, RHS);</td></tr>
<tr><th id="2881">2881</th><td></td></tr>
<tr><th id="2882">2882</th><td>    <em>unsigned</em> BaseOpc, CondCode;</td></tr>
<tr><th id="2883">2883</th><td>    <b>switch</b> (II-&gt;getIntrinsicID()) {</td></tr>
<tr><th id="2884">2884</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected intrinsic!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 2884)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected intrinsic!"</q>);</td></tr>
<tr><th id="2885">2885</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;sadd_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">sadd_with_overflow</span>:</td></tr>
<tr><th id="2886">2886</th><td>      BaseOpc = ISD::ADD; CondCode = X86::COND_O; <b>break</b>;</td></tr>
<tr><th id="2887">2887</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;uadd_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">uadd_with_overflow</span>:</td></tr>
<tr><th id="2888">2888</th><td>      BaseOpc = ISD::ADD; CondCode = X86::COND_B; <b>break</b>;</td></tr>
<tr><th id="2889">2889</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;ssub_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">ssub_with_overflow</span>:</td></tr>
<tr><th id="2890">2890</th><td>      BaseOpc = ISD::SUB; CondCode = X86::COND_O; <b>break</b>;</td></tr>
<tr><th id="2891">2891</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;usub_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">usub_with_overflow</span>:</td></tr>
<tr><th id="2892">2892</th><td>      BaseOpc = ISD::SUB; CondCode = X86::COND_B; <b>break</b>;</td></tr>
<tr><th id="2893">2893</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;smul_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">smul_with_overflow</span>:</td></tr>
<tr><th id="2894">2894</th><td>      BaseOpc = X86ISD::SMUL; CondCode = X86::COND_O; <b>break</b>;</td></tr>
<tr><th id="2895">2895</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;umul_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">umul_with_overflow</span>:</td></tr>
<tr><th id="2896">2896</th><td>      BaseOpc = X86ISD::UMUL; CondCode = X86::COND_O; <b>break</b>;</td></tr>
<tr><th id="2897">2897</th><td>    }</td></tr>
<tr><th id="2898">2898</th><td></td></tr>
<tr><th id="2899">2899</th><td>    <em>unsigned</em> LHSReg = getRegForValue(LHS);</td></tr>
<tr><th id="2900">2900</th><td>    <b>if</b> (LHSReg == <var>0</var>)</td></tr>
<tr><th id="2901">2901</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2902">2902</th><td>    <em>bool</em> LHSIsKill = hasTrivialKill(LHS);</td></tr>
<tr><th id="2903">2903</th><td></td></tr>
<tr><th id="2904">2904</th><td>    <em>unsigned</em> ResultReg = <var>0</var>;</td></tr>
<tr><th id="2905">2905</th><td>    <i>// Check if we have an immediate version.</i></td></tr>
<tr><th id="2906">2906</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *CI = dyn_cast&lt;ConstantInt&gt;(RHS)) {</td></tr>
<tr><th id="2907">2907</th><td>      <em>static</em> <em>const</em> uint16_t Opc[<var>2</var>][<var>4</var>] = {</td></tr>
<tr><th id="2908">2908</th><td>        { X86::<span class='error' title="no member named &apos;INC8r&apos; in namespace &apos;llvm::X86&apos;">INC8r</span>, X86::<span class='error' title="no member named &apos;INC16r&apos; in namespace &apos;llvm::X86&apos;">INC16r</span>, X86::<span class='error' title="no member named &apos;INC32r&apos; in namespace &apos;llvm::X86&apos;">INC32r</span>, X86::<span class='error' title="no member named &apos;INC64r&apos; in namespace &apos;llvm::X86&apos;">INC64r</span> },</td></tr>
<tr><th id="2909">2909</th><td>        { X86::<span class='error' title="no member named &apos;DEC8r&apos; in namespace &apos;llvm::X86&apos;">DEC8r</span>, X86::<span class='error' title="no member named &apos;DEC16r&apos; in namespace &apos;llvm::X86&apos;">DEC16r</span>, X86::<span class='error' title="no member named &apos;DEC32r&apos; in namespace &apos;llvm::X86&apos;">DEC32r</span>, X86::<span class='error' title="no member named &apos;DEC64r&apos; in namespace &apos;llvm::X86&apos;">DEC64r</span> }</td></tr>
<tr><th id="2910">2910</th><td>      };</td></tr>
<tr><th id="2911">2911</th><td></td></tr>
<tr><th id="2912">2912</th><td>      <b>if</b> (CI-&gt;isOne() &amp;&amp; (BaseOpc == ISD::ADD || BaseOpc == ISD::SUB) &amp;&amp;</td></tr>
<tr><th id="2913">2913</th><td>          CondCode == X86::COND_O) {</td></tr>
<tr><th id="2914">2914</th><td>        <i>// We can use INC/DEC.</i></td></tr>
<tr><th id="2915">2915</th><td>        ResultReg = createResultReg(TLI.getRegClassFor(VT));</td></tr>
<tr><th id="2916">2916</th><td>        <em>bool</em> IsDec = BaseOpc == ISD::SUB;</td></tr>
<tr><th id="2917">2917</th><td>        BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="2918">2918</th><td>                TII.get(Opc[IsDec][VT.SimpleTy-MVT::i8]), ResultReg)</td></tr>
<tr><th id="2919">2919</th><td>          .addReg(LHSReg, getKillRegState(LHSIsKill));</td></tr>
<tr><th id="2920">2920</th><td>      } <b>else</b></td></tr>
<tr><th id="2921">2921</th><td>        ResultReg = fastEmit_ri(VT, VT, BaseOpc, LHSReg, LHSIsKill,</td></tr>
<tr><th id="2922">2922</th><td>                                CI-&gt;getZExtValue());</td></tr>
<tr><th id="2923">2923</th><td>    }</td></tr>
<tr><th id="2924">2924</th><td></td></tr>
<tr><th id="2925">2925</th><td>    <em>unsigned</em> RHSReg;</td></tr>
<tr><th id="2926">2926</th><td>    <em>bool</em> RHSIsKill;</td></tr>
<tr><th id="2927">2927</th><td>    <b>if</b> (!ResultReg) {</td></tr>
<tr><th id="2928">2928</th><td>      RHSReg = getRegForValue(RHS);</td></tr>
<tr><th id="2929">2929</th><td>      <b>if</b> (RHSReg == <var>0</var>)</td></tr>
<tr><th id="2930">2930</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2931">2931</th><td>      RHSIsKill = hasTrivialKill(RHS);</td></tr>
<tr><th id="2932">2932</th><td>      ResultReg = fastEmit_rr(VT, VT, BaseOpc, LHSReg, LHSIsKill, RHSReg,</td></tr>
<tr><th id="2933">2933</th><td>                              RHSIsKill);</td></tr>
<tr><th id="2934">2934</th><td>    }</td></tr>
<tr><th id="2935">2935</th><td></td></tr>
<tr><th id="2936">2936</th><td>    <i>// FastISel doesn't have a pattern for all X86::MUL*r and X86::IMUL*r. Emit</i></td></tr>
<tr><th id="2937">2937</th><td><i>    // it manually.</i></td></tr>
<tr><th id="2938">2938</th><td>    <b>if</b> (BaseOpc == X86ISD::UMUL &amp;&amp; !ResultReg) {</td></tr>
<tr><th id="2939">2939</th><td>      <em>static</em> <em>const</em> uint16_t MULOpc[] =</td></tr>
<tr><th id="2940">2940</th><td>        { X86::<span class='error' title="no member named &apos;MUL8r&apos; in namespace &apos;llvm::X86&apos;">MUL8r</span>, X86::<span class='error' title="no member named &apos;MUL16r&apos; in namespace &apos;llvm::X86&apos;">MUL16r</span>, X86::<span class='error' title="no member named &apos;MUL32r&apos; in namespace &apos;llvm::X86&apos;">MUL32r</span>, X86::<span class='error' title="no member named &apos;MUL64r&apos; in namespace &apos;llvm::X86&apos;">MUL64r</span> };</td></tr>
<tr><th id="2941">2941</th><td>      <em>static</em> <em>const</em> MCPhysReg Reg[] = { X86::<span class='error' title="no member named &apos;AL&apos; in namespace &apos;llvm::X86&apos;">AL</span>, X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span>, X86::<span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;">EAX</span>, X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span> };</td></tr>
<tr><th id="2942">2942</th><td>      <i>// First copy the first operand into RAX, which is an implicit input to</i></td></tr>
<tr><th id="2943">2943</th><td><i>      // the X86::MUL*r instruction.</i></td></tr>
<tr><th id="2944">2944</th><td>      BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="2945">2945</th><td>              TII.get(TargetOpcode::COPY), Reg[VT.SimpleTy-MVT::i8])</td></tr>
<tr><th id="2946">2946</th><td>        .addReg(LHSReg, getKillRegState(LHSIsKill));</td></tr>
<tr><th id="2947">2947</th><td>      ResultReg = fastEmitInst_r(MULOpc[VT.SimpleTy-MVT::i8],</td></tr>
<tr><th id="2948">2948</th><td>                                 TLI.getRegClassFor(VT), RHSReg, RHSIsKill);</td></tr>
<tr><th id="2949">2949</th><td>    } <b>else</b> <b>if</b> (BaseOpc == X86ISD::SMUL &amp;&amp; !ResultReg) {</td></tr>
<tr><th id="2950">2950</th><td>      <em>static</em> <em>const</em> uint16_t MULOpc[] =</td></tr>
<tr><th id="2951">2951</th><td>        { X86::<span class='error' title="no member named &apos;IMUL8r&apos; in namespace &apos;llvm::X86&apos;">IMUL8r</span>, X86::<span class='error' title="no member named &apos;IMUL16rr&apos; in namespace &apos;llvm::X86&apos;">IMUL16rr</span>, X86::<span class='error' title="no member named &apos;IMUL32rr&apos; in namespace &apos;llvm::X86&apos;">IMUL32rr</span>, X86::<span class='error' title="no member named &apos;IMUL64rr&apos; in namespace &apos;llvm::X86&apos;">IMUL64rr</span> };</td></tr>
<tr><th id="2952">2952</th><td>      <b>if</b> (VT == MVT::i8) {</td></tr>
<tr><th id="2953">2953</th><td>        <i>// Copy the first operand into AL, which is an implicit input to the</i></td></tr>
<tr><th id="2954">2954</th><td><i>        // X86::IMUL8r instruction.</i></td></tr>
<tr><th id="2955">2955</th><td>        BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="2956">2956</th><td>               TII.get(TargetOpcode::COPY), X86::<span class='error' title="no member named &apos;AL&apos; in namespace &apos;llvm::X86&apos;">AL</span>)</td></tr>
<tr><th id="2957">2957</th><td>          .addReg(LHSReg, getKillRegState(LHSIsKill));</td></tr>
<tr><th id="2958">2958</th><td>        ResultReg = fastEmitInst_r(MULOpc[<var>0</var>], TLI.getRegClassFor(VT), RHSReg,</td></tr>
<tr><th id="2959">2959</th><td>                                   RHSIsKill);</td></tr>
<tr><th id="2960">2960</th><td>      } <b>else</b></td></tr>
<tr><th id="2961">2961</th><td>        ResultReg = fastEmitInst_rr(MULOpc[VT.SimpleTy-MVT::i8],</td></tr>
<tr><th id="2962">2962</th><td>                                    TLI.getRegClassFor(VT), LHSReg, LHSIsKill,</td></tr>
<tr><th id="2963">2963</th><td>                                    RHSReg, RHSIsKill);</td></tr>
<tr><th id="2964">2964</th><td>    }</td></tr>
<tr><th id="2965">2965</th><td></td></tr>
<tr><th id="2966">2966</th><td>    <b>if</b> (!ResultReg)</td></tr>
<tr><th id="2967">2967</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2968">2968</th><td></td></tr>
<tr><th id="2969">2969</th><td>    <i>// Assign to a GPR since the overflow return value is lowered to a SETcc.</i></td></tr>
<tr><th id="2970">2970</th><td>    <em>unsigned</em> ResultReg2 = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>);</td></tr>
<tr><th id="2971">2971</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((ResultReg+1) == ResultReg2 &amp;&amp; &quot;Nonconsecutive result registers.&quot;) ? void (0) : __assert_fail (&quot;(ResultReg+1) == ResultReg2 &amp;&amp; \&quot;Nonconsecutive result registers.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 2971, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((ResultReg+<var>1</var>) == ResultReg2 &amp;&amp; <q>"Nonconsecutive result registers."</q>);</td></tr>
<tr><th id="2972">2972</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;SETCCr&apos; in namespace &apos;llvm::X86&apos;">SETCCr</span>),</td></tr>
<tr><th id="2973">2973</th><td>            ResultReg2).addImm(CondCode);</td></tr>
<tr><th id="2974">2974</th><td></td></tr>
<tr><th id="2975">2975</th><td>    updateValueMap(II, ResultReg, <var>2</var>);</td></tr>
<tr><th id="2976">2976</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2977">2977</th><td>  }</td></tr>
<tr><th id="2978">2978</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;x86_sse_cvttss2si&apos; in namespace &apos;llvm::Intrinsic&apos;">x86_sse_cvttss2si</span>:</td></tr>
<tr><th id="2979">2979</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;x86_sse_cvttss2si64&apos; in namespace &apos;llvm::Intrinsic&apos;">x86_sse_cvttss2si64</span>:</td></tr>
<tr><th id="2980">2980</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;x86_sse2_cvttsd2si&apos; in namespace &apos;llvm::Intrinsic&apos;">x86_sse2_cvttsd2si</span>:</td></tr>
<tr><th id="2981">2981</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;x86_sse2_cvttsd2si64&apos; in namespace &apos;llvm::Intrinsic&apos;">x86_sse2_cvttsd2si64</span>: {</td></tr>
<tr><th id="2982">2982</th><td>    <em>bool</em> IsInputDouble;</td></tr>
<tr><th id="2983">2983</th><td>    <b>switch</b> (II-&gt;getIntrinsicID()) {</td></tr>
<tr><th id="2984">2984</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected intrinsic.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 2984)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected intrinsic."</q>);</td></tr>
<tr><th id="2985">2985</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;x86_sse_cvttss2si&apos; in namespace &apos;llvm::Intrinsic&apos;">x86_sse_cvttss2si</span>:</td></tr>
<tr><th id="2986">2986</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;x86_sse_cvttss2si64&apos; in namespace &apos;llvm::Intrinsic&apos;">x86_sse_cvttss2si64</span>:</td></tr>
<tr><th id="2987">2987</th><td>      <b>if</b> (!Subtarget-&gt;hasSSE1())</td></tr>
<tr><th id="2988">2988</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2989">2989</th><td>      IsInputDouble = <b>false</b>;</td></tr>
<tr><th id="2990">2990</th><td>      <b>break</b>;</td></tr>
<tr><th id="2991">2991</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;x86_sse2_cvttsd2si&apos; in namespace &apos;llvm::Intrinsic&apos;">x86_sse2_cvttsd2si</span>:</td></tr>
<tr><th id="2992">2992</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;x86_sse2_cvttsd2si64&apos; in namespace &apos;llvm::Intrinsic&apos;">x86_sse2_cvttsd2si64</span>:</td></tr>
<tr><th id="2993">2993</th><td>      <b>if</b> (!Subtarget-&gt;hasSSE2())</td></tr>
<tr><th id="2994">2994</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2995">2995</th><td>      IsInputDouble = <b>true</b>;</td></tr>
<tr><th id="2996">2996</th><td>      <b>break</b>;</td></tr>
<tr><th id="2997">2997</th><td>    }</td></tr>
<tr><th id="2998">2998</th><td></td></tr>
<tr><th id="2999">2999</th><td>    Type *RetTy = II-&gt;getCalledFunction()-&gt;getReturnType();</td></tr>
<tr><th id="3000">3000</th><td>    MVT VT;</td></tr>
<tr><th id="3001">3001</th><td>    <b>if</b> (!isTypeLegal(RetTy, VT))</td></tr>
<tr><th id="3002">3002</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3003">3003</th><td></td></tr>
<tr><th id="3004">3004</th><td>    <em>static</em> <em>const</em> uint16_t CvtOpc[<var>3</var>][<var>2</var>][<var>2</var>] = {</td></tr>
<tr><th id="3005">3005</th><td>      { { X86::<span class='error' title="no member named &apos;CVTTSS2SIrr&apos; in namespace &apos;llvm::X86&apos;">CVTTSS2SIrr</span>,   X86::<span class='error' title="no member named &apos;CVTTSS2SI64rr&apos; in namespace &apos;llvm::X86&apos;">CVTTSS2SI64rr</span> },</td></tr>
<tr><th id="3006">3006</th><td>        { X86::<span class='error' title="no member named &apos;CVTTSD2SIrr&apos; in namespace &apos;llvm::X86&apos;">CVTTSD2SIrr</span>,   X86::<span class='error' title="no member named &apos;CVTTSD2SI64rr&apos; in namespace &apos;llvm::X86&apos;">CVTTSD2SI64rr</span> } },</td></tr>
<tr><th id="3007">3007</th><td>      { { X86::<span class='error' title="no member named &apos;VCVTTSS2SIrr&apos; in namespace &apos;llvm::X86&apos;">VCVTTSS2SIrr</span>,  X86::<span class='error' title="no member named &apos;VCVTTSS2SI64rr&apos; in namespace &apos;llvm::X86&apos;">VCVTTSS2SI64rr</span> },</td></tr>
<tr><th id="3008">3008</th><td>        { X86::<span class='error' title="no member named &apos;VCVTTSD2SIrr&apos; in namespace &apos;llvm::X86&apos;">VCVTTSD2SIrr</span>,  X86::<span class='error' title="no member named &apos;VCVTTSD2SI64rr&apos; in namespace &apos;llvm::X86&apos;">VCVTTSD2SI64rr</span> } },</td></tr>
<tr><th id="3009">3009</th><td>      { { X86::<span class='error' title="no member named &apos;VCVTTSS2SIZrr&apos; in namespace &apos;llvm::X86&apos;">VCVTTSS2SIZrr</span>, X86::<span class='error' title="no member named &apos;VCVTTSS2SI64Zrr&apos; in namespace &apos;llvm::X86&apos;">VCVTTSS2SI64Zrr</span> },</td></tr>
<tr><th id="3010">3010</th><td>        { X86::<span class='error' title="no member named &apos;VCVTTSD2SIZrr&apos; in namespace &apos;llvm::X86&apos;">VCVTTSD2SIZrr</span>, X86::<span class='error' title="no member named &apos;VCVTTSD2SI64Zrr&apos; in namespace &apos;llvm::X86&apos;">VCVTTSD2SI64Zrr</span> } },</td></tr>
<tr><th id="3011">3011</th><td>    };</td></tr>
<tr><th id="3012">3012</th><td>    <em>unsigned</em> AVXLevel = Subtarget-&gt;hasAVX512() ? <var>2</var> :</td></tr>
<tr><th id="3013">3013</th><td>                        Subtarget-&gt;hasAVX()    ? <var>1</var> :</td></tr>
<tr><th id="3014">3014</th><td>                                                 <var>0</var>;</td></tr>
<tr><th id="3015">3015</th><td>    <em>unsigned</em> Opc;</td></tr>
<tr><th id="3016">3016</th><td>    <b>switch</b> (VT.SimpleTy) {</td></tr>
<tr><th id="3017">3017</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected result type.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 3017)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected result type."</q>);</td></tr>
<tr><th id="3018">3018</th><td>    <b>case</b> MVT::i32: Opc = CvtOpc[AVXLevel][IsInputDouble][<var>0</var>]; <b>break</b>;</td></tr>
<tr><th id="3019">3019</th><td>    <b>case</b> MVT::i64: Opc = CvtOpc[AVXLevel][IsInputDouble][<var>1</var>]; <b>break</b>;</td></tr>
<tr><th id="3020">3020</th><td>    }</td></tr>
<tr><th id="3021">3021</th><td></td></tr>
<tr><th id="3022">3022</th><td>    <i>// Check if we can fold insertelement instructions into the convert.</i></td></tr>
<tr><th id="3023">3023</th><td>    <em>const</em> Value *Op = II-&gt;getArgOperand(<var>0</var>);</td></tr>
<tr><th id="3024">3024</th><td>    <b>while</b> (<em>auto</em> *IE = dyn_cast&lt;InsertElementInst&gt;(Op)) {</td></tr>
<tr><th id="3025">3025</th><td>      <em>const</em> Value *Index = IE-&gt;getOperand(<var>2</var>);</td></tr>
<tr><th id="3026">3026</th><td>      <b>if</b> (!isa&lt;ConstantInt&gt;(Index))</td></tr>
<tr><th id="3027">3027</th><td>        <b>break</b>;</td></tr>
<tr><th id="3028">3028</th><td>      <em>unsigned</em> Idx = cast&lt;ConstantInt&gt;(Index)-&gt;getZExtValue();</td></tr>
<tr><th id="3029">3029</th><td></td></tr>
<tr><th id="3030">3030</th><td>      <b>if</b> (Idx == <var>0</var>) {</td></tr>
<tr><th id="3031">3031</th><td>        Op = IE-&gt;getOperand(<var>1</var>);</td></tr>
<tr><th id="3032">3032</th><td>        <b>break</b>;</td></tr>
<tr><th id="3033">3033</th><td>      }</td></tr>
<tr><th id="3034">3034</th><td>      Op = IE-&gt;getOperand(<var>0</var>);</td></tr>
<tr><th id="3035">3035</th><td>    }</td></tr>
<tr><th id="3036">3036</th><td></td></tr>
<tr><th id="3037">3037</th><td>    <em>unsigned</em> Reg = getRegForValue(Op);</td></tr>
<tr><th id="3038">3038</th><td>    <b>if</b> (Reg == <var>0</var>)</td></tr>
<tr><th id="3039">3039</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3040">3040</th><td></td></tr>
<tr><th id="3041">3041</th><td>    <em>unsigned</em> ResultReg = createResultReg(TLI.getRegClassFor(VT));</td></tr>
<tr><th id="3042">3042</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(Opc), ResultReg)</td></tr>
<tr><th id="3043">3043</th><td>      .addReg(Reg);</td></tr>
<tr><th id="3044">3044</th><td></td></tr>
<tr><th id="3045">3045</th><td>    updateValueMap(II, ResultReg);</td></tr>
<tr><th id="3046">3046</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3047">3047</th><td>  }</td></tr>
<tr><th id="3048">3048</th><td>  }</td></tr>
<tr><th id="3049">3049</th><td>}</td></tr>
<tr><th id="3050">3050</th><td></td></tr>
<tr><th id="3051">3051</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel18fastLowerArgumentsEv" title='(anonymous namespace)::X86FastISel::fastLowerArguments' data-type='bool (anonymous namespace)::X86FastISel::fastLowerArguments()' data-ref="_ZN12_GLOBAL__N_111X86FastISel18fastLowerArgumentsEv">fastLowerArguments</dfn>() {</td></tr>
<tr><th id="3052">3052</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::CanLowerReturn" title='llvm::FunctionLoweringInfo::CanLowerReturn' data-ref="llvm::FunctionLoweringInfo::CanLowerReturn">CanLowerReturn</a>)</td></tr>
<tr><th id="3053">3053</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3054">3054</th><td></td></tr>
<tr><th id="3055">3055</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> *<dfn class="local col3 decl" id="523F" title='F' data-type='const llvm::Function *' data-ref="523F">F</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::Fn" title='llvm::FunctionLoweringInfo::Fn' data-ref="llvm::FunctionLoweringInfo::Fn">Fn</a>;</td></tr>
<tr><th id="3056">3056</th><td>  <b>if</b> (<a class="local col3 ref" href="#523F" title='F' data-ref="523F">F</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function8isVarArgEv" title='llvm::Function::isVarArg' data-ref="_ZNK4llvm8Function8isVarArgEv">isVarArg</a>())</td></tr>
<tr><th id="3057">3057</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3058">3058</th><td></td></tr>
<tr><th id="3059">3059</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col4 decl" id="524CC" title='CC' data-type='CallingConv::ID' data-ref="524CC">CC</dfn> = <a class="local col3 ref" href="#523F" title='F' data-ref="523F">F</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="3060">3060</th><td>  <b>if</b> (<a class="local col4 ref" href="#524CC" title='CC' data-ref="524CC">CC</a> != <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::C" title='llvm::CallingConv::C' data-ref="llvm::CallingConv::C">C</a>)</td></tr>
<tr><th id="3061">3061</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3062">3062</th><td></td></tr>
<tr><th id="3063">3063</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget18isCallingConvWin64Ej" title='llvm::X86Subtarget::isCallingConvWin64' data-ref="_ZNK4llvm12X86Subtarget18isCallingConvWin64Ej">isCallingConvWin64</a>(<a class="local col4 ref" href="#524CC" title='CC' data-ref="524CC">CC</a>))</td></tr>
<tr><th id="3064">3064</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3065">3065</th><td></td></tr>
<tr><th id="3066">3066</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>())</td></tr>
<tr><th id="3067">3067</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3068">3068</th><td></td></tr>
<tr><th id="3069">3069</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget12useSoftFloatEv" title='llvm::X86Subtarget::useSoftFloat' data-ref="_ZNK4llvm12X86Subtarget12useSoftFloatEv">useSoftFloat</a>())</td></tr>
<tr><th id="3070">3070</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3071">3071</th><td></td></tr>
<tr><th id="3072">3072</th><td>  <i>// Only handle simple cases. i.e. Up to 6 i32/i64 scalar arguments.</i></td></tr>
<tr><th id="3073">3073</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="525GPRCnt" title='GPRCnt' data-type='unsigned int' data-ref="525GPRCnt">GPRCnt</dfn> = <var>0</var>;</td></tr>
<tr><th id="3074">3074</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="526FPRCnt" title='FPRCnt' data-type='unsigned int' data-ref="526FPRCnt">FPRCnt</dfn> = <var>0</var>;</td></tr>
<tr><th id="3075">3075</th><td>  <b>for</b> (<em>auto</em> <em>const</em> &amp;<dfn class="local col7 decl" id="527Arg" title='Arg' data-type='const llvm::Argument &amp;' data-ref="527Arg">Arg</dfn> : <a class="local col3 ref" href="#523F" title='F' data-ref="523F">F</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function4argsEv" title='llvm::Function::args' data-ref="_ZNK4llvm8Function4argsEv">args</a>()) {</td></tr>
<tr><th id="3076">3076</th><td>    <b>if</b> (Arg.hasAttribute(Attribute::<span class='error' title="no member named &apos;ByVal&apos; in &apos;llvm::Attribute&apos;">ByVal</span>) ||</td></tr>
<tr><th id="3077">3077</th><td>        Arg.hasAttribute(Attribute::<span class='error' title="no member named &apos;InReg&apos; in &apos;llvm::Attribute&apos;">InReg</span>) ||</td></tr>
<tr><th id="3078">3078</th><td>        Arg.hasAttribute(Attribute::<span class='error' title="no member named &apos;StructRet&apos; in &apos;llvm::Attribute&apos;">StructRet</span>) ||</td></tr>
<tr><th id="3079">3079</th><td>        Arg.hasAttribute(Attribute::<span class='error' title="no member named &apos;SwiftSelf&apos; in &apos;llvm::Attribute&apos;">SwiftSelf</span>) ||</td></tr>
<tr><th id="3080">3080</th><td>        Arg.hasAttribute(Attribute::<span class='error' title="no member named &apos;SwiftError&apos; in &apos;llvm::Attribute&apos;">SwiftError</span>) ||</td></tr>
<tr><th id="3081">3081</th><td>        Arg.hasAttribute(Attribute::<span class='error' title="no member named &apos;Nest&apos; in &apos;llvm::Attribute&apos;">Nest</span>))</td></tr>
<tr><th id="3082">3082</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3083">3083</th><td></td></tr>
<tr><th id="3084">3084</th><td>    <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col8 decl" id="528ArgTy" title='ArgTy' data-type='llvm::Type *' data-ref="528ArgTy">ArgTy</dfn> = <a class="local col7 ref" href="#527Arg" title='Arg' data-ref="527Arg">Arg</a>.<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="3085">3085</th><td>    <b>if</b> (<a class="local col8 ref" href="#528ArgTy" title='ArgTy' data-ref="528ArgTy">ArgTy</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isStructTyEv" title='llvm::Type::isStructTy' data-ref="_ZNK4llvm4Type10isStructTyEv">isStructTy</a>() || <a class="local col8 ref" href="#528ArgTy" title='ArgTy' data-ref="528ArgTy">ArgTy</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type9isArrayTyEv" title='llvm::Type::isArrayTy' data-ref="_ZNK4llvm4Type9isArrayTyEv">isArrayTy</a>() || <a class="local col8 ref" href="#528ArgTy" title='ArgTy' data-ref="528ArgTy">ArgTy</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isVectorTyEv" title='llvm::Type::isVectorTy' data-ref="_ZNK4llvm4Type10isVectorTyEv">isVectorTy</a>())</td></tr>
<tr><th id="3086">3086</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3087">3087</th><td></td></tr>
<tr><th id="3088">3088</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="529ArgVT" title='ArgVT' data-type='llvm::EVT' data-ref="529ArgVT">ArgVT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col8 ref" href="#528ArgTy" title='ArgTy' data-ref="528ArgTy">ArgTy</a>);</td></tr>
<tr><th id="3089">3089</th><td>    <b>if</b> (!<a class="local col9 ref" href="#529ArgVT" title='ArgVT' data-ref="529ArgVT">ArgVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3090">3090</th><td>    <b>switch</b> (<a class="local col9 ref" href="#529ArgVT" title='ArgVT' data-ref="529ArgVT">ArgVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="3091">3091</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3092">3092</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>:</td></tr>
<tr><th id="3093">3093</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>:</td></tr>
<tr><th id="3094">3094</th><td>      ++<a class="local col5 ref" href="#525GPRCnt" title='GPRCnt' data-ref="525GPRCnt">GPRCnt</a>;</td></tr>
<tr><th id="3095">3095</th><td>      <b>break</b>;</td></tr>
<tr><th id="3096">3096</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>:</td></tr>
<tr><th id="3097">3097</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>:</td></tr>
<tr><th id="3098">3098</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasSSE1Ev" title='llvm::X86Subtarget::hasSSE1' data-ref="_ZNK4llvm12X86Subtarget7hasSSE1Ev">hasSSE1</a>())</td></tr>
<tr><th id="3099">3099</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3100">3100</th><td>      ++<a class="local col6 ref" href="#526FPRCnt" title='FPRCnt' data-ref="526FPRCnt">FPRCnt</a>;</td></tr>
<tr><th id="3101">3101</th><td>      <b>break</b>;</td></tr>
<tr><th id="3102">3102</th><td>    }</td></tr>
<tr><th id="3103">3103</th><td></td></tr>
<tr><th id="3104">3104</th><td>    <b>if</b> (<a class="local col5 ref" href="#525GPRCnt" title='GPRCnt' data-ref="525GPRCnt">GPRCnt</a> &gt; <var>6</var>)</td></tr>
<tr><th id="3105">3105</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3106">3106</th><td></td></tr>
<tr><th id="3107">3107</th><td>    <b>if</b> (<a class="local col6 ref" href="#526FPRCnt" title='FPRCnt' data-ref="526FPRCnt">FPRCnt</a> &gt; <var>8</var>)</td></tr>
<tr><th id="3108">3108</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3109">3109</th><td>  }</td></tr>
<tr><th id="3110">3110</th><td></td></tr>
<tr><th id="3111">3111</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="530GPR32ArgRegs" title='GPR32ArgRegs' data-type='const MCPhysReg []' data-ref="530GPR32ArgRegs">GPR32ArgRegs</dfn>[] = {</td></tr>
<tr><th id="3112">3112</th><td>    X86::<span class='error' title="no member named &apos;EDI&apos; in namespace &apos;llvm::X86&apos;">EDI</span>, X86::<span class='error' title="no member named &apos;ESI&apos; in namespace &apos;llvm::X86&apos;">ESI</span>, X86::<span class='error' title="no member named &apos;EDX&apos; in namespace &apos;llvm::X86&apos;">EDX</span>, X86::<span class='error' title="no member named &apos;ECX&apos; in namespace &apos;llvm::X86&apos;">ECX</span>, X86::<span class='error' title="no member named &apos;R8D&apos; in namespace &apos;llvm::X86&apos;">R8D</span>, X86::<span class='error' title="no member named &apos;R9D&apos; in namespace &apos;llvm::X86&apos;">R9D</span></td></tr>
<tr><th id="3113">3113</th><td>  };</td></tr>
<tr><th id="3114">3114</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col1 decl" id="531GPR64ArgRegs" title='GPR64ArgRegs' data-type='const MCPhysReg []' data-ref="531GPR64ArgRegs">GPR64ArgRegs</dfn>[] = {</td></tr>
<tr><th id="3115">3115</th><td>    X86::<span class='error' title="no member named &apos;RDI&apos; in namespace &apos;llvm::X86&apos;">RDI</span>, X86::<span class='error' title="no member named &apos;RSI&apos; in namespace &apos;llvm::X86&apos;">RSI</span>, X86::<span class='error' title="no member named &apos;RDX&apos; in namespace &apos;llvm::X86&apos;">RDX</span>, X86::<span class='error' title="no member named &apos;RCX&apos; in namespace &apos;llvm::X86&apos;">RCX</span>, X86::<span class='error' title="no member named &apos;R8&apos; in namespace &apos;llvm::X86&apos;">R8</span> , X86::<span class='error' title="no member named &apos;R9&apos; in namespace &apos;llvm::X86&apos;">R9</span></td></tr>
<tr><th id="3116">3116</th><td>  };</td></tr>
<tr><th id="3117">3117</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col2 decl" id="532XMMArgRegs" title='XMMArgRegs' data-type='const MCPhysReg []' data-ref="532XMMArgRegs">XMMArgRegs</dfn>[] = {</td></tr>
<tr><th id="3118">3118</th><td>    X86::<span class='error' title="no member named &apos;XMM0&apos; in namespace &apos;llvm::X86&apos;">XMM0</span>, X86::<span class='error' title="no member named &apos;XMM1&apos; in namespace &apos;llvm::X86&apos;">XMM1</span>, X86::<span class='error' title="no member named &apos;XMM2&apos; in namespace &apos;llvm::X86&apos;">XMM2</span>, X86::<span class='error' title="no member named &apos;XMM3&apos; in namespace &apos;llvm::X86&apos;">XMM3</span>,</td></tr>
<tr><th id="3119">3119</th><td>    X86::<span class='error' title="no member named &apos;XMM4&apos; in namespace &apos;llvm::X86&apos;">XMM4</span>, X86::<span class='error' title="no member named &apos;XMM5&apos; in namespace &apos;llvm::X86&apos;">XMM5</span>, X86::<span class='error' title="no member named &apos;XMM6&apos; in namespace &apos;llvm::X86&apos;">XMM6</span>, X86::<span class='error' title="no member named &apos;XMM7&apos; in namespace &apos;llvm::X86&apos;">XMM7</span></td></tr>
<tr><th id="3120">3120</th><td>  };</td></tr>
<tr><th id="3121">3121</th><td></td></tr>
<tr><th id="3122">3122</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="533GPRIdx" title='GPRIdx' data-type='unsigned int' data-ref="533GPRIdx">GPRIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="3123">3123</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="534FPRIdx" title='FPRIdx' data-type='unsigned int' data-ref="534FPRIdx">FPRIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="3124">3124</th><td>  <b>for</b> (<em>auto</em> <em>const</em> &amp;<dfn class="local col5 decl" id="535Arg" title='Arg' data-type='const llvm::Argument &amp;' data-ref="535Arg">Arg</dfn> : <a class="local col3 ref" href="#523F" title='F' data-ref="523F">F</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function4argsEv" title='llvm::Function::args' data-ref="_ZNK4llvm8Function4argsEv">args</a>()) {</td></tr>
<tr><th id="3125">3125</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="536VT" title='VT' data-type='llvm::MVT' data-ref="536VT">VT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase18getSimpleValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getSimpleValueType' data-ref="_ZNK4llvm18TargetLoweringBase18getSimpleValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getSimpleValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col5 ref" href="#535Arg" title='Arg' data-ref="535Arg">Arg</a>.<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="3126">3126</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="537RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="537RC">RC</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#536VT" title='VT' data-ref="536VT">VT</a>);</td></tr>
<tr><th id="3127">3127</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="538SrcReg" title='SrcReg' data-type='unsigned int' data-ref="538SrcReg">SrcReg</dfn>;</td></tr>
<tr><th id="3128">3128</th><td>    <b>switch</b> (<a class="local col6 ref" href="#536VT" title='VT' data-ref="536VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="3129">3129</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected value type.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 3129)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected value type."</q>);</td></tr>
<tr><th id="3130">3130</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>: <a class="local col8 ref" href="#538SrcReg" title='SrcReg' data-ref="538SrcReg">SrcReg</a> = <a class="local col0 ref" href="#530GPR32ArgRegs" title='GPR32ArgRegs' data-ref="530GPR32ArgRegs">GPR32ArgRegs</a>[<a class="local col3 ref" href="#533GPRIdx" title='GPRIdx' data-ref="533GPRIdx">GPRIdx</a>++]; <b>break</b>;</td></tr>
<tr><th id="3131">3131</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>: <a class="local col8 ref" href="#538SrcReg" title='SrcReg' data-ref="538SrcReg">SrcReg</a> = <a class="local col1 ref" href="#531GPR64ArgRegs" title='GPR64ArgRegs' data-ref="531GPR64ArgRegs">GPR64ArgRegs</a>[<a class="local col3 ref" href="#533GPRIdx" title='GPRIdx' data-ref="533GPRIdx">GPRIdx</a>++]; <b>break</b>;</td></tr>
<tr><th id="3132">3132</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>: <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="3133">3133</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>: <a class="local col8 ref" href="#538SrcReg" title='SrcReg' data-ref="538SrcReg">SrcReg</a> = <a class="local col2 ref" href="#532XMMArgRegs" title='XMMArgRegs' data-ref="532XMMArgRegs">XMMArgRegs</a>[<a class="local col4 ref" href="#534FPRIdx" title='FPRIdx' data-ref="534FPRIdx">FPRIdx</a>++]; <b>break</b>;</td></tr>
<tr><th id="3134">3134</th><td>    }</td></tr>
<tr><th id="3135">3135</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="539DstReg" title='DstReg' data-type='unsigned int' data-ref="539DstReg">DstReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction9addLiveInEjPKNS_19TargetRegisterClassE" title='llvm::MachineFunction::addLiveIn' data-ref="_ZN4llvm15MachineFunction9addLiveInEjPKNS_19TargetRegisterClassE">addLiveIn</a>(<a class="local col8 ref" href="#538SrcReg" title='SrcReg' data-ref="538SrcReg">SrcReg</a>, <a class="local col7 ref" href="#537RC" title='RC' data-ref="537RC">RC</a>);</td></tr>
<tr><th id="3136">3136</th><td>    <i>// FIXME: Unfortunately it's necessary to emit a copy from the livein copy.</i></td></tr>
<tr><th id="3137">3137</th><td><i>    // Without this, EmitLiveInCopies may eliminate the livein if its only</i></td></tr>
<tr><th id="3138">3138</th><td><i>    // use is a bitcast (which isn't turned into an instruction).</i></td></tr>
<tr><th id="3139">3139</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="540ResultReg" title='ResultReg' data-type='unsigned int' data-ref="540ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col7 ref" href="#537RC" title='RC' data-ref="537RC">RC</a>);</td></tr>
<tr><th id="3140">3140</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="3141">3141</th><td>            <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col0 ref" href="#540ResultReg" title='ResultReg' data-ref="540ResultReg">ResultReg</a>)</td></tr>
<tr><th id="3142">3142</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#539DstReg" title='DstReg' data-ref="539DstReg">DstReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>));</td></tr>
<tr><th id="3143">3143</th><td>    <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(&amp;<a class="local col5 ref" href="#535Arg" title='Arg' data-ref="535Arg">Arg</a>, <a class="local col0 ref" href="#540ResultReg" title='ResultReg' data-ref="540ResultReg">ResultReg</a>);</td></tr>
<tr><th id="3144">3144</th><td>  }</td></tr>
<tr><th id="3145">3145</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3146">3146</th><td>}</td></tr>
<tr><th id="3147">3147</th><td></td></tr>
<tr><th id="3148">3148</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL33computeBytesPoppedByCalleeForSRetPKN4llvm12X86SubtargetEjPNS_17ImmutableCallSiteE" title='computeBytesPoppedByCalleeForSRet' data-type='unsigned int computeBytesPoppedByCalleeForSRet(const llvm::X86Subtarget * Subtarget, CallingConv::ID CC, llvm::ImmutableCallSite * CS)' data-ref="_ZL33computeBytesPoppedByCalleeForSRetPKN4llvm12X86SubtargetEjPNS_17ImmutableCallSiteE">computeBytesPoppedByCalleeForSRet</dfn>(<em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> *<dfn class="local col1 decl" id="541Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget *' data-ref="541Subtarget">Subtarget</dfn>,</td></tr>
<tr><th id="3149">3149</th><td>                                                  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col2 decl" id="542CC" title='CC' data-type='CallingConv::ID' data-ref="542CC">CC</dfn>,</td></tr>
<tr><th id="3150">3150</th><td>                                                  <a class="type" href="../../../include/llvm/IR/CallSite.h.html#llvm::ImmutableCallSite" title='llvm::ImmutableCallSite' data-ref="llvm::ImmutableCallSite">ImmutableCallSite</a> *<dfn class="local col3 decl" id="543CS" title='CS' data-type='llvm::ImmutableCallSite *' data-ref="543CS">CS</dfn>) {</td></tr>
<tr><th id="3151">3151</th><td>  <b>if</b> (<a class="local col1 ref" href="#541Subtarget" title='Subtarget' data-ref="541Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>())</td></tr>
<tr><th id="3152">3152</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3153">3153</th><td>  <b>if</b> (<a class="local col1 ref" href="#541Subtarget" title='Subtarget' data-ref="541Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget15getTargetTripleEv" title='llvm::X86Subtarget::getTargetTriple' data-ref="_ZNK4llvm12X86Subtarget15getTargetTripleEv">getTargetTriple</a>().<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple10isOSMSVCRTEv" title='llvm::Triple::isOSMSVCRT' data-ref="_ZNK4llvm6Triple10isOSMSVCRTEv">isOSMSVCRT</a>())</td></tr>
<tr><th id="3154">3154</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3155">3155</th><td>  <b>if</b> (<a class="local col2 ref" href="#542CC" title='CC' data-ref="542CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Fast" title='llvm::CallingConv::Fast' data-ref="llvm::CallingConv::Fast">Fast</a> || <a class="local col2 ref" href="#542CC" title='CC' data-ref="542CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::GHC" title='llvm::CallingConv::GHC' data-ref="llvm::CallingConv::GHC">GHC</a> ||</td></tr>
<tr><th id="3156">3156</th><td>      <a class="local col2 ref" href="#542CC" title='CC' data-ref="542CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::HiPE" title='llvm::CallingConv::HiPE' data-ref="llvm::CallingConv::HiPE">HiPE</a>)</td></tr>
<tr><th id="3157">3157</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3158">3158</th><td></td></tr>
<tr><th id="3159">3159</th><td>  <b>if</b> (<a class="local col3 ref" href="#543CS" title='CS' data-ref="543CS">CS</a>)</td></tr>
<tr><th id="3160">3160</th><td>    <b>if</b> (CS-&gt;arg_empty() || !CS-&gt;paramHasAttr(<var>0</var>, Attribute::<span class='error' title="no member named &apos;StructRet&apos; in &apos;llvm::Attribute&apos;">StructRet</span>) ||</td></tr>
<tr><th id="3161">3161</th><td>        CS-&gt;paramHasAttr(<var>0</var>, Attribute::<span class='error' title="no member named &apos;InReg&apos; in &apos;llvm::Attribute&apos;">InReg</span>) || Subtarget-&gt;isTargetMCU())</td></tr>
<tr><th id="3162">3162</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3163">3163</th><td></td></tr>
<tr><th id="3164">3164</th><td>  <b>return</b> <var>4</var>;</td></tr>
<tr><th id="3165">3165</th><td>}</td></tr>
<tr><th id="3166">3166</th><td></td></tr>
<tr><th id="3167">3167</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE" title='(anonymous namespace)::X86FastISel::fastLowerCall' data-type='bool (anonymous namespace)::X86FastISel::fastLowerCall(llvm::FastISel::CallLoweringInfo &amp; CLI)' data-ref="_ZN12_GLOBAL__N_111X86FastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE">fastLowerCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col4 decl" id="544CLI" title='CLI' data-type='llvm::FastISel::CallLoweringInfo &amp;' data-ref="544CLI">CLI</dfn>) {</td></tr>
<tr><th id="3168">3168</th><td>  <em>auto</em> &amp;<dfn class="local col5 decl" id="545OutVals" title='OutVals' data-type='llvm::SmallVector&lt;llvm::Value *, 16&gt; &amp;' data-ref="545OutVals">OutVals</dfn>       = <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::OutVals" title='llvm::FastISel::CallLoweringInfo::OutVals' data-ref="llvm::FastISel::CallLoweringInfo::OutVals">OutVals</a>;</td></tr>
<tr><th id="3169">3169</th><td>  <em>auto</em> &amp;<dfn class="local col6 decl" id="546OutFlags" title='OutFlags' data-type='llvm::SmallVector&lt;llvm::ISD::ArgFlagsTy, 16&gt; &amp;' data-ref="546OutFlags">OutFlags</dfn>      = <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::OutFlags" title='llvm::FastISel::CallLoweringInfo::OutFlags' data-ref="llvm::FastISel::CallLoweringInfo::OutFlags">OutFlags</a>;</td></tr>
<tr><th id="3170">3170</th><td>  <em>auto</em> &amp;<dfn class="local col7 decl" id="547OutRegs" title='OutRegs' data-type='llvm::SmallVector&lt;unsigned int, 16&gt; &amp;' data-ref="547OutRegs">OutRegs</dfn>       = <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::OutRegs" title='llvm::FastISel::CallLoweringInfo::OutRegs' data-ref="llvm::FastISel::CallLoweringInfo::OutRegs">OutRegs</a>;</td></tr>
<tr><th id="3171">3171</th><td>  <em>auto</em> &amp;<dfn class="local col8 decl" id="548Ins" title='Ins' data-type='llvm::SmallVector&lt;llvm::ISD::InputArg, 4&gt; &amp;' data-ref="548Ins">Ins</dfn>           = <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::Ins" title='llvm::FastISel::CallLoweringInfo::Ins' data-ref="llvm::FastISel::CallLoweringInfo::Ins">Ins</a>;</td></tr>
<tr><th id="3172">3172</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="549InRegs" title='InRegs' data-type='llvm::SmallVector&lt;unsigned int, 4&gt; &amp;' data-ref="549InRegs">InRegs</dfn>        = <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::InRegs" title='llvm::FastISel::CallLoweringInfo::InRegs' data-ref="llvm::FastISel::CallLoweringInfo::InRegs">InRegs</a>;</td></tr>
<tr><th id="3173">3173</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col0 decl" id="550CC" title='CC' data-type='CallingConv::ID' data-ref="550CC">CC</dfn>  = <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::CallConv" title='llvm::FastISel::CallLoweringInfo::CallConv' data-ref="llvm::FastISel::CallLoweringInfo::CallConv">CallConv</a>;</td></tr>
<tr><th id="3174">3174</th><td>  <em>bool</em> &amp;<dfn class="local col1 decl" id="551IsTailCall" title='IsTailCall' data-type='bool &amp;' data-ref="551IsTailCall">IsTailCall</dfn>    = <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::IsTailCall" title='llvm::FastISel::CallLoweringInfo::IsTailCall' data-ref="llvm::FastISel::CallLoweringInfo::IsTailCall">IsTailCall</a>;</td></tr>
<tr><th id="3175">3175</th><td>  <em>bool</em> <dfn class="local col2 decl" id="552IsVarArg" title='IsVarArg' data-type='bool' data-ref="552IsVarArg">IsVarArg</dfn>       = <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::IsVarArg" title='llvm::FastISel::CallLoweringInfo::IsVarArg' data-ref="llvm::FastISel::CallLoweringInfo::IsVarArg">IsVarArg</a>;</td></tr>
<tr><th id="3176">3176</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col3 decl" id="553Callee" title='Callee' data-type='const llvm::Value *' data-ref="553Callee">Callee</dfn> = <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::Callee" title='llvm::FastISel::CallLoweringInfo::Callee' data-ref="llvm::FastISel::CallLoweringInfo::Callee">Callee</a>;</td></tr>
<tr><th id="3177">3177</th><td>  <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col4 decl" id="554Symbol" title='Symbol' data-type='llvm::MCSymbol *' data-ref="554Symbol">Symbol</dfn> = <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::Symbol" title='llvm::FastISel::CallLoweringInfo::Symbol' data-ref="llvm::FastISel::CallLoweringInfo::Symbol">Symbol</a>;</td></tr>
<tr><th id="3178">3178</th><td></td></tr>
<tr><th id="3179">3179</th><td>  <em>bool</em> <dfn class="local col5 decl" id="555Is64Bit" title='Is64Bit' data-type='bool' data-ref="555Is64Bit">Is64Bit</dfn>        = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>();</td></tr>
<tr><th id="3180">3180</th><td>  <em>bool</em> <dfn class="local col6 decl" id="556IsWin64" title='IsWin64' data-type='bool' data-ref="556IsWin64">IsWin64</dfn>        = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget18isCallingConvWin64Ej" title='llvm::X86Subtarget::isCallingConvWin64' data-ref="_ZNK4llvm12X86Subtarget18isCallingConvWin64Ej">isCallingConvWin64</a>(<a class="local col0 ref" href="#550CC" title='CC' data-ref="550CC">CC</a>);</td></tr>
<tr><th id="3181">3181</th><td></td></tr>
<tr><th id="3182">3182</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<dfn class="local col7 decl" id="557CI" title='CI' data-type='const llvm::CallInst *' data-ref="557CI">CI</dfn> =</td></tr>
<tr><th id="3183">3183</th><td>      <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::CS" title='llvm::FastISel::CallLoweringInfo::CS' data-ref="llvm::FastISel::CallLoweringInfo::CS">CS</a> ? <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a>&gt;(<a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::CS" title='llvm::FastISel::CallLoweringInfo::CS' data-ref="llvm::FastISel::CallLoweringInfo::CS">CS</a>-&gt;<a class="ref" href="../../../include/llvm/IR/CallSite.h.html#_ZNK4llvm12CallSiteBase14getInstructionEv" title='llvm::CallSiteBase::getInstruction' data-ref="_ZNK4llvm12CallSiteBase14getInstructionEv">getInstruction</a>()) : <b>nullptr</b>;</td></tr>
<tr><th id="3184">3184</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> *<dfn class="local col8 decl" id="558CalledFn" title='CalledFn' data-type='const llvm::Function *' data-ref="558CalledFn">CalledFn</dfn> = <a class="local col7 ref" href="#557CI" title='CI' data-ref="557CI">CI</a> ? <a class="local col7 ref" href="#557CI" title='CI' data-ref="557CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase17getCalledFunctionEv" title='llvm::CallBase::getCalledFunction' data-ref="_ZNK4llvm8CallBase17getCalledFunctionEv">getCalledFunction</a>() : <b>nullptr</b>;</td></tr>
<tr><th id="3185">3185</th><td></td></tr>
<tr><th id="3186">3186</th><td>  <i>// Call / invoke instructions with NoCfCheck attribute require special</i></td></tr>
<tr><th id="3187">3187</th><td><i>  // handling.</i></td></tr>
<tr><th id="3188">3188</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col9 decl" id="559II" title='II' data-type='const llvm::InvokeInst *' data-ref="559II">II</dfn> =</td></tr>
<tr><th id="3189">3189</th><td>      <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::CS" title='llvm::FastISel::CallLoweringInfo::CS' data-ref="llvm::FastISel::CallLoweringInfo::CS">CS</a> ? <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::InvokeInst" title='llvm::InvokeInst' data-ref="llvm::InvokeInst">InvokeInst</a>&gt;(<a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::CS" title='llvm::FastISel::CallLoweringInfo::CS' data-ref="llvm::FastISel::CallLoweringInfo::CS">CS</a>-&gt;<a class="ref" href="../../../include/llvm/IR/CallSite.h.html#_ZNK4llvm12CallSiteBase14getInstructionEv" title='llvm::CallSiteBase::getInstruction' data-ref="_ZNK4llvm12CallSiteBase14getInstructionEv">getInstruction</a>()) : <b>nullptr</b>;</td></tr>
<tr><th id="3190">3190</th><td>  <b>if</b> ((<a class="local col7 ref" href="#557CI" title='CI' data-ref="557CI">CI</a> &amp;&amp; <a class="local col7 ref" href="#557CI" title='CI' data-ref="557CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase13doesNoCfCheckEv" title='llvm::CallBase::doesNoCfCheck' data-ref="_ZNK4llvm8CallBase13doesNoCfCheckEv">doesNoCfCheck</a>()) || (<a class="local col9 ref" href="#559II" title='II' data-ref="559II">II</a> &amp;&amp; <a class="local col9 ref" href="#559II" title='II' data-ref="559II">II</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10InvokeInst13doesNoCfCheckEv" title='llvm::InvokeInst::doesNoCfCheck' data-ref="_ZNK4llvm10InvokeInst13doesNoCfCheckEv">doesNoCfCheck</a>()))</td></tr>
<tr><th id="3191">3191</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3192">3192</th><td></td></tr>
<tr><th id="3193">3193</th><td>  <i>// Functions with no_caller_saved_registers that need special handling.</i></td></tr>
<tr><th id="3194">3194</th><td>  <b>if</b> ((<a class="local col7 ref" href="#557CI" title='CI' data-ref="557CI">CI</a> &amp;&amp; <a class="local col7 ref" href="#557CI" title='CI' data-ref="557CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase9hasFnAttrENS_9StringRefE" title='llvm::CallBase::hasFnAttr' data-ref="_ZNK4llvm8CallBase9hasFnAttrENS_9StringRefE">hasFnAttr</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"no_caller_saved_registers"</q>)) ||</td></tr>
<tr><th id="3195">3195</th><td>      (<a class="local col8 ref" href="#558CalledFn" title='CalledFn' data-ref="558CalledFn">CalledFn</a> &amp;&amp; <a class="local col8 ref" href="#558CalledFn" title='CalledFn' data-ref="558CalledFn">CalledFn</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"no_caller_saved_registers"</q>)))</td></tr>
<tr><th id="3196">3196</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3197">3197</th><td></td></tr>
<tr><th id="3198">3198</th><td>  <i>// Functions using retpoline for indirect calls need to use SDISel.</i></td></tr>
<tr><th id="3199">3199</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget25useRetpolineIndirectCallsEv" title='llvm::X86Subtarget::useRetpolineIndirectCalls' data-ref="_ZNK4llvm12X86Subtarget25useRetpolineIndirectCallsEv">useRetpolineIndirectCalls</a>())</td></tr>
<tr><th id="3200">3200</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3201">3201</th><td></td></tr>
<tr><th id="3202">3202</th><td>  <i>// Handle only C, fastcc, and webkit_js calling conventions for now.</i></td></tr>
<tr><th id="3203">3203</th><td>  <b>switch</b> (<a class="local col0 ref" href="#550CC" title='CC' data-ref="550CC">CC</a>) {</td></tr>
<tr><th id="3204">3204</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3205">3205</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::C" title='llvm::CallingConv::C' data-ref="llvm::CallingConv::C">C</a>:</td></tr>
<tr><th id="3206">3206</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Fast" title='llvm::CallingConv::Fast' data-ref="llvm::CallingConv::Fast">Fast</a>:</td></tr>
<tr><th id="3207">3207</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::WebKit_JS" title='llvm::CallingConv::WebKit_JS' data-ref="llvm::CallingConv::WebKit_JS">WebKit_JS</a>:</td></tr>
<tr><th id="3208">3208</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Swift" title='llvm::CallingConv::Swift' data-ref="llvm::CallingConv::Swift">Swift</a>:</td></tr>
<tr><th id="3209">3209</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_FastCall" title='llvm::CallingConv::X86_FastCall' data-ref="llvm::CallingConv::X86_FastCall">X86_FastCall</a>:</td></tr>
<tr><th id="3210">3210</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_StdCall" title='llvm::CallingConv::X86_StdCall' data-ref="llvm::CallingConv::X86_StdCall">X86_StdCall</a>:</td></tr>
<tr><th id="3211">3211</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_ThisCall" title='llvm::CallingConv::X86_ThisCall' data-ref="llvm::CallingConv::X86_ThisCall">X86_ThisCall</a>:</td></tr>
<tr><th id="3212">3212</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Win64" title='llvm::CallingConv::Win64' data-ref="llvm::CallingConv::Win64">Win64</a>:</td></tr>
<tr><th id="3213">3213</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_64_SysV" title='llvm::CallingConv::X86_64_SysV' data-ref="llvm::CallingConv::X86_64_SysV">X86_64_SysV</a>:</td></tr>
<tr><th id="3214">3214</th><td>    <b>break</b>;</td></tr>
<tr><th id="3215">3215</th><td>  }</td></tr>
<tr><th id="3216">3216</th><td></td></tr>
<tr><th id="3217">3217</th><td>  <i>// Allow SelectionDAG isel to handle tail calls.</i></td></tr>
<tr><th id="3218">3218</th><td>  <b>if</b> (<a class="local col1 ref" href="#551IsTailCall" title='IsTailCall' data-ref="551IsTailCall">IsTailCall</a>)</td></tr>
<tr><th id="3219">3219</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3220">3220</th><td></td></tr>
<tr><th id="3221">3221</th><td>  <i>// fastcc with -tailcallopt is intended to provide a guaranteed</i></td></tr>
<tr><th id="3222">3222</th><td><i>  // tail call optimization. Fastisel doesn't know how to do that.</i></td></tr>
<tr><th id="3223">3223</th><td>  <b>if</b> (<a class="local col0 ref" href="#550CC" title='CC' data-ref="550CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Fast" title='llvm::CallingConv::Fast' data-ref="llvm::CallingConv::Fast">Fast</a> &amp;&amp; <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TM" title='llvm::FastISel::TM' data-ref="llvm::FastISel::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::GuaranteedTailCallOpt" title='llvm::TargetOptions::GuaranteedTailCallOpt' data-ref="llvm::TargetOptions::GuaranteedTailCallOpt">GuaranteedTailCallOpt</a>)</td></tr>
<tr><th id="3224">3224</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3225">3225</th><td></td></tr>
<tr><th id="3226">3226</th><td>  <i>// Don't know how to handle Win64 varargs yet.  Nothing special needed for</i></td></tr>
<tr><th id="3227">3227</th><td><i>  // x86-32. Special handling for x86-64 is implemented.</i></td></tr>
<tr><th id="3228">3228</th><td>  <b>if</b> (<a class="local col2 ref" href="#552IsVarArg" title='IsVarArg' data-ref="552IsVarArg">IsVarArg</a> &amp;&amp; <a class="local col6 ref" href="#556IsWin64" title='IsWin64' data-ref="556IsWin64">IsWin64</a>)</td></tr>
<tr><th id="3229">3229</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3230">3230</th><td></td></tr>
<tr><th id="3231">3231</th><td>  <i>// Don't know about inalloca yet.</i></td></tr>
<tr><th id="3232">3232</th><td>  <b>if</b> (<a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::CS" title='llvm::FastISel::CallLoweringInfo::CS' data-ref="llvm::FastISel::CallLoweringInfo::CS">CS</a> &amp;&amp; <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::CS" title='llvm::FastISel::CallLoweringInfo::CS' data-ref="llvm::FastISel::CallLoweringInfo::CS">CS</a>-&gt;<a class="ref" href="../../../include/llvm/IR/CallSite.h.html#_ZNK4llvm12CallSiteBase19hasInAllocaArgumentEv" title='llvm::CallSiteBase::hasInAllocaArgument' data-ref="_ZNK4llvm12CallSiteBase19hasInAllocaArgumentEv">hasInAllocaArgument</a>())</td></tr>
<tr><th id="3233">3233</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3234">3234</th><td></td></tr>
<tr><th id="3235">3235</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="560Flag" title='Flag' data-type='llvm::ISD::ArgFlagsTy' data-ref="560Flag">Flag</dfn> : <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::OutFlags" title='llvm::FastISel::CallLoweringInfo::OutFlags' data-ref="llvm::FastISel::CallLoweringInfo::OutFlags">OutFlags</a>)</td></tr>
<tr><th id="3236">3236</th><td>    <b>if</b> (<a class="local col0 ref" href="#560Flag" title='Flag' data-ref="560Flag">Flag</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy12isSwiftErrorEv" title='llvm::ISD::ArgFlagsTy::isSwiftError' data-ref="_ZNK4llvm3ISD10ArgFlagsTy12isSwiftErrorEv">isSwiftError</a>())</td></tr>
<tr><th id="3237">3237</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3238">3238</th><td></td></tr>
<tr><th id="3239">3239</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="561OutVTs" title='OutVTs' data-type='SmallVector&lt;llvm::MVT, 16&gt;' data-ref="561OutVTs">OutVTs</dfn>;</td></tr>
<tr><th id="3240">3240</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="562ArgRegs" title='ArgRegs' data-type='SmallVector&lt;unsigned int, 16&gt;' data-ref="562ArgRegs">ArgRegs</dfn>;</td></tr>
<tr><th id="3241">3241</th><td></td></tr>
<tr><th id="3242">3242</th><td>  <i>// If this is a constant i1/i8/i16 argument, promote to i32 to avoid an extra</i></td></tr>
<tr><th id="3243">3243</th><td><i>  // instruction. This is safe because it is common to all FastISel supported</i></td></tr>
<tr><th id="3244">3244</th><td><i>  // calling conventions on x86.</i></td></tr>
<tr><th id="3245">3245</th><td>  <b>for</b> (<em>int</em> <dfn class="local col3 decl" id="563i" title='i' data-type='int' data-ref="563i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="564e" title='e' data-type='int' data-ref="564e">e</dfn> = <a class="local col5 ref" href="#545OutVals" title='OutVals' data-ref="545OutVals">OutVals</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col3 ref" href="#563i" title='i' data-ref="563i">i</a> != <a class="local col4 ref" href="#564e" title='e' data-ref="564e">e</a>; ++<a class="local col3 ref" href="#563i" title='i' data-ref="563i">i</a>) {</td></tr>
<tr><th id="3246">3246</th><td>    <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *&amp;<dfn class="local col5 decl" id="565Val" title='Val' data-type='llvm::Value *&amp;' data-ref="565Val">Val</dfn> = <a class="local col5 ref" href="#545OutVals" title='OutVals' data-ref="545OutVals">OutVals</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#563i" title='i' data-ref="563i">i</a>]</a>;</td></tr>
<tr><th id="3247">3247</th><td>    <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> <dfn class="local col6 decl" id="566Flags" title='Flags' data-type='ISD::ArgFlagsTy' data-ref="566Flags">Flags</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#26" title='llvm::ISD::ArgFlagsTy::ArgFlagsTy' data-ref="_ZN4llvm3ISD10ArgFlagsTyC1ERKS1_"></a><a class="local col6 ref" href="#546OutFlags" title='OutFlags' data-ref="546OutFlags">OutFlags</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#563i" title='i' data-ref="563i">i</a>]</a>;</td></tr>
<tr><th id="3248">3248</th><td>    <b>if</b> (<em>auto</em> *<dfn class="local col7 decl" id="567CI" title='CI' data-type='llvm::ConstantInt *' data-ref="567CI"><a class="local col7 ref" href="#567CI" title='CI' data-ref="567CI">CI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col5 ref" href="#565Val" title='Val' data-ref="565Val">Val</a>)) {</td></tr>
<tr><th id="3249">3249</th><td>      <b>if</b> (<a class="local col7 ref" href="#567CI" title='CI' data-ref="567CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt11getBitWidthEv" title='llvm::ConstantInt::getBitWidth' data-ref="_ZNK4llvm11ConstantInt11getBitWidthEv">getBitWidth</a>() &lt; <var>32</var>) {</td></tr>
<tr><th id="3250">3250</th><td>        <b>if</b> (<a class="local col6 ref" href="#566Flags" title='Flags' data-ref="566Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isSExtEv" title='llvm::ISD::ArgFlagsTy::isSExt' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isSExtEv">isSExt</a>())</td></tr>
<tr><th id="3251">3251</th><td>          <a class="local col5 ref" href="#565Val" title='Val' data-ref="565Val">Val</a> = <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantExpr" title='llvm::ConstantExpr' data-ref="llvm::ConstantExpr">ConstantExpr</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm12ConstantExpr7getSExtEPNS_8ConstantEPNS_4TypeEb" title='llvm::ConstantExpr::getSExt' data-ref="_ZN4llvm12ConstantExpr7getSExtEPNS_8ConstantEPNS_4TypeEb">getSExt</a>(<a class="local col7 ref" href="#567CI" title='CI' data-ref="567CI">CI</a>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE" title='llvm::Type::getInt32Ty' data-ref="_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE">getInt32Ty</a>(<span class='refarg'><a class="local col7 ref" href="#567CI" title='CI' data-ref="567CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value10getContextEv" title='llvm::Value::getContext' data-ref="_ZNK4llvm5Value10getContextEv">getContext</a>()</span>));</td></tr>
<tr><th id="3252">3252</th><td>        <b>else</b></td></tr>
<tr><th id="3253">3253</th><td>          <a class="local col5 ref" href="#565Val" title='Val' data-ref="565Val">Val</a> = <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantExpr" title='llvm::ConstantExpr' data-ref="llvm::ConstantExpr">ConstantExpr</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm12ConstantExpr7getZExtEPNS_8ConstantEPNS_4TypeEb" title='llvm::ConstantExpr::getZExt' data-ref="_ZN4llvm12ConstantExpr7getZExtEPNS_8ConstantEPNS_4TypeEb">getZExt</a>(<a class="local col7 ref" href="#567CI" title='CI' data-ref="567CI">CI</a>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE" title='llvm::Type::getInt32Ty' data-ref="_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE">getInt32Ty</a>(<span class='refarg'><a class="local col7 ref" href="#567CI" title='CI' data-ref="567CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value10getContextEv" title='llvm::Value::getContext' data-ref="_ZNK4llvm5Value10getContextEv">getContext</a>()</span>));</td></tr>
<tr><th id="3254">3254</th><td>      }</td></tr>
<tr><th id="3255">3255</th><td>    }</td></tr>
<tr><th id="3256">3256</th><td></td></tr>
<tr><th id="3257">3257</th><td>    <i>// Passing bools around ends up doing a trunc to i1 and passing it.</i></td></tr>
<tr><th id="3258">3258</th><td><i>    // Codegen this as an argument + "and 1".</i></td></tr>
<tr><th id="3259">3259</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col8 decl" id="568VT" title='VT' data-type='llvm::MVT' data-ref="568VT">VT</dfn>;</td></tr>
<tr><th id="3260">3260</th><td>    <em>auto</em> *<dfn class="local col9 decl" id="569TI" title='TI' data-type='llvm::TruncInst *' data-ref="569TI">TI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::TruncInst" title='llvm::TruncInst' data-ref="llvm::TruncInst">TruncInst</a>&gt;(<a class="local col5 ref" href="#565Val" title='Val' data-ref="565Val">Val</a>);</td></tr>
<tr><th id="3261">3261</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="570ResultReg" title='ResultReg' data-type='unsigned int' data-ref="570ResultReg">ResultReg</dfn>;</td></tr>
<tr><th id="3262">3262</th><td>    <b>if</b> (<a class="local col9 ref" href="#569TI" title='TI' data-ref="569TI">TI</a> &amp;&amp; <a class="local col9 ref" href="#569TI" title='TI' data-ref="569TI">TI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isIntegerTyEj" title='llvm::Type::isIntegerTy' data-ref="_ZNK4llvm4Type11isIntegerTyEj">isIntegerTy</a>(<var>1</var>) &amp;&amp; <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::CS" title='llvm::FastISel::CallLoweringInfo::CS' data-ref="llvm::FastISel::CallLoweringInfo::CS">CS</a> &amp;&amp;</td></tr>
<tr><th id="3263">3263</th><td>              (<a class="local col9 ref" href="#569TI" title='TI' data-ref="569TI">TI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZN4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZN4llvm11Instruction9getParentEv">getParent</a>() == <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::CS" title='llvm::FastISel::CallLoweringInfo::CS' data-ref="llvm::FastISel::CallLoweringInfo::CS">CS</a>-&gt;<a class="ref" href="../../../include/llvm/IR/CallSite.h.html#_ZNK4llvm12CallSiteBase14getInstructionEv" title='llvm::CallSiteBase::getInstruction' data-ref="_ZNK4llvm12CallSiteBase14getInstructionEv">getInstruction</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>()) &amp;&amp;</td></tr>
<tr><th id="3264">3264</th><td>              <a class="local col9 ref" href="#569TI" title='TI' data-ref="569TI">TI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9hasOneUseEv" title='llvm::Value::hasOneUse' data-ref="_ZNK4llvm5Value9hasOneUseEv">hasOneUse</a>()) {</td></tr>
<tr><th id="3265">3265</th><td>      <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col1 decl" id="571PrevVal" title='PrevVal' data-type='llvm::Value *' data-ref="571PrevVal">PrevVal</dfn> = <a class="local col9 ref" href="#569TI" title='TI' data-ref="569TI">TI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="3266">3266</th><td>      <a class="local col0 ref" href="#570ResultReg" title='ResultReg' data-ref="570ResultReg">ResultReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col1 ref" href="#571PrevVal" title='PrevVal' data-ref="571PrevVal">PrevVal</a>);</td></tr>
<tr><th id="3267">3267</th><td></td></tr>
<tr><th id="3268">3268</th><td>      <b>if</b> (!<a class="local col0 ref" href="#570ResultReg" title='ResultReg' data-ref="570ResultReg">ResultReg</a>)</td></tr>
<tr><th id="3269">3269</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3270">3270</th><td></td></tr>
<tr><th id="3271">3271</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::X86FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb">isTypeLegal</a>(<a class="local col1 ref" href="#571PrevVal" title='PrevVal' data-ref="571PrevVal">PrevVal</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col8 ref" href="#568VT" title='VT' data-ref="568VT">VT</a></span>))</td></tr>
<tr><th id="3272">3272</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3273">3273</th><td></td></tr>
<tr><th id="3274">3274</th><td>      <a class="local col0 ref" href="#570ResultReg" title='ResultReg' data-ref="570ResultReg">ResultReg</a> =</td></tr>
<tr><th id="3275">3275</th><td>        <a class="virtual member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel11fastEmit_riENS_3MVTES1_jjbm" title='llvm::FastISel::fastEmit_ri' data-ref="_ZN4llvm8FastISel11fastEmit_riENS_3MVTES1_jjbm">fastEmit_ri</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#568VT" title='VT' data-ref="568VT">VT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#568VT" title='VT' data-ref="568VT">VT</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <a class="local col0 ref" href="#570ResultReg" title='ResultReg' data-ref="570ResultReg">ResultReg</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col1 ref" href="#571PrevVal" title='PrevVal' data-ref="571PrevVal">PrevVal</a>), <var>1</var>);</td></tr>
<tr><th id="3276">3276</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3277">3277</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::X86FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb">isTypeLegal</a>(<a class="local col5 ref" href="#565Val" title='Val' data-ref="565Val">Val</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col8 ref" href="#568VT" title='VT' data-ref="568VT">VT</a></span>))</td></tr>
<tr><th id="3278">3278</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3279">3279</th><td>      <a class="local col0 ref" href="#570ResultReg" title='ResultReg' data-ref="570ResultReg">ResultReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col5 ref" href="#565Val" title='Val' data-ref="565Val">Val</a>);</td></tr>
<tr><th id="3280">3280</th><td>    }</td></tr>
<tr><th id="3281">3281</th><td></td></tr>
<tr><th id="3282">3282</th><td>    <b>if</b> (!<a class="local col0 ref" href="#570ResultReg" title='ResultReg' data-ref="570ResultReg">ResultReg</a>)</td></tr>
<tr><th id="3283">3283</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3284">3284</th><td></td></tr>
<tr><th id="3285">3285</th><td>    <a class="local col2 ref" href="#562ArgRegs" title='ArgRegs' data-ref="562ArgRegs">ArgRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#570ResultReg" title='ResultReg' data-ref="570ResultReg">ResultReg</a>);</td></tr>
<tr><th id="3286">3286</th><td>    <a class="local col1 ref" href="#561OutVTs" title='OutVTs' data-ref="561OutVTs">OutVTs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#568VT" title='VT' data-ref="568VT">VT</a>);</td></tr>
<tr><th id="3287">3287</th><td>  }</td></tr>
<tr><th id="3288">3288</th><td></td></tr>
<tr><th id="3289">3289</th><td>  <i>// Analyze operands of the call, assigning locations to each operand.</i></td></tr>
<tr><th id="3290">3290</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="572ArgLocs" title='ArgLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="572ArgLocs">ArgLocs</dfn>;</td></tr>
<tr><th id="3291">3291</th><td>  <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> <dfn class="local col3 decl" id="573CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="573CCInfo">CCInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col0 ref" href="#550CC" title='CC' data-ref="550CC">CC</a>, <a class="local col2 ref" href="#552IsVarArg" title='IsVarArg' data-ref="552IsVarArg">IsVarArg</a>, *<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>, <a class="local col2 ref" href="#572ArgLocs" title='ArgLocs' data-ref="572ArgLocs">ArgLocs</a>, <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::RetTy" title='llvm::FastISel::CallLoweringInfo::RetTy' data-ref="llvm::FastISel::CallLoweringInfo::RetTy">RetTy</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10getContextEv" title='llvm::Type::getContext' data-ref="_ZNK4llvm4Type10getContextEv">getContext</a>());</td></tr>
<tr><th id="3292">3292</th><td></td></tr>
<tr><th id="3293">3293</th><td>  <i>// Allocate shadow area for Win64</i></td></tr>
<tr><th id="3294">3294</th><td>  <b>if</b> (<a class="local col6 ref" href="#556IsWin64" title='IsWin64' data-ref="556IsWin64">IsWin64</a>)</td></tr>
<tr><th id="3295">3295</th><td>    <a class="local col3 ref" href="#573CCInfo" title='CCInfo' data-ref="573CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState13AllocateStackEjj" title='llvm::CCState::AllocateStack' data-ref="_ZN4llvm7CCState13AllocateStackEjj">AllocateStack</a>(<var>32</var>, <var>8</var>);</td></tr>
<tr><th id="3296">3296</th><td></td></tr>
<tr><th id="3297">3297</th><td>  <a class="local col3 ref" href="#573CCInfo" title='CCInfo' data-ref="573CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState19AnalyzeCallOperandsERNS_15SmallVectorImplINS_3MVTEEERNS1_INS_3ISD10ArgFlagsTyEEEPFbjS2_S2_NS_11CCValAssign7LocInfoES6_RS0_E" title='llvm::CCState::AnalyzeCallOperands' data-ref="_ZN4llvm7CCState19AnalyzeCallOperandsERNS_15SmallVectorImplINS_3MVTEEERNS1_INS_3ISD10ArgFlagsTyEEEPFbjS2_S2_NS_11CCValAssign7LocInfoES6_RS0_E">AnalyzeCallOperands</a>(<span class='refarg'><a class="local col1 ref" href="#561OutVTs" title='OutVTs' data-ref="561OutVTs">OutVTs</a></span>, <span class='refarg'><a class="local col6 ref" href="#546OutFlags" title='OutFlags' data-ref="546OutFlags">OutFlags</a></span>, <a class="ref" href="X86CallingConv.h.html#_ZN4llvm6CC_X86EjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::CC_X86' data-ref="_ZN4llvm6CC_X86EjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">CC_X86</a>);</td></tr>
<tr><th id="3298">3298</th><td></td></tr>
<tr><th id="3299">3299</th><td>  <i>// Get a count of how many bytes are to be pushed on the stack.</i></td></tr>
<tr><th id="3300">3300</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="574NumBytes" title='NumBytes' data-type='unsigned int' data-ref="574NumBytes">NumBytes</dfn> = <a class="local col3 ref" href="#573CCInfo" title='CCInfo' data-ref="573CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState23getAlignedCallFrameSizeEv" title='llvm::CCState::getAlignedCallFrameSize' data-ref="_ZNK4llvm7CCState23getAlignedCallFrameSizeEv">getAlignedCallFrameSize</a>();</td></tr>
<tr><th id="3301">3301</th><td></td></tr>
<tr><th id="3302">3302</th><td>  <i>// Issue CALLSEQ_START</i></td></tr>
<tr><th id="3303">3303</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="575AdjStackDown" title='AdjStackDown' data-type='unsigned int' data-ref="575AdjStackDown">AdjStackDown</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameSetupOpcode' data-ref="_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv">getCallFrameSetupOpcode</a>();</td></tr>
<tr><th id="3304">3304</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#575AdjStackDown" title='AdjStackDown' data-ref="575AdjStackDown">AdjStackDown</a>))</td></tr>
<tr><th id="3305">3305</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#574NumBytes" title='NumBytes' data-ref="574NumBytes">NumBytes</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="3306">3306</th><td></td></tr>
<tr><th id="3307">3307</th><td>  <i>// Walk the register/memloc assignments, inserting copies/loads.</i></td></tr>
<tr><th id="3308">3308</th><td>  <em>const</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a> *<dfn class="local col6 decl" id="576RegInfo" title='RegInfo' data-type='const llvm::X86RegisterInfo *' data-ref="576RegInfo">RegInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget15getRegisterInfoEv" title='llvm::X86Subtarget::getRegisterInfo' data-ref="_ZNK4llvm12X86Subtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3309">3309</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="577i" title='i' data-type='unsigned int' data-ref="577i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="578e" title='e' data-type='unsigned int' data-ref="578e">e</dfn> = <a class="local col2 ref" href="#572ArgLocs" title='ArgLocs' data-ref="572ArgLocs">ArgLocs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col7 ref" href="#577i" title='i' data-ref="577i">i</a> != <a class="local col8 ref" href="#578e" title='e' data-ref="578e">e</a>; ++<a class="local col7 ref" href="#577i" title='i' data-ref="577i">i</a>) {</td></tr>
<tr><th id="3310">3310</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> <em>const</em> &amp;<dfn class="local col9 decl" id="579VA" title='VA' data-type='const llvm::CCValAssign &amp;' data-ref="579VA">VA</dfn> = <a class="local col2 ref" href="#572ArgLocs" title='ArgLocs' data-ref="572ArgLocs">ArgLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#577i" title='i' data-ref="577i">i</a>]</a>;</td></tr>
<tr><th id="3311">3311</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col0 decl" id="580ArgVal" title='ArgVal' data-type='const llvm::Value *' data-ref="580ArgVal">ArgVal</dfn> = <a class="local col5 ref" href="#545OutVals" title='OutVals' data-ref="545OutVals">OutVals</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValNoEv" title='llvm::CCValAssign::getValNo' data-ref="_ZNK4llvm11CCValAssign8getValNoEv">getValNo</a>()]</a>;</td></tr>
<tr><th id="3312">3312</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="581ArgVT" title='ArgVT' data-type='llvm::MVT' data-ref="581ArgVT">ArgVT</dfn> = <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col1 ref" href="#561OutVTs" title='OutVTs' data-ref="561OutVTs">OutVTs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValNoEv" title='llvm::CCValAssign::getValNo' data-ref="_ZNK4llvm11CCValAssign8getValNoEv">getValNo</a>()]</a>;</td></tr>
<tr><th id="3313">3313</th><td></td></tr>
<tr><th id="3314">3314</th><td>    <b>if</b> (<a class="local col1 ref" href="#581ArgVT" title='ArgVT' data-ref="581ArgVT">ArgVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::x86mmx" title='llvm::MVT::SimpleValueType::x86mmx' data-ref="llvm::MVT::SimpleValueType::x86mmx">x86mmx</a>)</td></tr>
<tr><th id="3315">3315</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3316">3316</th><td></td></tr>
<tr><th id="3317">3317</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="582ArgReg" title='ArgReg' data-type='unsigned int' data-ref="582ArgReg">ArgReg</dfn> = <a class="local col2 ref" href="#562ArgRegs" title='ArgRegs' data-ref="562ArgRegs">ArgRegs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValNoEv" title='llvm::CCValAssign::getValNo' data-ref="_ZNK4llvm11CCValAssign8getValNoEv">getValNo</a>()]</a>;</td></tr>
<tr><th id="3318">3318</th><td></td></tr>
<tr><th id="3319">3319</th><td>    <i>// Promote the value if needed.</i></td></tr>
<tr><th id="3320">3320</th><td>    <b>switch</b> (<a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign10getLocInfoEv" title='llvm::CCValAssign::getLocInfo' data-ref="_ZNK4llvm11CCValAssign10getLocInfoEv">getLocInfo</a>()) {</td></tr>
<tr><th id="3321">3321</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::Full" title='llvm::CCValAssign::LocInfo::Full' data-ref="llvm::CCValAssign::LocInfo::Full">Full</a>: <b>break</b>;</td></tr>
<tr><th id="3322">3322</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::SExt" title='llvm::CCValAssign::LocInfo::SExt' data-ref="llvm::CCValAssign::LocInfo::SExt">SExt</a>: {</td></tr>
<tr><th id="3323">3323</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VA.getLocVT().isInteger() &amp;&amp; !VA.getLocVT().isVector() &amp;&amp; &quot;Unexpected extend&quot;) ? void (0) : __assert_fail (&quot;VA.getLocVT().isInteger() &amp;&amp; !VA.getLocVT().isVector() &amp;&amp; \&quot;Unexpected extend\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 3324, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT9isIntegerEv" title='llvm::MVT::isInteger' data-ref="_ZNK4llvm3MVT9isIntegerEv">isInteger</a>() &amp;&amp; !<a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv">isVector</a>() &amp;&amp;</td></tr>
<tr><th id="3324">3324</th><td>             <q>"Unexpected extend"</q>);</td></tr>
<tr><th id="3325">3325</th><td></td></tr>
<tr><th id="3326">3326</th><td>      <b>if</b> (<a class="local col1 ref" href="#581ArgVT" title='ArgVT' data-ref="581ArgVT">ArgVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>)</td></tr>
<tr><th id="3327">3327</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3328">3328</th><td></td></tr>
<tr><th id="3329">3329</th><td>      <em>bool</em> <dfn class="local col3 decl" id="583Emitted" title='Emitted' data-type='bool' data-ref="583Emitted">Emitted</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel17X86FastEmitExtendEN4llvm3ISD8NodeTypeENS1_3EVTEjS4_Rj" title='(anonymous namespace)::X86FastISel::X86FastEmitExtend' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel17X86FastEmitExtendEN4llvm3ISD8NodeTypeENS1_3EVTEjS4_Rj">X86FastEmitExtend</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>(), <a class="local col2 ref" href="#582ArgReg" title='ArgReg' data-ref="582ArgReg">ArgReg</a>,</td></tr>
<tr><th id="3330">3330</th><td>                                       <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col1 ref" href="#581ArgVT" title='ArgVT' data-ref="581ArgVT">ArgVT</a>, <span class='refarg'><a class="local col2 ref" href="#582ArgReg" title='ArgReg' data-ref="582ArgReg">ArgReg</a></span>);</td></tr>
<tr><th id="3331">3331</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Emitted &amp;&amp; &quot;Failed to emit a sext!&quot;) ? void (0) : __assert_fail (&quot;Emitted &amp;&amp; \&quot;Failed to emit a sext!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 3331, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#583Emitted" title='Emitted' data-ref="583Emitted">Emitted</a> &amp;&amp; <q>"Failed to emit a sext!"</q>); (<em>void</em>)<a class="local col3 ref" href="#583Emitted" title='Emitted' data-ref="583Emitted">Emitted</a>;</td></tr>
<tr><th id="3332">3332</th><td>      <a class="local col1 ref" href="#581ArgVT" title='ArgVT' data-ref="581ArgVT">ArgVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>();</td></tr>
<tr><th id="3333">3333</th><td>      <b>break</b>;</td></tr>
<tr><th id="3334">3334</th><td>    }</td></tr>
<tr><th id="3335">3335</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::ZExt" title='llvm::CCValAssign::LocInfo::ZExt' data-ref="llvm::CCValAssign::LocInfo::ZExt">ZExt</a>: {</td></tr>
<tr><th id="3336">3336</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VA.getLocVT().isInteger() &amp;&amp; !VA.getLocVT().isVector() &amp;&amp; &quot;Unexpected extend&quot;) ? void (0) : __assert_fail (&quot;VA.getLocVT().isInteger() &amp;&amp; !VA.getLocVT().isVector() &amp;&amp; \&quot;Unexpected extend\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 3337, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT9isIntegerEv" title='llvm::MVT::isInteger' data-ref="_ZNK4llvm3MVT9isIntegerEv">isInteger</a>() &amp;&amp; !<a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv">isVector</a>() &amp;&amp;</td></tr>
<tr><th id="3337">3337</th><td>             <q>"Unexpected extend"</q>);</td></tr>
<tr><th id="3338">3338</th><td></td></tr>
<tr><th id="3339">3339</th><td>      <i>// Handle zero-extension from i1 to i8, which is common.</i></td></tr>
<tr><th id="3340">3340</th><td>      <b>if</b> (<a class="local col1 ref" href="#581ArgVT" title='ArgVT' data-ref="581ArgVT">ArgVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>) {</td></tr>
<tr><th id="3341">3341</th><td>        <i>// Set the high bits to zero.</i></td></tr>
<tr><th id="3342">3342</th><td>        <a class="local col2 ref" href="#582ArgReg" title='ArgReg' data-ref="582ArgReg">ArgReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel18fastEmitZExtFromI1ENS_3MVTEjb" title='llvm::FastISel::fastEmitZExtFromI1' data-ref="_ZN4llvm8FastISel18fastEmitZExtFromI1ENS_3MVTEjb">fastEmitZExtFromI1</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>, <a class="local col2 ref" href="#582ArgReg" title='ArgReg' data-ref="582ArgReg">ArgReg</a>, <i>/*TODO: Kill=*/</i><b>false</b>);</td></tr>
<tr><th id="3343">3343</th><td>        <a class="local col1 ref" href="#581ArgVT" title='ArgVT' data-ref="581ArgVT">ArgVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>;</td></tr>
<tr><th id="3344">3344</th><td></td></tr>
<tr><th id="3345">3345</th><td>        <b>if</b> (<a class="local col2 ref" href="#582ArgReg" title='ArgReg' data-ref="582ArgReg">ArgReg</a> == <var>0</var>)</td></tr>
<tr><th id="3346">3346</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3347">3347</th><td>      }</td></tr>
<tr><th id="3348">3348</th><td></td></tr>
<tr><th id="3349">3349</th><td>      <em>bool</em> <dfn class="local col4 decl" id="584Emitted" title='Emitted' data-type='bool' data-ref="584Emitted">Emitted</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel17X86FastEmitExtendEN4llvm3ISD8NodeTypeENS1_3EVTEjS4_Rj" title='(anonymous namespace)::X86FastISel::X86FastEmitExtend' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel17X86FastEmitExtendEN4llvm3ISD8NodeTypeENS1_3EVTEjS4_Rj">X86FastEmitExtend</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>(), <a class="local col2 ref" href="#582ArgReg" title='ArgReg' data-ref="582ArgReg">ArgReg</a>,</td></tr>
<tr><th id="3350">3350</th><td>                                       <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col1 ref" href="#581ArgVT" title='ArgVT' data-ref="581ArgVT">ArgVT</a>, <span class='refarg'><a class="local col2 ref" href="#582ArgReg" title='ArgReg' data-ref="582ArgReg">ArgReg</a></span>);</td></tr>
<tr><th id="3351">3351</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Emitted &amp;&amp; &quot;Failed to emit a zext!&quot;) ? void (0) : __assert_fail (&quot;Emitted &amp;&amp; \&quot;Failed to emit a zext!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 3351, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#584Emitted" title='Emitted' data-ref="584Emitted">Emitted</a> &amp;&amp; <q>"Failed to emit a zext!"</q>); (<em>void</em>)<a class="local col4 ref" href="#584Emitted" title='Emitted' data-ref="584Emitted">Emitted</a>;</td></tr>
<tr><th id="3352">3352</th><td>      <a class="local col1 ref" href="#581ArgVT" title='ArgVT' data-ref="581ArgVT">ArgVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>();</td></tr>
<tr><th id="3353">3353</th><td>      <b>break</b>;</td></tr>
<tr><th id="3354">3354</th><td>    }</td></tr>
<tr><th id="3355">3355</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::AExt" title='llvm::CCValAssign::LocInfo::AExt' data-ref="llvm::CCValAssign::LocInfo::AExt">AExt</a>: {</td></tr>
<tr><th id="3356">3356</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VA.getLocVT().isInteger() &amp;&amp; !VA.getLocVT().isVector() &amp;&amp; &quot;Unexpected extend&quot;) ? void (0) : __assert_fail (&quot;VA.getLocVT().isInteger() &amp;&amp; !VA.getLocVT().isVector() &amp;&amp; \&quot;Unexpected extend\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 3357, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT9isIntegerEv" title='llvm::MVT::isInteger' data-ref="_ZNK4llvm3MVT9isIntegerEv">isInteger</a>() &amp;&amp; !<a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv">isVector</a>() &amp;&amp;</td></tr>
<tr><th id="3357">3357</th><td>             <q>"Unexpected extend"</q>);</td></tr>
<tr><th id="3358">3358</th><td>      <em>bool</em> <dfn class="local col5 decl" id="585Emitted" title='Emitted' data-type='bool' data-ref="585Emitted">Emitted</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel17X86FastEmitExtendEN4llvm3ISD8NodeTypeENS1_3EVTEjS4_Rj" title='(anonymous namespace)::X86FastISel::X86FastEmitExtend' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel17X86FastEmitExtendEN4llvm3ISD8NodeTypeENS1_3EVTEjS4_Rj">X86FastEmitExtend</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ANY_EXTEND" title='llvm::ISD::NodeType::ANY_EXTEND' data-ref="llvm::ISD::NodeType::ANY_EXTEND">ANY_EXTEND</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>(), <a class="local col2 ref" href="#582ArgReg" title='ArgReg' data-ref="582ArgReg">ArgReg</a>,</td></tr>
<tr><th id="3359">3359</th><td>                                       <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col1 ref" href="#581ArgVT" title='ArgVT' data-ref="581ArgVT">ArgVT</a>, <span class='refarg'><a class="local col2 ref" href="#582ArgReg" title='ArgReg' data-ref="582ArgReg">ArgReg</a></span>);</td></tr>
<tr><th id="3360">3360</th><td>      <b>if</b> (!<a class="local col5 ref" href="#585Emitted" title='Emitted' data-ref="585Emitted">Emitted</a>)</td></tr>
<tr><th id="3361">3361</th><td>        <a class="local col5 ref" href="#585Emitted" title='Emitted' data-ref="585Emitted">Emitted</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel17X86FastEmitExtendEN4llvm3ISD8NodeTypeENS1_3EVTEjS4_Rj" title='(anonymous namespace)::X86FastISel::X86FastEmitExtend' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel17X86FastEmitExtendEN4llvm3ISD8NodeTypeENS1_3EVTEjS4_Rj">X86FastEmitExtend</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>(), <a class="local col2 ref" href="#582ArgReg" title='ArgReg' data-ref="582ArgReg">ArgReg</a>,</td></tr>
<tr><th id="3362">3362</th><td>                                    <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col1 ref" href="#581ArgVT" title='ArgVT' data-ref="581ArgVT">ArgVT</a>, <span class='refarg'><a class="local col2 ref" href="#582ArgReg" title='ArgReg' data-ref="582ArgReg">ArgReg</a></span>);</td></tr>
<tr><th id="3363">3363</th><td>      <b>if</b> (!<a class="local col5 ref" href="#585Emitted" title='Emitted' data-ref="585Emitted">Emitted</a>)</td></tr>
<tr><th id="3364">3364</th><td>        <a class="local col5 ref" href="#585Emitted" title='Emitted' data-ref="585Emitted">Emitted</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel17X86FastEmitExtendEN4llvm3ISD8NodeTypeENS1_3EVTEjS4_Rj" title='(anonymous namespace)::X86FastISel::X86FastEmitExtend' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel17X86FastEmitExtendEN4llvm3ISD8NodeTypeENS1_3EVTEjS4_Rj">X86FastEmitExtend</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>(), <a class="local col2 ref" href="#582ArgReg" title='ArgReg' data-ref="582ArgReg">ArgReg</a>,</td></tr>
<tr><th id="3365">3365</th><td>                                    <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col1 ref" href="#581ArgVT" title='ArgVT' data-ref="581ArgVT">ArgVT</a>, <span class='refarg'><a class="local col2 ref" href="#582ArgReg" title='ArgReg' data-ref="582ArgReg">ArgReg</a></span>);</td></tr>
<tr><th id="3366">3366</th><td></td></tr>
<tr><th id="3367">3367</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Emitted &amp;&amp; &quot;Failed to emit a aext!&quot;) ? void (0) : __assert_fail (&quot;Emitted &amp;&amp; \&quot;Failed to emit a aext!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 3367, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#585Emitted" title='Emitted' data-ref="585Emitted">Emitted</a> &amp;&amp; <q>"Failed to emit a aext!"</q>); (<em>void</em>)<a class="local col5 ref" href="#585Emitted" title='Emitted' data-ref="585Emitted">Emitted</a>;</td></tr>
<tr><th id="3368">3368</th><td>      <a class="local col1 ref" href="#581ArgVT" title='ArgVT' data-ref="581ArgVT">ArgVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>();</td></tr>
<tr><th id="3369">3369</th><td>      <b>break</b>;</td></tr>
<tr><th id="3370">3370</th><td>    }</td></tr>
<tr><th id="3371">3371</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::BCvt" title='llvm::CCValAssign::LocInfo::BCvt' data-ref="llvm::CCValAssign::LocInfo::BCvt">BCvt</a>: {</td></tr>
<tr><th id="3372">3372</th><td>      <a class="local col2 ref" href="#582ArgReg" title='ArgReg' data-ref="582ArgReg">ArgReg</a> = <a class="virtual member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel10fastEmit_rENS_3MVTES1_jjb" title='llvm::FastISel::fastEmit_r' data-ref="_ZN4llvm8FastISel10fastEmit_rENS_3MVTES1_jjb">fastEmit_r</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col1 ref" href="#581ArgVT" title='ArgVT' data-ref="581ArgVT">ArgVT</a>, <a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col2 ref" href="#582ArgReg" title='ArgReg' data-ref="582ArgReg">ArgReg</a>,</td></tr>
<tr><th id="3373">3373</th><td>                          <i>/*TODO: Kill=*/</i><b>false</b>);</td></tr>
<tr><th id="3374">3374</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ArgReg &amp;&amp; &quot;Failed to emit a bitcast!&quot;) ? void (0) : __assert_fail (&quot;ArgReg &amp;&amp; \&quot;Failed to emit a bitcast!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 3374, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#582ArgReg" title='ArgReg' data-ref="582ArgReg">ArgReg</a> &amp;&amp; <q>"Failed to emit a bitcast!"</q>);</td></tr>
<tr><th id="3375">3375</th><td>      <a class="local col1 ref" href="#581ArgVT" title='ArgVT' data-ref="581ArgVT">ArgVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>();</td></tr>
<tr><th id="3376">3376</th><td>      <b>break</b>;</td></tr>
<tr><th id="3377">3377</th><td>    }</td></tr>
<tr><th id="3378">3378</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::VExt" title='llvm::CCValAssign::LocInfo::VExt' data-ref="llvm::CCValAssign::LocInfo::VExt">VExt</a>:</td></tr>
<tr><th id="3379">3379</th><td>      <i>// VExt has not been implemented, so this should be impossible to reach</i></td></tr>
<tr><th id="3380">3380</th><td><i>      // for now.  However, fallback to Selection DAG isel once implemented.</i></td></tr>
<tr><th id="3381">3381</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3382">3382</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::AExtUpper" title='llvm::CCValAssign::LocInfo::AExtUpper' data-ref="llvm::CCValAssign::LocInfo::AExtUpper">AExtUpper</a>:</td></tr>
<tr><th id="3383">3383</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::SExtUpper" title='llvm::CCValAssign::LocInfo::SExtUpper' data-ref="llvm::CCValAssign::LocInfo::SExtUpper">SExtUpper</a>:</td></tr>
<tr><th id="3384">3384</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::ZExtUpper" title='llvm::CCValAssign::LocInfo::ZExtUpper' data-ref="llvm::CCValAssign::LocInfo::ZExtUpper">ZExtUpper</a>:</td></tr>
<tr><th id="3385">3385</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::FPExt" title='llvm::CCValAssign::LocInfo::FPExt' data-ref="llvm::CCValAssign::LocInfo::FPExt">FPExt</a>:</td></tr>
<tr><th id="3386">3386</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected loc info!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 3386)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected loc info!"</q>);</td></tr>
<tr><th id="3387">3387</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::Indirect" title='llvm::CCValAssign::LocInfo::Indirect' data-ref="llvm::CCValAssign::LocInfo::Indirect">Indirect</a>:</td></tr>
<tr><th id="3388">3388</th><td>      <i>// FIXME: Indirect doesn't need extending, but fast-isel doesn't fully</i></td></tr>
<tr><th id="3389">3389</th><td><i>      // support this.</i></td></tr>
<tr><th id="3390">3390</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3391">3391</th><td>    }</td></tr>
<tr><th id="3392">3392</th><td></td></tr>
<tr><th id="3393">3393</th><td>    <b>if</b> (<a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isRegLocEv" title='llvm::CCValAssign::isRegLoc' data-ref="_ZNK4llvm11CCValAssign8isRegLocEv">isRegLoc</a>()) {</td></tr>
<tr><th id="3394">3394</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="3395">3395</th><td>              <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>()).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#582ArgReg" title='ArgReg' data-ref="582ArgReg">ArgReg</a>);</td></tr>
<tr><th id="3396">3396</th><td>      <a class="local col7 ref" href="#547OutRegs" title='OutRegs' data-ref="547OutRegs">OutRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>());</td></tr>
<tr><th id="3397">3397</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3398">3398</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VA.isMemLoc()) ? void (0) : __assert_fail (&quot;VA.isMemLoc()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 3398, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isMemLocEv" title='llvm::CCValAssign::isMemLoc' data-ref="_ZNK4llvm11CCValAssign8isMemLocEv">isMemLoc</a>());</td></tr>
<tr><th id="3399">3399</th><td></td></tr>
<tr><th id="3400">3400</th><td>      <i>// Don't emit stores for undef values.</i></td></tr>
<tr><th id="3401">3401</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue">UndefValue</a>&gt;(<a class="local col0 ref" href="#580ArgVal" title='ArgVal' data-ref="580ArgVal">ArgVal</a>))</td></tr>
<tr><th id="3402">3402</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3403">3403</th><td></td></tr>
<tr><th id="3404">3404</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="586LocMemOffset" title='LocMemOffset' data-type='unsigned int' data-ref="586LocMemOffset">LocMemOffset</dfn> = <a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign15getLocMemOffsetEv" title='llvm::CCValAssign::getLocMemOffset' data-ref="_ZNK4llvm11CCValAssign15getLocMemOffsetEv">getLocMemOffset</a>();</td></tr>
<tr><th id="3405">3405</th><td>      <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> <a class="ref fake" href="X86InstrBuilder.h.html#_ZN4llvm14X86AddressModeC1Ev" title='llvm::X86AddressMode::X86AddressMode' data-ref="_ZN4llvm14X86AddressModeC1Ev"></a><dfn class="local col7 decl" id="587AM" title='AM' data-type='llvm::X86AddressMode' data-ref="587AM">AM</dfn>;</td></tr>
<tr><th id="3406">3406</th><td>      <a class="local col7 ref" href="#587AM" title='AM' data-ref="587AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a> = <a class="local col6 ref" href="#576RegInfo" title='RegInfo' data-ref="576RegInfo">RegInfo</a>-&gt;<a class="ref" href="X86RegisterInfo.h.html#_ZNK4llvm15X86RegisterInfo16getStackRegisterEv" title='llvm::X86RegisterInfo::getStackRegister' data-ref="_ZNK4llvm15X86RegisterInfo16getStackRegisterEv">getStackRegister</a>();</td></tr>
<tr><th id="3407">3407</th><td>      <a class="local col7 ref" href="#587AM" title='AM' data-ref="587AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Disp" title='llvm::X86AddressMode::Disp' data-ref="llvm::X86AddressMode::Disp">Disp</a> = <a class="local col6 ref" href="#586LocMemOffset" title='LocMemOffset' data-ref="586LocMemOffset">LocMemOffset</a>;</td></tr>
<tr><th id="3408">3408</th><td>      <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> <dfn class="local col8 decl" id="588Flags" title='Flags' data-type='ISD::ArgFlagsTy' data-ref="588Flags">Flags</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#26" title='llvm::ISD::ArgFlagsTy::ArgFlagsTy' data-ref="_ZN4llvm3ISD10ArgFlagsTyC1ERKS1_"></a><a class="local col6 ref" href="#546OutFlags" title='OutFlags' data-ref="546OutFlags">OutFlags</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#579VA" title='VA' data-ref="579VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValNoEv" title='llvm::CCValAssign::getValNo' data-ref="_ZNK4llvm11CCValAssign8getValNoEv">getValNo</a>()]</a>;</td></tr>
<tr><th id="3409">3409</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="589Alignment" title='Alignment' data-type='unsigned int' data-ref="589Alignment">Alignment</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE" title='llvm::DataLayout::getABITypeAlignment' data-ref="_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE">getABITypeAlignment</a>(<a class="local col0 ref" href="#580ArgVal" title='ArgVal' data-ref="580ArgVal">ArgVal</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="3410">3410</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col0 decl" id="590MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="590MMO">MMO</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="3411">3411</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo8getStackERNS_15MachineFunctionElh" title='llvm::MachinePointerInfo::getStack' data-ref="_ZN4llvm18MachinePointerInfo8getStackERNS_15MachineFunctionElh">getStack</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a></span>, <a class="local col6 ref" href="#586LocMemOffset" title='LocMemOffset' data-ref="586LocMemOffset">LocMemOffset</a>),</td></tr>
<tr><th id="3412">3412</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>, <a class="local col1 ref" href="#581ArgVT" title='ArgVT' data-ref="581ArgVT">ArgVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT12getStoreSizeEv" title='llvm::MVT::getStoreSize' data-ref="_ZNK4llvm3MVT12getStoreSizeEv">getStoreSize</a>(), <a class="local col9 ref" href="#589Alignment" title='Alignment' data-ref="589Alignment">Alignment</a>);</td></tr>
<tr><th id="3413">3413</th><td>      <b>if</b> (<a class="local col8 ref" href="#588Flags" title='Flags' data-ref="588Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy7isByValEv" title='llvm::ISD::ArgFlagsTy::isByVal' data-ref="_ZNK4llvm3ISD10ArgFlagsTy7isByValEv">isByVal</a>()) {</td></tr>
<tr><th id="3414">3414</th><td>        <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> <a class="ref fake" href="X86InstrBuilder.h.html#_ZN4llvm14X86AddressModeC1Ev" title='llvm::X86AddressMode::X86AddressMode' data-ref="_ZN4llvm14X86AddressModeC1Ev"></a><dfn class="local col1 decl" id="591SrcAM" title='SrcAM' data-type='llvm::X86AddressMode' data-ref="591SrcAM">SrcAM</dfn>;</td></tr>
<tr><th id="3415">3415</th><td>        <a class="local col1 ref" href="#591SrcAM" title='SrcAM' data-ref="591SrcAM">SrcAM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a> = <a class="local col2 ref" href="#582ArgReg" title='ArgReg' data-ref="582ArgReg">ArgReg</a>;</td></tr>
<tr><th id="3416">3416</th><td>        <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel18TryEmitSmallMemcpyEN4llvm14X86AddressModeES2_m" title='(anonymous namespace)::X86FastISel::TryEmitSmallMemcpy' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel18TryEmitSmallMemcpyEN4llvm14X86AddressModeES2_m">TryEmitSmallMemcpy</a>(<a class="ref fake" href="X86InstrBuilder.h.html#42" title='llvm::X86AddressMode::X86AddressMode' data-ref="_ZN4llvm14X86AddressModeC1ERKS0_"></a><a class="local col7 ref" href="#587AM" title='AM' data-ref="587AM">AM</a>, <a class="ref fake" href="X86InstrBuilder.h.html#42" title='llvm::X86AddressMode::X86AddressMode' data-ref="_ZN4llvm14X86AddressModeC1ERKS0_"></a><a class="local col1 ref" href="#591SrcAM" title='SrcAM' data-ref="591SrcAM">SrcAM</a>, <a class="local col8 ref" href="#588Flags" title='Flags' data-ref="588Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy12getByValSizeEv" title='llvm::ISD::ArgFlagsTy::getByValSize' data-ref="_ZNK4llvm3ISD10ArgFlagsTy12getByValSizeEv">getByValSize</a>()))</td></tr>
<tr><th id="3417">3417</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3418">3418</th><td>      } <b>else</b> <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col0 ref" href="#580ArgVal" title='ArgVal' data-ref="580ArgVal">ArgVal</a>) || <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantPointerNull" title='llvm::ConstantPointerNull' data-ref="llvm::ConstantPointerNull">ConstantPointerNull</a>&gt;(<a class="local col0 ref" href="#580ArgVal" title='ArgVal' data-ref="580ArgVal">ArgVal</a>)) {</td></tr>
<tr><th id="3419">3419</th><td>        <i>// If this is a really simple value, emit this with the Value* version</i></td></tr>
<tr><th id="3420">3420</th><td><i>        // of X86FastEmitStore.  If it isn't simple, we don't want to do this,</i></td></tr>
<tr><th id="3421">3421</th><td><i>        // as it can cause us to reevaluate the argument.</i></td></tr>
<tr><th id="3422">3422</th><td>        <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEPKNS1_5ValueERNS1_14X86AddressModeEPNS1_17MachineMemOperandEb" title='(anonymous namespace)::X86FastISel::X86FastEmitStore' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEPKNS1_5ValueERNS1_14X86AddressModeEPNS1_17MachineMemOperandEb">X86FastEmitStore</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col1 ref" href="#581ArgVT" title='ArgVT' data-ref="581ArgVT">ArgVT</a>, <a class="local col0 ref" href="#580ArgVal" title='ArgVal' data-ref="580ArgVal">ArgVal</a>, <span class='refarg'><a class="local col7 ref" href="#587AM" title='AM' data-ref="587AM">AM</a></span>, <a class="local col0 ref" href="#590MMO" title='MMO' data-ref="590MMO">MMO</a>))</td></tr>
<tr><th id="3423">3423</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3424">3424</th><td>      } <b>else</b> {</td></tr>
<tr><th id="3425">3425</th><td>        <em>bool</em> <dfn class="local col2 decl" id="592ValIsKill" title='ValIsKill' data-type='bool' data-ref="592ValIsKill">ValIsKill</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col0 ref" href="#580ArgVal" title='ArgVal' data-ref="580ArgVal">ArgVal</a>);</td></tr>
<tr><th id="3426">3426</th><td>        <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEjbRNS1_14X86AddressModeEPNS1_17MachineMemOperandEb" title='(anonymous namespace)::X86FastISel::X86FastEmitStore' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEjbRNS1_14X86AddressModeEPNS1_17MachineMemOperandEb">X86FastEmitStore</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col1 ref" href="#581ArgVT" title='ArgVT' data-ref="581ArgVT">ArgVT</a>, <a class="local col2 ref" href="#582ArgReg" title='ArgReg' data-ref="582ArgReg">ArgReg</a>, <a class="local col2 ref" href="#592ValIsKill" title='ValIsKill' data-ref="592ValIsKill">ValIsKill</a>, <span class='refarg'><a class="local col7 ref" href="#587AM" title='AM' data-ref="587AM">AM</a></span>, <a class="local col0 ref" href="#590MMO" title='MMO' data-ref="590MMO">MMO</a>))</td></tr>
<tr><th id="3427">3427</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3428">3428</th><td>      }</td></tr>
<tr><th id="3429">3429</th><td>    }</td></tr>
<tr><th id="3430">3430</th><td>  }</td></tr>
<tr><th id="3431">3431</th><td></td></tr>
<tr><th id="3432">3432</th><td>  <i>// ELF / PIC requires GOT in the EBX register before function calls via PLT</i></td></tr>
<tr><th id="3433">3433</th><td><i>  // GOT pointer.</i></td></tr>
<tr><th id="3434">3434</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget13isPICStyleGOTEv" title='llvm::X86Subtarget::isPICStyleGOT' data-ref="_ZNK4llvm12X86Subtarget13isPICStyleGOTEv">isPICStyleGOT</a>()) {</td></tr>
<tr><th id="3435">3435</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="593Base" title='Base' data-type='unsigned int' data-ref="593Base">Base</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_111X86FastISel12getInstrInfoEv" title='(anonymous namespace)::X86FastISel::getInstrInfo' data-use='c' data-ref="_ZNK12_GLOBAL__N_111X86FastISel12getInstrInfoEv">getInstrInfo</a>()-&gt;<a class="ref" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo16getGlobalBaseRegEPNS_15MachineFunctionE" title='llvm::X86InstrInfo::getGlobalBaseReg' data-ref="_ZNK4llvm12X86InstrInfo16getGlobalBaseRegEPNS_15MachineFunctionE">getGlobalBaseReg</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>);</td></tr>
<tr><th id="3436">3436</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="3437">3437</th><td>            TII.get(TargetOpcode::COPY), X86::<span class='error' title="no member named &apos;EBX&apos; in namespace &apos;llvm::X86&apos;">EBX</span>).addReg(Base);</td></tr>
<tr><th id="3438">3438</th><td>  }</td></tr>
<tr><th id="3439">3439</th><td></td></tr>
<tr><th id="3440">3440</th><td>  <b>if</b> (<a class="local col5 ref" href="#555Is64Bit" title='Is64Bit' data-ref="555Is64Bit">Is64Bit</a> &amp;&amp; <a class="local col2 ref" href="#552IsVarArg" title='IsVarArg' data-ref="552IsVarArg">IsVarArg</a> &amp;&amp; !<a class="local col6 ref" href="#556IsWin64" title='IsWin64' data-ref="556IsWin64">IsWin64</a>) {</td></tr>
<tr><th id="3441">3441</th><td>    <i>// From AMD64 ABI document:</i></td></tr>
<tr><th id="3442">3442</th><td><i>    // For calls that may call functions that use varargs or stdargs</i></td></tr>
<tr><th id="3443">3443</th><td><i>    // (prototype-less calls or calls to functions containing ellipsis (...) in</i></td></tr>
<tr><th id="3444">3444</th><td><i>    // the declaration) %al is used as hidden argument to specify the number</i></td></tr>
<tr><th id="3445">3445</th><td><i>    // of SSE registers used. The contents of %al do not need to match exactly</i></td></tr>
<tr><th id="3446">3446</th><td><i>    // the number of registers, but must be an ubound on the number of SSE</i></td></tr>
<tr><th id="3447">3447</th><td><i>    // registers used and is in the range 0 - 8 inclusive.</i></td></tr>
<tr><th id="3448">3448</th><td><i></i></td></tr>
<tr><th id="3449">3449</th><td><i>    // Count the number of XMM registers allocated.</i></td></tr>
<tr><th id="3450">3450</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col4 decl" id="594XMMArgRegs" title='XMMArgRegs' data-type='const MCPhysReg []' data-ref="594XMMArgRegs">XMMArgRegs</dfn>[] = {</td></tr>
<tr><th id="3451">3451</th><td>      X86::<span class='error' title="no member named &apos;XMM0&apos; in namespace &apos;llvm::X86&apos;">XMM0</span>, X86::<span class='error' title="no member named &apos;XMM1&apos; in namespace &apos;llvm::X86&apos;">XMM1</span>, X86::<span class='error' title="no member named &apos;XMM2&apos; in namespace &apos;llvm::X86&apos;">XMM2</span>, X86::<span class='error' title="no member named &apos;XMM3&apos; in namespace &apos;llvm::X86&apos;">XMM3</span>,</td></tr>
<tr><th id="3452">3452</th><td>      X86::<span class='error' title="no member named &apos;XMM4&apos; in namespace &apos;llvm::X86&apos;">XMM4</span>, X86::<span class='error' title="no member named &apos;XMM5&apos; in namespace &apos;llvm::X86&apos;">XMM5</span>, X86::<span class='error' title="no member named &apos;XMM6&apos; in namespace &apos;llvm::X86&apos;">XMM6</span>, X86::<span class='error' title="no member named &apos;XMM7&apos; in namespace &apos;llvm::X86&apos;">XMM7</span></td></tr>
<tr><th id="3453">3453</th><td>    };</td></tr>
<tr><th id="3454">3454</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="595NumXMMRegs" title='NumXMMRegs' data-type='unsigned int' data-ref="595NumXMMRegs">NumXMMRegs</dfn> = CCInfo.getFirstUnallocated(<span class='error' title="no viable conversion from &apos;const MCPhysReg []&apos; to &apos;ArrayRef&lt;MCPhysReg&gt;&apos; (aka &apos;ArrayRef&lt;unsigned short&gt;&apos;)">XMMArgRegs</span>);</td></tr>
<tr><th id="3455">3455</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Subtarget-&gt;hasSSE1() || !NumXMMRegs) &amp;&amp; &quot;SSE registers cannot be used when SSE is disabled&quot;) ? void (0) : __assert_fail (&quot;(Subtarget-&gt;hasSSE1() || !NumXMMRegs) &amp;&amp; \&quot;SSE registers cannot be used when SSE is disabled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 3456, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasSSE1Ev" title='llvm::X86Subtarget::hasSSE1' data-ref="_ZNK4llvm12X86Subtarget7hasSSE1Ev">hasSSE1</a>() || !<a class="local col5 ref" href="#595NumXMMRegs" title='NumXMMRegs' data-ref="595NumXMMRegs">NumXMMRegs</a>)</td></tr>
<tr><th id="3456">3456</th><td>           &amp;&amp; <q>"SSE registers cannot be used when SSE is disabled"</q>);</td></tr>
<tr><th id="3457">3457</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;MOV8ri&apos; in namespace &apos;llvm::X86&apos;">MOV8ri</span>),</td></tr>
<tr><th id="3458">3458</th><td>            X86::<span class='error' title="no member named &apos;AL&apos; in namespace &apos;llvm::X86&apos;">AL</span>).addImm(NumXMMRegs);</td></tr>
<tr><th id="3459">3459</th><td>  }</td></tr>
<tr><th id="3460">3460</th><td></td></tr>
<tr><th id="3461">3461</th><td>  <i>// Materialize callee address in a register. FIXME: GV address can be</i></td></tr>
<tr><th id="3462">3462</th><td><i>  // handled with a CALLpcrel32 instead.</i></td></tr>
<tr><th id="3463">3463</th><td>  <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> <a class="ref fake" href="X86InstrBuilder.h.html#_ZN4llvm14X86AddressModeC1Ev" title='llvm::X86AddressMode::X86AddressMode' data-ref="_ZN4llvm14X86AddressModeC1Ev"></a><dfn class="local col6 decl" id="596CalleeAM" title='CalleeAM' data-type='llvm::X86AddressMode' data-ref="596CalleeAM">CalleeAM</dfn>;</td></tr>
<tr><th id="3464">3464</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel20X86SelectCallAddressEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::X86SelectCallAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel20X86SelectCallAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">X86SelectCallAddress</a>(<a class="local col3 ref" href="#553Callee" title='Callee' data-ref="553Callee">Callee</a>, <span class='refarg'><a class="local col6 ref" href="#596CalleeAM" title='CalleeAM' data-ref="596CalleeAM">CalleeAM</a></span>))</td></tr>
<tr><th id="3465">3465</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3466">3466</th><td></td></tr>
<tr><th id="3467">3467</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="597CalleeOp" title='CalleeOp' data-type='unsigned int' data-ref="597CalleeOp">CalleeOp</dfn> = <var>0</var>;</td></tr>
<tr><th id="3468">3468</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col8 decl" id="598GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="598GV">GV</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="3469">3469</th><td>  <b>if</b> (<a class="local col6 ref" href="#596CalleeAM" title='CalleeAM' data-ref="596CalleeAM">CalleeAM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::GV" title='llvm::X86AddressMode::GV' data-ref="llvm::X86AddressMode::GV">GV</a> != <b>nullptr</b>) {</td></tr>
<tr><th id="3470">3470</th><td>    <a class="local col8 ref" href="#598GV" title='GV' data-ref="598GV">GV</a> = <a class="local col6 ref" href="#596CalleeAM" title='CalleeAM' data-ref="596CalleeAM">CalleeAM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::GV" title='llvm::X86AddressMode::GV' data-ref="llvm::X86AddressMode::GV">GV</a>;</td></tr>
<tr><th id="3471">3471</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#596CalleeAM" title='CalleeAM' data-ref="596CalleeAM">CalleeAM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a> != <var>0</var>) {</td></tr>
<tr><th id="3472">3472</th><td>    <a class="local col7 ref" href="#597CalleeOp" title='CalleeOp' data-ref="597CalleeOp">CalleeOp</a> = <a class="local col6 ref" href="#596CalleeAM" title='CalleeAM' data-ref="596CalleeAM">CalleeAM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a>;</td></tr>
<tr><th id="3473">3473</th><td>  } <b>else</b></td></tr>
<tr><th id="3474">3474</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3475">3475</th><td></td></tr>
<tr><th id="3476">3476</th><td>  <i>// Issue the call.</i></td></tr>
<tr><th id="3477">3477</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col9 decl" id="599MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="599MIB">MIB</dfn>;</td></tr>
<tr><th id="3478">3478</th><td>  <b>if</b> (<a class="local col7 ref" href="#597CalleeOp" title='CalleeOp' data-ref="597CalleeOp">CalleeOp</a>) {</td></tr>
<tr><th id="3479">3479</th><td>    <i>// Register-indirect call.</i></td></tr>
<tr><th id="3480">3480</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="600CallOpc" title='CallOpc' data-type='unsigned int' data-ref="600CallOpc">CallOpc</dfn> = Is64Bit ? X86::<span class='error' title="no member named &apos;CALL64r&apos; in namespace &apos;llvm::X86&apos;">CALL64r</span> : X86::<span class='error' title="no member named &apos;CALL32r&apos; in namespace &apos;llvm::X86&apos;">CALL32r</span>;</td></tr>
<tr><th id="3481">3481</th><td>    <a class="local col9 ref" href="#599MIB" title='MIB' data-ref="599MIB">MIB</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#600CallOpc" title='CallOpc' data-ref="600CallOpc">CallOpc</a>))</td></tr>
<tr><th id="3482">3482</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#597CalleeOp" title='CalleeOp' data-ref="597CalleeOp">CalleeOp</a>);</td></tr>
<tr><th id="3483">3483</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3484">3484</th><td>    <i>// Direct call.</i></td></tr>
<tr><th id="3485">3485</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (GV &amp;&amp; &quot;Not a direct call&quot;) ? void (0) : __assert_fail (&quot;GV &amp;&amp; \&quot;Not a direct call\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 3485, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#598GV" title='GV' data-ref="598GV">GV</a> &amp;&amp; <q>"Not a direct call"</q>);</td></tr>
<tr><th id="3486">3486</th><td>    <i>// See if we need any target-specific flags on the GV operand.</i></td></tr>
<tr><th id="3487">3487</th><td>    <em>unsigned</em> <em>char</em> <dfn class="local col1 decl" id="601OpFlags" title='OpFlags' data-type='unsigned char' data-ref="601OpFlags">OpFlags</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget31classifyGlobalFunctionReferenceEPKNS_11GlobalValueE" title='llvm::X86Subtarget::classifyGlobalFunctionReference' data-ref="_ZNK4llvm12X86Subtarget31classifyGlobalFunctionReferenceEPKNS_11GlobalValueE">classifyGlobalFunctionReference</a>(<a class="local col8 ref" href="#598GV" title='GV' data-ref="598GV">GV</a>);</td></tr>
<tr><th id="3488">3488</th><td></td></tr>
<tr><th id="3489">3489</th><td>    <i>// This will be a direct call, or an indirect call through memory for</i></td></tr>
<tr><th id="3490">3490</th><td><i>    // NonLazyBind calls or dllimport calls.</i></td></tr>
<tr><th id="3491">3491</th><td>    <em>bool</em> <dfn class="local col2 decl" id="602NeedLoad" title='NeedLoad' data-type='bool' data-ref="602NeedLoad">NeedLoad</dfn> = <a class="local col1 ref" href="#601OpFlags" title='OpFlags' data-ref="601OpFlags">OpFlags</a> == <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_DLLIMPORT" title='llvm::X86II::TOF::MO_DLLIMPORT' data-ref="llvm::X86II::TOF::MO_DLLIMPORT">MO_DLLIMPORT</a> ||</td></tr>
<tr><th id="3492">3492</th><td>                    <a class="local col1 ref" href="#601OpFlags" title='OpFlags' data-ref="601OpFlags">OpFlags</a> == <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_GOTPCREL" title='llvm::X86II::TOF::MO_GOTPCREL' data-ref="llvm::X86II::TOF::MO_GOTPCREL">MO_GOTPCREL</a> ||</td></tr>
<tr><th id="3493">3493</th><td>                    <a class="local col1 ref" href="#601OpFlags" title='OpFlags' data-ref="601OpFlags">OpFlags</a> == <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_COFFSTUB" title='llvm::X86II::TOF::MO_COFFSTUB' data-ref="llvm::X86II::TOF::MO_COFFSTUB">MO_COFFSTUB</a>;</td></tr>
<tr><th id="3494">3494</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="603CallOpc" title='CallOpc' data-type='unsigned int' data-ref="603CallOpc">CallOpc</dfn> = NeedLoad</td></tr>
<tr><th id="3495">3495</th><td>                           ? (Is64Bit ? X86::<span class='error' title="no member named &apos;CALL64m&apos; in namespace &apos;llvm::X86&apos;">CALL64m</span> : X86::<span class='error' title="no member named &apos;CALL32m&apos; in namespace &apos;llvm::X86&apos;">CALL32m</span>)</td></tr>
<tr><th id="3496">3496</th><td>                           : (Is64Bit ? X86::<span class='error' title="no member named &apos;CALL64pcrel32&apos; in namespace &apos;llvm::X86&apos;">CALL64pcrel32</span> : X86::<span class='error' title="no member named &apos;CALLpcrel32&apos; in namespace &apos;llvm::X86&apos;">CALLpcrel32</span>);</td></tr>
<tr><th id="3497">3497</th><td></td></tr>
<tr><th id="3498">3498</th><td>    <a class="local col9 ref" href="#599MIB" title='MIB' data-ref="599MIB">MIB</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#603CallOpc" title='CallOpc' data-ref="603CallOpc">CallOpc</a>));</td></tr>
<tr><th id="3499">3499</th><td>    <b>if</b> (NeedLoad)</td></tr>
<tr><th id="3500">3500</th><td>      MIB.addReg(Is64Bit ? X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span> : <var>0</var>).addImm(<var>1</var>).addReg(<var>0</var>);</td></tr>
<tr><th id="3501">3501</th><td>    <b>if</b> (<a class="local col4 ref" href="#554Symbol" title='Symbol' data-ref="554Symbol">Symbol</a>)</td></tr>
<tr><th id="3502">3502</th><td>      <a class="local col9 ref" href="#599MIB" title='MIB' data-ref="599MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh" title='llvm::MachineInstrBuilder::addSym' data-ref="_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh">addSym</a>(<a class="local col4 ref" href="#554Symbol" title='Symbol' data-ref="554Symbol">Symbol</a>, <a class="local col1 ref" href="#601OpFlags" title='OpFlags' data-ref="601OpFlags">OpFlags</a>);</td></tr>
<tr><th id="3503">3503</th><td>    <b>else</b></td></tr>
<tr><th id="3504">3504</th><td>      <a class="local col9 ref" href="#599MIB" title='MIB' data-ref="599MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh">addGlobalAddress</a>(<a class="local col8 ref" href="#598GV" title='GV' data-ref="598GV">GV</a>, <var>0</var>, <a class="local col1 ref" href="#601OpFlags" title='OpFlags' data-ref="601OpFlags">OpFlags</a>);</td></tr>
<tr><th id="3505">3505</th><td>    <b>if</b> (<a class="local col2 ref" href="#602NeedLoad" title='NeedLoad' data-ref="602NeedLoad">NeedLoad</a>)</td></tr>
<tr><th id="3506">3506</th><td>      <a class="local col9 ref" href="#599MIB" title='MIB' data-ref="599MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0</var>);</td></tr>
<tr><th id="3507">3507</th><td>  }</td></tr>
<tr><th id="3508">3508</th><td></td></tr>
<tr><th id="3509">3509</th><td>  <i>// Add a register mask operand representing the call-preserved registers.</i></td></tr>
<tr><th id="3510">3510</th><td><i>  // Proper defs for return values will be added by setPhysRegsDeadExcept().</i></td></tr>
<tr><th id="3511">3511</th><td>  <a class="local col9 ref" href="#599MIB" title='MIB' data-ref="599MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10addRegMaskEPKj" title='llvm::MachineInstrBuilder::addRegMask' data-ref="_ZNK4llvm19MachineInstrBuilder10addRegMaskEPKj">addRegMask</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TRI" title='llvm::FastISel::TRI' data-ref="llvm::FastISel::TRI">TRI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::TargetRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm18TargetRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</a>(*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>, <a class="local col0 ref" href="#550CC" title='CC' data-ref="550CC">CC</a>));</td></tr>
<tr><th id="3512">3512</th><td></td></tr>
<tr><th id="3513">3513</th><td>  <i>// Add an implicit use GOT pointer in EBX.</i></td></tr>
<tr><th id="3514">3514</th><td>  <b>if</b> (Subtarget-&gt;isPICStyleGOT())</td></tr>
<tr><th id="3515">3515</th><td>    MIB.addReg(X86::<span class='error' title="no member named &apos;EBX&apos; in namespace &apos;llvm::X86&apos;">EBX</span>, RegState::Implicit);</td></tr>
<tr><th id="3516">3516</th><td></td></tr>
<tr><th id="3517">3517</th><td>  <b>if</b> (Is64Bit &amp;&amp; IsVarArg &amp;&amp; !IsWin64)</td></tr>
<tr><th id="3518">3518</th><td>    MIB.addReg(X86::<span class='error' title="no member named &apos;AL&apos; in namespace &apos;llvm::X86&apos;">AL</span>, RegState::Implicit);</td></tr>
<tr><th id="3519">3519</th><td></td></tr>
<tr><th id="3520">3520</th><td>  <i>// Add implicit physical register uses to the call.</i></td></tr>
<tr><th id="3521">3521</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="604Reg" title='Reg' data-type='unsigned int' data-ref="604Reg">Reg</dfn> : <a class="local col7 ref" href="#547OutRegs" title='OutRegs' data-ref="547OutRegs">OutRegs</a>)</td></tr>
<tr><th id="3522">3522</th><td>    <a class="local col9 ref" href="#599MIB" title='MIB' data-ref="599MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#604Reg" title='Reg' data-ref="604Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>);</td></tr>
<tr><th id="3523">3523</th><td></td></tr>
<tr><th id="3524">3524</th><td>  <i>// Issue CALLSEQ_END</i></td></tr>
<tr><th id="3525">3525</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="605NumBytesForCalleeToPop" title='NumBytesForCalleeToPop' data-type='unsigned int' data-ref="605NumBytesForCalleeToPop">NumBytesForCalleeToPop</dfn> =</td></tr>
<tr><th id="3526">3526</th><td>      <span class="namespace">X86::</span><a class="ref" href="X86ISelLowering.h.html#_ZN4llvm3X8611isCalleePopEjbbb" title='llvm::X86::isCalleePop' data-ref="_ZN4llvm3X8611isCalleePopEjbbb">isCalleePop</a>(<a class="local col0 ref" href="#550CC" title='CC' data-ref="550CC">CC</a>, <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>(), <a class="local col2 ref" href="#552IsVarArg" title='IsVarArg' data-ref="552IsVarArg">IsVarArg</a>,</td></tr>
<tr><th id="3527">3527</th><td>                       <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TM" title='llvm::FastISel::TM' data-ref="llvm::FastISel::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::GuaranteedTailCallOpt" title='llvm::TargetOptions::GuaranteedTailCallOpt' data-ref="llvm::TargetOptions::GuaranteedTailCallOpt">GuaranteedTailCallOpt</a>)</td></tr>
<tr><th id="3528">3528</th><td>          ? <a class="local col4 ref" href="#574NumBytes" title='NumBytes' data-ref="574NumBytes">NumBytes</a> <i>// Callee pops everything.</i></td></tr>
<tr><th id="3529">3529</th><td>          : <a class="tu ref" href="#_ZL33computeBytesPoppedByCalleeForSRetPKN4llvm12X86SubtargetEjPNS_17ImmutableCallSiteE" title='computeBytesPoppedByCalleeForSRet' data-use='c' data-ref="_ZL33computeBytesPoppedByCalleeForSRetPKN4llvm12X86SubtargetEjPNS_17ImmutableCallSiteE">computeBytesPoppedByCalleeForSRet</a>(<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>, <a class="local col0 ref" href="#550CC" title='CC' data-ref="550CC">CC</a>, <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::CS" title='llvm::FastISel::CallLoweringInfo::CS' data-ref="llvm::FastISel::CallLoweringInfo::CS">CS</a>);</td></tr>
<tr><th id="3530">3530</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="606AdjStackUp" title='AdjStackUp' data-type='unsigned int' data-ref="606AdjStackUp">AdjStackUp</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameDestroyOpcode' data-ref="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv">getCallFrameDestroyOpcode</a>();</td></tr>
<tr><th id="3531">3531</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#606AdjStackUp" title='AdjStackUp' data-ref="606AdjStackUp">AdjStackUp</a>))</td></tr>
<tr><th id="3532">3532</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#574NumBytes" title='NumBytes' data-ref="574NumBytes">NumBytes</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#605NumBytesForCalleeToPop" title='NumBytesForCalleeToPop' data-ref="605NumBytesForCalleeToPop">NumBytesForCalleeToPop</a>);</td></tr>
<tr><th id="3533">3533</th><td></td></tr>
<tr><th id="3534">3534</th><td>  <i>// Now handle call return values.</i></td></tr>
<tr><th id="3535">3535</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="607RVLocs" title='RVLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="607RVLocs">RVLocs</dfn>;</td></tr>
<tr><th id="3536">3536</th><td>  <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> <dfn class="local col8 decl" id="608CCRetInfo" title='CCRetInfo' data-type='llvm::CCState' data-ref="608CCRetInfo">CCRetInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col0 ref" href="#550CC" title='CC' data-ref="550CC">CC</a>, <a class="local col2 ref" href="#552IsVarArg" title='IsVarArg' data-ref="552IsVarArg">IsVarArg</a>, *<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>, <a class="local col7 ref" href="#607RVLocs" title='RVLocs' data-ref="607RVLocs">RVLocs</a>,</td></tr>
<tr><th id="3537">3537</th><td>                    <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::RetTy" title='llvm::FastISel::CallLoweringInfo::RetTy' data-ref="llvm::FastISel::CallLoweringInfo::RetTy">RetTy</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10getContextEv" title='llvm::Type::getContext' data-ref="_ZNK4llvm4Type10getContextEv">getContext</a>());</td></tr>
<tr><th id="3538">3538</th><td>  <a class="local col8 ref" href="#608CCRetInfo" title='CCRetInfo' data-ref="608CCRetInfo">CCRetInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState17AnalyzeCallResultERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E" title='llvm::CCState::AnalyzeCallResult' data-ref="_ZN4llvm7CCState17AnalyzeCallResultERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E">AnalyzeCallResult</a>(<a class="local col8 ref" href="#548Ins" title='Ins' data-ref="548Ins">Ins</a>, <a class="ref" href="X86CallingConv.h.html#_ZN4llvm9RetCC_X86EjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::RetCC_X86' data-ref="_ZN4llvm9RetCC_X86EjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">RetCC_X86</a>);</td></tr>
<tr><th id="3539">3539</th><td></td></tr>
<tr><th id="3540">3540</th><td>  <i>// Copy all of the result registers out of their specified physreg.</i></td></tr>
<tr><th id="3541">3541</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="609ResultReg" title='ResultReg' data-type='unsigned int' data-ref="609ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#_ZN4llvm20FunctionLoweringInfo10CreateRegsEPNS_4TypeEb" title='llvm::FunctionLoweringInfo::CreateRegs' data-ref="_ZN4llvm20FunctionLoweringInfo10CreateRegsEPNS_4TypeEb">CreateRegs</a>(<a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::RetTy" title='llvm::FastISel::CallLoweringInfo::RetTy' data-ref="llvm::FastISel::CallLoweringInfo::RetTy">RetTy</a>);</td></tr>
<tr><th id="3542">3542</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="610i" title='i' data-type='unsigned int' data-ref="610i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#610i" title='i' data-ref="610i">i</a> != <a class="local col7 ref" href="#607RVLocs" title='RVLocs' data-ref="607RVLocs">RVLocs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col0 ref" href="#610i" title='i' data-ref="610i">i</a>) {</td></tr>
<tr><th id="3543">3543</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col1 decl" id="611VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="611VA">VA</dfn> = <a class="local col7 ref" href="#607RVLocs" title='RVLocs' data-ref="607RVLocs">RVLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#610i" title='i' data-ref="610i">i</a>]</a>;</td></tr>
<tr><th id="3544">3544</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="612CopyVT" title='CopyVT' data-type='llvm::EVT' data-ref="612CopyVT">CopyVT</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col1 ref" href="#611VA" title='VA' data-ref="611VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>();</td></tr>
<tr><th id="3545">3545</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="613CopyReg" title='CopyReg' data-type='unsigned int' data-ref="613CopyReg">CopyReg</dfn> = <a class="local col9 ref" href="#609ResultReg" title='ResultReg' data-ref="609ResultReg">ResultReg</a> + <a class="local col0 ref" href="#610i" title='i' data-ref="610i">i</a>;</td></tr>
<tr><th id="3546">3546</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="614SrcReg" title='SrcReg' data-type='unsigned int' data-ref="614SrcReg">SrcReg</dfn> = <a class="local col1 ref" href="#611VA" title='VA' data-ref="611VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>();</td></tr>
<tr><th id="3547">3547</th><td></td></tr>
<tr><th id="3548">3548</th><td>    <i>// If this is x86-64, and we disabled SSE, we can't return FP values</i></td></tr>
<tr><th id="3549">3549</th><td>    <b>if</b> ((<a class="local col2 ref" href="#612CopyVT" title='CopyVT' data-ref="612CopyVT">CopyVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> || <a class="local col2 ref" href="#612CopyVT" title='CopyVT' data-ref="612CopyVT">CopyVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>) &amp;&amp;</td></tr>
<tr><th id="3550">3550</th><td>        ((<a class="local col5 ref" href="#555Is64Bit" title='Is64Bit' data-ref="555Is64Bit">Is64Bit</a> || <a class="local col8 ref" href="#548Ins" title='Ins' data-ref="548Ins">Ins</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#610i" title='i' data-ref="610i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg::Flags" title='llvm::ISD::InputArg::Flags' data-ref="llvm::ISD::InputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy7isInRegEv" title='llvm::ISD::ArgFlagsTy::isInReg' data-ref="_ZNK4llvm3ISD10ArgFlagsTy7isInRegEv">isInReg</a>()) &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasSSE1Ev" title='llvm::X86Subtarget::hasSSE1' data-ref="_ZNK4llvm12X86Subtarget7hasSSE1Ev">hasSSE1</a>())) {</td></tr>
<tr><th id="3551">3551</th><td>      <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"SSE register return with SSE disabled"</q>);</td></tr>
<tr><th id="3552">3552</th><td>    }</td></tr>
<tr><th id="3553">3553</th><td></td></tr>
<tr><th id="3554">3554</th><td>    <i>// If we prefer to use the value in xmm registers, copy it out as f80 and</i></td></tr>
<tr><th id="3555">3555</th><td><i>    // use a truncate to move it from fp stack reg to xmm reg.</i></td></tr>
<tr><th id="3556">3556</th><td>    <b>if</b> ((SrcReg == X86::<span class='error' title="no member named &apos;FP0&apos; in namespace &apos;llvm::X86&apos;">FP0</span> || SrcReg == X86::<span class='error' title="no member named &apos;FP1&apos; in namespace &apos;llvm::X86&apos;">FP1</span>) &amp;&amp;</td></tr>
<tr><th id="3557">3557</th><td>        isScalarFPTypeInSSEReg(VA.getValVT())) {</td></tr>
<tr><th id="3558">3558</th><td>      <a class="local col2 ref" href="#612CopyVT" title='CopyVT' data-ref="612CopyVT">CopyVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f80" title='llvm::MVT::SimpleValueType::f80' data-ref="llvm::MVT::SimpleValueType::f80">f80</a>;</td></tr>
<tr><th id="3559">3559</th><td>      CopyReg = createResultReg(&amp;X86::<span class='error' title="no member named &apos;RFP80RegClass&apos; in namespace &apos;llvm::X86&apos;">RFP80RegClass</span>);</td></tr>
<tr><th id="3560">3560</th><td>    }</td></tr>
<tr><th id="3561">3561</th><td></td></tr>
<tr><th id="3562">3562</th><td>    <i>// Copy out the result.</i></td></tr>
<tr><th id="3563">3563</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="3564">3564</th><td>            <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col3 ref" href="#613CopyReg" title='CopyReg' data-ref="613CopyReg">CopyReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#614SrcReg" title='SrcReg' data-ref="614SrcReg">SrcReg</a>);</td></tr>
<tr><th id="3565">3565</th><td>    <a class="local col9 ref" href="#549InRegs" title='InRegs' data-ref="549InRegs">InRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#611VA" title='VA' data-ref="611VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>());</td></tr>
<tr><th id="3566">3566</th><td></td></tr>
<tr><th id="3567">3567</th><td>    <i>// Round the f80 to the right size, which also moves it to the appropriate</i></td></tr>
<tr><th id="3568">3568</th><td><i>    // xmm register. This is accomplished by storing the f80 value in memory</i></td></tr>
<tr><th id="3569">3569</th><td><i>    // and then loading it back.</i></td></tr>
<tr><th id="3570">3570</th><td>    <b>if</b> (<a class="local col2 ref" href="#612CopyVT" title='CopyVT' data-ref="612CopyVT">CopyVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col1 ref" href="#611VA" title='VA' data-ref="611VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>()) {</td></tr>
<tr><th id="3571">3571</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="615ResVT" title='ResVT' data-type='llvm::EVT' data-ref="615ResVT">ResVT</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col1 ref" href="#611VA" title='VA' data-ref="611VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>();</td></tr>
<tr><th id="3572">3572</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="616Opc" title='Opc' data-type='unsigned int' data-ref="616Opc">Opc</dfn> = ResVT == MVT::f32 ? X86::<span class='error' title="no member named &apos;ST_Fp80m32&apos; in namespace &apos;llvm::X86&apos;">ST_Fp80m32</span> : X86::<span class='error' title="no member named &apos;ST_Fp80m64&apos; in namespace &apos;llvm::X86&apos;">ST_Fp80m64</span>;</td></tr>
<tr><th id="3573">3573</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="617MemSize" title='MemSize' data-type='unsigned int' data-ref="617MemSize">MemSize</dfn> = <a class="local col5 ref" href="#615ResVT" title='ResVT' data-ref="615ResVT">ResVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>()/<var>8</var>;</td></tr>
<tr><th id="3574">3574</th><td>      <em>int</em> <dfn class="local col8 decl" id="618FI" title='FI' data-type='int' data-ref="618FI">FI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MFI" title='llvm::FastISel::MFI' data-ref="llvm::FastISel::MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17CreateStackObjectEmjbPKNS_10AllocaInstEh" title='llvm::MachineFrameInfo::CreateStackObject' data-ref="_ZN4llvm16MachineFrameInfo17CreateStackObjectEmjbPKNS_10AllocaInstEh">CreateStackObject</a>(<a class="local col7 ref" href="#617MemSize" title='MemSize' data-ref="617MemSize">MemSize</a>, <a class="local col7 ref" href="#617MemSize" title='MemSize' data-ref="617MemSize">MemSize</a>, <b>false</b>);</td></tr>
<tr><th id="3575">3575</th><td>      <a class="ref" href="X86InstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii">addFrameReference</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="3576">3576</th><td>                                <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#616Opc" title='Opc' data-ref="616Opc">Opc</a>)), <a class="local col8 ref" href="#618FI" title='FI' data-ref="618FI">FI</a>)</td></tr>
<tr><th id="3577">3577</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#613CopyReg" title='CopyReg' data-ref="613CopyReg">CopyReg</a>);</td></tr>
<tr><th id="3578">3578</th><td>      Opc = ResVT == MVT::f32 ? X86::<span class='error' title="no member named &apos;MOVSSrm&apos; in namespace &apos;llvm::X86&apos;">MOVSSrm</span> : X86::<span class='error' title="no member named &apos;MOVSDrm&apos; in namespace &apos;llvm::X86&apos;">MOVSDrm</span>;</td></tr>
<tr><th id="3579">3579</th><td>      <a class="ref" href="X86InstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii">addFrameReference</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="3580">3580</th><td>                                <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#616Opc" title='Opc' data-ref="616Opc">Opc</a>), <a class="local col9 ref" href="#609ResultReg" title='ResultReg' data-ref="609ResultReg">ResultReg</a> + <a class="local col0 ref" href="#610i" title='i' data-ref="610i">i</a>), <a class="local col8 ref" href="#618FI" title='FI' data-ref="618FI">FI</a>);</td></tr>
<tr><th id="3581">3581</th><td>    }</td></tr>
<tr><th id="3582">3582</th><td>  }</td></tr>
<tr><th id="3583">3583</th><td></td></tr>
<tr><th id="3584">3584</th><td>  <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::ResultReg" title='llvm::FastISel::CallLoweringInfo::ResultReg' data-ref="llvm::FastISel::CallLoweringInfo::ResultReg">ResultReg</a> = <a class="local col9 ref" href="#609ResultReg" title='ResultReg' data-ref="609ResultReg">ResultReg</a>;</td></tr>
<tr><th id="3585">3585</th><td>  <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::NumResultRegs" title='llvm::FastISel::CallLoweringInfo::NumResultRegs' data-ref="llvm::FastISel::CallLoweringInfo::NumResultRegs">NumResultRegs</a> = <a class="local col7 ref" href="#607RVLocs" title='RVLocs' data-ref="607RVLocs">RVLocs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="3586">3586</th><td>  <a class="local col4 ref" href="#544CLI" title='CLI' data-ref="544CLI">CLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::Call" title='llvm::FastISel::CallLoweringInfo::Call' data-ref="llvm::FastISel::CallLoweringInfo::Call">Call</a> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#599MIB" title='MIB' data-ref="599MIB">MIB</a>;</td></tr>
<tr><th id="3587">3587</th><td></td></tr>
<tr><th id="3588">3588</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3589">3589</th><td>}</td></tr>
<tr><th id="3590">3590</th><td></td></tr>
<tr><th id="3591">3591</th><td><em>bool</em></td></tr>
<tr><th id="3592">3592</th><td><a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel21fastSelectInstructionEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::fastSelectInstruction' data-type='bool (anonymous namespace)::X86FastISel::fastSelectInstruction(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111X86FastISel21fastSelectInstructionEPKN4llvm11InstructionE">fastSelectInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col9 decl" id="619I" title='I' data-type='const llvm::Instruction *' data-ref="619I">I</dfn>)  {</td></tr>
<tr><th id="3593">3593</th><td>  <b>switch</b> (<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3594">3594</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="3595">3595</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#172" title='llvm::Instruction::MemoryOps::Load' data-ref="llvm::Instruction::MemoryOps::Load">Load</a>:</td></tr>
<tr><th id="3596">3596</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel13X86SelectLoadEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel13X86SelectLoadEPKN4llvm11InstructionE">X86SelectLoad</a>(<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>);</td></tr>
<tr><th id="3597">3597</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#173" title='llvm::Instruction::MemoryOps::Store' data-ref="llvm::Instruction::MemoryOps::Store">Store</a>:</td></tr>
<tr><th id="3598">3598</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel14X86SelectStoreEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectStore' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel14X86SelectStoreEPKN4llvm11InstructionE">X86SelectStore</a>(<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>);</td></tr>
<tr><th id="3599">3599</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#127" title='llvm::Instruction::TermOps::Ret' data-ref="llvm::Instruction::TermOps::Ret">Ret</a>:</td></tr>
<tr><th id="3600">3600</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel12X86SelectRetEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectRet' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel12X86SelectRetEPKN4llvm11InstructionE">X86SelectRet</a>(<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>);</td></tr>
<tr><th id="3601">3601</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#206" title='llvm::Instruction::OtherOps::ICmp' data-ref="llvm::Instruction::OtherOps::ICmp">ICmp</a>:</td></tr>
<tr><th id="3602">3602</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#207" title='llvm::Instruction::OtherOps::FCmp' data-ref="llvm::Instruction::OtherOps::FCmp">FCmp</a>:</td></tr>
<tr><th id="3603">3603</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel12X86SelectCmpEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectCmp' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel12X86SelectCmpEPKN4llvm11InstructionE">X86SelectCmp</a>(<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>);</td></tr>
<tr><th id="3604">3604</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#185" title='llvm::Instruction::CastOps::ZExt' data-ref="llvm::Instruction::CastOps::ZExt">ZExt</a>:</td></tr>
<tr><th id="3605">3605</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel13X86SelectZExtEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectZExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel13X86SelectZExtEPKN4llvm11InstructionE">X86SelectZExt</a>(<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>);</td></tr>
<tr><th id="3606">3606</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#186" title='llvm::Instruction::CastOps::SExt' data-ref="llvm::Instruction::CastOps::SExt">SExt</a>:</td></tr>
<tr><th id="3607">3607</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel13X86SelectSExtEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectSExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel13X86SelectSExtEPKN4llvm11InstructionE">X86SelectSExt</a>(<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>);</td></tr>
<tr><th id="3608">3608</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#128" title='llvm::Instruction::TermOps::Br' data-ref="llvm::Instruction::TermOps::Br">Br</a>:</td></tr>
<tr><th id="3609">3609</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel15X86SelectBranchEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectBranch' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel15X86SelectBranchEPKN4llvm11InstructionE">X86SelectBranch</a>(<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>);</td></tr>
<tr><th id="3610">3610</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#162" title='llvm::Instruction::BinaryOps::LShr' data-ref="llvm::Instruction::BinaryOps::LShr">LShr</a>:</td></tr>
<tr><th id="3611">3611</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#163" title='llvm::Instruction::BinaryOps::AShr' data-ref="llvm::Instruction::BinaryOps::AShr">AShr</a>:</td></tr>
<tr><th id="3612">3612</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#161" title='llvm::Instruction::BinaryOps::Shl' data-ref="llvm::Instruction::BinaryOps::Shl">Shl</a>:</td></tr>
<tr><th id="3613">3613</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel14X86SelectShiftEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectShift' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel14X86SelectShiftEPKN4llvm11InstructionE">X86SelectShift</a>(<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>);</td></tr>
<tr><th id="3614">3614</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#154" title='llvm::Instruction::BinaryOps::SDiv' data-ref="llvm::Instruction::BinaryOps::SDiv">SDiv</a>:</td></tr>
<tr><th id="3615">3615</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#153" title='llvm::Instruction::BinaryOps::UDiv' data-ref="llvm::Instruction::BinaryOps::UDiv">UDiv</a>:</td></tr>
<tr><th id="3616">3616</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#157" title='llvm::Instruction::BinaryOps::SRem' data-ref="llvm::Instruction::BinaryOps::SRem">SRem</a>:</td></tr>
<tr><th id="3617">3617</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#156" title='llvm::Instruction::BinaryOps::URem' data-ref="llvm::Instruction::BinaryOps::URem">URem</a>:</td></tr>
<tr><th id="3618">3618</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel15X86SelectDivRemEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectDivRem' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel15X86SelectDivRemEPKN4llvm11InstructionE">X86SelectDivRem</a>(<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>);</td></tr>
<tr><th id="3619">3619</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#210" title='llvm::Instruction::OtherOps::Select' data-ref="llvm::Instruction::OtherOps::Select">Select</a>:</td></tr>
<tr><th id="3620">3620</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel15X86SelectSelectEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectSelect' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel15X86SelectSelectEPKN4llvm11InstructionE">X86SelectSelect</a>(<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>);</td></tr>
<tr><th id="3621">3621</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#184" title='llvm::Instruction::CastOps::Trunc' data-ref="llvm::Instruction::CastOps::Trunc">Trunc</a>:</td></tr>
<tr><th id="3622">3622</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel14X86SelectTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectTrunc' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel14X86SelectTruncEPKN4llvm11InstructionE">X86SelectTrunc</a>(<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>);</td></tr>
<tr><th id="3623">3623</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#192" title='llvm::Instruction::CastOps::FPExt' data-ref="llvm::Instruction::CastOps::FPExt">FPExt</a>:</td></tr>
<tr><th id="3624">3624</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel14X86SelectFPExtEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectFPExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel14X86SelectFPExtEPKN4llvm11InstructionE">X86SelectFPExt</a>(<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>);</td></tr>
<tr><th id="3625">3625</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#191" title='llvm::Instruction::CastOps::FPTrunc' data-ref="llvm::Instruction::CastOps::FPTrunc">FPTrunc</a>:</td></tr>
<tr><th id="3626">3626</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel16X86SelectFPTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectFPTrunc' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86SelectFPTruncEPKN4llvm11InstructionE">X86SelectFPTrunc</a>(<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>);</td></tr>
<tr><th id="3627">3627</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#190" title='llvm::Instruction::CastOps::SIToFP' data-ref="llvm::Instruction::CastOps::SIToFP">SIToFP</a>:</td></tr>
<tr><th id="3628">3628</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel15X86SelectSIToFPEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectSIToFP' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel15X86SelectSIToFPEPKN4llvm11InstructionE">X86SelectSIToFP</a>(<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>);</td></tr>
<tr><th id="3629">3629</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#189" title='llvm::Instruction::CastOps::UIToFP' data-ref="llvm::Instruction::CastOps::UIToFP">UIToFP</a>:</td></tr>
<tr><th id="3630">3630</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel15X86SelectUIToFPEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectUIToFP' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel15X86SelectUIToFPEPKN4llvm11InstructionE">X86SelectUIToFP</a>(<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>);</td></tr>
<tr><th id="3631">3631</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#194" title='llvm::Instruction::CastOps::IntToPtr' data-ref="llvm::Instruction::CastOps::IntToPtr">IntToPtr</a>: <i>// Deliberate fall-through.</i></td></tr>
<tr><th id="3632">3632</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#193" title='llvm::Instruction::CastOps::PtrToInt' data-ref="llvm::Instruction::CastOps::PtrToInt">PtrToInt</a>: {</td></tr>
<tr><th id="3633">3633</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="620SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="620SrcVT">SrcVT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="3634">3634</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="621DstVT" title='DstVT' data-type='llvm::EVT' data-ref="621DstVT">DstVT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="3635">3635</th><td>    <b>if</b> (<a class="local col1 ref" href="#621DstVT" title='DstVT' data-ref="621DstVT">DstVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT6bitsGTES0_" title='llvm::EVT::bitsGT' data-ref="_ZNK4llvm3EVT6bitsGTES0_">bitsGT</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#620SrcVT" title='SrcVT' data-ref="620SrcVT">SrcVT</a>))</td></tr>
<tr><th id="3636">3636</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel13X86SelectZExtEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectZExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel13X86SelectZExtEPKN4llvm11InstructionE">X86SelectZExt</a>(<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>);</td></tr>
<tr><th id="3637">3637</th><td>    <b>if</b> (<a class="local col1 ref" href="#621DstVT" title='DstVT' data-ref="621DstVT">DstVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT6bitsLTES0_" title='llvm::EVT::bitsLT' data-ref="_ZNK4llvm3EVT6bitsLTES0_">bitsLT</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#620SrcVT" title='SrcVT' data-ref="620SrcVT">SrcVT</a>))</td></tr>
<tr><th id="3638">3638</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel14X86SelectTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::X86FastISel::X86SelectTrunc' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel14X86SelectTruncEPKN4llvm11InstructionE">X86SelectTrunc</a>(<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>);</td></tr>
<tr><th id="3639">3639</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="622Reg" title='Reg' data-type='unsigned int' data-ref="622Reg">Reg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="3640">3640</th><td>    <b>if</b> (<a class="local col2 ref" href="#622Reg" title='Reg' data-ref="622Reg">Reg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3641">3641</th><td>    <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>, <a class="local col2 ref" href="#622Reg" title='Reg' data-ref="622Reg">Reg</a>);</td></tr>
<tr><th id="3642">3642</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3643">3643</th><td>  }</td></tr>
<tr><th id="3644">3644</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#195" title='llvm::Instruction::CastOps::BitCast' data-ref="llvm::Instruction::CastOps::BitCast">BitCast</a>: {</td></tr>
<tr><th id="3645">3645</th><td>    <i>// Select SSE2/AVX bitcasts between 128/256 bit vector types.</i></td></tr>
<tr><th id="3646">3646</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasSSE2Ev" title='llvm::X86Subtarget::hasSSE2' data-ref="_ZNK4llvm12X86Subtarget7hasSSE2Ev">hasSSE2</a>())</td></tr>
<tr><th id="3647">3647</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3648">3648</th><td></td></tr>
<tr><th id="3649">3649</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="623SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="623SrcVT">SrcVT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="3650">3650</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="624DstVT" title='DstVT' data-type='llvm::EVT' data-ref="624DstVT">DstVT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="3651">3651</th><td></td></tr>
<tr><th id="3652">3652</th><td>    <b>if</b> (!<a class="local col3 ref" href="#623SrcVT" title='SrcVT' data-ref="623SrcVT">SrcVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>() || !<a class="local col4 ref" href="#624DstVT" title='DstVT' data-ref="624DstVT">DstVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>())</td></tr>
<tr><th id="3653">3653</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3654">3654</th><td></td></tr>
<tr><th id="3655">3655</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="625SVT" title='SVT' data-type='llvm::MVT' data-ref="625SVT">SVT</dfn> = <a class="local col3 ref" href="#623SrcVT" title='SrcVT' data-ref="623SrcVT">SrcVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="3656">3656</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="626DVT" title='DVT' data-type='llvm::MVT' data-ref="626DVT">DVT</dfn> = <a class="local col4 ref" href="#624DstVT" title='DstVT' data-ref="624DstVT">DstVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="3657">3657</th><td></td></tr>
<tr><th id="3658">3658</th><td>    <b>if</b> (!<a class="local col5 ref" href="#625SVT" title='SVT' data-ref="625SVT">SVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT14is128BitVectorEv" title='llvm::MVT::is128BitVector' data-ref="_ZNK4llvm3MVT14is128BitVectorEv">is128BitVector</a>() &amp;&amp;</td></tr>
<tr><th id="3659">3659</th><td>        !(<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</a>() &amp;&amp; <a class="local col5 ref" href="#625SVT" title='SVT' data-ref="625SVT">SVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT14is256BitVectorEv" title='llvm::MVT::is256BitVector' data-ref="_ZNK4llvm3MVT14is256BitVectorEv">is256BitVector</a>()) &amp;&amp;</td></tr>
<tr><th id="3660">3660</th><td>        !(<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>() &amp;&amp; <a class="local col5 ref" href="#625SVT" title='SVT' data-ref="625SVT">SVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT14is512BitVectorEv" title='llvm::MVT::is512BitVector' data-ref="_ZNK4llvm3MVT14is512BitVectorEv">is512BitVector</a>() &amp;&amp;</td></tr>
<tr><th id="3661">3661</th><td>          (<a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasBWIEv" title='llvm::X86Subtarget::hasBWI' data-ref="_ZNK4llvm12X86Subtarget6hasBWIEv">hasBWI</a>() || (<a class="local col5 ref" href="#625SVT" title='SVT' data-ref="625SVT">SVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT19getScalarSizeInBitsEv" title='llvm::MVT::getScalarSizeInBits' data-ref="_ZNK4llvm3MVT19getScalarSizeInBitsEv">getScalarSizeInBits</a>() &gt;= <var>32</var> &amp;&amp;</td></tr>
<tr><th id="3662">3662</th><td>                                   <a class="local col6 ref" href="#626DVT" title='DVT' data-ref="626DVT">DVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT19getScalarSizeInBitsEv" title='llvm::MVT::getScalarSizeInBits' data-ref="_ZNK4llvm3MVT19getScalarSizeInBitsEv">getScalarSizeInBits</a>() &gt;= <var>32</var>))))</td></tr>
<tr><th id="3663">3663</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3664">3664</th><td></td></tr>
<tr><th id="3665">3665</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="627Reg" title='Reg' data-type='unsigned int' data-ref="627Reg">Reg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="3666">3666</th><td>    <b>if</b> (<a class="local col7 ref" href="#627Reg" title='Reg' data-ref="627Reg">Reg</a> == <var>0</var>)</td></tr>
<tr><th id="3667">3667</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3668">3668</th><td></td></tr>
<tr><th id="3669">3669</th><td>    <i>// No instruction is needed for conversion. Reuse the register used by</i></td></tr>
<tr><th id="3670">3670</th><td><i>    // the fist operand.</i></td></tr>
<tr><th id="3671">3671</th><td>    <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col9 ref" href="#619I" title='I' data-ref="619I">I</a>, <a class="local col7 ref" href="#627Reg" title='Reg' data-ref="627Reg">Reg</a>);</td></tr>
<tr><th id="3672">3672</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3673">3673</th><td>  }</td></tr>
<tr><th id="3674">3674</th><td>  }</td></tr>
<tr><th id="3675">3675</th><td></td></tr>
<tr><th id="3676">3676</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3677">3677</th><td>}</td></tr>
<tr><th id="3678">3678</th><td></td></tr>
<tr><th id="3679">3679</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel17X86MaterializeIntEPKN4llvm11ConstantIntENS1_3MVTE" title='(anonymous namespace)::X86FastISel::X86MaterializeInt' data-type='unsigned int (anonymous namespace)::X86FastISel::X86MaterializeInt(const llvm::ConstantInt * CI, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_111X86FastISel17X86MaterializeIntEPKN4llvm11ConstantIntENS1_3MVTE">X86MaterializeInt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col8 decl" id="628CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="628CI">CI</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="629VT" title='VT' data-type='llvm::MVT' data-ref="629VT">VT</dfn>) {</td></tr>
<tr><th id="3680">3680</th><td>  <b>if</b> (<a class="local col9 ref" href="#629VT" title='VT' data-ref="629VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTgtERKS0_" title='llvm::MVT::operator&gt;' data-ref="_ZNK4llvm3MVTgtERKS0_">&gt;</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="3681">3681</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3682">3682</th><td></td></tr>
<tr><th id="3683">3683</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="630Imm" title='Imm' data-type='uint64_t' data-ref="630Imm">Imm</dfn> = <a class="local col8 ref" href="#628CI" title='CI' data-ref="628CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="3684">3684</th><td>  <b>if</b> (<a class="local col0 ref" href="#630Imm" title='Imm' data-ref="630Imm">Imm</a> == <var>0</var>) {</td></tr>
<tr><th id="3685">3685</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="631SrcReg" title='SrcReg' data-type='unsigned int' data-ref="631SrcReg">SrcReg</dfn> = fastEmitInst_(X86::<span class='error' title="no member named &apos;MOV32r0&apos; in namespace &apos;llvm::X86&apos;">MOV32r0</span>, &amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>);</td></tr>
<tr><th id="3686">3686</th><td>    <b>switch</b> (<a class="local col9 ref" href="#629VT" title='VT' data-ref="629VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="3687">3687</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected value type&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 3687)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected value type"</q>);</td></tr>
<tr><th id="3688">3688</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>:</td></tr>
<tr><th id="3689">3689</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:</td></tr>
<tr><th id="3690">3690</th><td>      <b>return</b> fastEmitInst_extractsubreg(MVT::i8, SrcReg, <i>/*Kill=*/</i><b>true</b>,</td></tr>
<tr><th id="3691">3691</th><td>                                        X86::<span class='error' title="no member named &apos;sub_8bit&apos; in namespace &apos;llvm::X86&apos;">sub_8bit</span>);</td></tr>
<tr><th id="3692">3692</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>:</td></tr>
<tr><th id="3693">3693</th><td>      <b>return</b> fastEmitInst_extractsubreg(MVT::i16, SrcReg, <i>/*Kill=*/</i><b>true</b>,</td></tr>
<tr><th id="3694">3694</th><td>                                        X86::<span class='error' title="no member named &apos;sub_16bit&apos; in namespace &apos;llvm::X86&apos;">sub_16bit</span>);</td></tr>
<tr><th id="3695">3695</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>:</td></tr>
<tr><th id="3696">3696</th><td>      <b>return</b> <a class="local col1 ref" href="#631SrcReg" title='SrcReg' data-ref="631SrcReg">SrcReg</a>;</td></tr>
<tr><th id="3697">3697</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>: {</td></tr>
<tr><th id="3698">3698</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="632ResultReg" title='ResultReg' data-type='unsigned int' data-ref="632ResultReg">ResultReg</dfn> = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>);</td></tr>
<tr><th id="3699">3699</th><td>      BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="3700">3700</th><td>              TII.get(TargetOpcode::SUBREG_TO_REG), ResultReg)</td></tr>
<tr><th id="3701">3701</th><td>        .addImm(<var>0</var>).addReg(SrcReg).addImm(X86::<span class='error' title="no member named &apos;sub_32bit&apos; in namespace &apos;llvm::X86&apos;">sub_32bit</span>);</td></tr>
<tr><th id="3702">3702</th><td>      <b>return</b> <a class="local col2 ref" href="#632ResultReg" title='ResultReg' data-ref="632ResultReg">ResultReg</a>;</td></tr>
<tr><th id="3703">3703</th><td>    }</td></tr>
<tr><th id="3704">3704</th><td>    }</td></tr>
<tr><th id="3705">3705</th><td>  }</td></tr>
<tr><th id="3706">3706</th><td></td></tr>
<tr><th id="3707">3707</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="633Opc" title='Opc' data-type='unsigned int' data-ref="633Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="3708">3708</th><td>  <b>switch</b> (<a class="local col9 ref" href="#629VT" title='VT' data-ref="629VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="3709">3709</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected value type&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 3709)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected value type"</q>);</td></tr>
<tr><th id="3710">3710</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>:</td></tr>
<tr><th id="3711">3711</th><td>    <a class="local col9 ref" href="#629VT" title='VT' data-ref="629VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>;</td></tr>
<tr><th id="3712">3712</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="3713">3713</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:  Opc = X86::<span class='error' title="no member named &apos;MOV8ri&apos; in namespace &apos;llvm::X86&apos;">MOV8ri</span>;  <b>break</b>;</td></tr>
<tr><th id="3714">3714</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>: Opc = X86::<span class='error' title="no member named &apos;MOV16ri&apos; in namespace &apos;llvm::X86&apos;">MOV16ri</span>; <b>break</b>;</td></tr>
<tr><th id="3715">3715</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>: Opc = X86::<span class='error' title="no member named &apos;MOV32ri&apos; in namespace &apos;llvm::X86&apos;">MOV32ri</span>; <b>break</b>;</td></tr>
<tr><th id="3716">3716</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>: {</td></tr>
<tr><th id="3717">3717</th><td>    <b>if</b> (isUInt&lt;<var>32</var>&gt;(Imm))</td></tr>
<tr><th id="3718">3718</th><td>      Opc = X86::<span class='error' title="no member named &apos;MOV32ri64&apos; in namespace &apos;llvm::X86&apos;">MOV32ri64</span>;</td></tr>
<tr><th id="3719">3719</th><td>    <b>else</b> <b>if</b> (isInt&lt;<var>32</var>&gt;(Imm))</td></tr>
<tr><th id="3720">3720</th><td>      Opc = X86::<span class='error' title="no member named &apos;MOV64ri32&apos; in namespace &apos;llvm::X86&apos;">MOV64ri32</span>;</td></tr>
<tr><th id="3721">3721</th><td>    <b>else</b></td></tr>
<tr><th id="3722">3722</th><td>      Opc = X86::<span class='error' title="no member named &apos;MOV64ri&apos; in namespace &apos;llvm::X86&apos;">MOV64ri</span>;</td></tr>
<tr><th id="3723">3723</th><td>    <b>break</b>;</td></tr>
<tr><th id="3724">3724</th><td>  }</td></tr>
<tr><th id="3725">3725</th><td>  }</td></tr>
<tr><th id="3726">3726</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14fastEmitInst_iEjPKNS_19TargetRegisterClassEm" title='llvm::FastISel::fastEmitInst_i' data-ref="_ZN4llvm8FastISel14fastEmitInst_iEjPKNS_19TargetRegisterClassEm">fastEmitInst_i</a>(<a class="local col3 ref" href="#633Opc" title='Opc' data-ref="633Opc">Opc</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#629VT" title='VT' data-ref="629VT">VT</a>), <a class="local col0 ref" href="#630Imm" title='Imm' data-ref="630Imm">Imm</a>);</td></tr>
<tr><th id="3727">3727</th><td>}</td></tr>
<tr><th id="3728">3728</th><td></td></tr>
<tr><th id="3729">3729</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel16X86MaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE" title='(anonymous namespace)::X86FastISel::X86MaterializeFP' data-type='unsigned int (anonymous namespace)::X86FastISel::X86MaterializeFP(const llvm::ConstantFP * CFP, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86MaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE">X86MaterializeFP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col4 decl" id="634CFP" title='CFP' data-type='const llvm::ConstantFP *' data-ref="634CFP">CFP</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="635VT" title='VT' data-type='llvm::MVT' data-ref="635VT">VT</dfn>) {</td></tr>
<tr><th id="3730">3730</th><td>  <b>if</b> (<a class="local col4 ref" href="#634CFP" title='CFP' data-ref="634CFP">CFP</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constant.h.html#_ZNK4llvm8Constant11isNullValueEv" title='llvm::Constant::isNullValue' data-ref="_ZNK4llvm8Constant11isNullValueEv">isNullValue</a>())</td></tr>
<tr><th id="3731">3731</th><td>    <b>return</b> <a class="virtual tu member" href="#_ZN12_GLOBAL__N_111X86FastISel24fastMaterializeFloatZeroEPKN4llvm10ConstantFPE" title='(anonymous namespace)::X86FastISel::fastMaterializeFloatZero' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel24fastMaterializeFloatZeroEPKN4llvm10ConstantFPE">fastMaterializeFloatZero</a>(<a class="local col4 ref" href="#634CFP" title='CFP' data-ref="634CFP">CFP</a>);</td></tr>
<tr><th id="3732">3732</th><td></td></tr>
<tr><th id="3733">3733</th><td>  <i>// Can't handle alternate code models yet.</i></td></tr>
<tr><th id="3734">3734</th><td>  <span class="namespace">CodeModel::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model" title='llvm::CodeModel::Model' data-ref="llvm::CodeModel::Model">Model</a> <dfn class="local col6 decl" id="636CM" title='CM' data-type='CodeModel::Model' data-ref="636CM">CM</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TM" title='llvm::FastISel::TM' data-ref="llvm::FastISel::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>();</td></tr>
<tr><th id="3735">3735</th><td>  <b>if</b> (<a class="local col6 ref" href="#636CM" title='CM' data-ref="636CM">CM</a> != <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Small" title='llvm::CodeModel::Model::Small' data-ref="llvm::CodeModel::Model::Small">Small</a> &amp;&amp; <a class="local col6 ref" href="#636CM" title='CM' data-ref="636CM">CM</a> != <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Large" title='llvm::CodeModel::Model::Large' data-ref="llvm::CodeModel::Model::Large">Large</a>)</td></tr>
<tr><th id="3736">3736</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3737">3737</th><td></td></tr>
<tr><th id="3738">3738</th><td>  <i>// Get opcode and regclass of the output for the given load instruction.</i></td></tr>
<tr><th id="3739">3739</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="637Opc" title='Opc' data-type='unsigned int' data-ref="637Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="3740">3740</th><td>  <em>bool</em> <dfn class="local col8 decl" id="638HasAVX" title='HasAVX' data-type='bool' data-ref="638HasAVX">HasAVX</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</a>();</td></tr>
<tr><th id="3741">3741</th><td>  <em>bool</em> <dfn class="local col9 decl" id="639HasAVX512" title='HasAVX512' data-type='bool' data-ref="639HasAVX512">HasAVX512</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>();</td></tr>
<tr><th id="3742">3742</th><td>  <b>switch</b> (<a class="local col5 ref" href="#635VT" title='VT' data-ref="635VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="3743">3743</th><td>  <b>default</b>: <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3744">3744</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>:</td></tr>
<tr><th id="3745">3745</th><td>    <b>if</b> (X86ScalarSSEf32)</td></tr>
<tr><th id="3746">3746</th><td>      Opc = HasAVX512 ? X86::<span class='error' title="no member named &apos;VMOVSSZrm&apos; in namespace &apos;llvm::X86&apos;">VMOVSSZrm</span> : HasAVX ? X86::<span class='error' title="no member named &apos;VMOVSSrm&apos; in namespace &apos;llvm::X86&apos;">VMOVSSrm</span> : X86::<span class='error' title="no member named &apos;MOVSSrm&apos; in namespace &apos;llvm::X86&apos;">MOVSSrm</span>;</td></tr>
<tr><th id="3747">3747</th><td>    <b>else</b></td></tr>
<tr><th id="3748">3748</th><td>      Opc = X86::<span class='error' title="no member named &apos;LD_Fp32m&apos; in namespace &apos;llvm::X86&apos;">LD_Fp32m</span>;</td></tr>
<tr><th id="3749">3749</th><td>    <b>break</b>;</td></tr>
<tr><th id="3750">3750</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>:</td></tr>
<tr><th id="3751">3751</th><td>    <b>if</b> (X86ScalarSSEf64)</td></tr>
<tr><th id="3752">3752</th><td>      Opc = HasAVX512 ? X86::<span class='error' title="no member named &apos;VMOVSDZrm&apos; in namespace &apos;llvm::X86&apos;">VMOVSDZrm</span> : HasAVX ? X86::<span class='error' title="no member named &apos;VMOVSDrm&apos; in namespace &apos;llvm::X86&apos;">VMOVSDrm</span> : X86::<span class='error' title="no member named &apos;MOVSDrm&apos; in namespace &apos;llvm::X86&apos;">MOVSDrm</span>;</td></tr>
<tr><th id="3753">3753</th><td>    <b>else</b></td></tr>
<tr><th id="3754">3754</th><td>      Opc = X86::<span class='error' title="no member named &apos;LD_Fp64m&apos; in namespace &apos;llvm::X86&apos;">LD_Fp64m</span>;</td></tr>
<tr><th id="3755">3755</th><td>    <b>break</b>;</td></tr>
<tr><th id="3756">3756</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f80" title='llvm::MVT::SimpleValueType::f80' data-ref="llvm::MVT::SimpleValueType::f80">f80</a>:</td></tr>
<tr><th id="3757">3757</th><td>    <i>// No f80 support yet.</i></td></tr>
<tr><th id="3758">3758</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3759">3759</th><td>  }</td></tr>
<tr><th id="3760">3760</th><td></td></tr>
<tr><th id="3761">3761</th><td>  <i>// MachineConstantPool wants an explicit alignment.</i></td></tr>
<tr><th id="3762">3762</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="640Align" title='Align' data-type='unsigned int' data-ref="640Align">Align</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout20getPrefTypeAlignmentEPNS_4TypeE" title='llvm::DataLayout::getPrefTypeAlignment' data-ref="_ZNK4llvm10DataLayout20getPrefTypeAlignmentEPNS_4TypeE">getPrefTypeAlignment</a>(<a class="local col4 ref" href="#634CFP" title='CFP' data-ref="634CFP">CFP</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="3763">3763</th><td>  <b>if</b> (<a class="local col0 ref" href="#640Align" title='Align' data-ref="640Align">Align</a> == <var>0</var>) {</td></tr>
<tr><th id="3764">3764</th><td>    <i>// Alignment of vector types. FIXME!</i></td></tr>
<tr><th id="3765">3765</th><td>    <a class="local col0 ref" href="#640Align" title='Align' data-ref="640Align">Align</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeAllocSize' data-ref="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE">getTypeAllocSize</a>(<a class="local col4 ref" href="#634CFP" title='CFP' data-ref="634CFP">CFP</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="3766">3766</th><td>  }</td></tr>
<tr><th id="3767">3767</th><td></td></tr>
<tr><th id="3768">3768</th><td>  <i>// x86-32 PIC requires a PIC base register for constant pools.</i></td></tr>
<tr><th id="3769">3769</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="641PICBase" title='PICBase' data-type='unsigned int' data-ref="641PICBase">PICBase</dfn> = <var>0</var>;</td></tr>
<tr><th id="3770">3770</th><td>  <em>unsigned</em> <em>char</em> <dfn class="local col2 decl" id="642OpFlag" title='OpFlag' data-type='unsigned char' data-ref="642OpFlag">OpFlag</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget22classifyLocalReferenceEPKNS_11GlobalValueE" title='llvm::X86Subtarget::classifyLocalReference' data-ref="_ZNK4llvm12X86Subtarget22classifyLocalReferenceEPKNS_11GlobalValueE">classifyLocalReference</a>(<b>nullptr</b>);</td></tr>
<tr><th id="3771">3771</th><td>  <b>if</b> (<a class="local col2 ref" href="#642OpFlag" title='OpFlag' data-ref="642OpFlag">OpFlag</a> == <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_PIC_BASE_OFFSET" title='llvm::X86II::TOF::MO_PIC_BASE_OFFSET' data-ref="llvm::X86II::TOF::MO_PIC_BASE_OFFSET">MO_PIC_BASE_OFFSET</a>)</td></tr>
<tr><th id="3772">3772</th><td>    <a class="local col1 ref" href="#641PICBase" title='PICBase' data-ref="641PICBase">PICBase</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_111X86FastISel12getInstrInfoEv" title='(anonymous namespace)::X86FastISel::getInstrInfo' data-use='c' data-ref="_ZNK12_GLOBAL__N_111X86FastISel12getInstrInfoEv">getInstrInfo</a>()-&gt;<a class="ref" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo16getGlobalBaseRegEPNS_15MachineFunctionE" title='llvm::X86InstrInfo::getGlobalBaseReg' data-ref="_ZNK4llvm12X86InstrInfo16getGlobalBaseRegEPNS_15MachineFunctionE">getGlobalBaseReg</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>);</td></tr>
<tr><th id="3773">3773</th><td>  <b>else</b> <b>if</b> (<a class="local col2 ref" href="#642OpFlag" title='OpFlag' data-ref="642OpFlag">OpFlag</a> == <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_GOTOFF" title='llvm::X86II::TOF::MO_GOTOFF' data-ref="llvm::X86II::TOF::MO_GOTOFF">MO_GOTOFF</a>)</td></tr>
<tr><th id="3774">3774</th><td>    <a class="local col1 ref" href="#641PICBase" title='PICBase' data-ref="641PICBase">PICBase</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_111X86FastISel12getInstrInfoEv" title='(anonymous namespace)::X86FastISel::getInstrInfo' data-use='c' data-ref="_ZNK12_GLOBAL__N_111X86FastISel12getInstrInfoEv">getInstrInfo</a>()-&gt;<a class="ref" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo16getGlobalBaseRegEPNS_15MachineFunctionE" title='llvm::X86InstrInfo::getGlobalBaseReg' data-ref="_ZNK4llvm12X86InstrInfo16getGlobalBaseRegEPNS_15MachineFunctionE">getGlobalBaseReg</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>);</td></tr>
<tr><th id="3775">3775</th><td>  <b>else</b> <b>if</b> (Subtarget-&gt;is64Bit() &amp;&amp; TM.getCodeModel() == CodeModel::Small)</td></tr>
<tr><th id="3776">3776</th><td>    PICBase = X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span>;</td></tr>
<tr><th id="3777">3777</th><td></td></tr>
<tr><th id="3778">3778</th><td>  <i>// Create the load from the constant pool.</i></td></tr>
<tr><th id="3779">3779</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="643CPI" title='CPI' data-type='unsigned int' data-ref="643CPI">CPI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MCP" title='llvm::FastISel::MCP' data-ref="llvm::FastISel::MCP">MCP</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj">getConstantPoolIndex</a>(<a class="local col4 ref" href="#634CFP" title='CFP' data-ref="634CFP">CFP</a>, <a class="local col0 ref" href="#640Align" title='Align' data-ref="640Align">Align</a>);</td></tr>
<tr><th id="3780">3780</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="644ResultReg" title='ResultReg' data-type='unsigned int' data-ref="644ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col5 ref" href="#635VT" title='VT' data-ref="635VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>));</td></tr>
<tr><th id="3781">3781</th><td></td></tr>
<tr><th id="3782">3782</th><td>  <b>if</b> (<a class="local col6 ref" href="#636CM" title='CM' data-ref="636CM">CM</a> == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Large" title='llvm::CodeModel::Model::Large' data-ref="llvm::CodeModel::Model::Large">Large</a>) {</td></tr>
<tr><th id="3783">3783</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="645AddrReg" title='AddrReg' data-type='unsigned int' data-ref="645AddrReg">AddrReg</dfn> = createResultReg(&amp;X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>);</td></tr>
<tr><th id="3784">3784</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;MOV64ri&apos; in namespace &apos;llvm::X86&apos;">MOV64ri</span>),</td></tr>
<tr><th id="3785">3785</th><td>            AddrReg)</td></tr>
<tr><th id="3786">3786</th><td>      .addConstantPoolIndex(CPI, <var>0</var>, OpFlag);</td></tr>
<tr><th id="3787">3787</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="646MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="646MIB">MIB</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="3788">3788</th><td>                                      <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#637Opc" title='Opc' data-ref="637Opc">Opc</a>), <a class="local col4 ref" href="#644ResultReg" title='ResultReg' data-ref="644ResultReg">ResultReg</a>);</td></tr>
<tr><th id="3789">3789</th><td>    <a class="ref" href="X86InstrBuilder.h.html#_ZN4llvmL12addDirectMemERKNS_19MachineInstrBuilderEj" title='llvm::addDirectMem' data-ref="_ZN4llvmL12addDirectMemERKNS_19MachineInstrBuilderEj">addDirectMem</a>(<a class="local col6 ref" href="#646MIB" title='MIB' data-ref="646MIB">MIB</a>, <a class="local col5 ref" href="#645AddrReg" title='AddrReg' data-ref="645AddrReg">AddrReg</a>);</td></tr>
<tr><th id="3790">3790</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col7 decl" id="647MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="647MMO">MMO</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="3791">3791</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo15getConstantPoolERNS_15MachineFunctionE" title='llvm::MachinePointerInfo::getConstantPool' data-ref="_ZN4llvm18MachinePointerInfo15getConstantPoolERNS_15MachineFunctionE">getConstantPool</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a></span>),</td></tr>
<tr><th id="3792">3792</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout14getPointerSizeEj" title='llvm::DataLayout::getPointerSize' data-ref="_ZNK4llvm10DataLayout14getPointerSizeEj">getPointerSize</a>(), <a class="local col0 ref" href="#640Align" title='Align' data-ref="640Align">Align</a>);</td></tr>
<tr><th id="3793">3793</th><td>    <a class="local col6 ref" href="#646MIB" title='MIB' data-ref="646MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE" title='llvm::MachineInstr::addMemOperand' data-ref="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE">addMemOperand</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a></span>, <a class="local col7 ref" href="#647MMO" title='MMO' data-ref="647MMO">MMO</a>);</td></tr>
<tr><th id="3794">3794</th><td>    <b>return</b> <a class="local col4 ref" href="#644ResultReg" title='ResultReg' data-ref="644ResultReg">ResultReg</a>;</td></tr>
<tr><th id="3795">3795</th><td>  }</td></tr>
<tr><th id="3796">3796</th><td></td></tr>
<tr><th id="3797">3797</th><td>  <a class="ref" href="X86InstrBuilder.h.html#_ZN4llvmL24addConstantPoolReferenceERKNS_19MachineInstrBuilderEjjh" title='llvm::addConstantPoolReference' data-ref="_ZN4llvmL24addConstantPoolReferenceERKNS_19MachineInstrBuilderEjjh">addConstantPoolReference</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="3798">3798</th><td>                                   <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#637Opc" title='Opc' data-ref="637Opc">Opc</a>), <a class="local col4 ref" href="#644ResultReg" title='ResultReg' data-ref="644ResultReg">ResultReg</a>),</td></tr>
<tr><th id="3799">3799</th><td>                           <a class="local col3 ref" href="#643CPI" title='CPI' data-ref="643CPI">CPI</a>, <a class="local col1 ref" href="#641PICBase" title='PICBase' data-ref="641PICBase">PICBase</a>, <a class="local col2 ref" href="#642OpFlag" title='OpFlag' data-ref="642OpFlag">OpFlag</a>);</td></tr>
<tr><th id="3800">3800</th><td>  <b>return</b> <a class="local col4 ref" href="#644ResultReg" title='ResultReg' data-ref="644ResultReg">ResultReg</a>;</td></tr>
<tr><th id="3801">3801</th><td>}</td></tr>
<tr><th id="3802">3802</th><td></td></tr>
<tr><th id="3803">3803</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel16X86MaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE" title='(anonymous namespace)::X86FastISel::X86MaterializeGV' data-type='unsigned int (anonymous namespace)::X86FastISel::X86MaterializeGV(const llvm::GlobalValue * GV, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86MaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE">X86MaterializeGV</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col8 decl" id="648GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="648GV">GV</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="649VT" title='VT' data-type='llvm::MVT' data-ref="649VT">VT</dfn>) {</td></tr>
<tr><th id="3804">3804</th><td>  <i>// Can't handle alternate code models yet.</i></td></tr>
<tr><th id="3805">3805</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TM" title='llvm::FastISel::TM' data-ref="llvm::FastISel::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() != <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Small" title='llvm::CodeModel::Model::Small' data-ref="llvm::CodeModel::Model::Small">Small</a>)</td></tr>
<tr><th id="3806">3806</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3807">3807</th><td></td></tr>
<tr><th id="3808">3808</th><td>  <i>// Materialize addresses with LEA/MOV instructions.</i></td></tr>
<tr><th id="3809">3809</th><td>  <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> <a class="ref fake" href="X86InstrBuilder.h.html#_ZN4llvm14X86AddressModeC1Ev" title='llvm::X86AddressMode::X86AddressMode' data-ref="_ZN4llvm14X86AddressModeC1Ev"></a><dfn class="local col0 decl" id="650AM" title='AM' data-type='llvm::X86AddressMode' data-ref="650AM">AM</dfn>;</td></tr>
<tr><th id="3810">3810</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::X86SelectAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">X86SelectAddress</a>(<a class="local col8 ref" href="#648GV" title='GV' data-ref="648GV">GV</a>, <span class='refarg'><a class="local col0 ref" href="#650AM" title='AM' data-ref="650AM">AM</a></span>)) {</td></tr>
<tr><th id="3811">3811</th><td>    <i>// If the expression is just a basereg, then we're done, otherwise we need</i></td></tr>
<tr><th id="3812">3812</th><td><i>    // to emit an LEA.</i></td></tr>
<tr><th id="3813">3813</th><td>    <b>if</b> (<a class="local col0 ref" href="#650AM" title='AM' data-ref="650AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::BaseType" title='llvm::X86AddressMode::BaseType' data-ref="llvm::X86AddressMode::BaseType">BaseType</a> == <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a>::<a class="enum" href="X86InstrBuilder.h.html#llvm::X86AddressMode::RegBase" title='llvm::X86AddressMode::RegBase' data-ref="llvm::X86AddressMode::RegBase">RegBase</a> &amp;&amp;</td></tr>
<tr><th id="3814">3814</th><td>        <a class="local col0 ref" href="#650AM" title='AM' data-ref="650AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</a> == <var>0</var> &amp;&amp; <a class="local col0 ref" href="#650AM" title='AM' data-ref="650AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Disp" title='llvm::X86AddressMode::Disp' data-ref="llvm::X86AddressMode::Disp">Disp</a> == <var>0</var> &amp;&amp; <a class="local col0 ref" href="#650AM" title='AM' data-ref="650AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::GV" title='llvm::X86AddressMode::GV' data-ref="llvm::X86AddressMode::GV">GV</a> == <b>nullptr</b>)</td></tr>
<tr><th id="3815">3815</th><td>      <b>return</b> <a class="local col0 ref" href="#650AM" title='AM' data-ref="650AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a>;</td></tr>
<tr><th id="3816">3816</th><td></td></tr>
<tr><th id="3817">3817</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="651ResultReg" title='ResultReg' data-type='unsigned int' data-ref="651ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#649VT" title='VT' data-ref="649VT">VT</a>));</td></tr>
<tr><th id="3818">3818</th><td>    <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TM" title='llvm::FastISel::TM' data-ref="llvm::FastISel::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine18getRelocationModelEv" title='llvm::TargetMachine::getRelocationModel' data-ref="_ZNK4llvm13TargetMachine18getRelocationModelEv">getRelocationModel</a>() == <span class="namespace">Reloc::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model::Static" title='llvm::Reloc::Model::Static' data-ref="llvm::Reloc::Model::Static">Static</a> &amp;&amp;</td></tr>
<tr><th id="3819">3819</th><td>        <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>) <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>) {</td></tr>
<tr><th id="3820">3820</th><td>      <i>// The displacement code could be more than 32 bits away so we need to use</i></td></tr>
<tr><th id="3821">3821</th><td><i>      // an instruction with a 64 bit immediate</i></td></tr>
<tr><th id="3822">3822</th><td>      BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(X86::<span class='error' title="no member named &apos;MOV64ri&apos; in namespace &apos;llvm::X86&apos;">MOV64ri</span>),</td></tr>
<tr><th id="3823">3823</th><td>              ResultReg)</td></tr>
<tr><th id="3824">3824</th><td>        .addGlobalAddress(GV);</td></tr>
<tr><th id="3825">3825</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3826">3826</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="652Opc" title='Opc' data-type='unsigned int' data-ref="652Opc">Opc</dfn> =</td></tr>
<tr><th id="3827">3827</th><td>          TLI.getPointerTy(DL) == MVT::i32</td></tr>
<tr><th id="3828">3828</th><td>              ? (Subtarget-&gt;isTarget64BitILP32() ? X86::<span class='error' title="no member named &apos;LEA64_32r&apos; in namespace &apos;llvm::X86&apos;">LEA64_32r</span> : X86::<span class='error' title="no member named &apos;LEA32r&apos; in namespace &apos;llvm::X86&apos;">LEA32r</span>)</td></tr>
<tr><th id="3829">3829</th><td>              : X86::<span class='error' title="no member named &apos;LEA64r&apos; in namespace &apos;llvm::X86&apos;">LEA64r</span>;</td></tr>
<tr><th id="3830">3830</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel14addFullAddressERKN4llvm19MachineInstrBuilderERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::addFullAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel14addFullAddressERKN4llvm19MachineInstrBuilderERNS1_14X86AddressModeE">addFullAddress</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="3831">3831</th><td>                             <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#652Opc" title='Opc' data-ref="652Opc">Opc</a>), <a class="local col1 ref" href="#651ResultReg" title='ResultReg' data-ref="651ResultReg">ResultReg</a>), <span class='refarg'><a class="local col0 ref" href="#650AM" title='AM' data-ref="650AM">AM</a></span>);</td></tr>
<tr><th id="3832">3832</th><td>    }</td></tr>
<tr><th id="3833">3833</th><td>    <b>return</b> <a class="local col1 ref" href="#651ResultReg" title='ResultReg' data-ref="651ResultReg">ResultReg</a>;</td></tr>
<tr><th id="3834">3834</th><td>  }</td></tr>
<tr><th id="3835">3835</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3836">3836</th><td>}</td></tr>
<tr><th id="3837">3837</th><td></td></tr>
<tr><th id="3838">3838</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel23fastMaterializeConstantEPKN4llvm8ConstantE" title='(anonymous namespace)::X86FastISel::fastMaterializeConstant' data-type='unsigned int (anonymous namespace)::X86FastISel::fastMaterializeConstant(const llvm::Constant * C)' data-ref="_ZN12_GLOBAL__N_111X86FastISel23fastMaterializeConstantEPKN4llvm8ConstantE">fastMaterializeConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col3 decl" id="653C" title='C' data-type='const llvm::Constant *' data-ref="653C">C</dfn>) {</td></tr>
<tr><th id="3839">3839</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="654CEVT" title='CEVT' data-type='llvm::EVT' data-ref="654CEVT">CEVT</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col3 ref" href="#653C" title='C' data-ref="653C">C</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="3840">3840</th><td></td></tr>
<tr><th id="3841">3841</th><td>  <i>// Only handle simple types.</i></td></tr>
<tr><th id="3842">3842</th><td>  <b>if</b> (!<a class="local col4 ref" href="#654CEVT" title='CEVT' data-ref="654CEVT">CEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>())</td></tr>
<tr><th id="3843">3843</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3844">3844</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="655VT" title='VT' data-type='llvm::MVT' data-ref="655VT">VT</dfn> = <a class="local col4 ref" href="#654CEVT" title='CEVT' data-ref="654CEVT">CEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="3845">3845</th><td></td></tr>
<tr><th id="3846">3846</th><td>  <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col6 decl" id="656CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="656CI"><a class="local col6 ref" href="#656CI" title='CI' data-ref="656CI">CI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col3 ref" href="#653C" title='C' data-ref="653C">C</a>))</td></tr>
<tr><th id="3847">3847</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel17X86MaterializeIntEPKN4llvm11ConstantIntENS1_3MVTE" title='(anonymous namespace)::X86FastISel::X86MaterializeInt' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel17X86MaterializeIntEPKN4llvm11ConstantIntENS1_3MVTE">X86MaterializeInt</a>(<a class="local col6 ref" href="#656CI" title='CI' data-ref="656CI">CI</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#655VT" title='VT' data-ref="655VT">VT</a>);</td></tr>
<tr><th id="3848">3848</th><td>  <b>else</b> <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col7 decl" id="657CFP" title='CFP' data-type='const llvm::ConstantFP *' data-ref="657CFP"><a class="local col7 ref" href="#657CFP" title='CFP' data-ref="657CFP">CFP</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a>&gt;(<a class="local col3 ref" href="#653C" title='C' data-ref="653C">C</a>))</td></tr>
<tr><th id="3849">3849</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel16X86MaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE" title='(anonymous namespace)::X86FastISel::X86MaterializeFP' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86MaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE">X86MaterializeFP</a>(<a class="local col7 ref" href="#657CFP" title='CFP' data-ref="657CFP">CFP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#655VT" title='VT' data-ref="655VT">VT</a>);</td></tr>
<tr><th id="3850">3850</th><td>  <b>else</b> <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col8 decl" id="658GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="658GV"><a class="local col8 ref" href="#658GV" title='GV' data-ref="658GV">GV</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a>&gt;(<a class="local col3 ref" href="#653C" title='C' data-ref="653C">C</a>))</td></tr>
<tr><th id="3851">3851</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel16X86MaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE" title='(anonymous namespace)::X86FastISel::X86MaterializeGV' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86MaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE">X86MaterializeGV</a>(<a class="local col8 ref" href="#658GV" title='GV' data-ref="658GV">GV</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#655VT" title='VT' data-ref="655VT">VT</a>);</td></tr>
<tr><th id="3852">3852</th><td></td></tr>
<tr><th id="3853">3853</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3854">3854</th><td>}</td></tr>
<tr><th id="3855">3855</th><td></td></tr>
<tr><th id="3856">3856</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE" title='(anonymous namespace)::X86FastISel::fastMaterializeAlloca' data-type='unsigned int (anonymous namespace)::X86FastISel::fastMaterializeAlloca(const llvm::AllocaInst * C)' data-ref="_ZN12_GLOBAL__N_111X86FastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE">fastMaterializeAlloca</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a> *<dfn class="local col9 decl" id="659C" title='C' data-type='const llvm::AllocaInst *' data-ref="659C">C</dfn>) {</td></tr>
<tr><th id="3857">3857</th><td>  <i>// Fail on dynamic allocas. At this point, getRegForValue has already</i></td></tr>
<tr><th id="3858">3858</th><td><i>  // checked its CSE maps, so if we're here trying to handle a dynamic</i></td></tr>
<tr><th id="3859">3859</th><td><i>  // alloca, we're not going to succeed. X86SelectAddress has a</i></td></tr>
<tr><th id="3860">3860</th><td><i>  // check for dynamic allocas, because it's called directly from</i></td></tr>
<tr><th id="3861">3861</th><td><i>  // various places, but targetMaterializeAlloca also needs a check</i></td></tr>
<tr><th id="3862">3862</th><td><i>  // in order to avoid recursion between getRegForValue,</i></td></tr>
<tr><th id="3863">3863</th><td><i>  // X86SelectAddrss, and targetMaterializeAlloca.</i></td></tr>
<tr><th id="3864">3864</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap">StaticAllocaMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col9 ref" href="#659C" title='C' data-ref="659C">C</a>))</td></tr>
<tr><th id="3865">3865</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3866">3866</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (C-&gt;isStaticAlloca() &amp;&amp; &quot;dynamic alloca in the static alloca map?&quot;) ? void (0) : __assert_fail (&quot;C-&gt;isStaticAlloca() &amp;&amp; \&quot;dynamic alloca in the static alloca map?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FastISel.cpp&quot;, 3866, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#659C" title='C' data-ref="659C">C</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10AllocaInst14isStaticAllocaEv" title='llvm::AllocaInst::isStaticAlloca' data-ref="_ZNK4llvm10AllocaInst14isStaticAllocaEv">isStaticAlloca</a>() &amp;&amp; <q>"dynamic alloca in the static alloca map?"</q>);</td></tr>
<tr><th id="3867">3867</th><td></td></tr>
<tr><th id="3868">3868</th><td>  <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> <a class="ref fake" href="X86InstrBuilder.h.html#_ZN4llvm14X86AddressModeC1Ev" title='llvm::X86AddressMode::X86AddressMode' data-ref="_ZN4llvm14X86AddressModeC1Ev"></a><dfn class="local col0 decl" id="660AM" title='AM' data-type='llvm::X86AddressMode' data-ref="660AM">AM</dfn>;</td></tr>
<tr><th id="3869">3869</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::X86SelectAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">X86SelectAddress</a>(<a class="local col9 ref" href="#659C" title='C' data-ref="659C">C</a>, <span class='refarg'><a class="local col0 ref" href="#660AM" title='AM' data-ref="660AM">AM</a></span>))</td></tr>
<tr><th id="3870">3870</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3871">3871</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="661Opc" title='Opc' data-type='unsigned int' data-ref="661Opc">Opc</dfn> =</td></tr>
<tr><th id="3872">3872</th><td>      TLI.getPointerTy(DL) == MVT::i32</td></tr>
<tr><th id="3873">3873</th><td>          ? (Subtarget-&gt;isTarget64BitILP32() ? X86::<span class='error' title="no member named &apos;LEA64_32r&apos; in namespace &apos;llvm::X86&apos;">LEA64_32r</span> : X86::<span class='error' title="no member named &apos;LEA32r&apos; in namespace &apos;llvm::X86&apos;">LEA32r</span>)</td></tr>
<tr><th id="3874">3874</th><td>          : X86::<span class='error' title="no member named &apos;LEA64r&apos; in namespace &apos;llvm::X86&apos;">LEA64r</span>;</td></tr>
<tr><th id="3875">3875</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="662RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="662RC">RC</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>));</td></tr>
<tr><th id="3876">3876</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="663ResultReg" title='ResultReg' data-type='unsigned int' data-ref="663ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col2 ref" href="#662RC" title='RC' data-ref="662RC">RC</a>);</td></tr>
<tr><th id="3877">3877</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel14addFullAddressERKN4llvm19MachineInstrBuilderERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::addFullAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel14addFullAddressERKN4llvm19MachineInstrBuilderERNS1_14X86AddressModeE">addFullAddress</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="3878">3878</th><td>                         <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#661Opc" title='Opc' data-ref="661Opc">Opc</a>), <a class="local col3 ref" href="#663ResultReg" title='ResultReg' data-ref="663ResultReg">ResultReg</a>), <span class='refarg'><a class="local col0 ref" href="#660AM" title='AM' data-ref="660AM">AM</a></span>);</td></tr>
<tr><th id="3879">3879</th><td>  <b>return</b> <a class="local col3 ref" href="#663ResultReg" title='ResultReg' data-ref="663ResultReg">ResultReg</a>;</td></tr>
<tr><th id="3880">3880</th><td>}</td></tr>
<tr><th id="3881">3881</th><td></td></tr>
<tr><th id="3882">3882</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel24fastMaterializeFloatZeroEPKN4llvm10ConstantFPE" title='(anonymous namespace)::X86FastISel::fastMaterializeFloatZero' data-type='unsigned int (anonymous namespace)::X86FastISel::fastMaterializeFloatZero(const llvm::ConstantFP * CF)' data-ref="_ZN12_GLOBAL__N_111X86FastISel24fastMaterializeFloatZeroEPKN4llvm10ConstantFPE">fastMaterializeFloatZero</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col4 decl" id="664CF" title='CF' data-type='const llvm::ConstantFP *' data-ref="664CF">CF</dfn>) {</td></tr>
<tr><th id="3883">3883</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col5 decl" id="665VT" title='VT' data-type='llvm::MVT' data-ref="665VT">VT</dfn>;</td></tr>
<tr><th id="3884">3884</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::X86FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb">isTypeLegal</a>(<a class="local col4 ref" href="#664CF" title='CF' data-ref="664CF">CF</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col5 ref" href="#665VT" title='VT' data-ref="665VT">VT</a></span>))</td></tr>
<tr><th id="3885">3885</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3886">3886</th><td></td></tr>
<tr><th id="3887">3887</th><td>  <i>// Get opcode and regclass for the given zero.</i></td></tr>
<tr><th id="3888">3888</th><td>  <em>bool</em> <dfn class="local col6 decl" id="666HasAVX512" title='HasAVX512' data-type='bool' data-ref="666HasAVX512">HasAVX512</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FastISel::Subtarget" title='(anonymous namespace)::X86FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>();</td></tr>
<tr><th id="3889">3889</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="667Opc" title='Opc' data-type='unsigned int' data-ref="667Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="3890">3890</th><td>  <b>switch</b> (<a class="local col5 ref" href="#665VT" title='VT' data-ref="665VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="3891">3891</th><td>  <b>default</b>: <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3892">3892</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>:</td></tr>
<tr><th id="3893">3893</th><td>    <b>if</b> (X86ScalarSSEf32)</td></tr>
<tr><th id="3894">3894</th><td>      Opc = HasAVX512 ? X86::<span class='error' title="no member named &apos;AVX512_FsFLD0SS&apos; in namespace &apos;llvm::X86&apos;">AVX512_FsFLD0SS</span> : X86::<span class='error' title="no member named &apos;FsFLD0SS&apos; in namespace &apos;llvm::X86&apos;">FsFLD0SS</span>;</td></tr>
<tr><th id="3895">3895</th><td>    <b>else</b></td></tr>
<tr><th id="3896">3896</th><td>      Opc = X86::<span class='error' title="no member named &apos;LD_Fp032&apos; in namespace &apos;llvm::X86&apos;">LD_Fp032</span>;</td></tr>
<tr><th id="3897">3897</th><td>    <b>break</b>;</td></tr>
<tr><th id="3898">3898</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>:</td></tr>
<tr><th id="3899">3899</th><td>    <b>if</b> (X86ScalarSSEf64)</td></tr>
<tr><th id="3900">3900</th><td>      Opc = HasAVX512 ? X86::<span class='error' title="no member named &apos;AVX512_FsFLD0SD&apos; in namespace &apos;llvm::X86&apos;">AVX512_FsFLD0SD</span> : X86::<span class='error' title="no member named &apos;FsFLD0SD&apos; in namespace &apos;llvm::X86&apos;">FsFLD0SD</span>;</td></tr>
<tr><th id="3901">3901</th><td>    <b>else</b></td></tr>
<tr><th id="3902">3902</th><td>      Opc = X86::<span class='error' title="no member named &apos;LD_Fp064&apos; in namespace &apos;llvm::X86&apos;">LD_Fp064</span>;</td></tr>
<tr><th id="3903">3903</th><td>    <b>break</b>;</td></tr>
<tr><th id="3904">3904</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f80" title='llvm::MVT::SimpleValueType::f80' data-ref="llvm::MVT::SimpleValueType::f80">f80</a>:</td></tr>
<tr><th id="3905">3905</th><td>    <i>// No f80 support yet.</i></td></tr>
<tr><th id="3906">3906</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3907">3907</th><td>  }</td></tr>
<tr><th id="3908">3908</th><td></td></tr>
<tr><th id="3909">3909</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="668ResultReg" title='ResultReg' data-type='unsigned int' data-ref="668ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#665VT" title='VT' data-ref="665VT">VT</a>));</td></tr>
<tr><th id="3910">3910</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#667Opc" title='Opc' data-ref="667Opc">Opc</a>), <a class="local col8 ref" href="#668ResultReg" title='ResultReg' data-ref="668ResultReg">ResultReg</a>);</td></tr>
<tr><th id="3911">3911</th><td>  <b>return</b> <a class="local col8 ref" href="#668ResultReg" title='ResultReg' data-ref="668ResultReg">ResultReg</a>;</td></tr>
<tr><th id="3912">3912</th><td>}</td></tr>
<tr><th id="3913">3913</th><td></td></tr>
<tr><th id="3914">3914</th><td></td></tr>
<tr><th id="3915">3915</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE" title='(anonymous namespace)::X86FastISel::tryToFoldLoadIntoMI' data-type='bool (anonymous namespace)::X86FastISel::tryToFoldLoadIntoMI(llvm::MachineInstr * MI, unsigned int OpNo, const llvm::LoadInst * LI)' data-ref="_ZN12_GLOBAL__N_111X86FastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">tryToFoldLoadIntoMI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="669MI" title='MI' data-type='llvm::MachineInstr *' data-ref="669MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="670OpNo" title='OpNo' data-type='unsigned int' data-ref="670OpNo">OpNo</dfn>,</td></tr>
<tr><th id="3916">3916</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a> *<dfn class="local col1 decl" id="671LI" title='LI' data-type='const llvm::LoadInst *' data-ref="671LI">LI</dfn>) {</td></tr>
<tr><th id="3917">3917</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col2 decl" id="672Ptr" title='Ptr' data-type='const llvm::Value *' data-ref="672Ptr">Ptr</dfn> = <a class="local col1 ref" href="#671LI" title='LI' data-ref="671LI">LI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm8LoadInst17getPointerOperandEv" title='llvm::LoadInst::getPointerOperand' data-ref="_ZNK4llvm8LoadInst17getPointerOperandEv">getPointerOperand</a>();</td></tr>
<tr><th id="3918">3918</th><td>  <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> <a class="ref fake" href="X86InstrBuilder.h.html#_ZN4llvm14X86AddressModeC1Ev" title='llvm::X86AddressMode::X86AddressMode' data-ref="_ZN4llvm14X86AddressModeC1Ev"></a><dfn class="local col3 decl" id="673AM" title='AM' data-type='llvm::X86AddressMode' data-ref="673AM">AM</dfn>;</td></tr>
<tr><th id="3919">3919</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE" title='(anonymous namespace)::X86FastISel::X86SelectAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISel16X86SelectAddressEPKN4llvm5ValueERNS1_14X86AddressModeE">X86SelectAddress</a>(<a class="local col2 ref" href="#672Ptr" title='Ptr' data-ref="672Ptr">Ptr</a>, <span class='refarg'><a class="local col3 ref" href="#673AM" title='AM' data-ref="673AM">AM</a></span>))</td></tr>
<tr><th id="3920">3920</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3921">3921</th><td></td></tr>
<tr><th id="3922">3922</th><td>  <em>const</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo">X86InstrInfo</a> &amp;<dfn class="local col4 decl" id="674XII" title='XII' data-type='const llvm::X86InstrInfo &amp;' data-ref="674XII">XII</dfn> = (<em>const</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo">X86InstrInfo</a> &amp;)<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>;</td></tr>
<tr><th id="3923">3923</th><td></td></tr>
<tr><th id="3924">3924</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="675Size" title='Size' data-type='unsigned int' data-ref="675Size">Size</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeAllocSize' data-ref="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE">getTypeAllocSize</a>(<a class="local col1 ref" href="#671LI" title='LI' data-ref="671LI">LI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="3925">3925</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="676Alignment" title='Alignment' data-type='unsigned int' data-ref="676Alignment">Alignment</dfn> = <a class="local col1 ref" href="#671LI" title='LI' data-ref="671LI">LI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm8LoadInst12getAlignmentEv" title='llvm::LoadInst::getAlignment' data-ref="_ZNK4llvm8LoadInst12getAlignmentEv">getAlignment</a>();</td></tr>
<tr><th id="3926">3926</th><td></td></tr>
<tr><th id="3927">3927</th><td>  <b>if</b> (<a class="local col6 ref" href="#676Alignment" title='Alignment' data-ref="676Alignment">Alignment</a> == <var>0</var>)  <i>// Ensure that codegen never sees alignment 0</i></td></tr>
<tr><th id="3928">3928</th><td>    <a class="local col6 ref" href="#676Alignment" title='Alignment' data-ref="676Alignment">Alignment</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE" title='llvm::DataLayout::getABITypeAlignment' data-ref="_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE">getABITypeAlignment</a>(<a class="local col1 ref" href="#671LI" title='LI' data-ref="671LI">LI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="3929">3929</th><td></td></tr>
<tr><th id="3930">3930</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="677AddrOps" title='AddrOps' data-type='SmallVector&lt;llvm::MachineOperand, 8&gt;' data-ref="677AddrOps">AddrOps</dfn>;</td></tr>
<tr><th id="3931">3931</th><td>  <a class="local col3 ref" href="#673AM" title='AM' data-ref="673AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#_ZN4llvm14X86AddressMode14getFullAddressERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::X86AddressMode::getFullAddress' data-ref="_ZN4llvm14X86AddressMode14getFullAddressERNS_15SmallVectorImplINS_14MachineOperandEEE">getFullAddress</a>(<span class='refarg'><a class="local col7 ref" href="#677AddrOps" title='AddrOps' data-ref="677AddrOps">AddrOps</a></span>);</td></tr>
<tr><th id="3932">3932</th><td></td></tr>
<tr><th id="3933">3933</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="678Result" title='Result' data-type='llvm::MachineInstr *' data-ref="678Result">Result</dfn> = <a class="local col4 ref" href="#674XII" title='XII' data-ref="674XII">XII</a>.<a class="ref" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorIS3_Lb0EEEjjb" title='llvm::X86InstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorIS3_Lb0EEEjjb">foldMemoryOperandImpl</a>(</td></tr>
<tr><th id="3934">3934</th><td>      <span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a></span>, <span class='refarg'>*<a class="local col9 ref" href="#669MI" title='MI' data-ref="669MI">MI</a></span>, <a class="local col0 ref" href="#670OpNo" title='OpNo' data-ref="670OpNo">OpNo</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col7 ref" href="#677AddrOps" title='AddrOps' data-ref="677AddrOps">AddrOps</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="local col5 ref" href="#675Size" title='Size' data-ref="675Size">Size</a>, <a class="local col6 ref" href="#676Alignment" title='Alignment' data-ref="676Alignment">Alignment</a>,</td></tr>
<tr><th id="3935">3935</th><td>      <i>/*AllowCommute=*/</i><b>true</b>);</td></tr>
<tr><th id="3936">3936</th><td>  <b>if</b> (!<a class="local col8 ref" href="#678Result" title='Result' data-ref="678Result">Result</a>)</td></tr>
<tr><th id="3937">3937</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3938">3938</th><td></td></tr>
<tr><th id="3939">3939</th><td>  <i>// The index register could be in the wrong register class.  Unfortunately,</i></td></tr>
<tr><th id="3940">3940</th><td><i>  // foldMemoryOperandImpl could have commuted the instruction so its not enough</i></td></tr>
<tr><th id="3941">3941</th><td><i>  // to just look at OpNo + the offset to the index reg.  We actually need to</i></td></tr>
<tr><th id="3942">3942</th><td><i>  // scan the instruction to find the index reg and see if its the correct reg</i></td></tr>
<tr><th id="3943">3943</th><td><i>  // class.</i></td></tr>
<tr><th id="3944">3944</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="679OperandNo" title='OperandNo' data-type='unsigned int' data-ref="679OperandNo">OperandNo</dfn> = <var>0</var>;</td></tr>
<tr><th id="3945">3945</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::mop_iterator" title='llvm::MachineInstr::mop_iterator' data-type='llvm::MachineOperand *' data-ref="llvm::MachineInstr::mop_iterator">mop_iterator</a> <dfn class="local col0 decl" id="680I" title='I' data-type='MachineInstr::mop_iterator' data-ref="680I">I</dfn> = <a class="local col8 ref" href="#678Result" title='Result' data-ref="678Result">Result</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</a>(),</td></tr>
<tr><th id="3946">3946</th><td>       <dfn class="local col1 decl" id="681E" title='E' data-type='MachineInstr::mop_iterator' data-ref="681E">E</dfn> = <a class="local col8 ref" href="#678Result" title='Result' data-ref="678Result">Result</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZN4llvm12MachineInstr12operands_endEv">operands_end</a>(); <a class="local col0 ref" href="#680I" title='I' data-ref="680I">I</a> != <a class="local col1 ref" href="#681E" title='E' data-ref="681E">E</a>; ++<a class="local col0 ref" href="#680I" title='I' data-ref="680I">I</a>, ++<a class="local col9 ref" href="#679OperandNo" title='OperandNo' data-ref="679OperandNo">OperandNo</a>) {</td></tr>
<tr><th id="3947">3947</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="682MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="682MO">MO</dfn> = *<a class="local col0 ref" href="#680I" title='I' data-ref="680I">I</a>;</td></tr>
<tr><th id="3948">3948</th><td>    <b>if</b> (!<a class="local col2 ref" href="#682MO" title='MO' data-ref="682MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col2 ref" href="#682MO" title='MO' data-ref="682MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || <a class="local col2 ref" href="#682MO" title='MO' data-ref="682MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col3 ref" href="#673AM" title='AM' data-ref="673AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</a>)</td></tr>
<tr><th id="3949">3949</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3950">3950</th><td>    <i>// Found the index reg, now try to rewrite it.</i></td></tr>
<tr><th id="3951">3951</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="683IndexReg" title='IndexReg' data-type='unsigned int' data-ref="683IndexReg">IndexReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="local col8 ref" href="#678Result" title='Result' data-ref="678Result">Result</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(),</td></tr>
<tr><th id="3952">3952</th><td>                                                 <a class="local col2 ref" href="#682MO" title='MO' data-ref="682MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col9 ref" href="#679OperandNo" title='OperandNo' data-ref="679OperandNo">OperandNo</a>);</td></tr>
<tr><th id="3953">3953</th><td>    <b>if</b> (<a class="local col3 ref" href="#683IndexReg" title='IndexReg' data-ref="683IndexReg">IndexReg</a> == <a class="local col2 ref" href="#682MO" title='MO' data-ref="682MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="3954">3954</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3955">3955</th><td>    <a class="local col2 ref" href="#682MO" title='MO' data-ref="682MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col3 ref" href="#683IndexReg" title='IndexReg' data-ref="683IndexReg">IndexReg</a>);</td></tr>
<tr><th id="3956">3956</th><td>  }</td></tr>
<tr><th id="3957">3957</th><td></td></tr>
<tr><th id="3958">3958</th><td>  <a class="local col8 ref" href="#678Result" title='Result' data-ref="678Result">Result</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE" title='llvm::MachineInstr::addMemOperand' data-ref="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE">addMemOperand</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a></span>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZNK4llvm8FastISel26createMachineMemOperandForEPKNS_11InstructionE" title='llvm::FastISel::createMachineMemOperandFor' data-ref="_ZNK4llvm8FastISel26createMachineMemOperandForEPKNS_11InstructionE">createMachineMemOperandFor</a>(<a class="local col1 ref" href="#671LI" title='LI' data-ref="671LI">LI</a>));</td></tr>
<tr><th id="3959">3959</th><td>  <a class="local col8 ref" href="#678Result" title='Result' data-ref="678Result">Result</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17cloneInstrSymbolsERNS_15MachineFunctionERKS0_" title='llvm::MachineInstr::cloneInstrSymbols' data-ref="_ZN4llvm12MachineInstr17cloneInstrSymbolsERNS_15MachineFunctionERKS0_">cloneInstrSymbols</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a></span>, *<a class="local col9 ref" href="#669MI" title='MI' data-ref="669MI">MI</a>);</td></tr>
<tr><th id="3960">3960</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="684I" title='I' data-type='MachineBasicBlock::iterator' data-ref="684I">I</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col9 ref" href="#669MI" title='MI' data-ref="669MI">MI</a>);</td></tr>
<tr><th id="3961">3961</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14removeDeadCodeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_" title='llvm::FastISel::removeDeadCode' data-ref="_ZN4llvm8FastISel14removeDeadCodeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_">removeDeadCode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#684I" title='I' data-ref="684I">I</a>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#684I" title='I' data-ref="684I">I</a>));</td></tr>
<tr><th id="3962">3962</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3963">3963</th><td>}</td></tr>
<tr><th id="3964">3964</th><td></td></tr>
<tr><th id="3965">3965</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111X86FastISel17fastEmitInst_rrrrEjPKN4llvm19TargetRegisterClassEjbjbjbjb" title='(anonymous namespace)::X86FastISel::fastEmitInst_rrrr' data-type='unsigned int (anonymous namespace)::X86FastISel::fastEmitInst_rrrr(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, unsigned int Op1, bool Op1IsKill, unsigned int Op2, bool Op2IsKill, unsigned int Op3, bool Op3IsKill)' data-ref="_ZN12_GLOBAL__N_111X86FastISel17fastEmitInst_rrrrEjPKN4llvm19TargetRegisterClassEjbjbjbjb">fastEmitInst_rrrr</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="685MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="685MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="3966">3966</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="686RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="686RC">RC</dfn>,</td></tr>
<tr><th id="3967">3967</th><td>                                        <em>unsigned</em> <dfn class="local col7 decl" id="687Op0" title='Op0' data-type='unsigned int' data-ref="687Op0">Op0</dfn>, <em>bool</em> <dfn class="local col8 decl" id="688Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="688Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="3968">3968</th><td>                                        <em>unsigned</em> <dfn class="local col9 decl" id="689Op1" title='Op1' data-type='unsigned int' data-ref="689Op1">Op1</dfn>, <em>bool</em> <dfn class="local col0 decl" id="690Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="690Op1IsKill">Op1IsKill</dfn>,</td></tr>
<tr><th id="3969">3969</th><td>                                        <em>unsigned</em> <dfn class="local col1 decl" id="691Op2" title='Op2' data-type='unsigned int' data-ref="691Op2">Op2</dfn>, <em>bool</em> <dfn class="local col2 decl" id="692Op2IsKill" title='Op2IsKill' data-type='bool' data-ref="692Op2IsKill">Op2IsKill</dfn>,</td></tr>
<tr><th id="3970">3970</th><td>                                        <em>unsigned</em> <dfn class="local col3 decl" id="693Op3" title='Op3' data-type='unsigned int' data-ref="693Op3">Op3</dfn>, <em>bool</em> <dfn class="local col4 decl" id="694Op3IsKill" title='Op3IsKill' data-type='bool' data-ref="694Op3IsKill">Op3IsKill</dfn>) {</td></tr>
<tr><th id="3971">3971</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="695II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="695II">II</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#685MachineInstOpcode" title='MachineInstOpcode' data-ref="685MachineInstOpcode">MachineInstOpcode</a>);</td></tr>
<tr><th id="3972">3972</th><td></td></tr>
<tr><th id="3973">3973</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="696ResultReg" title='ResultReg' data-type='unsigned int' data-ref="696ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col6 ref" href="#686RC" title='RC' data-ref="686RC">RC</a>);</td></tr>
<tr><th id="3974">3974</th><td>  <a class="local col7 ref" href="#687Op0" title='Op0' data-ref="687Op0">Op0</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="local col5 ref" href="#695II" title='II' data-ref="695II">II</a>, <a class="local col7 ref" href="#687Op0" title='Op0' data-ref="687Op0">Op0</a>, <a class="local col5 ref" href="#695II" title='II' data-ref="695II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>());</td></tr>
<tr><th id="3975">3975</th><td>  <a class="local col9 ref" href="#689Op1" title='Op1' data-ref="689Op1">Op1</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="local col5 ref" href="#695II" title='II' data-ref="695II">II</a>, <a class="local col9 ref" href="#689Op1" title='Op1' data-ref="689Op1">Op1</a>, <a class="local col5 ref" href="#695II" title='II' data-ref="695II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() + <var>1</var>);</td></tr>
<tr><th id="3976">3976</th><td>  <a class="local col1 ref" href="#691Op2" title='Op2' data-ref="691Op2">Op2</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="local col5 ref" href="#695II" title='II' data-ref="695II">II</a>, <a class="local col1 ref" href="#691Op2" title='Op2' data-ref="691Op2">Op2</a>, <a class="local col5 ref" href="#695II" title='II' data-ref="695II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() + <var>2</var>);</td></tr>
<tr><th id="3977">3977</th><td>  <a class="local col3 ref" href="#693Op3" title='Op3' data-ref="693Op3">Op3</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="local col5 ref" href="#695II" title='II' data-ref="695II">II</a>, <a class="local col3 ref" href="#693Op3" title='Op3' data-ref="693Op3">Op3</a>, <a class="local col5 ref" href="#695II" title='II' data-ref="695II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() + <var>3</var>);</td></tr>
<tr><th id="3978">3978</th><td></td></tr>
<tr><th id="3979">3979</th><td>  <b>if</b> (<a class="local col5 ref" href="#695II" title='II' data-ref="695II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() &gt;= <var>1</var>)</td></tr>
<tr><th id="3980">3980</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="local col5 ref" href="#695II" title='II' data-ref="695II">II</a>, <a class="local col6 ref" href="#696ResultReg" title='ResultReg' data-ref="696ResultReg">ResultReg</a>)</td></tr>
<tr><th id="3981">3981</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#687Op0" title='Op0' data-ref="687Op0">Op0</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#688Op0IsKill" title='Op0IsKill' data-ref="688Op0IsKill">Op0IsKill</a>))</td></tr>
<tr><th id="3982">3982</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#689Op1" title='Op1' data-ref="689Op1">Op1</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col0 ref" href="#690Op1IsKill" title='Op1IsKill' data-ref="690Op1IsKill">Op1IsKill</a>))</td></tr>
<tr><th id="3983">3983</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#691Op2" title='Op2' data-ref="691Op2">Op2</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#692Op2IsKill" title='Op2IsKill' data-ref="692Op2IsKill">Op2IsKill</a>))</td></tr>
<tr><th id="3984">3984</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#693Op3" title='Op3' data-ref="693Op3">Op3</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#694Op3IsKill" title='Op3IsKill' data-ref="694Op3IsKill">Op3IsKill</a>));</td></tr>
<tr><th id="3985">3985</th><td>  <b>else</b> {</td></tr>
<tr><th id="3986">3986</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="local col5 ref" href="#695II" title='II' data-ref="695II">II</a>)</td></tr>
<tr><th id="3987">3987</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#687Op0" title='Op0' data-ref="687Op0">Op0</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#688Op0IsKill" title='Op0IsKill' data-ref="688Op0IsKill">Op0IsKill</a>))</td></tr>
<tr><th id="3988">3988</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#689Op1" title='Op1' data-ref="689Op1">Op1</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col0 ref" href="#690Op1IsKill" title='Op1IsKill' data-ref="690Op1IsKill">Op1IsKill</a>))</td></tr>
<tr><th id="3989">3989</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#691Op2" title='Op2' data-ref="691Op2">Op2</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#692Op2IsKill" title='Op2IsKill' data-ref="692Op2IsKill">Op2IsKill</a>))</td></tr>
<tr><th id="3990">3990</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#693Op3" title='Op3' data-ref="693Op3">Op3</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#694Op3IsKill" title='Op3IsKill' data-ref="694Op3IsKill">Op3IsKill</a>));</td></tr>
<tr><th id="3991">3991</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="3992">3992</th><td>            <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col6 ref" href="#696ResultReg" title='ResultReg' data-ref="696ResultReg">ResultReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#695II" title='II' data-ref="695II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::ImplicitDefs" title='llvm::MCInstrDesc::ImplicitDefs' data-ref="llvm::MCInstrDesc::ImplicitDefs">ImplicitDefs</a>[<var>0</var>]);</td></tr>
<tr><th id="3993">3993</th><td>  }</td></tr>
<tr><th id="3994">3994</th><td>  <b>return</b> <a class="local col6 ref" href="#696ResultReg" title='ResultReg' data-ref="696ResultReg">ResultReg</a>;</td></tr>
<tr><th id="3995">3995</th><td>}</td></tr>
<tr><th id="3996">3996</th><td></td></tr>
<tr><th id="3997">3997</th><td></td></tr>
<tr><th id="3998">3998</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="3999">3999</th><td>  <a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel">FastISel</a> *<span class="namespace">X86::</span><dfn class="decl def" id="_ZN4llvm3X8614createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE" title='llvm::X86::createFastISel' data-ref="_ZN4llvm3X8614createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE">createFastISel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="local col7 decl" id="697funcInfo" title='funcInfo' data-type='llvm::FunctionLoweringInfo &amp;' data-ref="697funcInfo">funcInfo</dfn>,</td></tr>
<tr><th id="4000">4000</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/Analysis/TargetLibraryInfo.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo">TargetLibraryInfo</a> *<dfn class="local col8 decl" id="698libInfo" title='libInfo' data-type='const llvm::TargetLibraryInfo *' data-ref="698libInfo">libInfo</dfn>) {</td></tr>
<tr><th id="4001">4001</th><td>    <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::X86FastISel" title='(anonymous namespace)::X86FastISel' data-ref="(anonymousnamespace)::X86FastISel">X86FastISel</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111X86FastISelC1ERN4llvm20FunctionLoweringInfoEPKNS1_17TargetLibraryInfoE" title='(anonymous namespace)::X86FastISel::X86FastISel' data-use='c' data-ref="_ZN12_GLOBAL__N_111X86FastISelC1ERN4llvm20FunctionLoweringInfoEPKNS1_17TargetLibraryInfoE">(</a><a class="local col7 ref" href="#697funcInfo" title='funcInfo' data-ref="697funcInfo">funcInfo</a>, <a class="local col8 ref" href="#698libInfo" title='libInfo' data-ref="698libInfo">libInfo</a>);</td></tr>
<tr><th id="4002">4002</th><td>  }</td></tr>
<tr><th id="4003">4003</th><td>}</td></tr>
<tr><th id="4004">4004</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
