(define-module (crates-io r3 _p r3_port_arm_m) #:use-module (crates-io))

(define-public crate-r3_port_arm_m-0.1.0 (c (n "r3_port_arm_m") (v "0.1.0") (d (list (d (n "cortex-m") (r "^0.6.2") (d #t) (t "cfg(target_os = \"none\")") (k 0)) (d (n "cortex-m-rt") (r "^0.6.12") (d #t) (t "cfg(target_os = \"none\")") (k 0)) (d (n "r3") (r "^0.1.0") (d #t) (k 0)) (d (n "r3_portkit") (r "^0.1.0") (d #t) (k 0)))) (h "0gs4g016g7rkbwpkb7qjnnppyir8irnwbb2g1rqp9h2ik5iihqjz") (f (quote (("preload-registers"))))))

(define-public crate-r3_port_arm_m-0.1.1 (c (n "r3_port_arm_m") (v "0.1.1") (d (list (d (n "cortex-m") (r "^0.6.2") (d #t) (t "cfg(target_os = \"none\")") (k 0)) (d (n "cortex-m-rt") (r "^0.6.12") (d #t) (t "cfg(target_os = \"none\")") (k 0)) (d (n "r3") (r "^0.1.1") (d #t) (k 0)) (d (n "r3_portkit") (r "^0.1.1") (d #t) (k 0)))) (h "0lrs2kl0c4rs3gjv12c95vbm20l3xd6prbcxx1j4cj4059zr1avx") (f (quote (("preload-registers"))))))

(define-public crate-r3_port_arm_m-0.2.0 (c (n "r3_port_arm_m") (v "0.2.0") (d (list (d (n "cortex-m") (r ">=0.6.2, <0.8.0") (d #t) (t "cfg(target_os = \"none\")") (k 0)) (d (n "cortex-m-rt") (r ">=0.6.12, <0.8.0") (d #t) (t "cfg(target_os = \"none\")") (k 0)) (d (n "memoffset") (r "^0.6.1") (f (quote ("unstable_const"))) (d #t) (k 0)) (d (n "r3") (r "^0.1.1") (d #t) (k 0)) (d (n "r3_portkit") (r "^0.1.1") (d #t) (k 0)))) (h "0h2h9vnz9dw3sjgxnlyl5ll4dhlsj49392pigicbpwykp68rzwsm") (f (quote (("preload-registers"))))))

(define-public crate-r3_port_arm_m-0.2.1 (c (n "r3_port_arm_m") (v "0.2.1") (d (list (d (n "cortex-m") (r ">=0.6.2, <0.8.0") (d #t) (t "cfg(target_os = \"none\")") (k 0)) (d (n "cortex-m-rt") (r ">=0.6.12, <0.8.0") (d #t) (t "cfg(target_os = \"none\")") (k 0)) (d (n "memoffset") (r "^0.6.1") (f (quote ("unstable_const"))) (d #t) (k 0)) (d (n "r3") (r "^0.1.1") (d #t) (k 0)) (d (n "r3_portkit") (r "^0.1.1") (d #t) (k 0)))) (h "1yrmlq6vnfdnvl7as3lx5pal8gzw60xkh5i7wqwfgdiva9kkr4q7") (f (quote (("preload-registers"))))))

(define-public crate-r3_port_arm_m-0.3.0 (c (n "r3_port_arm_m") (v "0.3.0") (d (list (d (n "cortex-m") (r ">=0.6.2, <0.8.0") (d #t) (t "cfg(target_os = \"none\")") (k 0)) (d (n "cortex-m-rt") (r ">=0.6.12, <0.8.0") (d #t) (t "cfg(target_os = \"none\")") (k 0)) (d (n "memoffset") (r "^0.6.5") (f (quote ("unstable_const"))) (d #t) (k 0)) (d (n "r3_core") (r "^0.1.0") (d #t) (k 0)) (d (n "r3_kernel") (r "^0.1.0") (d #t) (k 0)) (d (n "r3_portkit") (r "^0.2.0") (d #t) (k 0)))) (h "0zjwc6n3xpxhww1gw8sl09zmmf60v0qf90vqnzb50x00w8lwgdxp") (f (quote (("preload-registers") ("doc"))))))

(define-public crate-r3_port_arm_m-0.3.1 (c (n "r3_port_arm_m") (v "0.3.1") (d (list (d (n "cortex-m") (r ">=0.6.2, <0.8.0") (d #t) (t "cfg(target_os = \"none\")") (k 0)) (d (n "cortex-m-rt") (r ">=0.6.12, <0.8.0") (d #t) (t "cfg(target_os = \"none\")") (k 0)) (d (n "memoffset") (r "^0.6.5") (f (quote ("unstable_const"))) (d #t) (k 0)) (d (n "r3_core") (r "^0.1.0") (d #t) (k 0)) (d (n "r3_kernel") (r "^0.1.0") (d #t) (k 0)) (d (n "r3_portkit") (r "^0.2.0") (d #t) (k 0)))) (h "0zwry19cgvp20h540zrhg0zim9m4pb218scdl1k7k4wrvyh85rj0") (f (quote (("preload-registers") ("doc"))))))

(define-public crate-r3_port_arm_m-0.3.2 (c (n "r3_port_arm_m") (v "0.3.2") (d (list (d (n "cortex-m") (r ">=0.6.2, <0.8.0") (d #t) (t "cfg(target_os = \"none\")") (k 0)) (d (n "cortex-m-rt") (r ">=0.6.12, <0.8.0") (d #t) (t "cfg(target_os = \"none\")") (k 0)) (d (n "memoffset") (r "^0.6.5") (f (quote ("unstable_const"))) (d #t) (k 0)) (d (n "r3_core_ks") (r "^0.1.3") (d #t) (k 0) (p "r3_core")) (d (n "r3_kernel") (r "^0.1.3") (d #t) (k 0)) (d (n "r3_portkit") (r "^0.2.2") (d #t) (k 0)))) (h "1syklfdvb7a5aqxcw06gghp35dwqqjd0w01jmskmfkkzzrznwan4") (f (quote (("preload-registers") ("doc"))))))

(define-public crate-r3_port_arm_m-0.3.3 (c (n "r3_port_arm_m") (v "0.3.3") (d (list (d (n "cortex-m") (r ">=0.6.2, <0.8.0") (d #t) (t "cfg(target_os = \"none\")") (k 0)) (d (n "cortex-m-rt") (r ">=0.6.12, <0.8.0") (d #t) (t "cfg(target_os = \"none\")") (k 0)) (d (n "memoffset") (r "^0.6.5") (f (quote ("unstable_const"))) (d #t) (k 0)) (d (n "r3_core_ks") (r "^0.1.4") (d #t) (k 0) (p "r3_core")) (d (n "r3_kernel") (r "^0.1.4") (d #t) (k 0)) (d (n "r3_portkit") (r "^0.2.3") (d #t) (k 0)))) (h "10h7qbdj81k1xvc3www60ksz87lz5bdnv8g8yinrs15pfd66idar") (f (quote (("preload-registers") ("doc"))))))

