Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/18.0/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Processador -c Processador --vector_source="C:/processadorGit/finalso.vwf" --testbench_file="C:/processadorGit/simulation/qsim/finalso.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Dec 18 13:55:56 2018
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Processador -c Processador --vector_source=C:/processadorGit/finalso.vwf --testbench_file=C:/processadorGit/simulation/qsim/finalso.vwf.vt

files

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/processadorGit/simulation/qsim/" Processador -c Processador

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Dec 18 13:55:59 2018
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/processadorGit/simulation/qsim/ Processador -c Processador
Info (204019): Generated file Processador.vo in folder "C:/processadorGit/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4718 megabytes
    Info: Processing ended: Tue Dec 18 13:56:05 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/processadorGit/simulation/qsim/Processador.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/18.0/modelsim_ase/win32aloem//vsim -c -do Processador.do

Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl


# 10.5b


# do Processador.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:08 on Dec 18,2018
# vlog -work work Processador.vo 
# -- Compiling module Processador

# -- Compiling module hard_block

# 
# Top level modules:
# 	Processador
# End time: 13:56:12 on Dec 18,2018, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:12 on Dec 18,2018
# vlog -work work finalso.vwf.vt 
# -- Compiling module Processador_vlg_vec_tst
# 
# Top level modules:
# 	Processador_vlg_vec_tst
# End time: 13:56:12 on Dec 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Processador_vlg_vec_tst 
# Start time: 13:56:12 on Dec 18,2018
# Loading work.Processador_vlg_vec_tst
# Loading work.Processador
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading cycloneive_ver.cycloneive_mac_mult
# Loading cycloneive_ver.cycloneive_mac_data_reg
# Loading cycloneive_ver.cycloneive_mac_sign_reg
# Loading cycloneive_ver.cycloneive_mac_mult_internal
# Loading cycloneive_ver.cycloneive_mac_out
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 50235 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.

# after#26

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 102500 ps

# Simulation time: 102500 ps

# Simulation time: 102500 ps

# Simulation time: 102500 ps

# Simulation time: 102500 ps

# Simulation time: 102500 ps

# Simulation time: 102500 ps

# Simulation time: 102500 ps

# Simulation time: 289500 ps

# Simulation time: 289500 ps

# Simulation time: 289500 ps

# Simulation time: 289500 ps

# Simulation time: 289500 ps

# Simulation time: 289500 ps

# Simulation time: 289500 ps

# Simulation time: 289500 ps

# Simulation time: 459500 ps

# Simulation time: 459500 ps

# Simulation time: 459500 ps

# Simulation time: 459500 ps

# Simulation time: 459500 ps

# Simulation time: 459500 ps

# Simulation time: 459500 ps

# Simulation time: 459500 ps

# Simulation time: 646000 ps

# Simulation time: 646000 ps

# Simulation time: 646000 ps

# Simulation time: 646000 ps

# Simulation time: 646000 ps

# Simulation time: 646000 ps

# Simulation time: 646000 ps

# Simulation time: 646000 ps

# Simulation time: 842500 ps

# Simulation time: 842500 ps

# Simulation time: 842500 ps

# Simulation time: 842500 ps

# Simulation time: 842500 ps

# Simulation time: 842500 ps

# Simulation time: 842500 ps

# ** Note: $finish    : finalso.vwf.vt(112)
#    Time: 1 us  Iteration: 0  Instance: /Processador_vlg_vec_tst
# End time: 13:58:14 on Dec 18,2018, Elapsed time: 0:02:02
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/processadorGit/finalso.vwf...

Reading C:/processadorGit/simulation/qsim/Processador.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/processadorGit/simulation/qsim/Processador_20181218135815.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.