orientation,row,col,pin_num_in_cell,port_name,mapped_pin,GPIO_type,Associated Clock,Clock Edge
TOP,5,1,0,gfpga_pad_pinput_extmode_A2F[0],TOP_0_IN[0],in,clk,rising
TOP,5,1,1,gfpga_pad_pinput_extmode_A2F[1],TOP_0_IN[1],in,clk,rising
TOP,5,1,2,gfpga_pad_pinput_extmode_A2F[2],TOP_0_IN[2],in,clk,rising
TOP,5,1,3,gfpga_pad_pinput_extmode_A2F[3],TOP_0_IN[3],in,clk,rising
TOP,5,1,4,gfpga_pad_pinput_extmode_A2F[4],TOP_0_IN[4],in,clk,rising
TOP,5,1,5,gfpga_pad_pinput_extmode_A2F[5],TOP_0_IN[5],in,clk,rising
TOP,5,1,6,gfpga_pad_pinput_extmode_A2F[6],TOP_0_IN[6],in,clk,rising
TOP,5,1,7,gfpga_pad_pinput_extmode_A2F[7],TOP_0_IN[7],in,clk,rising
TOP,5,1,8,gfpga_pad_poutput_F2A[0],TOP_0_OUT[0],out,clk,rising
TOP,5,1,9,gfpga_pad_poutput_F2A[1],TOP_0_OUT[1],out,clk,rising
TOP,5,1,10,gfpga_pad_poutput_F2A[2],TOP_0_OUT[2],out,clk,rising
TOP,5,1,11,gfpga_pad_poutput_F2A[3],TOP_0_OUT[3],out,clk,rising
TOP,5,1,12,gfpga_pad_poutput_F2A[4],TOP_0_OUT[4],out,clk,rising
TOP,5,1,13,gfpga_pad_poutput_F2A[5],TOP_0_OUT[5],out,clk,rising
TOP,5,1,14,gfpga_pad_poutput_F2A[6],TOP_0_OUT[6],out,clk,rising
TOP,5,1,15,gfpga_pad_poutput_F2A[7],TOP_0_OUT[7],out,clk,rising
TOP,5,2,0,gfpga_pad_pinput_extmode_A2F[8],TOP_1_IN[0],in,clk,rising
TOP,5,2,1,gfpga_pad_pinput_extmode_A2F[9],TOP_1_IN[1],in,clk,rising
TOP,5,2,2,gfpga_pad_pinput_extmode_A2F[10],TOP_1_IN[2],in,clk,rising
TOP,5,2,3,gfpga_pad_pinput_extmode_A2F[11],TOP_1_IN[3],in,clk,rising
TOP,5,2,4,gfpga_pad_pinput_extmode_A2F[12],TOP_1_IN[4],in,clk,rising
TOP,5,2,5,gfpga_pad_pinput_extmode_A2F[13],TOP_1_IN[5],in,clk,rising
TOP,5,2,6,gfpga_pad_pinput_extmode_A2F[14],TOP_1_IN[6],in,clk,rising
TOP,5,2,7,gfpga_pad_pinput_extmode_A2F[15],TOP_1_IN[7],in,clk,rising
TOP,5,2,8,gfpga_pad_poutput_F2A[8],TOP_1_OUT[0],out,clk,rising
TOP,5,2,9,gfpga_pad_poutput_F2A[9],TOP_1_OUT[1],out,clk,rising
TOP,5,2,10,gfpga_pad_poutput_F2A[10],TOP_1_OUT[2],out,clk,rising
TOP,5,2,11,gfpga_pad_poutput_F2A[11],TOP_1_OUT[3],out,clk,rising
TOP,5,2,12,gfpga_pad_poutput_F2A[12],TOP_1_OUT[4],out,clk,rising
TOP,5,2,13,gfpga_pad_poutput_F2A[13],TOP_1_OUT[5],out,clk,rising
TOP,5,2,14,gfpga_pad_poutput_F2A[14],TOP_1_OUT[6],out,clk,rising
TOP,5,2,15,gfpga_pad_poutput_F2A[15],TOP_1_OUT[7],out,clk,rising
RIGHT,1,3,0,gfpga_pad_pinput_extmode_A2F[40],RIGHT_0_IN[0],in,clk,rising
RIGHT,1,3,1,gfpga_pad_pinput_extmode_A2F[41],RIGHT_0_IN[1],in,clk,rising
RIGHT,1,3,2,gfpga_pad_pinput_extmode_A2F[42],RIGHT_0_IN[2],in,clk,rising
RIGHT,1,3,3,gfpga_pad_pinput_extmode_A2F[43],RIGHT_0_IN[3],in,clk,rising
RIGHT,1,3,4,gfpga_pad_pinput_extmode_A2F[44],RIGHT_0_IN[4],in,clk,rising
RIGHT,1,3,5,gfpga_pad_pinput_extmode_A2F[45],RIGHT_0_IN[5],in,clk,rising
RIGHT,1,3,6,gfpga_pad_pinput_extmode_A2F[46],RIGHT_0_IN[6],in,clk,rising
RIGHT,1,3,7,gfpga_pad_pinput_extmode_A2F[47],RIGHT_0_IN[7],in,clk,rising
RIGHT,1,3,8,gfpga_pad_poutput_F2A[40],RIGHT_0_OUT[0],out,clk,rising
RIGHT,1,3,9,gfpga_pad_poutput_F2A[41],RIGHT_0_OUT[1],out,clk,rising
RIGHT,1,3,10,gfpga_pad_poutput_F2A[42],RIGHT_0_OUT[2],out,clk,rising
RIGHT,1,3,11,gfpga_pad_poutput_F2A[43],RIGHT_0_OUT[3],out,clk,rising
RIGHT,1,3,12,gfpga_pad_poutput_F2A[44],RIGHT_0_OUT[4],out,clk,rising
RIGHT,1,3,13,gfpga_pad_poutput_F2A[45],RIGHT_0_OUT[5],out,clk,rising
RIGHT,1,3,14,gfpga_pad_poutput_F2A[46],RIGHT_0_OUT[6],out,clk,rising
RIGHT,1,3,15,gfpga_pad_poutput_F2A[47],RIGHT_0_OUT[7],out,clk,rising
RIGHT,2,3,0,gfpga_pad_pinput_extmode_A2F[32],RIGHT_1_IN[0],in,clk,rising
RIGHT,2,3,1,gfpga_pad_pinput_extmode_A2F[33],RIGHT_1_IN[1],in,clk,rising
RIGHT,2,3,2,gfpga_pad_pinput_extmode_A2F[34],RIGHT_1_IN[2],in,clk,rising
RIGHT,2,3,3,gfpga_pad_pinput_extmode_A2F[35],RIGHT_1_IN[3],in,clk,rising
RIGHT,2,3,4,gfpga_pad_pinput_extmode_A2F[36],RIGHT_1_IN[4],in,clk,rising
RIGHT,2,3,5,gfpga_pad_pinput_extmode_A2F[37],RIGHT_1_IN[5],in,clk,rising
RIGHT,2,3,6,gfpga_pad_pinput_extmode_A2F[38],RIGHT_1_IN[6],in,clk,rising
RIGHT,2,3,7,gfpga_pad_pinput_extmode_A2F[39],RIGHT_1_IN[7],in,clk,rising
RIGHT,2,3,8,gfpga_pad_poutput_F2A[32],RIGHT_1_OUT[0],out,clk,rising
RIGHT,2,3,9,gfpga_pad_poutput_F2A[33],RIGHT_1_OUT[1],out,clk,rising
RIGHT,2,3,10,gfpga_pad_poutput_F2A[34],RIGHT_1_OUT[2],out,clk,rising
RIGHT,2,3,11,gfpga_pad_poutput_F2A[35],RIGHT_1_OUT[3],out,clk,rising
RIGHT,2,3,12,gfpga_pad_poutput_F2A[36],RIGHT_1_OUT[4],out,clk,rising
RIGHT,2,3,13,gfpga_pad_poutput_F2A[37],RIGHT_1_OUT[5],out,clk,rising
RIGHT,2,3,14,gfpga_pad_poutput_F2A[38],RIGHT_1_OUT[6],out,clk,rising
RIGHT,2,3,15,gfpga_pad_poutput_F2A[39],RIGHT_1_OUT[7],out,clk,rising
RIGHT,3,3,0,gfpga_pad_pinput_extmode_A2F[24],RIGHT_2_IN[0],in,clk,rising
RIGHT,3,3,1,gfpga_pad_pinput_extmode_A2F[25],RIGHT_2_IN[1],in,clk,rising
RIGHT,3,3,2,gfpga_pad_pinput_extmode_A2F[26],RIGHT_2_IN[2],in,clk,rising
RIGHT,3,3,3,gfpga_pad_pinput_extmode_A2F[27],RIGHT_2_IN[3],in,clk,rising
RIGHT,3,3,4,gfpga_pad_pinput_extmode_A2F[28],RIGHT_2_IN[4],in,clk,rising
RIGHT,3,3,5,gfpga_pad_pinput_extmode_A2F[29],RIGHT_2_IN[5],in,clk,rising
RIGHT,3,3,6,gfpga_pad_pinput_extmode_A2F[30],RIGHT_2_IN[6],in,clk,rising
RIGHT,3,3,7,gfpga_pad_pinput_extmode_A2F[31],RIGHT_2_IN[7],in,clk,rising
RIGHT,3,3,8,gfpga_pad_poutput_F2A[24],RIGHT_2_OUT[0],out,clk,rising
RIGHT,3,3,9,gfpga_pad_poutput_F2A[25],RIGHT_2_OUT[1],out,clk,rising
RIGHT,3,3,10,gfpga_pad_poutput_F2A[26],RIGHT_2_OUT[2],out,clk,rising
RIGHT,3,3,11,gfpga_pad_poutput_F2A[27],RIGHT_2_OUT[3],out,clk,rising
RIGHT,3,3,12,gfpga_pad_poutput_F2A[28],RIGHT_2_OUT[4],out,clk,rising
RIGHT,3,3,13,gfpga_pad_poutput_F2A[29],RIGHT_2_OUT[5],out,clk,rising
RIGHT,3,3,14,gfpga_pad_poutput_F2A[30],RIGHT_2_OUT[6],out,clk,rising
RIGHT,3,3,15,gfpga_pad_poutput_F2A[31],RIGHT_2_OUT[7],out,clk,rising
RIGHT,4,3,0,gfpga_pad_pinput_extmode_A2F[16],RIGHT_3_IN[0],in,clk,rising
RIGHT,4,3,1,gfpga_pad_pinput_extmode_A2F[17],RIGHT_3_IN[1],in,clk,rising
RIGHT,4,3,2,gfpga_pad_pinput_extmode_A2F[18],RIGHT_3_IN[2],in,clk,rising
RIGHT,4,3,3,gfpga_pad_pinput_extmode_A2F[19],RIGHT_3_IN[3],in,clk,rising
RIGHT,4,3,4,gfpga_pad_pinput_extmode_A2F[20],RIGHT_3_IN[4],in,clk,rising
RIGHT,4,3,5,gfpga_pad_pinput_extmode_A2F[21],RIGHT_3_IN[5],in,clk,rising
RIGHT,4,3,6,gfpga_pad_pinput_extmode_A2F[22],RIGHT_3_IN[6],in,clk,rising
RIGHT,4,3,7,gfpga_pad_pinput_extmode_A2F[23],RIGHT_3_IN[7],in,clk,rising
RIGHT,4,3,8,gfpga_pad_poutput_F2A[16],RIGHT_3_OUT[0],out,clk,rising
RIGHT,4,3,9,gfpga_pad_poutput_F2A[17],RIGHT_3_OUT[1],out,clk,rising
RIGHT,4,3,10,gfpga_pad_poutput_F2A[18],RIGHT_3_OUT[2],out,clk,rising
RIGHT,4,3,11,gfpga_pad_poutput_F2A[19],RIGHT_3_OUT[3],out,clk,rising
RIGHT,4,3,12,gfpga_pad_poutput_F2A[20],RIGHT_3_OUT[4],out,clk,rising
RIGHT,4,3,13,gfpga_pad_poutput_F2A[21],RIGHT_3_OUT[5],out,clk,rising
RIGHT,4,3,14,gfpga_pad_poutput_F2A[22],RIGHT_3_OUT[6],out,clk,rising
RIGHT,4,3,15,gfpga_pad_poutput_F2A[23],RIGHT_3_OUT[7],out,clk,rising
BOTTOM,0,1,0,gfpga_pad_pinput_dchain_extmode_A2F[1],BOTTOM_0_IN[0],in,clk,rising
BOTTOM,0,1,1,gfpga_pad_pinput_extmode_A2F[55],BOTTOM_0_IN[1],in,clk,rising
BOTTOM,0,1,2,gfpga_pad_pinput_extmode_A2F[56],BOTTOM_0_IN[2],in,clk,rising
BOTTOM,0,1,3,gfpga_pad_pinput_extmode_A2F[57],BOTTOM_0_IN[3],in,clk,rising
BOTTOM,0,1,4,gfpga_pad_pinput_extmode_A2F[58],BOTTOM_0_IN[4],in,clk,rising
BOTTOM,0,1,5,gfpga_pad_pinput_extmode_A2F[59],BOTTOM_0_IN[5],in,clk,rising
BOTTOM,0,1,6,gfpga_pad_pinput_extmode_A2F[60],BOTTOM_0_IN[6],in,clk,rising
BOTTOM,0,1,7,gfpga_pad_pinput_extmode_A2F[61],BOTTOM_0_IN[7],in,clk,rising
BOTTOM,0,1,8,gfpga_pad_poutput_F2A[56],BOTTOM_0_OUT[0],out,clk,rising
BOTTOM,0,1,9,gfpga_pad_poutput_F2A[57],BOTTOM_0_OUT[1],out,clk,rising
BOTTOM,0,1,10,gfpga_pad_poutput_F2A[58],BOTTOM_0_OUT[2],out,clk,rising
BOTTOM,0,1,11,gfpga_pad_poutput_F2A[59],BOTTOM_0_OUT[3],out,clk,rising
BOTTOM,0,1,12,gfpga_pad_poutput_F2A[60],BOTTOM_0_OUT[4],out,clk,rising
BOTTOM,0,1,13,gfpga_pad_poutput_F2A[61],BOTTOM_0_OUT[5],out,clk,rising
BOTTOM,0,1,14,gfpga_pad_poutput_F2A[62],BOTTOM_0_OUT[6],out,clk,rising
BOTTOM,0,1,15,gfpga_pad_poutput_F2A[63],BOTTOM_0_OUT[7],out,clk,rising
BOTTOM,0,2,0,gfpga_pad_pinput_dchain_extmode_A2F[0],BOTTOM_1_IN[0],in,clk,rising
BOTTOM,0,2,1,gfpga_pad_pinput_extmode_A2F[48],BOTTOM_1_IN[1],in,clk,rising
BOTTOM,0,2,2,gfpga_pad_pinput_extmode_A2F[49],BOTTOM_1_IN[2],in,clk,rising
BOTTOM,0,2,3,gfpga_pad_pinput_extmode_A2F[50],BOTTOM_1_IN[3],in,clk,rising
BOTTOM,0,2,4,gfpga_pad_pinput_extmode_A2F[51],BOTTOM_1_IN[4],in,clk,rising
BOTTOM,0,2,5,gfpga_pad_pinput_extmode_A2F[52],BOTTOM_1_IN[5],in,clk,rising
BOTTOM,0,2,6,gfpga_pad_pinput_extmode_A2F[53],BOTTOM_1_IN[6],in,clk,rising
BOTTOM,0,2,7,gfpga_pad_pinput_extmode_A2F[54],BOTTOM_1_IN[7],in,clk,rising
BOTTOM,0,2,8,gfpga_pad_poutput_F2A[48],BOTTOM_1_OUT[0],out,clk,rising
BOTTOM,0,2,9,gfpga_pad_poutput_F2A[49],BOTTOM_1_OUT[1],out,clk,rising
BOTTOM,0,2,10,gfpga_pad_poutput_F2A[50],BOTTOM_1_OUT[2],out,clk,rising
BOTTOM,0,2,11,gfpga_pad_poutput_F2A[51],BOTTOM_1_OUT[3],out,clk,rising
BOTTOM,0,2,12,gfpga_pad_poutput_F2A[52],BOTTOM_1_OUT[4],out,clk,rising
BOTTOM,0,2,13,gfpga_pad_poutput_F2A[53],BOTTOM_1_OUT[5],out,clk,rising
BOTTOM,0,2,14,gfpga_pad_poutput_F2A[54],BOTTOM_1_OUT[6],out,clk,rising
BOTTOM,0,2,15,gfpga_pad_poutput_F2A[55],BOTTOM_1_OUT[7],out,clk,rising
LEFT,1,0,0,gfpga_pad_pinput_extmode_A2F[62],LEFT_0_IN[0],in,clk,rising
LEFT,1,0,1,gfpga_pad_pinput_extmode_A2F[63],LEFT_0_IN[1],in,clk,rising
LEFT,1,0,2,gfpga_pad_pinput_extmode_A2F[64],LEFT_0_IN[2],in,clk,rising
LEFT,1,0,3,gfpga_pad_pinput_extmode_A2F[65],LEFT_0_IN[3],in,clk,rising
LEFT,1,0,4,gfpga_pad_pinput_extmode_A2F[66],LEFT_0_IN[4],in,clk,rising
LEFT,1,0,5,gfpga_pad_pinput_extmode_A2F[67],LEFT_0_IN[5],in,clk,rising
LEFT,1,0,6,gfpga_pad_pinput_extmode_A2F[68],LEFT_0_IN[6],in,clk,rising
LEFT,1,0,7,gfpga_pad_pinput_extmode_A2F[69],LEFT_0_IN[7],in,clk,rising
LEFT,1,0,8,gfpga_pad_poutput_F2A[64],LEFT_0_OUT[0],out,clk,rising
LEFT,1,0,9,gfpga_pad_poutput_F2A[65],LEFT_0_OUT[1],out,clk,rising
LEFT,1,0,10,gfpga_pad_poutput_F2A[66],LEFT_0_OUT[2],out,clk,rising
LEFT,1,0,11,gfpga_pad_poutput_F2A[67],LEFT_0_OUT[3],out,clk,rising
LEFT,1,0,12,gfpga_pad_poutput_F2A[68],LEFT_0_OUT[4],out,clk,rising
LEFT,1,0,13,gfpga_pad_poutput_F2A[69],LEFT_0_OUT[5],out,clk,rising
LEFT,1,0,14,gfpga_pad_poutput_F2A[70],LEFT_0_OUT[6],out,clk,rising
LEFT,1,0,15,gfpga_pad_poutput_F2A[71],LEFT_0_OUT[7],out,clk,rising
LEFT,2,0,0,gfpga_pad_pinput_extmode_A2F[70],LEFT_1_IN[0],in,clk,rising
LEFT,2,0,1,gfpga_pad_pinput_extmode_A2F[71],LEFT_1_IN[1],in,clk,rising
LEFT,2,0,2,gfpga_pad_pinput_extmode_A2F[72],LEFT_1_IN[2],in,clk,rising
LEFT,2,0,3,gfpga_pad_pinput_extmode_A2F[73],LEFT_1_IN[3],in,clk,rising
LEFT,2,0,4,gfpga_pad_pinput_extmode_A2F[74],LEFT_1_IN[4],in,clk,rising
LEFT,2,0,5,gfpga_pad_pinput_extmode_A2F[75],LEFT_1_IN[5],in,clk,rising
LEFT,2,0,6,gfpga_pad_pinput_extmode_A2F[76],LEFT_1_IN[6],in,clk,rising
LEFT,2,0,7,gfpga_pad_pinput_extmode_A2F[77],LEFT_1_IN[7],in,clk,rising
LEFT,2,0,8,gfpga_pad_poutput_F2A[72],LEFT_1_OUT[0],out,clk,rising
LEFT,2,0,9,gfpga_pad_poutput_F2A[73],LEFT_1_OUT[1],out,clk,rising
LEFT,2,0,10,gfpga_pad_poutput_F2A[74],LEFT_1_OUT[2],out,clk,rising
LEFT,2,0,11,gfpga_pad_poutput_F2A[75],LEFT_1_OUT[3],out,clk,rising
LEFT,2,0,12,gfpga_pad_poutput_F2A[76],LEFT_1_OUT[4],out,clk,rising
LEFT,2,0,13,gfpga_pad_poutput_F2A[77],LEFT_1_OUT[5],out,clk,rising
LEFT,2,0,14,gfpga_pad_poutput_F2A[78],LEFT_1_OUT[6],out,clk,rising
LEFT,2,0,15,gfpga_pad_poutput_F2A[79],LEFT_1_OUT[7],out,clk,rising
LEFT,3,0,0,gfpga_pad_pinput_extmode_A2F[78],LEFT_2_IN[0],in,clk,rising
LEFT,3,0,1,gfpga_pad_pinput_extmode_A2F[79],LEFT_2_IN[1],in,clk,rising
LEFT,3,0,2,gfpga_pad_pinput_extmode_A2F[80],LEFT_2_IN[2],in,clk,rising
LEFT,3,0,3,gfpga_pad_pinput_extmode_A2F[81],LEFT_2_IN[3],in,clk,rising
LEFT,3,0,4,gfpga_pad_pinput_extmode_A2F[82],LEFT_2_IN[4],in,clk,rising
LEFT,3,0,5,gfpga_pad_pinput_extmode_A2F[83],LEFT_2_IN[5],in,clk,rising
LEFT,3,0,6,gfpga_pad_pinput_extmode_A2F[84],LEFT_2_IN[6],in,clk,rising
LEFT,3,0,7,gfpga_pad_pinput_extmode_A2F[85],LEFT_2_IN[7],in,clk,rising
LEFT,3,0,8,gfpga_pad_poutput_F2A[80],LEFT_2_OUT[0],out,clk,rising
LEFT,3,0,9,gfpga_pad_poutput_F2A[81],LEFT_2_OUT[1],out,clk,rising
LEFT,3,0,10,gfpga_pad_poutput_F2A[82],LEFT_2_OUT[2],out,clk,rising
LEFT,3,0,11,gfpga_pad_poutput_F2A[83],LEFT_2_OUT[3],out,clk,rising
LEFT,3,0,12,gfpga_pad_poutput_F2A[84],LEFT_2_OUT[4],out,clk,rising
LEFT,3,0,13,gfpga_pad_poutput_F2A[85],LEFT_2_OUT[5],out,clk,rising
LEFT,3,0,14,gfpga_pad_poutput_F2A[86],LEFT_2_OUT[6],out,clk,rising
LEFT,3,0,15,gfpga_pad_poutput_F2A[87],LEFT_2_OUT[7],out,clk,rising
LEFT,4,0,0,gfpga_pad_pinput_extmode_A2F[86],LEFT_3_IN[0],in,clk,rising
LEFT,4,0,1,gfpga_pad_pinput_extmode_A2F[87],LEFT_3_IN[1],in,clk,rising
LEFT,4,0,2,gfpga_pad_pinput_extmode_A2F[88],LEFT_3_IN[2],in,clk,rising
LEFT,4,0,3,gfpga_pad_pinput_extmode_A2F[89],LEFT_3_IN[3],in,clk,rising
LEFT,4,0,4,gfpga_pad_pinput_extmode_A2F[90],LEFT_3_IN[4],in,clk,rising
LEFT,4,0,5,gfpga_pad_pinput_extmode_A2F[91],LEFT_3_IN[5],in,clk,rising
LEFT,4,0,6,gfpga_pad_pinput_extmode_A2F[92],LEFT_3_IN[6],in,clk,rising
LEFT,4,0,7,gfpga_pad_pinput_extmode_A2F[93],LEFT_3_IN[7],in,clk,rising
LEFT,4,0,8,gfpga_pad_poutput_F2A[88],LEFT_3_OUT[0],out,clk,rising
LEFT,4,0,9,gfpga_pad_poutput_F2A[89],LEFT_3_OUT[1],out,clk,rising
LEFT,4,0,10,gfpga_pad_poutput_F2A[90],LEFT_3_OUT[2],out,clk,rising
LEFT,4,0,11,gfpga_pad_poutput_F2A[91],LEFT_3_OUT[3],out,clk,rising
LEFT,4,0,12,gfpga_pad_poutput_F2A[92],LEFT_3_OUT[4],out,clk,rising
LEFT,4,0,13,gfpga_pad_poutput_F2A[93],LEFT_3_OUT[5],out,clk,rising
LEFT,4,0,14,gfpga_pad_poutput_F2A[94],LEFT_3_OUT[6],out,clk,rising
LEFT,4,0,15,gfpga_pad_poutput_F2A[95],LEFT_3_OUT[7],out,clk,rising
