// Seed: 3118109220
module module_0 (
    output id_2,
    input  id_3
);
  assign id_2 = id_2;
  logic id_4;
endmodule
`celldefine
