
Box_3.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc3c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008e0  0800bd00  0800bd00  0001bd00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c5e0  0800c5e0  0001c5e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c5e8  0800c5e8  0001c5e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800c5ec  0800c5ec  0001c5ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000000  0800c5f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000008f8  200001dc  0800c7cc  000201dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000ad4  0800c7cc  00020ad4  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   00027ec1  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003f9a  00000000  00000000  000480c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000d518  00000000  00000000  0004c05f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001278  00000000  00000000  00059578  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001688  00000000  00000000  0005a7f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000aaad  00000000  00000000  0005be78  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006ac6  00000000  00000000  00066925  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0006d3eb  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004b48  00000000  00000000  0006d468  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001dc 	.word	0x200001dc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800bce4 	.word	0x0800bce4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e0 	.word	0x200001e0
 8000104:	0800bce4 	.word	0x0800bce4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_sqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5609      	ldrsb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	; 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	; 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	; 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	1c10      	adds	r0, r2, #0
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	1c19      	adds	r1, r3, #0
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			; (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f001 ff59 	bl	8002308 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f001 feb3 	bl	80021cc <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 ff4b 	bl	8002308 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 ff41 	bl	8002308 <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fed3 	bl	8002240 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f001 fec9 	bl	8002240 <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			; (mov r8, r8)

080004bc <__aeabi_cfrcmple>:
 80004bc:	4684      	mov	ip, r0
 80004be:	1c08      	adds	r0, r1, #0
 80004c0:	4661      	mov	r1, ip
 80004c2:	e7ff      	b.n	80004c4 <__aeabi_cfcmpeq>

080004c4 <__aeabi_cfcmpeq>:
 80004c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004c6:	f000 fc89 	bl	8000ddc <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	d401      	bmi.n	80004d2 <__aeabi_cfcmpeq+0xe>
 80004ce:	2100      	movs	r1, #0
 80004d0:	42c8      	cmn	r0, r1
 80004d2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d4 <__aeabi_fcmpeq>:
 80004d4:	b510      	push	{r4, lr}
 80004d6:	f000 fc1b 	bl	8000d10 <__eqsf2>
 80004da:	4240      	negs	r0, r0
 80004dc:	3001      	adds	r0, #1
 80004de:	bd10      	pop	{r4, pc}

080004e0 <__aeabi_fcmplt>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fc7b 	bl	8000ddc <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	db01      	blt.n	80004ee <__aeabi_fcmplt+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmple>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fc71 	bl	8000ddc <__lesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dd01      	ble.n	8000502 <__aeabi_fcmple+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpgt>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fc27 	bl	8000d5c <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	dc01      	bgt.n	8000516 <__aeabi_fcmpgt+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_fcmpge>:
 800051c:	b510      	push	{r4, lr}
 800051e:	f000 fc1d 	bl	8000d5c <__gesf2>
 8000522:	2800      	cmp	r0, #0
 8000524:	da01      	bge.n	800052a <__aeabi_fcmpge+0xe>
 8000526:	2000      	movs	r0, #0
 8000528:	bd10      	pop	{r4, pc}
 800052a:	2001      	movs	r0, #1
 800052c:	bd10      	pop	{r4, pc}
 800052e:	46c0      	nop			; (mov r8, r8)

08000530 <__aeabi_uldivmod>:
 8000530:	2b00      	cmp	r3, #0
 8000532:	d111      	bne.n	8000558 <__aeabi_uldivmod+0x28>
 8000534:	2a00      	cmp	r2, #0
 8000536:	d10f      	bne.n	8000558 <__aeabi_uldivmod+0x28>
 8000538:	2900      	cmp	r1, #0
 800053a:	d100      	bne.n	800053e <__aeabi_uldivmod+0xe>
 800053c:	2800      	cmp	r0, #0
 800053e:	d002      	beq.n	8000546 <__aeabi_uldivmod+0x16>
 8000540:	2100      	movs	r1, #0
 8000542:	43c9      	mvns	r1, r1
 8000544:	1c08      	adds	r0, r1, #0
 8000546:	b407      	push	{r0, r1, r2}
 8000548:	4802      	ldr	r0, [pc, #8]	; (8000554 <__aeabi_uldivmod+0x24>)
 800054a:	a102      	add	r1, pc, #8	; (adr r1, 8000554 <__aeabi_uldivmod+0x24>)
 800054c:	1840      	adds	r0, r0, r1
 800054e:	9002      	str	r0, [sp, #8]
 8000550:	bd03      	pop	{r0, r1, pc}
 8000552:	46c0      	nop			; (mov r8, r8)
 8000554:	fffffee9 	.word	0xfffffee9
 8000558:	b403      	push	{r0, r1}
 800055a:	4668      	mov	r0, sp
 800055c:	b501      	push	{r0, lr}
 800055e:	9802      	ldr	r0, [sp, #8]
 8000560:	f000 f83c 	bl	80005dc <__udivmoddi4>
 8000564:	9b01      	ldr	r3, [sp, #4]
 8000566:	469e      	mov	lr, r3
 8000568:	b002      	add	sp, #8
 800056a:	bc0c      	pop	{r2, r3}
 800056c:	4770      	bx	lr
 800056e:	46c0      	nop			; (mov r8, r8)

08000570 <__aeabi_f2uiz>:
 8000570:	219e      	movs	r1, #158	; 0x9e
 8000572:	b510      	push	{r4, lr}
 8000574:	05c9      	lsls	r1, r1, #23
 8000576:	1c04      	adds	r4, r0, #0
 8000578:	f7ff ffd0 	bl	800051c <__aeabi_fcmpge>
 800057c:	2800      	cmp	r0, #0
 800057e:	d103      	bne.n	8000588 <__aeabi_f2uiz+0x18>
 8000580:	1c20      	adds	r0, r4, #0
 8000582:	f000 ff29 	bl	80013d8 <__aeabi_f2iz>
 8000586:	bd10      	pop	{r4, pc}
 8000588:	219e      	movs	r1, #158	; 0x9e
 800058a:	1c20      	adds	r0, r4, #0
 800058c:	05c9      	lsls	r1, r1, #23
 800058e:	f000 fd87 	bl	80010a0 <__aeabi_fsub>
 8000592:	f000 ff21 	bl	80013d8 <__aeabi_f2iz>
 8000596:	2380      	movs	r3, #128	; 0x80
 8000598:	061b      	lsls	r3, r3, #24
 800059a:	469c      	mov	ip, r3
 800059c:	4460      	add	r0, ip
 800059e:	e7f2      	b.n	8000586 <__aeabi_f2uiz+0x16>

080005a0 <__aeabi_d2uiz>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	2200      	movs	r2, #0
 80005a4:	4b0c      	ldr	r3, [pc, #48]	; (80005d8 <__aeabi_d2uiz+0x38>)
 80005a6:	0004      	movs	r4, r0
 80005a8:	000d      	movs	r5, r1
 80005aa:	f7ff ff7d 	bl	80004a8 <__aeabi_dcmpge>
 80005ae:	2800      	cmp	r0, #0
 80005b0:	d104      	bne.n	80005bc <__aeabi_d2uiz+0x1c>
 80005b2:	0020      	movs	r0, r4
 80005b4:	0029      	movs	r1, r5
 80005b6:	f002 fcbf 	bl	8002f38 <__aeabi_d2iz>
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	4b06      	ldr	r3, [pc, #24]	; (80005d8 <__aeabi_d2uiz+0x38>)
 80005be:	2200      	movs	r2, #0
 80005c0:	0020      	movs	r0, r4
 80005c2:	0029      	movs	r1, r5
 80005c4:	f002 f982 	bl	80028cc <__aeabi_dsub>
 80005c8:	f002 fcb6 	bl	8002f38 <__aeabi_d2iz>
 80005cc:	2380      	movs	r3, #128	; 0x80
 80005ce:	061b      	lsls	r3, r3, #24
 80005d0:	469c      	mov	ip, r3
 80005d2:	4460      	add	r0, ip
 80005d4:	e7f1      	b.n	80005ba <__aeabi_d2uiz+0x1a>
 80005d6:	46c0      	nop			; (mov r8, r8)
 80005d8:	41e00000 	.word	0x41e00000

080005dc <__udivmoddi4>:
 80005dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005de:	4657      	mov	r7, sl
 80005e0:	464e      	mov	r6, r9
 80005e2:	4645      	mov	r5, r8
 80005e4:	46de      	mov	lr, fp
 80005e6:	b5e0      	push	{r5, r6, r7, lr}
 80005e8:	0004      	movs	r4, r0
 80005ea:	b083      	sub	sp, #12
 80005ec:	000d      	movs	r5, r1
 80005ee:	4692      	mov	sl, r2
 80005f0:	4699      	mov	r9, r3
 80005f2:	428b      	cmp	r3, r1
 80005f4:	d82f      	bhi.n	8000656 <__udivmoddi4+0x7a>
 80005f6:	d02c      	beq.n	8000652 <__udivmoddi4+0x76>
 80005f8:	4649      	mov	r1, r9
 80005fa:	4650      	mov	r0, sl
 80005fc:	f002 fe44 	bl	8003288 <__clzdi2>
 8000600:	0029      	movs	r1, r5
 8000602:	0006      	movs	r6, r0
 8000604:	0020      	movs	r0, r4
 8000606:	f002 fe3f 	bl	8003288 <__clzdi2>
 800060a:	1a33      	subs	r3, r6, r0
 800060c:	4698      	mov	r8, r3
 800060e:	3b20      	subs	r3, #32
 8000610:	469b      	mov	fp, r3
 8000612:	d500      	bpl.n	8000616 <__udivmoddi4+0x3a>
 8000614:	e074      	b.n	8000700 <__udivmoddi4+0x124>
 8000616:	4653      	mov	r3, sl
 8000618:	465a      	mov	r2, fp
 800061a:	4093      	lsls	r3, r2
 800061c:	001f      	movs	r7, r3
 800061e:	4653      	mov	r3, sl
 8000620:	4642      	mov	r2, r8
 8000622:	4093      	lsls	r3, r2
 8000624:	001e      	movs	r6, r3
 8000626:	42af      	cmp	r7, r5
 8000628:	d829      	bhi.n	800067e <__udivmoddi4+0xa2>
 800062a:	d026      	beq.n	800067a <__udivmoddi4+0x9e>
 800062c:	465b      	mov	r3, fp
 800062e:	1ba4      	subs	r4, r4, r6
 8000630:	41bd      	sbcs	r5, r7
 8000632:	2b00      	cmp	r3, #0
 8000634:	da00      	bge.n	8000638 <__udivmoddi4+0x5c>
 8000636:	e079      	b.n	800072c <__udivmoddi4+0x150>
 8000638:	2200      	movs	r2, #0
 800063a:	2300      	movs	r3, #0
 800063c:	9200      	str	r2, [sp, #0]
 800063e:	9301      	str	r3, [sp, #4]
 8000640:	2301      	movs	r3, #1
 8000642:	465a      	mov	r2, fp
 8000644:	4093      	lsls	r3, r2
 8000646:	9301      	str	r3, [sp, #4]
 8000648:	2301      	movs	r3, #1
 800064a:	4642      	mov	r2, r8
 800064c:	4093      	lsls	r3, r2
 800064e:	9300      	str	r3, [sp, #0]
 8000650:	e019      	b.n	8000686 <__udivmoddi4+0xaa>
 8000652:	4282      	cmp	r2, r0
 8000654:	d9d0      	bls.n	80005f8 <__udivmoddi4+0x1c>
 8000656:	2200      	movs	r2, #0
 8000658:	2300      	movs	r3, #0
 800065a:	9200      	str	r2, [sp, #0]
 800065c:	9301      	str	r3, [sp, #4]
 800065e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <__udivmoddi4+0x8c>
 8000664:	601c      	str	r4, [r3, #0]
 8000666:	605d      	str	r5, [r3, #4]
 8000668:	9800      	ldr	r0, [sp, #0]
 800066a:	9901      	ldr	r1, [sp, #4]
 800066c:	b003      	add	sp, #12
 800066e:	bc3c      	pop	{r2, r3, r4, r5}
 8000670:	4690      	mov	r8, r2
 8000672:	4699      	mov	r9, r3
 8000674:	46a2      	mov	sl, r4
 8000676:	46ab      	mov	fp, r5
 8000678:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800067a:	42a3      	cmp	r3, r4
 800067c:	d9d6      	bls.n	800062c <__udivmoddi4+0x50>
 800067e:	2200      	movs	r2, #0
 8000680:	2300      	movs	r3, #0
 8000682:	9200      	str	r2, [sp, #0]
 8000684:	9301      	str	r3, [sp, #4]
 8000686:	4643      	mov	r3, r8
 8000688:	2b00      	cmp	r3, #0
 800068a:	d0e8      	beq.n	800065e <__udivmoddi4+0x82>
 800068c:	07fb      	lsls	r3, r7, #31
 800068e:	0872      	lsrs	r2, r6, #1
 8000690:	431a      	orrs	r2, r3
 8000692:	4646      	mov	r6, r8
 8000694:	087b      	lsrs	r3, r7, #1
 8000696:	e00e      	b.n	80006b6 <__udivmoddi4+0xda>
 8000698:	42ab      	cmp	r3, r5
 800069a:	d101      	bne.n	80006a0 <__udivmoddi4+0xc4>
 800069c:	42a2      	cmp	r2, r4
 800069e:	d80c      	bhi.n	80006ba <__udivmoddi4+0xde>
 80006a0:	1aa4      	subs	r4, r4, r2
 80006a2:	419d      	sbcs	r5, r3
 80006a4:	2001      	movs	r0, #1
 80006a6:	1924      	adds	r4, r4, r4
 80006a8:	416d      	adcs	r5, r5
 80006aa:	2100      	movs	r1, #0
 80006ac:	3e01      	subs	r6, #1
 80006ae:	1824      	adds	r4, r4, r0
 80006b0:	414d      	adcs	r5, r1
 80006b2:	2e00      	cmp	r6, #0
 80006b4:	d006      	beq.n	80006c4 <__udivmoddi4+0xe8>
 80006b6:	42ab      	cmp	r3, r5
 80006b8:	d9ee      	bls.n	8000698 <__udivmoddi4+0xbc>
 80006ba:	3e01      	subs	r6, #1
 80006bc:	1924      	adds	r4, r4, r4
 80006be:	416d      	adcs	r5, r5
 80006c0:	2e00      	cmp	r6, #0
 80006c2:	d1f8      	bne.n	80006b6 <__udivmoddi4+0xda>
 80006c4:	465b      	mov	r3, fp
 80006c6:	9800      	ldr	r0, [sp, #0]
 80006c8:	9901      	ldr	r1, [sp, #4]
 80006ca:	1900      	adds	r0, r0, r4
 80006cc:	4169      	adcs	r1, r5
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	db22      	blt.n	8000718 <__udivmoddi4+0x13c>
 80006d2:	002b      	movs	r3, r5
 80006d4:	465a      	mov	r2, fp
 80006d6:	40d3      	lsrs	r3, r2
 80006d8:	002a      	movs	r2, r5
 80006da:	4644      	mov	r4, r8
 80006dc:	40e2      	lsrs	r2, r4
 80006de:	001c      	movs	r4, r3
 80006e0:	465b      	mov	r3, fp
 80006e2:	0015      	movs	r5, r2
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	db2c      	blt.n	8000742 <__udivmoddi4+0x166>
 80006e8:	0026      	movs	r6, r4
 80006ea:	409e      	lsls	r6, r3
 80006ec:	0033      	movs	r3, r6
 80006ee:	0026      	movs	r6, r4
 80006f0:	4647      	mov	r7, r8
 80006f2:	40be      	lsls	r6, r7
 80006f4:	0032      	movs	r2, r6
 80006f6:	1a80      	subs	r0, r0, r2
 80006f8:	4199      	sbcs	r1, r3
 80006fa:	9000      	str	r0, [sp, #0]
 80006fc:	9101      	str	r1, [sp, #4]
 80006fe:	e7ae      	b.n	800065e <__udivmoddi4+0x82>
 8000700:	4642      	mov	r2, r8
 8000702:	2320      	movs	r3, #32
 8000704:	1a9b      	subs	r3, r3, r2
 8000706:	4652      	mov	r2, sl
 8000708:	40da      	lsrs	r2, r3
 800070a:	4641      	mov	r1, r8
 800070c:	0013      	movs	r3, r2
 800070e:	464a      	mov	r2, r9
 8000710:	408a      	lsls	r2, r1
 8000712:	0017      	movs	r7, r2
 8000714:	431f      	orrs	r7, r3
 8000716:	e782      	b.n	800061e <__udivmoddi4+0x42>
 8000718:	4642      	mov	r2, r8
 800071a:	2320      	movs	r3, #32
 800071c:	1a9b      	subs	r3, r3, r2
 800071e:	002a      	movs	r2, r5
 8000720:	4646      	mov	r6, r8
 8000722:	409a      	lsls	r2, r3
 8000724:	0023      	movs	r3, r4
 8000726:	40f3      	lsrs	r3, r6
 8000728:	4313      	orrs	r3, r2
 800072a:	e7d5      	b.n	80006d8 <__udivmoddi4+0xfc>
 800072c:	4642      	mov	r2, r8
 800072e:	2320      	movs	r3, #32
 8000730:	2100      	movs	r1, #0
 8000732:	1a9b      	subs	r3, r3, r2
 8000734:	2200      	movs	r2, #0
 8000736:	9100      	str	r1, [sp, #0]
 8000738:	9201      	str	r2, [sp, #4]
 800073a:	2201      	movs	r2, #1
 800073c:	40da      	lsrs	r2, r3
 800073e:	9201      	str	r2, [sp, #4]
 8000740:	e782      	b.n	8000648 <__udivmoddi4+0x6c>
 8000742:	4642      	mov	r2, r8
 8000744:	2320      	movs	r3, #32
 8000746:	0026      	movs	r6, r4
 8000748:	1a9b      	subs	r3, r3, r2
 800074a:	40de      	lsrs	r6, r3
 800074c:	002f      	movs	r7, r5
 800074e:	46b4      	mov	ip, r6
 8000750:	4097      	lsls	r7, r2
 8000752:	4666      	mov	r6, ip
 8000754:	003b      	movs	r3, r7
 8000756:	4333      	orrs	r3, r6
 8000758:	e7c9      	b.n	80006ee <__udivmoddi4+0x112>
 800075a:	46c0      	nop			; (mov r8, r8)

0800075c <__aeabi_fadd>:
 800075c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800075e:	46c6      	mov	lr, r8
 8000760:	024e      	lsls	r6, r1, #9
 8000762:	0247      	lsls	r7, r0, #9
 8000764:	0a76      	lsrs	r6, r6, #9
 8000766:	0a7b      	lsrs	r3, r7, #9
 8000768:	0044      	lsls	r4, r0, #1
 800076a:	0fc5      	lsrs	r5, r0, #31
 800076c:	00f7      	lsls	r7, r6, #3
 800076e:	0048      	lsls	r0, r1, #1
 8000770:	4698      	mov	r8, r3
 8000772:	b500      	push	{lr}
 8000774:	0e24      	lsrs	r4, r4, #24
 8000776:	002a      	movs	r2, r5
 8000778:	00db      	lsls	r3, r3, #3
 800077a:	0e00      	lsrs	r0, r0, #24
 800077c:	0fc9      	lsrs	r1, r1, #31
 800077e:	46bc      	mov	ip, r7
 8000780:	428d      	cmp	r5, r1
 8000782:	d067      	beq.n	8000854 <__aeabi_fadd+0xf8>
 8000784:	1a22      	subs	r2, r4, r0
 8000786:	2a00      	cmp	r2, #0
 8000788:	dc00      	bgt.n	800078c <__aeabi_fadd+0x30>
 800078a:	e0a5      	b.n	80008d8 <__aeabi_fadd+0x17c>
 800078c:	2800      	cmp	r0, #0
 800078e:	d13a      	bne.n	8000806 <__aeabi_fadd+0xaa>
 8000790:	2f00      	cmp	r7, #0
 8000792:	d100      	bne.n	8000796 <__aeabi_fadd+0x3a>
 8000794:	e093      	b.n	80008be <__aeabi_fadd+0x162>
 8000796:	1e51      	subs	r1, r2, #1
 8000798:	2900      	cmp	r1, #0
 800079a:	d000      	beq.n	800079e <__aeabi_fadd+0x42>
 800079c:	e0bc      	b.n	8000918 <__aeabi_fadd+0x1bc>
 800079e:	2401      	movs	r4, #1
 80007a0:	1bdb      	subs	r3, r3, r7
 80007a2:	015a      	lsls	r2, r3, #5
 80007a4:	d546      	bpl.n	8000834 <__aeabi_fadd+0xd8>
 80007a6:	019b      	lsls	r3, r3, #6
 80007a8:	099e      	lsrs	r6, r3, #6
 80007aa:	0030      	movs	r0, r6
 80007ac:	f002 fd4e 	bl	800324c <__clzsi2>
 80007b0:	3805      	subs	r0, #5
 80007b2:	4086      	lsls	r6, r0
 80007b4:	4284      	cmp	r4, r0
 80007b6:	dd00      	ble.n	80007ba <__aeabi_fadd+0x5e>
 80007b8:	e09d      	b.n	80008f6 <__aeabi_fadd+0x19a>
 80007ba:	1b04      	subs	r4, r0, r4
 80007bc:	0032      	movs	r2, r6
 80007be:	2020      	movs	r0, #32
 80007c0:	3401      	adds	r4, #1
 80007c2:	40e2      	lsrs	r2, r4
 80007c4:	1b04      	subs	r4, r0, r4
 80007c6:	40a6      	lsls	r6, r4
 80007c8:	0033      	movs	r3, r6
 80007ca:	1e5e      	subs	r6, r3, #1
 80007cc:	41b3      	sbcs	r3, r6
 80007ce:	2400      	movs	r4, #0
 80007d0:	4313      	orrs	r3, r2
 80007d2:	075a      	lsls	r2, r3, #29
 80007d4:	d004      	beq.n	80007e0 <__aeabi_fadd+0x84>
 80007d6:	220f      	movs	r2, #15
 80007d8:	401a      	ands	r2, r3
 80007da:	2a04      	cmp	r2, #4
 80007dc:	d000      	beq.n	80007e0 <__aeabi_fadd+0x84>
 80007de:	3304      	adds	r3, #4
 80007e0:	015a      	lsls	r2, r3, #5
 80007e2:	d529      	bpl.n	8000838 <__aeabi_fadd+0xdc>
 80007e4:	3401      	adds	r4, #1
 80007e6:	2cff      	cmp	r4, #255	; 0xff
 80007e8:	d100      	bne.n	80007ec <__aeabi_fadd+0x90>
 80007ea:	e081      	b.n	80008f0 <__aeabi_fadd+0x194>
 80007ec:	002a      	movs	r2, r5
 80007ee:	019b      	lsls	r3, r3, #6
 80007f0:	0a5b      	lsrs	r3, r3, #9
 80007f2:	b2e4      	uxtb	r4, r4
 80007f4:	025b      	lsls	r3, r3, #9
 80007f6:	05e4      	lsls	r4, r4, #23
 80007f8:	0a58      	lsrs	r0, r3, #9
 80007fa:	07d2      	lsls	r2, r2, #31
 80007fc:	4320      	orrs	r0, r4
 80007fe:	4310      	orrs	r0, r2
 8000800:	bc04      	pop	{r2}
 8000802:	4690      	mov	r8, r2
 8000804:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000806:	2cff      	cmp	r4, #255	; 0xff
 8000808:	d0e3      	beq.n	80007d2 <__aeabi_fadd+0x76>
 800080a:	2180      	movs	r1, #128	; 0x80
 800080c:	0038      	movs	r0, r7
 800080e:	04c9      	lsls	r1, r1, #19
 8000810:	4308      	orrs	r0, r1
 8000812:	4684      	mov	ip, r0
 8000814:	2a1b      	cmp	r2, #27
 8000816:	dd00      	ble.n	800081a <__aeabi_fadd+0xbe>
 8000818:	e082      	b.n	8000920 <__aeabi_fadd+0x1c4>
 800081a:	2020      	movs	r0, #32
 800081c:	4661      	mov	r1, ip
 800081e:	40d1      	lsrs	r1, r2
 8000820:	1a82      	subs	r2, r0, r2
 8000822:	4660      	mov	r0, ip
 8000824:	4090      	lsls	r0, r2
 8000826:	0002      	movs	r2, r0
 8000828:	1e50      	subs	r0, r2, #1
 800082a:	4182      	sbcs	r2, r0
 800082c:	430a      	orrs	r2, r1
 800082e:	1a9b      	subs	r3, r3, r2
 8000830:	015a      	lsls	r2, r3, #5
 8000832:	d4b8      	bmi.n	80007a6 <__aeabi_fadd+0x4a>
 8000834:	075a      	lsls	r2, r3, #29
 8000836:	d1ce      	bne.n	80007d6 <__aeabi_fadd+0x7a>
 8000838:	08de      	lsrs	r6, r3, #3
 800083a:	002a      	movs	r2, r5
 800083c:	2cff      	cmp	r4, #255	; 0xff
 800083e:	d13a      	bne.n	80008b6 <__aeabi_fadd+0x15a>
 8000840:	2e00      	cmp	r6, #0
 8000842:	d100      	bne.n	8000846 <__aeabi_fadd+0xea>
 8000844:	e0ae      	b.n	80009a4 <__aeabi_fadd+0x248>
 8000846:	2380      	movs	r3, #128	; 0x80
 8000848:	03db      	lsls	r3, r3, #15
 800084a:	4333      	orrs	r3, r6
 800084c:	025b      	lsls	r3, r3, #9
 800084e:	0a5b      	lsrs	r3, r3, #9
 8000850:	24ff      	movs	r4, #255	; 0xff
 8000852:	e7cf      	b.n	80007f4 <__aeabi_fadd+0x98>
 8000854:	1a21      	subs	r1, r4, r0
 8000856:	2900      	cmp	r1, #0
 8000858:	dd52      	ble.n	8000900 <__aeabi_fadd+0x1a4>
 800085a:	2800      	cmp	r0, #0
 800085c:	d031      	beq.n	80008c2 <__aeabi_fadd+0x166>
 800085e:	2cff      	cmp	r4, #255	; 0xff
 8000860:	d0b7      	beq.n	80007d2 <__aeabi_fadd+0x76>
 8000862:	2080      	movs	r0, #128	; 0x80
 8000864:	003e      	movs	r6, r7
 8000866:	04c0      	lsls	r0, r0, #19
 8000868:	4306      	orrs	r6, r0
 800086a:	46b4      	mov	ip, r6
 800086c:	291b      	cmp	r1, #27
 800086e:	dd00      	ble.n	8000872 <__aeabi_fadd+0x116>
 8000870:	e0aa      	b.n	80009c8 <__aeabi_fadd+0x26c>
 8000872:	2620      	movs	r6, #32
 8000874:	4660      	mov	r0, ip
 8000876:	40c8      	lsrs	r0, r1
 8000878:	1a71      	subs	r1, r6, r1
 800087a:	4666      	mov	r6, ip
 800087c:	408e      	lsls	r6, r1
 800087e:	0031      	movs	r1, r6
 8000880:	1e4e      	subs	r6, r1, #1
 8000882:	41b1      	sbcs	r1, r6
 8000884:	4301      	orrs	r1, r0
 8000886:	185b      	adds	r3, r3, r1
 8000888:	0159      	lsls	r1, r3, #5
 800088a:	d5d3      	bpl.n	8000834 <__aeabi_fadd+0xd8>
 800088c:	3401      	adds	r4, #1
 800088e:	2cff      	cmp	r4, #255	; 0xff
 8000890:	d100      	bne.n	8000894 <__aeabi_fadd+0x138>
 8000892:	e087      	b.n	80009a4 <__aeabi_fadd+0x248>
 8000894:	2201      	movs	r2, #1
 8000896:	4978      	ldr	r1, [pc, #480]	; (8000a78 <__aeabi_fadd+0x31c>)
 8000898:	401a      	ands	r2, r3
 800089a:	085b      	lsrs	r3, r3, #1
 800089c:	400b      	ands	r3, r1
 800089e:	4313      	orrs	r3, r2
 80008a0:	e797      	b.n	80007d2 <__aeabi_fadd+0x76>
 80008a2:	2c00      	cmp	r4, #0
 80008a4:	d000      	beq.n	80008a8 <__aeabi_fadd+0x14c>
 80008a6:	e0a7      	b.n	80009f8 <__aeabi_fadd+0x29c>
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d000      	beq.n	80008ae <__aeabi_fadd+0x152>
 80008ac:	e0b6      	b.n	8000a1c <__aeabi_fadd+0x2c0>
 80008ae:	1e3b      	subs	r3, r7, #0
 80008b0:	d162      	bne.n	8000978 <__aeabi_fadd+0x21c>
 80008b2:	2600      	movs	r6, #0
 80008b4:	2200      	movs	r2, #0
 80008b6:	0273      	lsls	r3, r6, #9
 80008b8:	0a5b      	lsrs	r3, r3, #9
 80008ba:	b2e4      	uxtb	r4, r4
 80008bc:	e79a      	b.n	80007f4 <__aeabi_fadd+0x98>
 80008be:	0014      	movs	r4, r2
 80008c0:	e787      	b.n	80007d2 <__aeabi_fadd+0x76>
 80008c2:	2f00      	cmp	r7, #0
 80008c4:	d04d      	beq.n	8000962 <__aeabi_fadd+0x206>
 80008c6:	1e48      	subs	r0, r1, #1
 80008c8:	2800      	cmp	r0, #0
 80008ca:	d157      	bne.n	800097c <__aeabi_fadd+0x220>
 80008cc:	4463      	add	r3, ip
 80008ce:	2401      	movs	r4, #1
 80008d0:	015a      	lsls	r2, r3, #5
 80008d2:	d5af      	bpl.n	8000834 <__aeabi_fadd+0xd8>
 80008d4:	2402      	movs	r4, #2
 80008d6:	e7dd      	b.n	8000894 <__aeabi_fadd+0x138>
 80008d8:	2a00      	cmp	r2, #0
 80008da:	d124      	bne.n	8000926 <__aeabi_fadd+0x1ca>
 80008dc:	1c62      	adds	r2, r4, #1
 80008de:	b2d2      	uxtb	r2, r2
 80008e0:	2a01      	cmp	r2, #1
 80008e2:	ddde      	ble.n	80008a2 <__aeabi_fadd+0x146>
 80008e4:	1bde      	subs	r6, r3, r7
 80008e6:	0172      	lsls	r2, r6, #5
 80008e8:	d535      	bpl.n	8000956 <__aeabi_fadd+0x1fa>
 80008ea:	1afe      	subs	r6, r7, r3
 80008ec:	000d      	movs	r5, r1
 80008ee:	e75c      	b.n	80007aa <__aeabi_fadd+0x4e>
 80008f0:	002a      	movs	r2, r5
 80008f2:	2300      	movs	r3, #0
 80008f4:	e77e      	b.n	80007f4 <__aeabi_fadd+0x98>
 80008f6:	0033      	movs	r3, r6
 80008f8:	4a60      	ldr	r2, [pc, #384]	; (8000a7c <__aeabi_fadd+0x320>)
 80008fa:	1a24      	subs	r4, r4, r0
 80008fc:	4013      	ands	r3, r2
 80008fe:	e768      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000900:	2900      	cmp	r1, #0
 8000902:	d163      	bne.n	80009cc <__aeabi_fadd+0x270>
 8000904:	1c61      	adds	r1, r4, #1
 8000906:	b2c8      	uxtb	r0, r1
 8000908:	2801      	cmp	r0, #1
 800090a:	dd4e      	ble.n	80009aa <__aeabi_fadd+0x24e>
 800090c:	29ff      	cmp	r1, #255	; 0xff
 800090e:	d049      	beq.n	80009a4 <__aeabi_fadd+0x248>
 8000910:	4463      	add	r3, ip
 8000912:	085b      	lsrs	r3, r3, #1
 8000914:	000c      	movs	r4, r1
 8000916:	e75c      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000918:	2aff      	cmp	r2, #255	; 0xff
 800091a:	d041      	beq.n	80009a0 <__aeabi_fadd+0x244>
 800091c:	000a      	movs	r2, r1
 800091e:	e779      	b.n	8000814 <__aeabi_fadd+0xb8>
 8000920:	2201      	movs	r2, #1
 8000922:	1a9b      	subs	r3, r3, r2
 8000924:	e784      	b.n	8000830 <__aeabi_fadd+0xd4>
 8000926:	2c00      	cmp	r4, #0
 8000928:	d01d      	beq.n	8000966 <__aeabi_fadd+0x20a>
 800092a:	28ff      	cmp	r0, #255	; 0xff
 800092c:	d022      	beq.n	8000974 <__aeabi_fadd+0x218>
 800092e:	2480      	movs	r4, #128	; 0x80
 8000930:	04e4      	lsls	r4, r4, #19
 8000932:	4252      	negs	r2, r2
 8000934:	4323      	orrs	r3, r4
 8000936:	2a1b      	cmp	r2, #27
 8000938:	dd00      	ble.n	800093c <__aeabi_fadd+0x1e0>
 800093a:	e08a      	b.n	8000a52 <__aeabi_fadd+0x2f6>
 800093c:	001c      	movs	r4, r3
 800093e:	2520      	movs	r5, #32
 8000940:	40d4      	lsrs	r4, r2
 8000942:	1aaa      	subs	r2, r5, r2
 8000944:	4093      	lsls	r3, r2
 8000946:	1e5a      	subs	r2, r3, #1
 8000948:	4193      	sbcs	r3, r2
 800094a:	4323      	orrs	r3, r4
 800094c:	4662      	mov	r2, ip
 800094e:	0004      	movs	r4, r0
 8000950:	1ad3      	subs	r3, r2, r3
 8000952:	000d      	movs	r5, r1
 8000954:	e725      	b.n	80007a2 <__aeabi_fadd+0x46>
 8000956:	2e00      	cmp	r6, #0
 8000958:	d000      	beq.n	800095c <__aeabi_fadd+0x200>
 800095a:	e726      	b.n	80007aa <__aeabi_fadd+0x4e>
 800095c:	2200      	movs	r2, #0
 800095e:	2400      	movs	r4, #0
 8000960:	e7a9      	b.n	80008b6 <__aeabi_fadd+0x15a>
 8000962:	000c      	movs	r4, r1
 8000964:	e735      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000966:	2b00      	cmp	r3, #0
 8000968:	d04d      	beq.n	8000a06 <__aeabi_fadd+0x2aa>
 800096a:	43d2      	mvns	r2, r2
 800096c:	2a00      	cmp	r2, #0
 800096e:	d0ed      	beq.n	800094c <__aeabi_fadd+0x1f0>
 8000970:	28ff      	cmp	r0, #255	; 0xff
 8000972:	d1e0      	bne.n	8000936 <__aeabi_fadd+0x1da>
 8000974:	4663      	mov	r3, ip
 8000976:	24ff      	movs	r4, #255	; 0xff
 8000978:	000d      	movs	r5, r1
 800097a:	e72a      	b.n	80007d2 <__aeabi_fadd+0x76>
 800097c:	29ff      	cmp	r1, #255	; 0xff
 800097e:	d00f      	beq.n	80009a0 <__aeabi_fadd+0x244>
 8000980:	0001      	movs	r1, r0
 8000982:	e773      	b.n	800086c <__aeabi_fadd+0x110>
 8000984:	2b00      	cmp	r3, #0
 8000986:	d061      	beq.n	8000a4c <__aeabi_fadd+0x2f0>
 8000988:	24ff      	movs	r4, #255	; 0xff
 800098a:	2f00      	cmp	r7, #0
 800098c:	d100      	bne.n	8000990 <__aeabi_fadd+0x234>
 800098e:	e720      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000990:	2280      	movs	r2, #128	; 0x80
 8000992:	4641      	mov	r1, r8
 8000994:	03d2      	lsls	r2, r2, #15
 8000996:	4211      	tst	r1, r2
 8000998:	d002      	beq.n	80009a0 <__aeabi_fadd+0x244>
 800099a:	4216      	tst	r6, r2
 800099c:	d100      	bne.n	80009a0 <__aeabi_fadd+0x244>
 800099e:	003b      	movs	r3, r7
 80009a0:	24ff      	movs	r4, #255	; 0xff
 80009a2:	e716      	b.n	80007d2 <__aeabi_fadd+0x76>
 80009a4:	24ff      	movs	r4, #255	; 0xff
 80009a6:	2300      	movs	r3, #0
 80009a8:	e724      	b.n	80007f4 <__aeabi_fadd+0x98>
 80009aa:	2c00      	cmp	r4, #0
 80009ac:	d1ea      	bne.n	8000984 <__aeabi_fadd+0x228>
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d058      	beq.n	8000a64 <__aeabi_fadd+0x308>
 80009b2:	2f00      	cmp	r7, #0
 80009b4:	d100      	bne.n	80009b8 <__aeabi_fadd+0x25c>
 80009b6:	e70c      	b.n	80007d2 <__aeabi_fadd+0x76>
 80009b8:	4463      	add	r3, ip
 80009ba:	015a      	lsls	r2, r3, #5
 80009bc:	d400      	bmi.n	80009c0 <__aeabi_fadd+0x264>
 80009be:	e739      	b.n	8000834 <__aeabi_fadd+0xd8>
 80009c0:	4a2e      	ldr	r2, [pc, #184]	; (8000a7c <__aeabi_fadd+0x320>)
 80009c2:	000c      	movs	r4, r1
 80009c4:	4013      	ands	r3, r2
 80009c6:	e704      	b.n	80007d2 <__aeabi_fadd+0x76>
 80009c8:	2101      	movs	r1, #1
 80009ca:	e75c      	b.n	8000886 <__aeabi_fadd+0x12a>
 80009cc:	2c00      	cmp	r4, #0
 80009ce:	d11e      	bne.n	8000a0e <__aeabi_fadd+0x2b2>
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d040      	beq.n	8000a56 <__aeabi_fadd+0x2fa>
 80009d4:	43c9      	mvns	r1, r1
 80009d6:	2900      	cmp	r1, #0
 80009d8:	d00b      	beq.n	80009f2 <__aeabi_fadd+0x296>
 80009da:	28ff      	cmp	r0, #255	; 0xff
 80009dc:	d036      	beq.n	8000a4c <__aeabi_fadd+0x2f0>
 80009de:	291b      	cmp	r1, #27
 80009e0:	dc47      	bgt.n	8000a72 <__aeabi_fadd+0x316>
 80009e2:	001c      	movs	r4, r3
 80009e4:	2620      	movs	r6, #32
 80009e6:	40cc      	lsrs	r4, r1
 80009e8:	1a71      	subs	r1, r6, r1
 80009ea:	408b      	lsls	r3, r1
 80009ec:	1e59      	subs	r1, r3, #1
 80009ee:	418b      	sbcs	r3, r1
 80009f0:	4323      	orrs	r3, r4
 80009f2:	4463      	add	r3, ip
 80009f4:	0004      	movs	r4, r0
 80009f6:	e747      	b.n	8000888 <__aeabi_fadd+0x12c>
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d118      	bne.n	8000a2e <__aeabi_fadd+0x2d2>
 80009fc:	1e3b      	subs	r3, r7, #0
 80009fe:	d02d      	beq.n	8000a5c <__aeabi_fadd+0x300>
 8000a00:	000d      	movs	r5, r1
 8000a02:	24ff      	movs	r4, #255	; 0xff
 8000a04:	e6e5      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000a06:	003b      	movs	r3, r7
 8000a08:	0004      	movs	r4, r0
 8000a0a:	000d      	movs	r5, r1
 8000a0c:	e6e1      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000a0e:	28ff      	cmp	r0, #255	; 0xff
 8000a10:	d01c      	beq.n	8000a4c <__aeabi_fadd+0x2f0>
 8000a12:	2480      	movs	r4, #128	; 0x80
 8000a14:	04e4      	lsls	r4, r4, #19
 8000a16:	4249      	negs	r1, r1
 8000a18:	4323      	orrs	r3, r4
 8000a1a:	e7e0      	b.n	80009de <__aeabi_fadd+0x282>
 8000a1c:	2f00      	cmp	r7, #0
 8000a1e:	d100      	bne.n	8000a22 <__aeabi_fadd+0x2c6>
 8000a20:	e6d7      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000a22:	1bde      	subs	r6, r3, r7
 8000a24:	0172      	lsls	r2, r6, #5
 8000a26:	d51f      	bpl.n	8000a68 <__aeabi_fadd+0x30c>
 8000a28:	1afb      	subs	r3, r7, r3
 8000a2a:	000d      	movs	r5, r1
 8000a2c:	e6d1      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000a2e:	24ff      	movs	r4, #255	; 0xff
 8000a30:	2f00      	cmp	r7, #0
 8000a32:	d100      	bne.n	8000a36 <__aeabi_fadd+0x2da>
 8000a34:	e6cd      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000a36:	2280      	movs	r2, #128	; 0x80
 8000a38:	4640      	mov	r0, r8
 8000a3a:	03d2      	lsls	r2, r2, #15
 8000a3c:	4210      	tst	r0, r2
 8000a3e:	d0af      	beq.n	80009a0 <__aeabi_fadd+0x244>
 8000a40:	4216      	tst	r6, r2
 8000a42:	d1ad      	bne.n	80009a0 <__aeabi_fadd+0x244>
 8000a44:	003b      	movs	r3, r7
 8000a46:	000d      	movs	r5, r1
 8000a48:	24ff      	movs	r4, #255	; 0xff
 8000a4a:	e6c2      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000a4c:	4663      	mov	r3, ip
 8000a4e:	24ff      	movs	r4, #255	; 0xff
 8000a50:	e6bf      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000a52:	2301      	movs	r3, #1
 8000a54:	e77a      	b.n	800094c <__aeabi_fadd+0x1f0>
 8000a56:	003b      	movs	r3, r7
 8000a58:	0004      	movs	r4, r0
 8000a5a:	e6ba      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000a5c:	2680      	movs	r6, #128	; 0x80
 8000a5e:	2200      	movs	r2, #0
 8000a60:	03f6      	lsls	r6, r6, #15
 8000a62:	e6f0      	b.n	8000846 <__aeabi_fadd+0xea>
 8000a64:	003b      	movs	r3, r7
 8000a66:	e6b4      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000a68:	1e33      	subs	r3, r6, #0
 8000a6a:	d000      	beq.n	8000a6e <__aeabi_fadd+0x312>
 8000a6c:	e6e2      	b.n	8000834 <__aeabi_fadd+0xd8>
 8000a6e:	2200      	movs	r2, #0
 8000a70:	e721      	b.n	80008b6 <__aeabi_fadd+0x15a>
 8000a72:	2301      	movs	r3, #1
 8000a74:	e7bd      	b.n	80009f2 <__aeabi_fadd+0x296>
 8000a76:	46c0      	nop			; (mov r8, r8)
 8000a78:	7dffffff 	.word	0x7dffffff
 8000a7c:	fbffffff 	.word	0xfbffffff

08000a80 <__aeabi_fdiv>:
 8000a80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a82:	4657      	mov	r7, sl
 8000a84:	464e      	mov	r6, r9
 8000a86:	46de      	mov	lr, fp
 8000a88:	4645      	mov	r5, r8
 8000a8a:	b5e0      	push	{r5, r6, r7, lr}
 8000a8c:	0244      	lsls	r4, r0, #9
 8000a8e:	0043      	lsls	r3, r0, #1
 8000a90:	0fc6      	lsrs	r6, r0, #31
 8000a92:	b083      	sub	sp, #12
 8000a94:	1c0f      	adds	r7, r1, #0
 8000a96:	0a64      	lsrs	r4, r4, #9
 8000a98:	0e1b      	lsrs	r3, r3, #24
 8000a9a:	46b2      	mov	sl, r6
 8000a9c:	d053      	beq.n	8000b46 <__aeabi_fdiv+0xc6>
 8000a9e:	2bff      	cmp	r3, #255	; 0xff
 8000aa0:	d027      	beq.n	8000af2 <__aeabi_fdiv+0x72>
 8000aa2:	2280      	movs	r2, #128	; 0x80
 8000aa4:	00e4      	lsls	r4, r4, #3
 8000aa6:	04d2      	lsls	r2, r2, #19
 8000aa8:	4314      	orrs	r4, r2
 8000aaa:	227f      	movs	r2, #127	; 0x7f
 8000aac:	4252      	negs	r2, r2
 8000aae:	4690      	mov	r8, r2
 8000ab0:	4498      	add	r8, r3
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	4699      	mov	r9, r3
 8000ab6:	469b      	mov	fp, r3
 8000ab8:	027d      	lsls	r5, r7, #9
 8000aba:	0078      	lsls	r0, r7, #1
 8000abc:	0ffb      	lsrs	r3, r7, #31
 8000abe:	0a6d      	lsrs	r5, r5, #9
 8000ac0:	0e00      	lsrs	r0, r0, #24
 8000ac2:	9300      	str	r3, [sp, #0]
 8000ac4:	d024      	beq.n	8000b10 <__aeabi_fdiv+0x90>
 8000ac6:	28ff      	cmp	r0, #255	; 0xff
 8000ac8:	d046      	beq.n	8000b58 <__aeabi_fdiv+0xd8>
 8000aca:	2380      	movs	r3, #128	; 0x80
 8000acc:	2100      	movs	r1, #0
 8000ace:	00ed      	lsls	r5, r5, #3
 8000ad0:	04db      	lsls	r3, r3, #19
 8000ad2:	431d      	orrs	r5, r3
 8000ad4:	387f      	subs	r0, #127	; 0x7f
 8000ad6:	4647      	mov	r7, r8
 8000ad8:	1a38      	subs	r0, r7, r0
 8000ada:	464f      	mov	r7, r9
 8000adc:	430f      	orrs	r7, r1
 8000ade:	00bf      	lsls	r7, r7, #2
 8000ae0:	46b9      	mov	r9, r7
 8000ae2:	0033      	movs	r3, r6
 8000ae4:	9a00      	ldr	r2, [sp, #0]
 8000ae6:	4f87      	ldr	r7, [pc, #540]	; (8000d04 <__aeabi_fdiv+0x284>)
 8000ae8:	4053      	eors	r3, r2
 8000aea:	464a      	mov	r2, r9
 8000aec:	58ba      	ldr	r2, [r7, r2]
 8000aee:	9301      	str	r3, [sp, #4]
 8000af0:	4697      	mov	pc, r2
 8000af2:	2c00      	cmp	r4, #0
 8000af4:	d14e      	bne.n	8000b94 <__aeabi_fdiv+0x114>
 8000af6:	2308      	movs	r3, #8
 8000af8:	4699      	mov	r9, r3
 8000afa:	33f7      	adds	r3, #247	; 0xf7
 8000afc:	4698      	mov	r8, r3
 8000afe:	3bfd      	subs	r3, #253	; 0xfd
 8000b00:	469b      	mov	fp, r3
 8000b02:	027d      	lsls	r5, r7, #9
 8000b04:	0078      	lsls	r0, r7, #1
 8000b06:	0ffb      	lsrs	r3, r7, #31
 8000b08:	0a6d      	lsrs	r5, r5, #9
 8000b0a:	0e00      	lsrs	r0, r0, #24
 8000b0c:	9300      	str	r3, [sp, #0]
 8000b0e:	d1da      	bne.n	8000ac6 <__aeabi_fdiv+0x46>
 8000b10:	2d00      	cmp	r5, #0
 8000b12:	d126      	bne.n	8000b62 <__aeabi_fdiv+0xe2>
 8000b14:	2000      	movs	r0, #0
 8000b16:	2101      	movs	r1, #1
 8000b18:	0033      	movs	r3, r6
 8000b1a:	9a00      	ldr	r2, [sp, #0]
 8000b1c:	4f7a      	ldr	r7, [pc, #488]	; (8000d08 <__aeabi_fdiv+0x288>)
 8000b1e:	4053      	eors	r3, r2
 8000b20:	4642      	mov	r2, r8
 8000b22:	1a10      	subs	r0, r2, r0
 8000b24:	464a      	mov	r2, r9
 8000b26:	430a      	orrs	r2, r1
 8000b28:	0092      	lsls	r2, r2, #2
 8000b2a:	58ba      	ldr	r2, [r7, r2]
 8000b2c:	001d      	movs	r5, r3
 8000b2e:	4697      	mov	pc, r2
 8000b30:	9b00      	ldr	r3, [sp, #0]
 8000b32:	002c      	movs	r4, r5
 8000b34:	469a      	mov	sl, r3
 8000b36:	468b      	mov	fp, r1
 8000b38:	465b      	mov	r3, fp
 8000b3a:	2b02      	cmp	r3, #2
 8000b3c:	d131      	bne.n	8000ba2 <__aeabi_fdiv+0x122>
 8000b3e:	4653      	mov	r3, sl
 8000b40:	21ff      	movs	r1, #255	; 0xff
 8000b42:	2400      	movs	r4, #0
 8000b44:	e038      	b.n	8000bb8 <__aeabi_fdiv+0x138>
 8000b46:	2c00      	cmp	r4, #0
 8000b48:	d117      	bne.n	8000b7a <__aeabi_fdiv+0xfa>
 8000b4a:	2304      	movs	r3, #4
 8000b4c:	4699      	mov	r9, r3
 8000b4e:	2300      	movs	r3, #0
 8000b50:	4698      	mov	r8, r3
 8000b52:	3301      	adds	r3, #1
 8000b54:	469b      	mov	fp, r3
 8000b56:	e7af      	b.n	8000ab8 <__aeabi_fdiv+0x38>
 8000b58:	20ff      	movs	r0, #255	; 0xff
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	d10b      	bne.n	8000b76 <__aeabi_fdiv+0xf6>
 8000b5e:	2102      	movs	r1, #2
 8000b60:	e7da      	b.n	8000b18 <__aeabi_fdiv+0x98>
 8000b62:	0028      	movs	r0, r5
 8000b64:	f002 fb72 	bl	800324c <__clzsi2>
 8000b68:	1f43      	subs	r3, r0, #5
 8000b6a:	409d      	lsls	r5, r3
 8000b6c:	2376      	movs	r3, #118	; 0x76
 8000b6e:	425b      	negs	r3, r3
 8000b70:	1a18      	subs	r0, r3, r0
 8000b72:	2100      	movs	r1, #0
 8000b74:	e7af      	b.n	8000ad6 <__aeabi_fdiv+0x56>
 8000b76:	2103      	movs	r1, #3
 8000b78:	e7ad      	b.n	8000ad6 <__aeabi_fdiv+0x56>
 8000b7a:	0020      	movs	r0, r4
 8000b7c:	f002 fb66 	bl	800324c <__clzsi2>
 8000b80:	1f43      	subs	r3, r0, #5
 8000b82:	409c      	lsls	r4, r3
 8000b84:	2376      	movs	r3, #118	; 0x76
 8000b86:	425b      	negs	r3, r3
 8000b88:	1a1b      	subs	r3, r3, r0
 8000b8a:	4698      	mov	r8, r3
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	4699      	mov	r9, r3
 8000b90:	469b      	mov	fp, r3
 8000b92:	e791      	b.n	8000ab8 <__aeabi_fdiv+0x38>
 8000b94:	230c      	movs	r3, #12
 8000b96:	4699      	mov	r9, r3
 8000b98:	33f3      	adds	r3, #243	; 0xf3
 8000b9a:	4698      	mov	r8, r3
 8000b9c:	3bfc      	subs	r3, #252	; 0xfc
 8000b9e:	469b      	mov	fp, r3
 8000ba0:	e78a      	b.n	8000ab8 <__aeabi_fdiv+0x38>
 8000ba2:	2b03      	cmp	r3, #3
 8000ba4:	d100      	bne.n	8000ba8 <__aeabi_fdiv+0x128>
 8000ba6:	e0a5      	b.n	8000cf4 <__aeabi_fdiv+0x274>
 8000ba8:	4655      	mov	r5, sl
 8000baa:	2b01      	cmp	r3, #1
 8000bac:	d000      	beq.n	8000bb0 <__aeabi_fdiv+0x130>
 8000bae:	e081      	b.n	8000cb4 <__aeabi_fdiv+0x234>
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	2400      	movs	r4, #0
 8000bb6:	402b      	ands	r3, r5
 8000bb8:	0264      	lsls	r4, r4, #9
 8000bba:	05c9      	lsls	r1, r1, #23
 8000bbc:	0a60      	lsrs	r0, r4, #9
 8000bbe:	07db      	lsls	r3, r3, #31
 8000bc0:	4308      	orrs	r0, r1
 8000bc2:	4318      	orrs	r0, r3
 8000bc4:	b003      	add	sp, #12
 8000bc6:	bc3c      	pop	{r2, r3, r4, r5}
 8000bc8:	4690      	mov	r8, r2
 8000bca:	4699      	mov	r9, r3
 8000bcc:	46a2      	mov	sl, r4
 8000bce:	46ab      	mov	fp, r5
 8000bd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bd2:	2480      	movs	r4, #128	; 0x80
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	03e4      	lsls	r4, r4, #15
 8000bd8:	21ff      	movs	r1, #255	; 0xff
 8000bda:	e7ed      	b.n	8000bb8 <__aeabi_fdiv+0x138>
 8000bdc:	21ff      	movs	r1, #255	; 0xff
 8000bde:	2400      	movs	r4, #0
 8000be0:	e7ea      	b.n	8000bb8 <__aeabi_fdiv+0x138>
 8000be2:	2301      	movs	r3, #1
 8000be4:	1a59      	subs	r1, r3, r1
 8000be6:	291b      	cmp	r1, #27
 8000be8:	dd66      	ble.n	8000cb8 <__aeabi_fdiv+0x238>
 8000bea:	9a01      	ldr	r2, [sp, #4]
 8000bec:	4013      	ands	r3, r2
 8000bee:	2100      	movs	r1, #0
 8000bf0:	2400      	movs	r4, #0
 8000bf2:	e7e1      	b.n	8000bb8 <__aeabi_fdiv+0x138>
 8000bf4:	2380      	movs	r3, #128	; 0x80
 8000bf6:	03db      	lsls	r3, r3, #15
 8000bf8:	421c      	tst	r4, r3
 8000bfa:	d038      	beq.n	8000c6e <__aeabi_fdiv+0x1ee>
 8000bfc:	421d      	tst	r5, r3
 8000bfe:	d051      	beq.n	8000ca4 <__aeabi_fdiv+0x224>
 8000c00:	431c      	orrs	r4, r3
 8000c02:	0264      	lsls	r4, r4, #9
 8000c04:	0a64      	lsrs	r4, r4, #9
 8000c06:	0033      	movs	r3, r6
 8000c08:	21ff      	movs	r1, #255	; 0xff
 8000c0a:	e7d5      	b.n	8000bb8 <__aeabi_fdiv+0x138>
 8000c0c:	0163      	lsls	r3, r4, #5
 8000c0e:	016c      	lsls	r4, r5, #5
 8000c10:	42a3      	cmp	r3, r4
 8000c12:	d23b      	bcs.n	8000c8c <__aeabi_fdiv+0x20c>
 8000c14:	261b      	movs	r6, #27
 8000c16:	2100      	movs	r1, #0
 8000c18:	3801      	subs	r0, #1
 8000c1a:	2501      	movs	r5, #1
 8000c1c:	001f      	movs	r7, r3
 8000c1e:	0049      	lsls	r1, r1, #1
 8000c20:	005b      	lsls	r3, r3, #1
 8000c22:	2f00      	cmp	r7, #0
 8000c24:	db01      	blt.n	8000c2a <__aeabi_fdiv+0x1aa>
 8000c26:	429c      	cmp	r4, r3
 8000c28:	d801      	bhi.n	8000c2e <__aeabi_fdiv+0x1ae>
 8000c2a:	1b1b      	subs	r3, r3, r4
 8000c2c:	4329      	orrs	r1, r5
 8000c2e:	3e01      	subs	r6, #1
 8000c30:	2e00      	cmp	r6, #0
 8000c32:	d1f3      	bne.n	8000c1c <__aeabi_fdiv+0x19c>
 8000c34:	001c      	movs	r4, r3
 8000c36:	1e63      	subs	r3, r4, #1
 8000c38:	419c      	sbcs	r4, r3
 8000c3a:	430c      	orrs	r4, r1
 8000c3c:	0001      	movs	r1, r0
 8000c3e:	317f      	adds	r1, #127	; 0x7f
 8000c40:	2900      	cmp	r1, #0
 8000c42:	ddce      	ble.n	8000be2 <__aeabi_fdiv+0x162>
 8000c44:	0763      	lsls	r3, r4, #29
 8000c46:	d004      	beq.n	8000c52 <__aeabi_fdiv+0x1d2>
 8000c48:	230f      	movs	r3, #15
 8000c4a:	4023      	ands	r3, r4
 8000c4c:	2b04      	cmp	r3, #4
 8000c4e:	d000      	beq.n	8000c52 <__aeabi_fdiv+0x1d2>
 8000c50:	3404      	adds	r4, #4
 8000c52:	0123      	lsls	r3, r4, #4
 8000c54:	d503      	bpl.n	8000c5e <__aeabi_fdiv+0x1de>
 8000c56:	0001      	movs	r1, r0
 8000c58:	4b2c      	ldr	r3, [pc, #176]	; (8000d0c <__aeabi_fdiv+0x28c>)
 8000c5a:	3180      	adds	r1, #128	; 0x80
 8000c5c:	401c      	ands	r4, r3
 8000c5e:	29fe      	cmp	r1, #254	; 0xfe
 8000c60:	dd0d      	ble.n	8000c7e <__aeabi_fdiv+0x1fe>
 8000c62:	2301      	movs	r3, #1
 8000c64:	9a01      	ldr	r2, [sp, #4]
 8000c66:	21ff      	movs	r1, #255	; 0xff
 8000c68:	4013      	ands	r3, r2
 8000c6a:	2400      	movs	r4, #0
 8000c6c:	e7a4      	b.n	8000bb8 <__aeabi_fdiv+0x138>
 8000c6e:	2380      	movs	r3, #128	; 0x80
 8000c70:	03db      	lsls	r3, r3, #15
 8000c72:	431c      	orrs	r4, r3
 8000c74:	0264      	lsls	r4, r4, #9
 8000c76:	0a64      	lsrs	r4, r4, #9
 8000c78:	0033      	movs	r3, r6
 8000c7a:	21ff      	movs	r1, #255	; 0xff
 8000c7c:	e79c      	b.n	8000bb8 <__aeabi_fdiv+0x138>
 8000c7e:	2301      	movs	r3, #1
 8000c80:	9a01      	ldr	r2, [sp, #4]
 8000c82:	01a4      	lsls	r4, r4, #6
 8000c84:	0a64      	lsrs	r4, r4, #9
 8000c86:	b2c9      	uxtb	r1, r1
 8000c88:	4013      	ands	r3, r2
 8000c8a:	e795      	b.n	8000bb8 <__aeabi_fdiv+0x138>
 8000c8c:	1b1b      	subs	r3, r3, r4
 8000c8e:	261a      	movs	r6, #26
 8000c90:	2101      	movs	r1, #1
 8000c92:	e7c2      	b.n	8000c1a <__aeabi_fdiv+0x19a>
 8000c94:	9b00      	ldr	r3, [sp, #0]
 8000c96:	468b      	mov	fp, r1
 8000c98:	469a      	mov	sl, r3
 8000c9a:	2400      	movs	r4, #0
 8000c9c:	e74c      	b.n	8000b38 <__aeabi_fdiv+0xb8>
 8000c9e:	0263      	lsls	r3, r4, #9
 8000ca0:	d5e5      	bpl.n	8000c6e <__aeabi_fdiv+0x1ee>
 8000ca2:	2500      	movs	r5, #0
 8000ca4:	2480      	movs	r4, #128	; 0x80
 8000ca6:	03e4      	lsls	r4, r4, #15
 8000ca8:	432c      	orrs	r4, r5
 8000caa:	0264      	lsls	r4, r4, #9
 8000cac:	0a64      	lsrs	r4, r4, #9
 8000cae:	9b00      	ldr	r3, [sp, #0]
 8000cb0:	21ff      	movs	r1, #255	; 0xff
 8000cb2:	e781      	b.n	8000bb8 <__aeabi_fdiv+0x138>
 8000cb4:	9501      	str	r5, [sp, #4]
 8000cb6:	e7c1      	b.n	8000c3c <__aeabi_fdiv+0x1bc>
 8000cb8:	0023      	movs	r3, r4
 8000cba:	2020      	movs	r0, #32
 8000cbc:	40cb      	lsrs	r3, r1
 8000cbe:	1a41      	subs	r1, r0, r1
 8000cc0:	408c      	lsls	r4, r1
 8000cc2:	1e61      	subs	r1, r4, #1
 8000cc4:	418c      	sbcs	r4, r1
 8000cc6:	431c      	orrs	r4, r3
 8000cc8:	0763      	lsls	r3, r4, #29
 8000cca:	d004      	beq.n	8000cd6 <__aeabi_fdiv+0x256>
 8000ccc:	230f      	movs	r3, #15
 8000cce:	4023      	ands	r3, r4
 8000cd0:	2b04      	cmp	r3, #4
 8000cd2:	d000      	beq.n	8000cd6 <__aeabi_fdiv+0x256>
 8000cd4:	3404      	adds	r4, #4
 8000cd6:	0163      	lsls	r3, r4, #5
 8000cd8:	d505      	bpl.n	8000ce6 <__aeabi_fdiv+0x266>
 8000cda:	2301      	movs	r3, #1
 8000cdc:	9a01      	ldr	r2, [sp, #4]
 8000cde:	2101      	movs	r1, #1
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	2400      	movs	r4, #0
 8000ce4:	e768      	b.n	8000bb8 <__aeabi_fdiv+0x138>
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	9a01      	ldr	r2, [sp, #4]
 8000cea:	01a4      	lsls	r4, r4, #6
 8000cec:	0a64      	lsrs	r4, r4, #9
 8000cee:	4013      	ands	r3, r2
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	e761      	b.n	8000bb8 <__aeabi_fdiv+0x138>
 8000cf4:	2380      	movs	r3, #128	; 0x80
 8000cf6:	03db      	lsls	r3, r3, #15
 8000cf8:	431c      	orrs	r4, r3
 8000cfa:	0264      	lsls	r4, r4, #9
 8000cfc:	0a64      	lsrs	r4, r4, #9
 8000cfe:	4653      	mov	r3, sl
 8000d00:	21ff      	movs	r1, #255	; 0xff
 8000d02:	e759      	b.n	8000bb8 <__aeabi_fdiv+0x138>
 8000d04:	0800bd20 	.word	0x0800bd20
 8000d08:	0800bd60 	.word	0x0800bd60
 8000d0c:	f7ffffff 	.word	0xf7ffffff

08000d10 <__eqsf2>:
 8000d10:	b570      	push	{r4, r5, r6, lr}
 8000d12:	0042      	lsls	r2, r0, #1
 8000d14:	0245      	lsls	r5, r0, #9
 8000d16:	024e      	lsls	r6, r1, #9
 8000d18:	004c      	lsls	r4, r1, #1
 8000d1a:	0fc3      	lsrs	r3, r0, #31
 8000d1c:	0a6d      	lsrs	r5, r5, #9
 8000d1e:	0e12      	lsrs	r2, r2, #24
 8000d20:	0a76      	lsrs	r6, r6, #9
 8000d22:	0e24      	lsrs	r4, r4, #24
 8000d24:	0fc9      	lsrs	r1, r1, #31
 8000d26:	2001      	movs	r0, #1
 8000d28:	2aff      	cmp	r2, #255	; 0xff
 8000d2a:	d006      	beq.n	8000d3a <__eqsf2+0x2a>
 8000d2c:	2cff      	cmp	r4, #255	; 0xff
 8000d2e:	d003      	beq.n	8000d38 <__eqsf2+0x28>
 8000d30:	42a2      	cmp	r2, r4
 8000d32:	d101      	bne.n	8000d38 <__eqsf2+0x28>
 8000d34:	42b5      	cmp	r5, r6
 8000d36:	d006      	beq.n	8000d46 <__eqsf2+0x36>
 8000d38:	bd70      	pop	{r4, r5, r6, pc}
 8000d3a:	2d00      	cmp	r5, #0
 8000d3c:	d1fc      	bne.n	8000d38 <__eqsf2+0x28>
 8000d3e:	2cff      	cmp	r4, #255	; 0xff
 8000d40:	d1fa      	bne.n	8000d38 <__eqsf2+0x28>
 8000d42:	2e00      	cmp	r6, #0
 8000d44:	d1f8      	bne.n	8000d38 <__eqsf2+0x28>
 8000d46:	428b      	cmp	r3, r1
 8000d48:	d006      	beq.n	8000d58 <__eqsf2+0x48>
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2a00      	cmp	r2, #0
 8000d4e:	d1f3      	bne.n	8000d38 <__eqsf2+0x28>
 8000d50:	0028      	movs	r0, r5
 8000d52:	1e45      	subs	r5, r0, #1
 8000d54:	41a8      	sbcs	r0, r5
 8000d56:	e7ef      	b.n	8000d38 <__eqsf2+0x28>
 8000d58:	2000      	movs	r0, #0
 8000d5a:	e7ed      	b.n	8000d38 <__eqsf2+0x28>

08000d5c <__gesf2>:
 8000d5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d5e:	0042      	lsls	r2, r0, #1
 8000d60:	0245      	lsls	r5, r0, #9
 8000d62:	024c      	lsls	r4, r1, #9
 8000d64:	0fc3      	lsrs	r3, r0, #31
 8000d66:	0048      	lsls	r0, r1, #1
 8000d68:	0a6d      	lsrs	r5, r5, #9
 8000d6a:	0e12      	lsrs	r2, r2, #24
 8000d6c:	0a64      	lsrs	r4, r4, #9
 8000d6e:	0e00      	lsrs	r0, r0, #24
 8000d70:	0fc9      	lsrs	r1, r1, #31
 8000d72:	2aff      	cmp	r2, #255	; 0xff
 8000d74:	d01e      	beq.n	8000db4 <__gesf2+0x58>
 8000d76:	28ff      	cmp	r0, #255	; 0xff
 8000d78:	d021      	beq.n	8000dbe <__gesf2+0x62>
 8000d7a:	2a00      	cmp	r2, #0
 8000d7c:	d10a      	bne.n	8000d94 <__gesf2+0x38>
 8000d7e:	426e      	negs	r6, r5
 8000d80:	416e      	adcs	r6, r5
 8000d82:	b2f6      	uxtb	r6, r6
 8000d84:	2800      	cmp	r0, #0
 8000d86:	d10f      	bne.n	8000da8 <__gesf2+0x4c>
 8000d88:	2c00      	cmp	r4, #0
 8000d8a:	d10d      	bne.n	8000da8 <__gesf2+0x4c>
 8000d8c:	2000      	movs	r0, #0
 8000d8e:	2d00      	cmp	r5, #0
 8000d90:	d009      	beq.n	8000da6 <__gesf2+0x4a>
 8000d92:	e005      	b.n	8000da0 <__gesf2+0x44>
 8000d94:	2800      	cmp	r0, #0
 8000d96:	d101      	bne.n	8000d9c <__gesf2+0x40>
 8000d98:	2c00      	cmp	r4, #0
 8000d9a:	d001      	beq.n	8000da0 <__gesf2+0x44>
 8000d9c:	428b      	cmp	r3, r1
 8000d9e:	d011      	beq.n	8000dc4 <__gesf2+0x68>
 8000da0:	2101      	movs	r1, #1
 8000da2:	4258      	negs	r0, r3
 8000da4:	4308      	orrs	r0, r1
 8000da6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000da8:	2e00      	cmp	r6, #0
 8000daa:	d0f7      	beq.n	8000d9c <__gesf2+0x40>
 8000dac:	2001      	movs	r0, #1
 8000dae:	3901      	subs	r1, #1
 8000db0:	4308      	orrs	r0, r1
 8000db2:	e7f8      	b.n	8000da6 <__gesf2+0x4a>
 8000db4:	2d00      	cmp	r5, #0
 8000db6:	d0de      	beq.n	8000d76 <__gesf2+0x1a>
 8000db8:	2002      	movs	r0, #2
 8000dba:	4240      	negs	r0, r0
 8000dbc:	e7f3      	b.n	8000da6 <__gesf2+0x4a>
 8000dbe:	2c00      	cmp	r4, #0
 8000dc0:	d0db      	beq.n	8000d7a <__gesf2+0x1e>
 8000dc2:	e7f9      	b.n	8000db8 <__gesf2+0x5c>
 8000dc4:	4282      	cmp	r2, r0
 8000dc6:	dceb      	bgt.n	8000da0 <__gesf2+0x44>
 8000dc8:	db04      	blt.n	8000dd4 <__gesf2+0x78>
 8000dca:	42a5      	cmp	r5, r4
 8000dcc:	d8e8      	bhi.n	8000da0 <__gesf2+0x44>
 8000dce:	2000      	movs	r0, #0
 8000dd0:	42a5      	cmp	r5, r4
 8000dd2:	d2e8      	bcs.n	8000da6 <__gesf2+0x4a>
 8000dd4:	2101      	movs	r1, #1
 8000dd6:	1e58      	subs	r0, r3, #1
 8000dd8:	4308      	orrs	r0, r1
 8000dda:	e7e4      	b.n	8000da6 <__gesf2+0x4a>

08000ddc <__lesf2>:
 8000ddc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dde:	0042      	lsls	r2, r0, #1
 8000de0:	024d      	lsls	r5, r1, #9
 8000de2:	004c      	lsls	r4, r1, #1
 8000de4:	0246      	lsls	r6, r0, #9
 8000de6:	0a76      	lsrs	r6, r6, #9
 8000de8:	0e12      	lsrs	r2, r2, #24
 8000dea:	0fc3      	lsrs	r3, r0, #31
 8000dec:	0a6d      	lsrs	r5, r5, #9
 8000dee:	0e24      	lsrs	r4, r4, #24
 8000df0:	0fc9      	lsrs	r1, r1, #31
 8000df2:	2aff      	cmp	r2, #255	; 0xff
 8000df4:	d016      	beq.n	8000e24 <__lesf2+0x48>
 8000df6:	2cff      	cmp	r4, #255	; 0xff
 8000df8:	d018      	beq.n	8000e2c <__lesf2+0x50>
 8000dfa:	2a00      	cmp	r2, #0
 8000dfc:	d10a      	bne.n	8000e14 <__lesf2+0x38>
 8000dfe:	4270      	negs	r0, r6
 8000e00:	4170      	adcs	r0, r6
 8000e02:	b2c0      	uxtb	r0, r0
 8000e04:	2c00      	cmp	r4, #0
 8000e06:	d015      	beq.n	8000e34 <__lesf2+0x58>
 8000e08:	2800      	cmp	r0, #0
 8000e0a:	d005      	beq.n	8000e18 <__lesf2+0x3c>
 8000e0c:	2001      	movs	r0, #1
 8000e0e:	3901      	subs	r1, #1
 8000e10:	4308      	orrs	r0, r1
 8000e12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e14:	2c00      	cmp	r4, #0
 8000e16:	d013      	beq.n	8000e40 <__lesf2+0x64>
 8000e18:	4299      	cmp	r1, r3
 8000e1a:	d014      	beq.n	8000e46 <__lesf2+0x6a>
 8000e1c:	2001      	movs	r0, #1
 8000e1e:	425b      	negs	r3, r3
 8000e20:	4318      	orrs	r0, r3
 8000e22:	e7f6      	b.n	8000e12 <__lesf2+0x36>
 8000e24:	2002      	movs	r0, #2
 8000e26:	2e00      	cmp	r6, #0
 8000e28:	d1f3      	bne.n	8000e12 <__lesf2+0x36>
 8000e2a:	e7e4      	b.n	8000df6 <__lesf2+0x1a>
 8000e2c:	2002      	movs	r0, #2
 8000e2e:	2d00      	cmp	r5, #0
 8000e30:	d1ef      	bne.n	8000e12 <__lesf2+0x36>
 8000e32:	e7e2      	b.n	8000dfa <__lesf2+0x1e>
 8000e34:	2d00      	cmp	r5, #0
 8000e36:	d1e7      	bne.n	8000e08 <__lesf2+0x2c>
 8000e38:	2000      	movs	r0, #0
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	d0e9      	beq.n	8000e12 <__lesf2+0x36>
 8000e3e:	e7ed      	b.n	8000e1c <__lesf2+0x40>
 8000e40:	2d00      	cmp	r5, #0
 8000e42:	d1e9      	bne.n	8000e18 <__lesf2+0x3c>
 8000e44:	e7ea      	b.n	8000e1c <__lesf2+0x40>
 8000e46:	42a2      	cmp	r2, r4
 8000e48:	dc06      	bgt.n	8000e58 <__lesf2+0x7c>
 8000e4a:	dbdf      	blt.n	8000e0c <__lesf2+0x30>
 8000e4c:	42ae      	cmp	r6, r5
 8000e4e:	d803      	bhi.n	8000e58 <__lesf2+0x7c>
 8000e50:	2000      	movs	r0, #0
 8000e52:	42ae      	cmp	r6, r5
 8000e54:	d3da      	bcc.n	8000e0c <__lesf2+0x30>
 8000e56:	e7dc      	b.n	8000e12 <__lesf2+0x36>
 8000e58:	2001      	movs	r0, #1
 8000e5a:	4249      	negs	r1, r1
 8000e5c:	4308      	orrs	r0, r1
 8000e5e:	e7d8      	b.n	8000e12 <__lesf2+0x36>

08000e60 <__aeabi_fmul>:
 8000e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e62:	4657      	mov	r7, sl
 8000e64:	464e      	mov	r6, r9
 8000e66:	4645      	mov	r5, r8
 8000e68:	46de      	mov	lr, fp
 8000e6a:	b5e0      	push	{r5, r6, r7, lr}
 8000e6c:	0247      	lsls	r7, r0, #9
 8000e6e:	0046      	lsls	r6, r0, #1
 8000e70:	4688      	mov	r8, r1
 8000e72:	0a7f      	lsrs	r7, r7, #9
 8000e74:	0e36      	lsrs	r6, r6, #24
 8000e76:	0fc4      	lsrs	r4, r0, #31
 8000e78:	2e00      	cmp	r6, #0
 8000e7a:	d047      	beq.n	8000f0c <__aeabi_fmul+0xac>
 8000e7c:	2eff      	cmp	r6, #255	; 0xff
 8000e7e:	d024      	beq.n	8000eca <__aeabi_fmul+0x6a>
 8000e80:	00fb      	lsls	r3, r7, #3
 8000e82:	2780      	movs	r7, #128	; 0x80
 8000e84:	04ff      	lsls	r7, r7, #19
 8000e86:	431f      	orrs	r7, r3
 8000e88:	2300      	movs	r3, #0
 8000e8a:	4699      	mov	r9, r3
 8000e8c:	469a      	mov	sl, r3
 8000e8e:	3e7f      	subs	r6, #127	; 0x7f
 8000e90:	4643      	mov	r3, r8
 8000e92:	025d      	lsls	r5, r3, #9
 8000e94:	0058      	lsls	r0, r3, #1
 8000e96:	0fdb      	lsrs	r3, r3, #31
 8000e98:	0a6d      	lsrs	r5, r5, #9
 8000e9a:	0e00      	lsrs	r0, r0, #24
 8000e9c:	4698      	mov	r8, r3
 8000e9e:	d043      	beq.n	8000f28 <__aeabi_fmul+0xc8>
 8000ea0:	28ff      	cmp	r0, #255	; 0xff
 8000ea2:	d03b      	beq.n	8000f1c <__aeabi_fmul+0xbc>
 8000ea4:	00eb      	lsls	r3, r5, #3
 8000ea6:	2580      	movs	r5, #128	; 0x80
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	04ed      	lsls	r5, r5, #19
 8000eac:	431d      	orrs	r5, r3
 8000eae:	387f      	subs	r0, #127	; 0x7f
 8000eb0:	1836      	adds	r6, r6, r0
 8000eb2:	1c73      	adds	r3, r6, #1
 8000eb4:	4641      	mov	r1, r8
 8000eb6:	469b      	mov	fp, r3
 8000eb8:	464b      	mov	r3, r9
 8000eba:	4061      	eors	r1, r4
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	2b0f      	cmp	r3, #15
 8000ec0:	d864      	bhi.n	8000f8c <__aeabi_fmul+0x12c>
 8000ec2:	4875      	ldr	r0, [pc, #468]	; (8001098 <__aeabi_fmul+0x238>)
 8000ec4:	009b      	lsls	r3, r3, #2
 8000ec6:	58c3      	ldr	r3, [r0, r3]
 8000ec8:	469f      	mov	pc, r3
 8000eca:	2f00      	cmp	r7, #0
 8000ecc:	d142      	bne.n	8000f54 <__aeabi_fmul+0xf4>
 8000ece:	2308      	movs	r3, #8
 8000ed0:	4699      	mov	r9, r3
 8000ed2:	3b06      	subs	r3, #6
 8000ed4:	26ff      	movs	r6, #255	; 0xff
 8000ed6:	469a      	mov	sl, r3
 8000ed8:	e7da      	b.n	8000e90 <__aeabi_fmul+0x30>
 8000eda:	4641      	mov	r1, r8
 8000edc:	2a02      	cmp	r2, #2
 8000ede:	d028      	beq.n	8000f32 <__aeabi_fmul+0xd2>
 8000ee0:	2a03      	cmp	r2, #3
 8000ee2:	d100      	bne.n	8000ee6 <__aeabi_fmul+0x86>
 8000ee4:	e0ce      	b.n	8001084 <__aeabi_fmul+0x224>
 8000ee6:	2a01      	cmp	r2, #1
 8000ee8:	d000      	beq.n	8000eec <__aeabi_fmul+0x8c>
 8000eea:	e0ac      	b.n	8001046 <__aeabi_fmul+0x1e6>
 8000eec:	4011      	ands	r1, r2
 8000eee:	2000      	movs	r0, #0
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	b2cc      	uxtb	r4, r1
 8000ef4:	0240      	lsls	r0, r0, #9
 8000ef6:	05d2      	lsls	r2, r2, #23
 8000ef8:	0a40      	lsrs	r0, r0, #9
 8000efa:	07e4      	lsls	r4, r4, #31
 8000efc:	4310      	orrs	r0, r2
 8000efe:	4320      	orrs	r0, r4
 8000f00:	bc3c      	pop	{r2, r3, r4, r5}
 8000f02:	4690      	mov	r8, r2
 8000f04:	4699      	mov	r9, r3
 8000f06:	46a2      	mov	sl, r4
 8000f08:	46ab      	mov	fp, r5
 8000f0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000f0c:	2f00      	cmp	r7, #0
 8000f0e:	d115      	bne.n	8000f3c <__aeabi_fmul+0xdc>
 8000f10:	2304      	movs	r3, #4
 8000f12:	4699      	mov	r9, r3
 8000f14:	3b03      	subs	r3, #3
 8000f16:	2600      	movs	r6, #0
 8000f18:	469a      	mov	sl, r3
 8000f1a:	e7b9      	b.n	8000e90 <__aeabi_fmul+0x30>
 8000f1c:	20ff      	movs	r0, #255	; 0xff
 8000f1e:	2202      	movs	r2, #2
 8000f20:	2d00      	cmp	r5, #0
 8000f22:	d0c5      	beq.n	8000eb0 <__aeabi_fmul+0x50>
 8000f24:	2203      	movs	r2, #3
 8000f26:	e7c3      	b.n	8000eb0 <__aeabi_fmul+0x50>
 8000f28:	2d00      	cmp	r5, #0
 8000f2a:	d119      	bne.n	8000f60 <__aeabi_fmul+0x100>
 8000f2c:	2000      	movs	r0, #0
 8000f2e:	2201      	movs	r2, #1
 8000f30:	e7be      	b.n	8000eb0 <__aeabi_fmul+0x50>
 8000f32:	2401      	movs	r4, #1
 8000f34:	22ff      	movs	r2, #255	; 0xff
 8000f36:	400c      	ands	r4, r1
 8000f38:	2000      	movs	r0, #0
 8000f3a:	e7db      	b.n	8000ef4 <__aeabi_fmul+0x94>
 8000f3c:	0038      	movs	r0, r7
 8000f3e:	f002 f985 	bl	800324c <__clzsi2>
 8000f42:	2676      	movs	r6, #118	; 0x76
 8000f44:	1f43      	subs	r3, r0, #5
 8000f46:	409f      	lsls	r7, r3
 8000f48:	2300      	movs	r3, #0
 8000f4a:	4276      	negs	r6, r6
 8000f4c:	1a36      	subs	r6, r6, r0
 8000f4e:	4699      	mov	r9, r3
 8000f50:	469a      	mov	sl, r3
 8000f52:	e79d      	b.n	8000e90 <__aeabi_fmul+0x30>
 8000f54:	230c      	movs	r3, #12
 8000f56:	4699      	mov	r9, r3
 8000f58:	3b09      	subs	r3, #9
 8000f5a:	26ff      	movs	r6, #255	; 0xff
 8000f5c:	469a      	mov	sl, r3
 8000f5e:	e797      	b.n	8000e90 <__aeabi_fmul+0x30>
 8000f60:	0028      	movs	r0, r5
 8000f62:	f002 f973 	bl	800324c <__clzsi2>
 8000f66:	1f43      	subs	r3, r0, #5
 8000f68:	409d      	lsls	r5, r3
 8000f6a:	2376      	movs	r3, #118	; 0x76
 8000f6c:	425b      	negs	r3, r3
 8000f6e:	1a18      	subs	r0, r3, r0
 8000f70:	2200      	movs	r2, #0
 8000f72:	e79d      	b.n	8000eb0 <__aeabi_fmul+0x50>
 8000f74:	2080      	movs	r0, #128	; 0x80
 8000f76:	2400      	movs	r4, #0
 8000f78:	03c0      	lsls	r0, r0, #15
 8000f7a:	22ff      	movs	r2, #255	; 0xff
 8000f7c:	e7ba      	b.n	8000ef4 <__aeabi_fmul+0x94>
 8000f7e:	003d      	movs	r5, r7
 8000f80:	4652      	mov	r2, sl
 8000f82:	e7ab      	b.n	8000edc <__aeabi_fmul+0x7c>
 8000f84:	003d      	movs	r5, r7
 8000f86:	0021      	movs	r1, r4
 8000f88:	4652      	mov	r2, sl
 8000f8a:	e7a7      	b.n	8000edc <__aeabi_fmul+0x7c>
 8000f8c:	0c3b      	lsrs	r3, r7, #16
 8000f8e:	469c      	mov	ip, r3
 8000f90:	042a      	lsls	r2, r5, #16
 8000f92:	0c12      	lsrs	r2, r2, #16
 8000f94:	0c2b      	lsrs	r3, r5, #16
 8000f96:	0014      	movs	r4, r2
 8000f98:	4660      	mov	r0, ip
 8000f9a:	4665      	mov	r5, ip
 8000f9c:	043f      	lsls	r7, r7, #16
 8000f9e:	0c3f      	lsrs	r7, r7, #16
 8000fa0:	437c      	muls	r4, r7
 8000fa2:	4342      	muls	r2, r0
 8000fa4:	435d      	muls	r5, r3
 8000fa6:	437b      	muls	r3, r7
 8000fa8:	0c27      	lsrs	r7, r4, #16
 8000faa:	189b      	adds	r3, r3, r2
 8000fac:	18ff      	adds	r7, r7, r3
 8000fae:	42ba      	cmp	r2, r7
 8000fb0:	d903      	bls.n	8000fba <__aeabi_fmul+0x15a>
 8000fb2:	2380      	movs	r3, #128	; 0x80
 8000fb4:	025b      	lsls	r3, r3, #9
 8000fb6:	469c      	mov	ip, r3
 8000fb8:	4465      	add	r5, ip
 8000fba:	0424      	lsls	r4, r4, #16
 8000fbc:	043a      	lsls	r2, r7, #16
 8000fbe:	0c24      	lsrs	r4, r4, #16
 8000fc0:	1912      	adds	r2, r2, r4
 8000fc2:	0193      	lsls	r3, r2, #6
 8000fc4:	1e5c      	subs	r4, r3, #1
 8000fc6:	41a3      	sbcs	r3, r4
 8000fc8:	0c3f      	lsrs	r7, r7, #16
 8000fca:	0e92      	lsrs	r2, r2, #26
 8000fcc:	197d      	adds	r5, r7, r5
 8000fce:	431a      	orrs	r2, r3
 8000fd0:	01ad      	lsls	r5, r5, #6
 8000fd2:	4315      	orrs	r5, r2
 8000fd4:	012b      	lsls	r3, r5, #4
 8000fd6:	d504      	bpl.n	8000fe2 <__aeabi_fmul+0x182>
 8000fd8:	2301      	movs	r3, #1
 8000fda:	465e      	mov	r6, fp
 8000fdc:	086a      	lsrs	r2, r5, #1
 8000fde:	401d      	ands	r5, r3
 8000fe0:	4315      	orrs	r5, r2
 8000fe2:	0032      	movs	r2, r6
 8000fe4:	327f      	adds	r2, #127	; 0x7f
 8000fe6:	2a00      	cmp	r2, #0
 8000fe8:	dd25      	ble.n	8001036 <__aeabi_fmul+0x1d6>
 8000fea:	076b      	lsls	r3, r5, #29
 8000fec:	d004      	beq.n	8000ff8 <__aeabi_fmul+0x198>
 8000fee:	230f      	movs	r3, #15
 8000ff0:	402b      	ands	r3, r5
 8000ff2:	2b04      	cmp	r3, #4
 8000ff4:	d000      	beq.n	8000ff8 <__aeabi_fmul+0x198>
 8000ff6:	3504      	adds	r5, #4
 8000ff8:	012b      	lsls	r3, r5, #4
 8000ffa:	d503      	bpl.n	8001004 <__aeabi_fmul+0x1a4>
 8000ffc:	0032      	movs	r2, r6
 8000ffe:	4b27      	ldr	r3, [pc, #156]	; (800109c <__aeabi_fmul+0x23c>)
 8001000:	3280      	adds	r2, #128	; 0x80
 8001002:	401d      	ands	r5, r3
 8001004:	2afe      	cmp	r2, #254	; 0xfe
 8001006:	dc94      	bgt.n	8000f32 <__aeabi_fmul+0xd2>
 8001008:	2401      	movs	r4, #1
 800100a:	01a8      	lsls	r0, r5, #6
 800100c:	0a40      	lsrs	r0, r0, #9
 800100e:	b2d2      	uxtb	r2, r2
 8001010:	400c      	ands	r4, r1
 8001012:	e76f      	b.n	8000ef4 <__aeabi_fmul+0x94>
 8001014:	2080      	movs	r0, #128	; 0x80
 8001016:	03c0      	lsls	r0, r0, #15
 8001018:	4207      	tst	r7, r0
 800101a:	d007      	beq.n	800102c <__aeabi_fmul+0x1cc>
 800101c:	4205      	tst	r5, r0
 800101e:	d105      	bne.n	800102c <__aeabi_fmul+0x1cc>
 8001020:	4328      	orrs	r0, r5
 8001022:	0240      	lsls	r0, r0, #9
 8001024:	0a40      	lsrs	r0, r0, #9
 8001026:	4644      	mov	r4, r8
 8001028:	22ff      	movs	r2, #255	; 0xff
 800102a:	e763      	b.n	8000ef4 <__aeabi_fmul+0x94>
 800102c:	4338      	orrs	r0, r7
 800102e:	0240      	lsls	r0, r0, #9
 8001030:	0a40      	lsrs	r0, r0, #9
 8001032:	22ff      	movs	r2, #255	; 0xff
 8001034:	e75e      	b.n	8000ef4 <__aeabi_fmul+0x94>
 8001036:	2401      	movs	r4, #1
 8001038:	1aa3      	subs	r3, r4, r2
 800103a:	2b1b      	cmp	r3, #27
 800103c:	dd05      	ble.n	800104a <__aeabi_fmul+0x1ea>
 800103e:	400c      	ands	r4, r1
 8001040:	2200      	movs	r2, #0
 8001042:	2000      	movs	r0, #0
 8001044:	e756      	b.n	8000ef4 <__aeabi_fmul+0x94>
 8001046:	465e      	mov	r6, fp
 8001048:	e7cb      	b.n	8000fe2 <__aeabi_fmul+0x182>
 800104a:	002a      	movs	r2, r5
 800104c:	2020      	movs	r0, #32
 800104e:	40da      	lsrs	r2, r3
 8001050:	1ac3      	subs	r3, r0, r3
 8001052:	409d      	lsls	r5, r3
 8001054:	002b      	movs	r3, r5
 8001056:	1e5d      	subs	r5, r3, #1
 8001058:	41ab      	sbcs	r3, r5
 800105a:	4313      	orrs	r3, r2
 800105c:	075a      	lsls	r2, r3, #29
 800105e:	d004      	beq.n	800106a <__aeabi_fmul+0x20a>
 8001060:	220f      	movs	r2, #15
 8001062:	401a      	ands	r2, r3
 8001064:	2a04      	cmp	r2, #4
 8001066:	d000      	beq.n	800106a <__aeabi_fmul+0x20a>
 8001068:	3304      	adds	r3, #4
 800106a:	015a      	lsls	r2, r3, #5
 800106c:	d504      	bpl.n	8001078 <__aeabi_fmul+0x218>
 800106e:	2401      	movs	r4, #1
 8001070:	2201      	movs	r2, #1
 8001072:	400c      	ands	r4, r1
 8001074:	2000      	movs	r0, #0
 8001076:	e73d      	b.n	8000ef4 <__aeabi_fmul+0x94>
 8001078:	2401      	movs	r4, #1
 800107a:	019b      	lsls	r3, r3, #6
 800107c:	0a58      	lsrs	r0, r3, #9
 800107e:	400c      	ands	r4, r1
 8001080:	2200      	movs	r2, #0
 8001082:	e737      	b.n	8000ef4 <__aeabi_fmul+0x94>
 8001084:	2080      	movs	r0, #128	; 0x80
 8001086:	2401      	movs	r4, #1
 8001088:	03c0      	lsls	r0, r0, #15
 800108a:	4328      	orrs	r0, r5
 800108c:	0240      	lsls	r0, r0, #9
 800108e:	0a40      	lsrs	r0, r0, #9
 8001090:	400c      	ands	r4, r1
 8001092:	22ff      	movs	r2, #255	; 0xff
 8001094:	e72e      	b.n	8000ef4 <__aeabi_fmul+0x94>
 8001096:	46c0      	nop			; (mov r8, r8)
 8001098:	0800bda0 	.word	0x0800bda0
 800109c:	f7ffffff 	.word	0xf7ffffff

080010a0 <__aeabi_fsub>:
 80010a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010a2:	464f      	mov	r7, r9
 80010a4:	46d6      	mov	lr, sl
 80010a6:	4646      	mov	r6, r8
 80010a8:	0044      	lsls	r4, r0, #1
 80010aa:	b5c0      	push	{r6, r7, lr}
 80010ac:	0fc2      	lsrs	r2, r0, #31
 80010ae:	0247      	lsls	r7, r0, #9
 80010b0:	0248      	lsls	r0, r1, #9
 80010b2:	0a40      	lsrs	r0, r0, #9
 80010b4:	4684      	mov	ip, r0
 80010b6:	4666      	mov	r6, ip
 80010b8:	0a7b      	lsrs	r3, r7, #9
 80010ba:	0048      	lsls	r0, r1, #1
 80010bc:	0fc9      	lsrs	r1, r1, #31
 80010be:	469a      	mov	sl, r3
 80010c0:	0e24      	lsrs	r4, r4, #24
 80010c2:	0015      	movs	r5, r2
 80010c4:	00db      	lsls	r3, r3, #3
 80010c6:	0e00      	lsrs	r0, r0, #24
 80010c8:	4689      	mov	r9, r1
 80010ca:	00f6      	lsls	r6, r6, #3
 80010cc:	28ff      	cmp	r0, #255	; 0xff
 80010ce:	d100      	bne.n	80010d2 <__aeabi_fsub+0x32>
 80010d0:	e08f      	b.n	80011f2 <__aeabi_fsub+0x152>
 80010d2:	2101      	movs	r1, #1
 80010d4:	464f      	mov	r7, r9
 80010d6:	404f      	eors	r7, r1
 80010d8:	0039      	movs	r1, r7
 80010da:	4291      	cmp	r1, r2
 80010dc:	d066      	beq.n	80011ac <__aeabi_fsub+0x10c>
 80010de:	1a22      	subs	r2, r4, r0
 80010e0:	2a00      	cmp	r2, #0
 80010e2:	dc00      	bgt.n	80010e6 <__aeabi_fsub+0x46>
 80010e4:	e09d      	b.n	8001222 <__aeabi_fsub+0x182>
 80010e6:	2800      	cmp	r0, #0
 80010e8:	d13d      	bne.n	8001166 <__aeabi_fsub+0xc6>
 80010ea:	2e00      	cmp	r6, #0
 80010ec:	d100      	bne.n	80010f0 <__aeabi_fsub+0x50>
 80010ee:	e08b      	b.n	8001208 <__aeabi_fsub+0x168>
 80010f0:	1e51      	subs	r1, r2, #1
 80010f2:	2900      	cmp	r1, #0
 80010f4:	d000      	beq.n	80010f8 <__aeabi_fsub+0x58>
 80010f6:	e0b5      	b.n	8001264 <__aeabi_fsub+0x1c4>
 80010f8:	2401      	movs	r4, #1
 80010fa:	1b9b      	subs	r3, r3, r6
 80010fc:	015a      	lsls	r2, r3, #5
 80010fe:	d544      	bpl.n	800118a <__aeabi_fsub+0xea>
 8001100:	019b      	lsls	r3, r3, #6
 8001102:	099f      	lsrs	r7, r3, #6
 8001104:	0038      	movs	r0, r7
 8001106:	f002 f8a1 	bl	800324c <__clzsi2>
 800110a:	3805      	subs	r0, #5
 800110c:	4087      	lsls	r7, r0
 800110e:	4284      	cmp	r4, r0
 8001110:	dd00      	ble.n	8001114 <__aeabi_fsub+0x74>
 8001112:	e096      	b.n	8001242 <__aeabi_fsub+0x1a2>
 8001114:	1b04      	subs	r4, r0, r4
 8001116:	003a      	movs	r2, r7
 8001118:	2020      	movs	r0, #32
 800111a:	3401      	adds	r4, #1
 800111c:	40e2      	lsrs	r2, r4
 800111e:	1b04      	subs	r4, r0, r4
 8001120:	40a7      	lsls	r7, r4
 8001122:	003b      	movs	r3, r7
 8001124:	1e5f      	subs	r7, r3, #1
 8001126:	41bb      	sbcs	r3, r7
 8001128:	2400      	movs	r4, #0
 800112a:	4313      	orrs	r3, r2
 800112c:	075a      	lsls	r2, r3, #29
 800112e:	d004      	beq.n	800113a <__aeabi_fsub+0x9a>
 8001130:	220f      	movs	r2, #15
 8001132:	401a      	ands	r2, r3
 8001134:	2a04      	cmp	r2, #4
 8001136:	d000      	beq.n	800113a <__aeabi_fsub+0x9a>
 8001138:	3304      	adds	r3, #4
 800113a:	015a      	lsls	r2, r3, #5
 800113c:	d527      	bpl.n	800118e <__aeabi_fsub+0xee>
 800113e:	3401      	adds	r4, #1
 8001140:	2cff      	cmp	r4, #255	; 0xff
 8001142:	d100      	bne.n	8001146 <__aeabi_fsub+0xa6>
 8001144:	e079      	b.n	800123a <__aeabi_fsub+0x19a>
 8001146:	2201      	movs	r2, #1
 8001148:	019b      	lsls	r3, r3, #6
 800114a:	0a5b      	lsrs	r3, r3, #9
 800114c:	b2e4      	uxtb	r4, r4
 800114e:	402a      	ands	r2, r5
 8001150:	025b      	lsls	r3, r3, #9
 8001152:	05e4      	lsls	r4, r4, #23
 8001154:	0a58      	lsrs	r0, r3, #9
 8001156:	07d2      	lsls	r2, r2, #31
 8001158:	4320      	orrs	r0, r4
 800115a:	4310      	orrs	r0, r2
 800115c:	bc1c      	pop	{r2, r3, r4}
 800115e:	4690      	mov	r8, r2
 8001160:	4699      	mov	r9, r3
 8001162:	46a2      	mov	sl, r4
 8001164:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001166:	2cff      	cmp	r4, #255	; 0xff
 8001168:	d0e0      	beq.n	800112c <__aeabi_fsub+0x8c>
 800116a:	2180      	movs	r1, #128	; 0x80
 800116c:	04c9      	lsls	r1, r1, #19
 800116e:	430e      	orrs	r6, r1
 8001170:	2a1b      	cmp	r2, #27
 8001172:	dc7b      	bgt.n	800126c <__aeabi_fsub+0x1cc>
 8001174:	0031      	movs	r1, r6
 8001176:	2020      	movs	r0, #32
 8001178:	40d1      	lsrs	r1, r2
 800117a:	1a82      	subs	r2, r0, r2
 800117c:	4096      	lsls	r6, r2
 800117e:	1e72      	subs	r2, r6, #1
 8001180:	4196      	sbcs	r6, r2
 8001182:	430e      	orrs	r6, r1
 8001184:	1b9b      	subs	r3, r3, r6
 8001186:	015a      	lsls	r2, r3, #5
 8001188:	d4ba      	bmi.n	8001100 <__aeabi_fsub+0x60>
 800118a:	075a      	lsls	r2, r3, #29
 800118c:	d1d0      	bne.n	8001130 <__aeabi_fsub+0x90>
 800118e:	2201      	movs	r2, #1
 8001190:	08df      	lsrs	r7, r3, #3
 8001192:	402a      	ands	r2, r5
 8001194:	2cff      	cmp	r4, #255	; 0xff
 8001196:	d133      	bne.n	8001200 <__aeabi_fsub+0x160>
 8001198:	2f00      	cmp	r7, #0
 800119a:	d100      	bne.n	800119e <__aeabi_fsub+0xfe>
 800119c:	e0a8      	b.n	80012f0 <__aeabi_fsub+0x250>
 800119e:	2380      	movs	r3, #128	; 0x80
 80011a0:	03db      	lsls	r3, r3, #15
 80011a2:	433b      	orrs	r3, r7
 80011a4:	025b      	lsls	r3, r3, #9
 80011a6:	0a5b      	lsrs	r3, r3, #9
 80011a8:	24ff      	movs	r4, #255	; 0xff
 80011aa:	e7d1      	b.n	8001150 <__aeabi_fsub+0xb0>
 80011ac:	1a21      	subs	r1, r4, r0
 80011ae:	2900      	cmp	r1, #0
 80011b0:	dd4c      	ble.n	800124c <__aeabi_fsub+0x1ac>
 80011b2:	2800      	cmp	r0, #0
 80011b4:	d02a      	beq.n	800120c <__aeabi_fsub+0x16c>
 80011b6:	2cff      	cmp	r4, #255	; 0xff
 80011b8:	d0b8      	beq.n	800112c <__aeabi_fsub+0x8c>
 80011ba:	2080      	movs	r0, #128	; 0x80
 80011bc:	04c0      	lsls	r0, r0, #19
 80011be:	4306      	orrs	r6, r0
 80011c0:	291b      	cmp	r1, #27
 80011c2:	dd00      	ble.n	80011c6 <__aeabi_fsub+0x126>
 80011c4:	e0af      	b.n	8001326 <__aeabi_fsub+0x286>
 80011c6:	0030      	movs	r0, r6
 80011c8:	2720      	movs	r7, #32
 80011ca:	40c8      	lsrs	r0, r1
 80011cc:	1a79      	subs	r1, r7, r1
 80011ce:	408e      	lsls	r6, r1
 80011d0:	1e71      	subs	r1, r6, #1
 80011d2:	418e      	sbcs	r6, r1
 80011d4:	4306      	orrs	r6, r0
 80011d6:	199b      	adds	r3, r3, r6
 80011d8:	0159      	lsls	r1, r3, #5
 80011da:	d5d6      	bpl.n	800118a <__aeabi_fsub+0xea>
 80011dc:	3401      	adds	r4, #1
 80011de:	2cff      	cmp	r4, #255	; 0xff
 80011e0:	d100      	bne.n	80011e4 <__aeabi_fsub+0x144>
 80011e2:	e085      	b.n	80012f0 <__aeabi_fsub+0x250>
 80011e4:	2201      	movs	r2, #1
 80011e6:	497a      	ldr	r1, [pc, #488]	; (80013d0 <__aeabi_fsub+0x330>)
 80011e8:	401a      	ands	r2, r3
 80011ea:	085b      	lsrs	r3, r3, #1
 80011ec:	400b      	ands	r3, r1
 80011ee:	4313      	orrs	r3, r2
 80011f0:	e79c      	b.n	800112c <__aeabi_fsub+0x8c>
 80011f2:	2e00      	cmp	r6, #0
 80011f4:	d000      	beq.n	80011f8 <__aeabi_fsub+0x158>
 80011f6:	e770      	b.n	80010da <__aeabi_fsub+0x3a>
 80011f8:	e76b      	b.n	80010d2 <__aeabi_fsub+0x32>
 80011fa:	1e3b      	subs	r3, r7, #0
 80011fc:	d1c5      	bne.n	800118a <__aeabi_fsub+0xea>
 80011fe:	2200      	movs	r2, #0
 8001200:	027b      	lsls	r3, r7, #9
 8001202:	0a5b      	lsrs	r3, r3, #9
 8001204:	b2e4      	uxtb	r4, r4
 8001206:	e7a3      	b.n	8001150 <__aeabi_fsub+0xb0>
 8001208:	0014      	movs	r4, r2
 800120a:	e78f      	b.n	800112c <__aeabi_fsub+0x8c>
 800120c:	2e00      	cmp	r6, #0
 800120e:	d04d      	beq.n	80012ac <__aeabi_fsub+0x20c>
 8001210:	1e48      	subs	r0, r1, #1
 8001212:	2800      	cmp	r0, #0
 8001214:	d157      	bne.n	80012c6 <__aeabi_fsub+0x226>
 8001216:	199b      	adds	r3, r3, r6
 8001218:	2401      	movs	r4, #1
 800121a:	015a      	lsls	r2, r3, #5
 800121c:	d5b5      	bpl.n	800118a <__aeabi_fsub+0xea>
 800121e:	2402      	movs	r4, #2
 8001220:	e7e0      	b.n	80011e4 <__aeabi_fsub+0x144>
 8001222:	2a00      	cmp	r2, #0
 8001224:	d125      	bne.n	8001272 <__aeabi_fsub+0x1d2>
 8001226:	1c62      	adds	r2, r4, #1
 8001228:	b2d2      	uxtb	r2, r2
 800122a:	2a01      	cmp	r2, #1
 800122c:	dd72      	ble.n	8001314 <__aeabi_fsub+0x274>
 800122e:	1b9f      	subs	r7, r3, r6
 8001230:	017a      	lsls	r2, r7, #5
 8001232:	d535      	bpl.n	80012a0 <__aeabi_fsub+0x200>
 8001234:	1af7      	subs	r7, r6, r3
 8001236:	000d      	movs	r5, r1
 8001238:	e764      	b.n	8001104 <__aeabi_fsub+0x64>
 800123a:	2201      	movs	r2, #1
 800123c:	2300      	movs	r3, #0
 800123e:	402a      	ands	r2, r5
 8001240:	e786      	b.n	8001150 <__aeabi_fsub+0xb0>
 8001242:	003b      	movs	r3, r7
 8001244:	4a63      	ldr	r2, [pc, #396]	; (80013d4 <__aeabi_fsub+0x334>)
 8001246:	1a24      	subs	r4, r4, r0
 8001248:	4013      	ands	r3, r2
 800124a:	e76f      	b.n	800112c <__aeabi_fsub+0x8c>
 800124c:	2900      	cmp	r1, #0
 800124e:	d16c      	bne.n	800132a <__aeabi_fsub+0x28a>
 8001250:	1c61      	adds	r1, r4, #1
 8001252:	b2c8      	uxtb	r0, r1
 8001254:	2801      	cmp	r0, #1
 8001256:	dd4e      	ble.n	80012f6 <__aeabi_fsub+0x256>
 8001258:	29ff      	cmp	r1, #255	; 0xff
 800125a:	d049      	beq.n	80012f0 <__aeabi_fsub+0x250>
 800125c:	199b      	adds	r3, r3, r6
 800125e:	085b      	lsrs	r3, r3, #1
 8001260:	000c      	movs	r4, r1
 8001262:	e763      	b.n	800112c <__aeabi_fsub+0x8c>
 8001264:	2aff      	cmp	r2, #255	; 0xff
 8001266:	d041      	beq.n	80012ec <__aeabi_fsub+0x24c>
 8001268:	000a      	movs	r2, r1
 800126a:	e781      	b.n	8001170 <__aeabi_fsub+0xd0>
 800126c:	2601      	movs	r6, #1
 800126e:	1b9b      	subs	r3, r3, r6
 8001270:	e789      	b.n	8001186 <__aeabi_fsub+0xe6>
 8001272:	2c00      	cmp	r4, #0
 8001274:	d01c      	beq.n	80012b0 <__aeabi_fsub+0x210>
 8001276:	28ff      	cmp	r0, #255	; 0xff
 8001278:	d021      	beq.n	80012be <__aeabi_fsub+0x21e>
 800127a:	2480      	movs	r4, #128	; 0x80
 800127c:	04e4      	lsls	r4, r4, #19
 800127e:	4252      	negs	r2, r2
 8001280:	4323      	orrs	r3, r4
 8001282:	2a1b      	cmp	r2, #27
 8001284:	dd00      	ble.n	8001288 <__aeabi_fsub+0x1e8>
 8001286:	e096      	b.n	80013b6 <__aeabi_fsub+0x316>
 8001288:	001c      	movs	r4, r3
 800128a:	2520      	movs	r5, #32
 800128c:	40d4      	lsrs	r4, r2
 800128e:	1aaa      	subs	r2, r5, r2
 8001290:	4093      	lsls	r3, r2
 8001292:	1e5a      	subs	r2, r3, #1
 8001294:	4193      	sbcs	r3, r2
 8001296:	4323      	orrs	r3, r4
 8001298:	1af3      	subs	r3, r6, r3
 800129a:	0004      	movs	r4, r0
 800129c:	000d      	movs	r5, r1
 800129e:	e72d      	b.n	80010fc <__aeabi_fsub+0x5c>
 80012a0:	2f00      	cmp	r7, #0
 80012a2:	d000      	beq.n	80012a6 <__aeabi_fsub+0x206>
 80012a4:	e72e      	b.n	8001104 <__aeabi_fsub+0x64>
 80012a6:	2200      	movs	r2, #0
 80012a8:	2400      	movs	r4, #0
 80012aa:	e7a9      	b.n	8001200 <__aeabi_fsub+0x160>
 80012ac:	000c      	movs	r4, r1
 80012ae:	e73d      	b.n	800112c <__aeabi_fsub+0x8c>
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d058      	beq.n	8001366 <__aeabi_fsub+0x2c6>
 80012b4:	43d2      	mvns	r2, r2
 80012b6:	2a00      	cmp	r2, #0
 80012b8:	d0ee      	beq.n	8001298 <__aeabi_fsub+0x1f8>
 80012ba:	28ff      	cmp	r0, #255	; 0xff
 80012bc:	d1e1      	bne.n	8001282 <__aeabi_fsub+0x1e2>
 80012be:	0033      	movs	r3, r6
 80012c0:	24ff      	movs	r4, #255	; 0xff
 80012c2:	000d      	movs	r5, r1
 80012c4:	e732      	b.n	800112c <__aeabi_fsub+0x8c>
 80012c6:	29ff      	cmp	r1, #255	; 0xff
 80012c8:	d010      	beq.n	80012ec <__aeabi_fsub+0x24c>
 80012ca:	0001      	movs	r1, r0
 80012cc:	e778      	b.n	80011c0 <__aeabi_fsub+0x120>
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d06e      	beq.n	80013b0 <__aeabi_fsub+0x310>
 80012d2:	24ff      	movs	r4, #255	; 0xff
 80012d4:	2e00      	cmp	r6, #0
 80012d6:	d100      	bne.n	80012da <__aeabi_fsub+0x23a>
 80012d8:	e728      	b.n	800112c <__aeabi_fsub+0x8c>
 80012da:	2280      	movs	r2, #128	; 0x80
 80012dc:	4651      	mov	r1, sl
 80012de:	03d2      	lsls	r2, r2, #15
 80012e0:	4211      	tst	r1, r2
 80012e2:	d003      	beq.n	80012ec <__aeabi_fsub+0x24c>
 80012e4:	4661      	mov	r1, ip
 80012e6:	4211      	tst	r1, r2
 80012e8:	d100      	bne.n	80012ec <__aeabi_fsub+0x24c>
 80012ea:	0033      	movs	r3, r6
 80012ec:	24ff      	movs	r4, #255	; 0xff
 80012ee:	e71d      	b.n	800112c <__aeabi_fsub+0x8c>
 80012f0:	24ff      	movs	r4, #255	; 0xff
 80012f2:	2300      	movs	r3, #0
 80012f4:	e72c      	b.n	8001150 <__aeabi_fsub+0xb0>
 80012f6:	2c00      	cmp	r4, #0
 80012f8:	d1e9      	bne.n	80012ce <__aeabi_fsub+0x22e>
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d063      	beq.n	80013c6 <__aeabi_fsub+0x326>
 80012fe:	2e00      	cmp	r6, #0
 8001300:	d100      	bne.n	8001304 <__aeabi_fsub+0x264>
 8001302:	e713      	b.n	800112c <__aeabi_fsub+0x8c>
 8001304:	199b      	adds	r3, r3, r6
 8001306:	015a      	lsls	r2, r3, #5
 8001308:	d400      	bmi.n	800130c <__aeabi_fsub+0x26c>
 800130a:	e73e      	b.n	800118a <__aeabi_fsub+0xea>
 800130c:	4a31      	ldr	r2, [pc, #196]	; (80013d4 <__aeabi_fsub+0x334>)
 800130e:	000c      	movs	r4, r1
 8001310:	4013      	ands	r3, r2
 8001312:	e70b      	b.n	800112c <__aeabi_fsub+0x8c>
 8001314:	2c00      	cmp	r4, #0
 8001316:	d11e      	bne.n	8001356 <__aeabi_fsub+0x2b6>
 8001318:	2b00      	cmp	r3, #0
 800131a:	d12f      	bne.n	800137c <__aeabi_fsub+0x2dc>
 800131c:	2e00      	cmp	r6, #0
 800131e:	d04f      	beq.n	80013c0 <__aeabi_fsub+0x320>
 8001320:	0033      	movs	r3, r6
 8001322:	000d      	movs	r5, r1
 8001324:	e702      	b.n	800112c <__aeabi_fsub+0x8c>
 8001326:	2601      	movs	r6, #1
 8001328:	e755      	b.n	80011d6 <__aeabi_fsub+0x136>
 800132a:	2c00      	cmp	r4, #0
 800132c:	d11f      	bne.n	800136e <__aeabi_fsub+0x2ce>
 800132e:	2b00      	cmp	r3, #0
 8001330:	d043      	beq.n	80013ba <__aeabi_fsub+0x31a>
 8001332:	43c9      	mvns	r1, r1
 8001334:	2900      	cmp	r1, #0
 8001336:	d00b      	beq.n	8001350 <__aeabi_fsub+0x2b0>
 8001338:	28ff      	cmp	r0, #255	; 0xff
 800133a:	d039      	beq.n	80013b0 <__aeabi_fsub+0x310>
 800133c:	291b      	cmp	r1, #27
 800133e:	dc44      	bgt.n	80013ca <__aeabi_fsub+0x32a>
 8001340:	001c      	movs	r4, r3
 8001342:	2720      	movs	r7, #32
 8001344:	40cc      	lsrs	r4, r1
 8001346:	1a79      	subs	r1, r7, r1
 8001348:	408b      	lsls	r3, r1
 800134a:	1e59      	subs	r1, r3, #1
 800134c:	418b      	sbcs	r3, r1
 800134e:	4323      	orrs	r3, r4
 8001350:	199b      	adds	r3, r3, r6
 8001352:	0004      	movs	r4, r0
 8001354:	e740      	b.n	80011d8 <__aeabi_fsub+0x138>
 8001356:	2b00      	cmp	r3, #0
 8001358:	d11a      	bne.n	8001390 <__aeabi_fsub+0x2f0>
 800135a:	2e00      	cmp	r6, #0
 800135c:	d124      	bne.n	80013a8 <__aeabi_fsub+0x308>
 800135e:	2780      	movs	r7, #128	; 0x80
 8001360:	2200      	movs	r2, #0
 8001362:	03ff      	lsls	r7, r7, #15
 8001364:	e71b      	b.n	800119e <__aeabi_fsub+0xfe>
 8001366:	0033      	movs	r3, r6
 8001368:	0004      	movs	r4, r0
 800136a:	000d      	movs	r5, r1
 800136c:	e6de      	b.n	800112c <__aeabi_fsub+0x8c>
 800136e:	28ff      	cmp	r0, #255	; 0xff
 8001370:	d01e      	beq.n	80013b0 <__aeabi_fsub+0x310>
 8001372:	2480      	movs	r4, #128	; 0x80
 8001374:	04e4      	lsls	r4, r4, #19
 8001376:	4249      	negs	r1, r1
 8001378:	4323      	orrs	r3, r4
 800137a:	e7df      	b.n	800133c <__aeabi_fsub+0x29c>
 800137c:	2e00      	cmp	r6, #0
 800137e:	d100      	bne.n	8001382 <__aeabi_fsub+0x2e2>
 8001380:	e6d4      	b.n	800112c <__aeabi_fsub+0x8c>
 8001382:	1b9f      	subs	r7, r3, r6
 8001384:	017a      	lsls	r2, r7, #5
 8001386:	d400      	bmi.n	800138a <__aeabi_fsub+0x2ea>
 8001388:	e737      	b.n	80011fa <__aeabi_fsub+0x15a>
 800138a:	1af3      	subs	r3, r6, r3
 800138c:	000d      	movs	r5, r1
 800138e:	e6cd      	b.n	800112c <__aeabi_fsub+0x8c>
 8001390:	24ff      	movs	r4, #255	; 0xff
 8001392:	2e00      	cmp	r6, #0
 8001394:	d100      	bne.n	8001398 <__aeabi_fsub+0x2f8>
 8001396:	e6c9      	b.n	800112c <__aeabi_fsub+0x8c>
 8001398:	2280      	movs	r2, #128	; 0x80
 800139a:	4650      	mov	r0, sl
 800139c:	03d2      	lsls	r2, r2, #15
 800139e:	4210      	tst	r0, r2
 80013a0:	d0a4      	beq.n	80012ec <__aeabi_fsub+0x24c>
 80013a2:	4660      	mov	r0, ip
 80013a4:	4210      	tst	r0, r2
 80013a6:	d1a1      	bne.n	80012ec <__aeabi_fsub+0x24c>
 80013a8:	0033      	movs	r3, r6
 80013aa:	000d      	movs	r5, r1
 80013ac:	24ff      	movs	r4, #255	; 0xff
 80013ae:	e6bd      	b.n	800112c <__aeabi_fsub+0x8c>
 80013b0:	0033      	movs	r3, r6
 80013b2:	24ff      	movs	r4, #255	; 0xff
 80013b4:	e6ba      	b.n	800112c <__aeabi_fsub+0x8c>
 80013b6:	2301      	movs	r3, #1
 80013b8:	e76e      	b.n	8001298 <__aeabi_fsub+0x1f8>
 80013ba:	0033      	movs	r3, r6
 80013bc:	0004      	movs	r4, r0
 80013be:	e6b5      	b.n	800112c <__aeabi_fsub+0x8c>
 80013c0:	2700      	movs	r7, #0
 80013c2:	2200      	movs	r2, #0
 80013c4:	e71c      	b.n	8001200 <__aeabi_fsub+0x160>
 80013c6:	0033      	movs	r3, r6
 80013c8:	e6b0      	b.n	800112c <__aeabi_fsub+0x8c>
 80013ca:	2301      	movs	r3, #1
 80013cc:	e7c0      	b.n	8001350 <__aeabi_fsub+0x2b0>
 80013ce:	46c0      	nop			; (mov r8, r8)
 80013d0:	7dffffff 	.word	0x7dffffff
 80013d4:	fbffffff 	.word	0xfbffffff

080013d8 <__aeabi_f2iz>:
 80013d8:	0241      	lsls	r1, r0, #9
 80013da:	0043      	lsls	r3, r0, #1
 80013dc:	0fc2      	lsrs	r2, r0, #31
 80013de:	0a49      	lsrs	r1, r1, #9
 80013e0:	0e1b      	lsrs	r3, r3, #24
 80013e2:	2000      	movs	r0, #0
 80013e4:	2b7e      	cmp	r3, #126	; 0x7e
 80013e6:	dd0d      	ble.n	8001404 <__aeabi_f2iz+0x2c>
 80013e8:	2b9d      	cmp	r3, #157	; 0x9d
 80013ea:	dc0c      	bgt.n	8001406 <__aeabi_f2iz+0x2e>
 80013ec:	2080      	movs	r0, #128	; 0x80
 80013ee:	0400      	lsls	r0, r0, #16
 80013f0:	4301      	orrs	r1, r0
 80013f2:	2b95      	cmp	r3, #149	; 0x95
 80013f4:	dc0a      	bgt.n	800140c <__aeabi_f2iz+0x34>
 80013f6:	2096      	movs	r0, #150	; 0x96
 80013f8:	1ac3      	subs	r3, r0, r3
 80013fa:	40d9      	lsrs	r1, r3
 80013fc:	4248      	negs	r0, r1
 80013fe:	2a00      	cmp	r2, #0
 8001400:	d100      	bne.n	8001404 <__aeabi_f2iz+0x2c>
 8001402:	0008      	movs	r0, r1
 8001404:	4770      	bx	lr
 8001406:	4b03      	ldr	r3, [pc, #12]	; (8001414 <__aeabi_f2iz+0x3c>)
 8001408:	18d0      	adds	r0, r2, r3
 800140a:	e7fb      	b.n	8001404 <__aeabi_f2iz+0x2c>
 800140c:	3b96      	subs	r3, #150	; 0x96
 800140e:	4099      	lsls	r1, r3
 8001410:	e7f4      	b.n	80013fc <__aeabi_f2iz+0x24>
 8001412:	46c0      	nop			; (mov r8, r8)
 8001414:	7fffffff 	.word	0x7fffffff

08001418 <__aeabi_i2f>:
 8001418:	b570      	push	{r4, r5, r6, lr}
 800141a:	2800      	cmp	r0, #0
 800141c:	d030      	beq.n	8001480 <__aeabi_i2f+0x68>
 800141e:	17c3      	asrs	r3, r0, #31
 8001420:	18c4      	adds	r4, r0, r3
 8001422:	405c      	eors	r4, r3
 8001424:	0fc5      	lsrs	r5, r0, #31
 8001426:	0020      	movs	r0, r4
 8001428:	f001 ff10 	bl	800324c <__clzsi2>
 800142c:	239e      	movs	r3, #158	; 0x9e
 800142e:	1a1b      	subs	r3, r3, r0
 8001430:	2b96      	cmp	r3, #150	; 0x96
 8001432:	dc0d      	bgt.n	8001450 <__aeabi_i2f+0x38>
 8001434:	2296      	movs	r2, #150	; 0x96
 8001436:	1ad2      	subs	r2, r2, r3
 8001438:	4094      	lsls	r4, r2
 800143a:	002a      	movs	r2, r5
 800143c:	0264      	lsls	r4, r4, #9
 800143e:	0a64      	lsrs	r4, r4, #9
 8001440:	b2db      	uxtb	r3, r3
 8001442:	0264      	lsls	r4, r4, #9
 8001444:	05db      	lsls	r3, r3, #23
 8001446:	0a60      	lsrs	r0, r4, #9
 8001448:	07d2      	lsls	r2, r2, #31
 800144a:	4318      	orrs	r0, r3
 800144c:	4310      	orrs	r0, r2
 800144e:	bd70      	pop	{r4, r5, r6, pc}
 8001450:	2b99      	cmp	r3, #153	; 0x99
 8001452:	dc19      	bgt.n	8001488 <__aeabi_i2f+0x70>
 8001454:	2299      	movs	r2, #153	; 0x99
 8001456:	1ad2      	subs	r2, r2, r3
 8001458:	2a00      	cmp	r2, #0
 800145a:	dd29      	ble.n	80014b0 <__aeabi_i2f+0x98>
 800145c:	4094      	lsls	r4, r2
 800145e:	0022      	movs	r2, r4
 8001460:	4c14      	ldr	r4, [pc, #80]	; (80014b4 <__aeabi_i2f+0x9c>)
 8001462:	4014      	ands	r4, r2
 8001464:	0751      	lsls	r1, r2, #29
 8001466:	d004      	beq.n	8001472 <__aeabi_i2f+0x5a>
 8001468:	210f      	movs	r1, #15
 800146a:	400a      	ands	r2, r1
 800146c:	2a04      	cmp	r2, #4
 800146e:	d000      	beq.n	8001472 <__aeabi_i2f+0x5a>
 8001470:	3404      	adds	r4, #4
 8001472:	0162      	lsls	r2, r4, #5
 8001474:	d413      	bmi.n	800149e <__aeabi_i2f+0x86>
 8001476:	01a4      	lsls	r4, r4, #6
 8001478:	0a64      	lsrs	r4, r4, #9
 800147a:	b2db      	uxtb	r3, r3
 800147c:	002a      	movs	r2, r5
 800147e:	e7e0      	b.n	8001442 <__aeabi_i2f+0x2a>
 8001480:	2200      	movs	r2, #0
 8001482:	2300      	movs	r3, #0
 8001484:	2400      	movs	r4, #0
 8001486:	e7dc      	b.n	8001442 <__aeabi_i2f+0x2a>
 8001488:	2205      	movs	r2, #5
 800148a:	0021      	movs	r1, r4
 800148c:	1a12      	subs	r2, r2, r0
 800148e:	40d1      	lsrs	r1, r2
 8001490:	22b9      	movs	r2, #185	; 0xb9
 8001492:	1ad2      	subs	r2, r2, r3
 8001494:	4094      	lsls	r4, r2
 8001496:	1e62      	subs	r2, r4, #1
 8001498:	4194      	sbcs	r4, r2
 800149a:	430c      	orrs	r4, r1
 800149c:	e7da      	b.n	8001454 <__aeabi_i2f+0x3c>
 800149e:	4b05      	ldr	r3, [pc, #20]	; (80014b4 <__aeabi_i2f+0x9c>)
 80014a0:	002a      	movs	r2, r5
 80014a2:	401c      	ands	r4, r3
 80014a4:	239f      	movs	r3, #159	; 0x9f
 80014a6:	01a4      	lsls	r4, r4, #6
 80014a8:	1a1b      	subs	r3, r3, r0
 80014aa:	0a64      	lsrs	r4, r4, #9
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	e7c8      	b.n	8001442 <__aeabi_i2f+0x2a>
 80014b0:	0022      	movs	r2, r4
 80014b2:	e7d5      	b.n	8001460 <__aeabi_i2f+0x48>
 80014b4:	fbffffff 	.word	0xfbffffff

080014b8 <__aeabi_ui2f>:
 80014b8:	b510      	push	{r4, lr}
 80014ba:	1e04      	subs	r4, r0, #0
 80014bc:	d027      	beq.n	800150e <__aeabi_ui2f+0x56>
 80014be:	f001 fec5 	bl	800324c <__clzsi2>
 80014c2:	239e      	movs	r3, #158	; 0x9e
 80014c4:	1a1b      	subs	r3, r3, r0
 80014c6:	2b96      	cmp	r3, #150	; 0x96
 80014c8:	dc0a      	bgt.n	80014e0 <__aeabi_ui2f+0x28>
 80014ca:	2296      	movs	r2, #150	; 0x96
 80014cc:	1ad2      	subs	r2, r2, r3
 80014ce:	4094      	lsls	r4, r2
 80014d0:	0264      	lsls	r4, r4, #9
 80014d2:	0a64      	lsrs	r4, r4, #9
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	0264      	lsls	r4, r4, #9
 80014d8:	05db      	lsls	r3, r3, #23
 80014da:	0a60      	lsrs	r0, r4, #9
 80014dc:	4318      	orrs	r0, r3
 80014de:	bd10      	pop	{r4, pc}
 80014e0:	2b99      	cmp	r3, #153	; 0x99
 80014e2:	dc17      	bgt.n	8001514 <__aeabi_ui2f+0x5c>
 80014e4:	2299      	movs	r2, #153	; 0x99
 80014e6:	1ad2      	subs	r2, r2, r3
 80014e8:	2a00      	cmp	r2, #0
 80014ea:	dd27      	ble.n	800153c <__aeabi_ui2f+0x84>
 80014ec:	4094      	lsls	r4, r2
 80014ee:	0022      	movs	r2, r4
 80014f0:	4c13      	ldr	r4, [pc, #76]	; (8001540 <__aeabi_ui2f+0x88>)
 80014f2:	4014      	ands	r4, r2
 80014f4:	0751      	lsls	r1, r2, #29
 80014f6:	d004      	beq.n	8001502 <__aeabi_ui2f+0x4a>
 80014f8:	210f      	movs	r1, #15
 80014fa:	400a      	ands	r2, r1
 80014fc:	2a04      	cmp	r2, #4
 80014fe:	d000      	beq.n	8001502 <__aeabi_ui2f+0x4a>
 8001500:	3404      	adds	r4, #4
 8001502:	0162      	lsls	r2, r4, #5
 8001504:	d412      	bmi.n	800152c <__aeabi_ui2f+0x74>
 8001506:	01a4      	lsls	r4, r4, #6
 8001508:	0a64      	lsrs	r4, r4, #9
 800150a:	b2db      	uxtb	r3, r3
 800150c:	e7e3      	b.n	80014d6 <__aeabi_ui2f+0x1e>
 800150e:	2300      	movs	r3, #0
 8001510:	2400      	movs	r4, #0
 8001512:	e7e0      	b.n	80014d6 <__aeabi_ui2f+0x1e>
 8001514:	22b9      	movs	r2, #185	; 0xb9
 8001516:	0021      	movs	r1, r4
 8001518:	1ad2      	subs	r2, r2, r3
 800151a:	4091      	lsls	r1, r2
 800151c:	000a      	movs	r2, r1
 800151e:	1e51      	subs	r1, r2, #1
 8001520:	418a      	sbcs	r2, r1
 8001522:	2105      	movs	r1, #5
 8001524:	1a09      	subs	r1, r1, r0
 8001526:	40cc      	lsrs	r4, r1
 8001528:	4314      	orrs	r4, r2
 800152a:	e7db      	b.n	80014e4 <__aeabi_ui2f+0x2c>
 800152c:	4b04      	ldr	r3, [pc, #16]	; (8001540 <__aeabi_ui2f+0x88>)
 800152e:	401c      	ands	r4, r3
 8001530:	239f      	movs	r3, #159	; 0x9f
 8001532:	01a4      	lsls	r4, r4, #6
 8001534:	1a1b      	subs	r3, r3, r0
 8001536:	0a64      	lsrs	r4, r4, #9
 8001538:	b2db      	uxtb	r3, r3
 800153a:	e7cc      	b.n	80014d6 <__aeabi_ui2f+0x1e>
 800153c:	0022      	movs	r2, r4
 800153e:	e7d7      	b.n	80014f0 <__aeabi_ui2f+0x38>
 8001540:	fbffffff 	.word	0xfbffffff

08001544 <__aeabi_dadd>:
 8001544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001546:	4645      	mov	r5, r8
 8001548:	46de      	mov	lr, fp
 800154a:	4657      	mov	r7, sl
 800154c:	464e      	mov	r6, r9
 800154e:	030c      	lsls	r4, r1, #12
 8001550:	b5e0      	push	{r5, r6, r7, lr}
 8001552:	004e      	lsls	r6, r1, #1
 8001554:	0fc9      	lsrs	r1, r1, #31
 8001556:	4688      	mov	r8, r1
 8001558:	000d      	movs	r5, r1
 800155a:	0a61      	lsrs	r1, r4, #9
 800155c:	0f44      	lsrs	r4, r0, #29
 800155e:	430c      	orrs	r4, r1
 8001560:	00c7      	lsls	r7, r0, #3
 8001562:	0319      	lsls	r1, r3, #12
 8001564:	0058      	lsls	r0, r3, #1
 8001566:	0fdb      	lsrs	r3, r3, #31
 8001568:	469b      	mov	fp, r3
 800156a:	0a4b      	lsrs	r3, r1, #9
 800156c:	0f51      	lsrs	r1, r2, #29
 800156e:	430b      	orrs	r3, r1
 8001570:	0d76      	lsrs	r6, r6, #21
 8001572:	0d40      	lsrs	r0, r0, #21
 8001574:	0019      	movs	r1, r3
 8001576:	00d2      	lsls	r2, r2, #3
 8001578:	45d8      	cmp	r8, fp
 800157a:	d100      	bne.n	800157e <__aeabi_dadd+0x3a>
 800157c:	e0ae      	b.n	80016dc <__aeabi_dadd+0x198>
 800157e:	1a35      	subs	r5, r6, r0
 8001580:	2d00      	cmp	r5, #0
 8001582:	dc00      	bgt.n	8001586 <__aeabi_dadd+0x42>
 8001584:	e0f6      	b.n	8001774 <__aeabi_dadd+0x230>
 8001586:	2800      	cmp	r0, #0
 8001588:	d10f      	bne.n	80015aa <__aeabi_dadd+0x66>
 800158a:	4313      	orrs	r3, r2
 800158c:	d100      	bne.n	8001590 <__aeabi_dadd+0x4c>
 800158e:	e0db      	b.n	8001748 <__aeabi_dadd+0x204>
 8001590:	1e6b      	subs	r3, r5, #1
 8001592:	2b00      	cmp	r3, #0
 8001594:	d000      	beq.n	8001598 <__aeabi_dadd+0x54>
 8001596:	e137      	b.n	8001808 <__aeabi_dadd+0x2c4>
 8001598:	1aba      	subs	r2, r7, r2
 800159a:	4297      	cmp	r7, r2
 800159c:	41bf      	sbcs	r7, r7
 800159e:	1a64      	subs	r4, r4, r1
 80015a0:	427f      	negs	r7, r7
 80015a2:	1be4      	subs	r4, r4, r7
 80015a4:	2601      	movs	r6, #1
 80015a6:	0017      	movs	r7, r2
 80015a8:	e024      	b.n	80015f4 <__aeabi_dadd+0xb0>
 80015aa:	4bc6      	ldr	r3, [pc, #792]	; (80018c4 <__aeabi_dadd+0x380>)
 80015ac:	429e      	cmp	r6, r3
 80015ae:	d04d      	beq.n	800164c <__aeabi_dadd+0x108>
 80015b0:	2380      	movs	r3, #128	; 0x80
 80015b2:	041b      	lsls	r3, r3, #16
 80015b4:	4319      	orrs	r1, r3
 80015b6:	2d38      	cmp	r5, #56	; 0x38
 80015b8:	dd00      	ble.n	80015bc <__aeabi_dadd+0x78>
 80015ba:	e107      	b.n	80017cc <__aeabi_dadd+0x288>
 80015bc:	2d1f      	cmp	r5, #31
 80015be:	dd00      	ble.n	80015c2 <__aeabi_dadd+0x7e>
 80015c0:	e138      	b.n	8001834 <__aeabi_dadd+0x2f0>
 80015c2:	2020      	movs	r0, #32
 80015c4:	1b43      	subs	r3, r0, r5
 80015c6:	469a      	mov	sl, r3
 80015c8:	000b      	movs	r3, r1
 80015ca:	4650      	mov	r0, sl
 80015cc:	4083      	lsls	r3, r0
 80015ce:	4699      	mov	r9, r3
 80015d0:	0013      	movs	r3, r2
 80015d2:	4648      	mov	r0, r9
 80015d4:	40eb      	lsrs	r3, r5
 80015d6:	4318      	orrs	r0, r3
 80015d8:	0003      	movs	r3, r0
 80015da:	4650      	mov	r0, sl
 80015dc:	4082      	lsls	r2, r0
 80015de:	1e50      	subs	r0, r2, #1
 80015e0:	4182      	sbcs	r2, r0
 80015e2:	40e9      	lsrs	r1, r5
 80015e4:	431a      	orrs	r2, r3
 80015e6:	1aba      	subs	r2, r7, r2
 80015e8:	1a61      	subs	r1, r4, r1
 80015ea:	4297      	cmp	r7, r2
 80015ec:	41a4      	sbcs	r4, r4
 80015ee:	0017      	movs	r7, r2
 80015f0:	4264      	negs	r4, r4
 80015f2:	1b0c      	subs	r4, r1, r4
 80015f4:	0223      	lsls	r3, r4, #8
 80015f6:	d562      	bpl.n	80016be <__aeabi_dadd+0x17a>
 80015f8:	0264      	lsls	r4, r4, #9
 80015fa:	0a65      	lsrs	r5, r4, #9
 80015fc:	2d00      	cmp	r5, #0
 80015fe:	d100      	bne.n	8001602 <__aeabi_dadd+0xbe>
 8001600:	e0df      	b.n	80017c2 <__aeabi_dadd+0x27e>
 8001602:	0028      	movs	r0, r5
 8001604:	f001 fe22 	bl	800324c <__clzsi2>
 8001608:	0003      	movs	r3, r0
 800160a:	3b08      	subs	r3, #8
 800160c:	2b1f      	cmp	r3, #31
 800160e:	dd00      	ble.n	8001612 <__aeabi_dadd+0xce>
 8001610:	e0d2      	b.n	80017b8 <__aeabi_dadd+0x274>
 8001612:	2220      	movs	r2, #32
 8001614:	003c      	movs	r4, r7
 8001616:	1ad2      	subs	r2, r2, r3
 8001618:	409d      	lsls	r5, r3
 800161a:	40d4      	lsrs	r4, r2
 800161c:	409f      	lsls	r7, r3
 800161e:	4325      	orrs	r5, r4
 8001620:	429e      	cmp	r6, r3
 8001622:	dd00      	ble.n	8001626 <__aeabi_dadd+0xe2>
 8001624:	e0c4      	b.n	80017b0 <__aeabi_dadd+0x26c>
 8001626:	1b9e      	subs	r6, r3, r6
 8001628:	1c73      	adds	r3, r6, #1
 800162a:	2b1f      	cmp	r3, #31
 800162c:	dd00      	ble.n	8001630 <__aeabi_dadd+0xec>
 800162e:	e0f1      	b.n	8001814 <__aeabi_dadd+0x2d0>
 8001630:	2220      	movs	r2, #32
 8001632:	0038      	movs	r0, r7
 8001634:	0029      	movs	r1, r5
 8001636:	1ad2      	subs	r2, r2, r3
 8001638:	40d8      	lsrs	r0, r3
 800163a:	4091      	lsls	r1, r2
 800163c:	4097      	lsls	r7, r2
 800163e:	002c      	movs	r4, r5
 8001640:	4301      	orrs	r1, r0
 8001642:	1e78      	subs	r0, r7, #1
 8001644:	4187      	sbcs	r7, r0
 8001646:	40dc      	lsrs	r4, r3
 8001648:	2600      	movs	r6, #0
 800164a:	430f      	orrs	r7, r1
 800164c:	077b      	lsls	r3, r7, #29
 800164e:	d009      	beq.n	8001664 <__aeabi_dadd+0x120>
 8001650:	230f      	movs	r3, #15
 8001652:	403b      	ands	r3, r7
 8001654:	2b04      	cmp	r3, #4
 8001656:	d005      	beq.n	8001664 <__aeabi_dadd+0x120>
 8001658:	1d3b      	adds	r3, r7, #4
 800165a:	42bb      	cmp	r3, r7
 800165c:	41bf      	sbcs	r7, r7
 800165e:	427f      	negs	r7, r7
 8001660:	19e4      	adds	r4, r4, r7
 8001662:	001f      	movs	r7, r3
 8001664:	0223      	lsls	r3, r4, #8
 8001666:	d52c      	bpl.n	80016c2 <__aeabi_dadd+0x17e>
 8001668:	4b96      	ldr	r3, [pc, #600]	; (80018c4 <__aeabi_dadd+0x380>)
 800166a:	3601      	adds	r6, #1
 800166c:	429e      	cmp	r6, r3
 800166e:	d100      	bne.n	8001672 <__aeabi_dadd+0x12e>
 8001670:	e09a      	b.n	80017a8 <__aeabi_dadd+0x264>
 8001672:	4645      	mov	r5, r8
 8001674:	4b94      	ldr	r3, [pc, #592]	; (80018c8 <__aeabi_dadd+0x384>)
 8001676:	08ff      	lsrs	r7, r7, #3
 8001678:	401c      	ands	r4, r3
 800167a:	0760      	lsls	r0, r4, #29
 800167c:	0576      	lsls	r6, r6, #21
 800167e:	0264      	lsls	r4, r4, #9
 8001680:	4307      	orrs	r7, r0
 8001682:	0b24      	lsrs	r4, r4, #12
 8001684:	0d76      	lsrs	r6, r6, #21
 8001686:	2100      	movs	r1, #0
 8001688:	0324      	lsls	r4, r4, #12
 800168a:	0b23      	lsrs	r3, r4, #12
 800168c:	0d0c      	lsrs	r4, r1, #20
 800168e:	4a8f      	ldr	r2, [pc, #572]	; (80018cc <__aeabi_dadd+0x388>)
 8001690:	0524      	lsls	r4, r4, #20
 8001692:	431c      	orrs	r4, r3
 8001694:	4014      	ands	r4, r2
 8001696:	0533      	lsls	r3, r6, #20
 8001698:	4323      	orrs	r3, r4
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	07ed      	lsls	r5, r5, #31
 800169e:	085b      	lsrs	r3, r3, #1
 80016a0:	432b      	orrs	r3, r5
 80016a2:	0038      	movs	r0, r7
 80016a4:	0019      	movs	r1, r3
 80016a6:	bc3c      	pop	{r2, r3, r4, r5}
 80016a8:	4690      	mov	r8, r2
 80016aa:	4699      	mov	r9, r3
 80016ac:	46a2      	mov	sl, r4
 80016ae:	46ab      	mov	fp, r5
 80016b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80016b2:	4664      	mov	r4, ip
 80016b4:	4304      	orrs	r4, r0
 80016b6:	d100      	bne.n	80016ba <__aeabi_dadd+0x176>
 80016b8:	e211      	b.n	8001ade <__aeabi_dadd+0x59a>
 80016ba:	0004      	movs	r4, r0
 80016bc:	4667      	mov	r7, ip
 80016be:	077b      	lsls	r3, r7, #29
 80016c0:	d1c6      	bne.n	8001650 <__aeabi_dadd+0x10c>
 80016c2:	4645      	mov	r5, r8
 80016c4:	0760      	lsls	r0, r4, #29
 80016c6:	08ff      	lsrs	r7, r7, #3
 80016c8:	4307      	orrs	r7, r0
 80016ca:	08e4      	lsrs	r4, r4, #3
 80016cc:	4b7d      	ldr	r3, [pc, #500]	; (80018c4 <__aeabi_dadd+0x380>)
 80016ce:	429e      	cmp	r6, r3
 80016d0:	d030      	beq.n	8001734 <__aeabi_dadd+0x1f0>
 80016d2:	0324      	lsls	r4, r4, #12
 80016d4:	0576      	lsls	r6, r6, #21
 80016d6:	0b24      	lsrs	r4, r4, #12
 80016d8:	0d76      	lsrs	r6, r6, #21
 80016da:	e7d4      	b.n	8001686 <__aeabi_dadd+0x142>
 80016dc:	1a33      	subs	r3, r6, r0
 80016de:	469a      	mov	sl, r3
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	dd78      	ble.n	80017d6 <__aeabi_dadd+0x292>
 80016e4:	2800      	cmp	r0, #0
 80016e6:	d031      	beq.n	800174c <__aeabi_dadd+0x208>
 80016e8:	4876      	ldr	r0, [pc, #472]	; (80018c4 <__aeabi_dadd+0x380>)
 80016ea:	4286      	cmp	r6, r0
 80016ec:	d0ae      	beq.n	800164c <__aeabi_dadd+0x108>
 80016ee:	2080      	movs	r0, #128	; 0x80
 80016f0:	0400      	lsls	r0, r0, #16
 80016f2:	4301      	orrs	r1, r0
 80016f4:	4653      	mov	r3, sl
 80016f6:	2b38      	cmp	r3, #56	; 0x38
 80016f8:	dc00      	bgt.n	80016fc <__aeabi_dadd+0x1b8>
 80016fa:	e0e9      	b.n	80018d0 <__aeabi_dadd+0x38c>
 80016fc:	430a      	orrs	r2, r1
 80016fe:	1e51      	subs	r1, r2, #1
 8001700:	418a      	sbcs	r2, r1
 8001702:	2100      	movs	r1, #0
 8001704:	19d2      	adds	r2, r2, r7
 8001706:	42ba      	cmp	r2, r7
 8001708:	41bf      	sbcs	r7, r7
 800170a:	1909      	adds	r1, r1, r4
 800170c:	427c      	negs	r4, r7
 800170e:	0017      	movs	r7, r2
 8001710:	190c      	adds	r4, r1, r4
 8001712:	0223      	lsls	r3, r4, #8
 8001714:	d5d3      	bpl.n	80016be <__aeabi_dadd+0x17a>
 8001716:	4b6b      	ldr	r3, [pc, #428]	; (80018c4 <__aeabi_dadd+0x380>)
 8001718:	3601      	adds	r6, #1
 800171a:	429e      	cmp	r6, r3
 800171c:	d100      	bne.n	8001720 <__aeabi_dadd+0x1dc>
 800171e:	e13a      	b.n	8001996 <__aeabi_dadd+0x452>
 8001720:	2001      	movs	r0, #1
 8001722:	4b69      	ldr	r3, [pc, #420]	; (80018c8 <__aeabi_dadd+0x384>)
 8001724:	401c      	ands	r4, r3
 8001726:	087b      	lsrs	r3, r7, #1
 8001728:	4007      	ands	r7, r0
 800172a:	431f      	orrs	r7, r3
 800172c:	07e0      	lsls	r0, r4, #31
 800172e:	4307      	orrs	r7, r0
 8001730:	0864      	lsrs	r4, r4, #1
 8001732:	e78b      	b.n	800164c <__aeabi_dadd+0x108>
 8001734:	0023      	movs	r3, r4
 8001736:	433b      	orrs	r3, r7
 8001738:	d100      	bne.n	800173c <__aeabi_dadd+0x1f8>
 800173a:	e1cb      	b.n	8001ad4 <__aeabi_dadd+0x590>
 800173c:	2280      	movs	r2, #128	; 0x80
 800173e:	0312      	lsls	r2, r2, #12
 8001740:	4314      	orrs	r4, r2
 8001742:	0324      	lsls	r4, r4, #12
 8001744:	0b24      	lsrs	r4, r4, #12
 8001746:	e79e      	b.n	8001686 <__aeabi_dadd+0x142>
 8001748:	002e      	movs	r6, r5
 800174a:	e77f      	b.n	800164c <__aeabi_dadd+0x108>
 800174c:	0008      	movs	r0, r1
 800174e:	4310      	orrs	r0, r2
 8001750:	d100      	bne.n	8001754 <__aeabi_dadd+0x210>
 8001752:	e0b4      	b.n	80018be <__aeabi_dadd+0x37a>
 8001754:	1e58      	subs	r0, r3, #1
 8001756:	2800      	cmp	r0, #0
 8001758:	d000      	beq.n	800175c <__aeabi_dadd+0x218>
 800175a:	e0de      	b.n	800191a <__aeabi_dadd+0x3d6>
 800175c:	18ba      	adds	r2, r7, r2
 800175e:	42ba      	cmp	r2, r7
 8001760:	419b      	sbcs	r3, r3
 8001762:	1864      	adds	r4, r4, r1
 8001764:	425b      	negs	r3, r3
 8001766:	18e4      	adds	r4, r4, r3
 8001768:	0017      	movs	r7, r2
 800176a:	2601      	movs	r6, #1
 800176c:	0223      	lsls	r3, r4, #8
 800176e:	d5a6      	bpl.n	80016be <__aeabi_dadd+0x17a>
 8001770:	2602      	movs	r6, #2
 8001772:	e7d5      	b.n	8001720 <__aeabi_dadd+0x1dc>
 8001774:	2d00      	cmp	r5, #0
 8001776:	d16e      	bne.n	8001856 <__aeabi_dadd+0x312>
 8001778:	1c70      	adds	r0, r6, #1
 800177a:	0540      	lsls	r0, r0, #21
 800177c:	0d40      	lsrs	r0, r0, #21
 800177e:	2801      	cmp	r0, #1
 8001780:	dc00      	bgt.n	8001784 <__aeabi_dadd+0x240>
 8001782:	e0f9      	b.n	8001978 <__aeabi_dadd+0x434>
 8001784:	1ab8      	subs	r0, r7, r2
 8001786:	4684      	mov	ip, r0
 8001788:	4287      	cmp	r7, r0
 800178a:	4180      	sbcs	r0, r0
 800178c:	1ae5      	subs	r5, r4, r3
 800178e:	4240      	negs	r0, r0
 8001790:	1a2d      	subs	r5, r5, r0
 8001792:	0228      	lsls	r0, r5, #8
 8001794:	d400      	bmi.n	8001798 <__aeabi_dadd+0x254>
 8001796:	e089      	b.n	80018ac <__aeabi_dadd+0x368>
 8001798:	1bd7      	subs	r7, r2, r7
 800179a:	42ba      	cmp	r2, r7
 800179c:	4192      	sbcs	r2, r2
 800179e:	1b1c      	subs	r4, r3, r4
 80017a0:	4252      	negs	r2, r2
 80017a2:	1aa5      	subs	r5, r4, r2
 80017a4:	46d8      	mov	r8, fp
 80017a6:	e729      	b.n	80015fc <__aeabi_dadd+0xb8>
 80017a8:	4645      	mov	r5, r8
 80017aa:	2400      	movs	r4, #0
 80017ac:	2700      	movs	r7, #0
 80017ae:	e76a      	b.n	8001686 <__aeabi_dadd+0x142>
 80017b0:	4c45      	ldr	r4, [pc, #276]	; (80018c8 <__aeabi_dadd+0x384>)
 80017b2:	1af6      	subs	r6, r6, r3
 80017b4:	402c      	ands	r4, r5
 80017b6:	e749      	b.n	800164c <__aeabi_dadd+0x108>
 80017b8:	003d      	movs	r5, r7
 80017ba:	3828      	subs	r0, #40	; 0x28
 80017bc:	4085      	lsls	r5, r0
 80017be:	2700      	movs	r7, #0
 80017c0:	e72e      	b.n	8001620 <__aeabi_dadd+0xdc>
 80017c2:	0038      	movs	r0, r7
 80017c4:	f001 fd42 	bl	800324c <__clzsi2>
 80017c8:	3020      	adds	r0, #32
 80017ca:	e71d      	b.n	8001608 <__aeabi_dadd+0xc4>
 80017cc:	430a      	orrs	r2, r1
 80017ce:	1e51      	subs	r1, r2, #1
 80017d0:	418a      	sbcs	r2, r1
 80017d2:	2100      	movs	r1, #0
 80017d4:	e707      	b.n	80015e6 <__aeabi_dadd+0xa2>
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d000      	beq.n	80017dc <__aeabi_dadd+0x298>
 80017da:	e0f3      	b.n	80019c4 <__aeabi_dadd+0x480>
 80017dc:	1c70      	adds	r0, r6, #1
 80017de:	0543      	lsls	r3, r0, #21
 80017e0:	0d5b      	lsrs	r3, r3, #21
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	dc00      	bgt.n	80017e8 <__aeabi_dadd+0x2a4>
 80017e6:	e0ad      	b.n	8001944 <__aeabi_dadd+0x400>
 80017e8:	4b36      	ldr	r3, [pc, #216]	; (80018c4 <__aeabi_dadd+0x380>)
 80017ea:	4298      	cmp	r0, r3
 80017ec:	d100      	bne.n	80017f0 <__aeabi_dadd+0x2ac>
 80017ee:	e0d1      	b.n	8001994 <__aeabi_dadd+0x450>
 80017f0:	18ba      	adds	r2, r7, r2
 80017f2:	42ba      	cmp	r2, r7
 80017f4:	41bf      	sbcs	r7, r7
 80017f6:	1864      	adds	r4, r4, r1
 80017f8:	427f      	negs	r7, r7
 80017fa:	19e4      	adds	r4, r4, r7
 80017fc:	07e7      	lsls	r7, r4, #31
 80017fe:	0852      	lsrs	r2, r2, #1
 8001800:	4317      	orrs	r7, r2
 8001802:	0864      	lsrs	r4, r4, #1
 8001804:	0006      	movs	r6, r0
 8001806:	e721      	b.n	800164c <__aeabi_dadd+0x108>
 8001808:	482e      	ldr	r0, [pc, #184]	; (80018c4 <__aeabi_dadd+0x380>)
 800180a:	4285      	cmp	r5, r0
 800180c:	d100      	bne.n	8001810 <__aeabi_dadd+0x2cc>
 800180e:	e093      	b.n	8001938 <__aeabi_dadd+0x3f4>
 8001810:	001d      	movs	r5, r3
 8001812:	e6d0      	b.n	80015b6 <__aeabi_dadd+0x72>
 8001814:	0029      	movs	r1, r5
 8001816:	3e1f      	subs	r6, #31
 8001818:	40f1      	lsrs	r1, r6
 800181a:	2b20      	cmp	r3, #32
 800181c:	d100      	bne.n	8001820 <__aeabi_dadd+0x2dc>
 800181e:	e08d      	b.n	800193c <__aeabi_dadd+0x3f8>
 8001820:	2240      	movs	r2, #64	; 0x40
 8001822:	1ad3      	subs	r3, r2, r3
 8001824:	409d      	lsls	r5, r3
 8001826:	432f      	orrs	r7, r5
 8001828:	1e7d      	subs	r5, r7, #1
 800182a:	41af      	sbcs	r7, r5
 800182c:	2400      	movs	r4, #0
 800182e:	430f      	orrs	r7, r1
 8001830:	2600      	movs	r6, #0
 8001832:	e744      	b.n	80016be <__aeabi_dadd+0x17a>
 8001834:	002b      	movs	r3, r5
 8001836:	0008      	movs	r0, r1
 8001838:	3b20      	subs	r3, #32
 800183a:	40d8      	lsrs	r0, r3
 800183c:	0003      	movs	r3, r0
 800183e:	2d20      	cmp	r5, #32
 8001840:	d100      	bne.n	8001844 <__aeabi_dadd+0x300>
 8001842:	e07d      	b.n	8001940 <__aeabi_dadd+0x3fc>
 8001844:	2040      	movs	r0, #64	; 0x40
 8001846:	1b45      	subs	r5, r0, r5
 8001848:	40a9      	lsls	r1, r5
 800184a:	430a      	orrs	r2, r1
 800184c:	1e51      	subs	r1, r2, #1
 800184e:	418a      	sbcs	r2, r1
 8001850:	2100      	movs	r1, #0
 8001852:	431a      	orrs	r2, r3
 8001854:	e6c7      	b.n	80015e6 <__aeabi_dadd+0xa2>
 8001856:	2e00      	cmp	r6, #0
 8001858:	d050      	beq.n	80018fc <__aeabi_dadd+0x3b8>
 800185a:	4e1a      	ldr	r6, [pc, #104]	; (80018c4 <__aeabi_dadd+0x380>)
 800185c:	42b0      	cmp	r0, r6
 800185e:	d057      	beq.n	8001910 <__aeabi_dadd+0x3cc>
 8001860:	2680      	movs	r6, #128	; 0x80
 8001862:	426b      	negs	r3, r5
 8001864:	4699      	mov	r9, r3
 8001866:	0436      	lsls	r6, r6, #16
 8001868:	4334      	orrs	r4, r6
 800186a:	464b      	mov	r3, r9
 800186c:	2b38      	cmp	r3, #56	; 0x38
 800186e:	dd00      	ble.n	8001872 <__aeabi_dadd+0x32e>
 8001870:	e0d6      	b.n	8001a20 <__aeabi_dadd+0x4dc>
 8001872:	2b1f      	cmp	r3, #31
 8001874:	dd00      	ble.n	8001878 <__aeabi_dadd+0x334>
 8001876:	e135      	b.n	8001ae4 <__aeabi_dadd+0x5a0>
 8001878:	2620      	movs	r6, #32
 800187a:	1af5      	subs	r5, r6, r3
 800187c:	0026      	movs	r6, r4
 800187e:	40ae      	lsls	r6, r5
 8001880:	46b2      	mov	sl, r6
 8001882:	003e      	movs	r6, r7
 8001884:	40de      	lsrs	r6, r3
 8001886:	46ac      	mov	ip, r5
 8001888:	0035      	movs	r5, r6
 800188a:	4656      	mov	r6, sl
 800188c:	432e      	orrs	r6, r5
 800188e:	4665      	mov	r5, ip
 8001890:	40af      	lsls	r7, r5
 8001892:	1e7d      	subs	r5, r7, #1
 8001894:	41af      	sbcs	r7, r5
 8001896:	40dc      	lsrs	r4, r3
 8001898:	4337      	orrs	r7, r6
 800189a:	1bd7      	subs	r7, r2, r7
 800189c:	42ba      	cmp	r2, r7
 800189e:	4192      	sbcs	r2, r2
 80018a0:	1b0c      	subs	r4, r1, r4
 80018a2:	4252      	negs	r2, r2
 80018a4:	1aa4      	subs	r4, r4, r2
 80018a6:	0006      	movs	r6, r0
 80018a8:	46d8      	mov	r8, fp
 80018aa:	e6a3      	b.n	80015f4 <__aeabi_dadd+0xb0>
 80018ac:	4664      	mov	r4, ip
 80018ae:	4667      	mov	r7, ip
 80018b0:	432c      	orrs	r4, r5
 80018b2:	d000      	beq.n	80018b6 <__aeabi_dadd+0x372>
 80018b4:	e6a2      	b.n	80015fc <__aeabi_dadd+0xb8>
 80018b6:	2500      	movs	r5, #0
 80018b8:	2600      	movs	r6, #0
 80018ba:	2700      	movs	r7, #0
 80018bc:	e706      	b.n	80016cc <__aeabi_dadd+0x188>
 80018be:	001e      	movs	r6, r3
 80018c0:	e6c4      	b.n	800164c <__aeabi_dadd+0x108>
 80018c2:	46c0      	nop			; (mov r8, r8)
 80018c4:	000007ff 	.word	0x000007ff
 80018c8:	ff7fffff 	.word	0xff7fffff
 80018cc:	800fffff 	.word	0x800fffff
 80018d0:	2b1f      	cmp	r3, #31
 80018d2:	dc63      	bgt.n	800199c <__aeabi_dadd+0x458>
 80018d4:	2020      	movs	r0, #32
 80018d6:	1ac3      	subs	r3, r0, r3
 80018d8:	0008      	movs	r0, r1
 80018da:	4098      	lsls	r0, r3
 80018dc:	469c      	mov	ip, r3
 80018de:	4683      	mov	fp, r0
 80018e0:	4653      	mov	r3, sl
 80018e2:	0010      	movs	r0, r2
 80018e4:	40d8      	lsrs	r0, r3
 80018e6:	0003      	movs	r3, r0
 80018e8:	4658      	mov	r0, fp
 80018ea:	4318      	orrs	r0, r3
 80018ec:	4663      	mov	r3, ip
 80018ee:	409a      	lsls	r2, r3
 80018f0:	1e53      	subs	r3, r2, #1
 80018f2:	419a      	sbcs	r2, r3
 80018f4:	4653      	mov	r3, sl
 80018f6:	4302      	orrs	r2, r0
 80018f8:	40d9      	lsrs	r1, r3
 80018fa:	e703      	b.n	8001704 <__aeabi_dadd+0x1c0>
 80018fc:	0026      	movs	r6, r4
 80018fe:	433e      	orrs	r6, r7
 8001900:	d006      	beq.n	8001910 <__aeabi_dadd+0x3cc>
 8001902:	43eb      	mvns	r3, r5
 8001904:	4699      	mov	r9, r3
 8001906:	2b00      	cmp	r3, #0
 8001908:	d0c7      	beq.n	800189a <__aeabi_dadd+0x356>
 800190a:	4e94      	ldr	r6, [pc, #592]	; (8001b5c <__aeabi_dadd+0x618>)
 800190c:	42b0      	cmp	r0, r6
 800190e:	d1ac      	bne.n	800186a <__aeabi_dadd+0x326>
 8001910:	000c      	movs	r4, r1
 8001912:	0017      	movs	r7, r2
 8001914:	0006      	movs	r6, r0
 8001916:	46d8      	mov	r8, fp
 8001918:	e698      	b.n	800164c <__aeabi_dadd+0x108>
 800191a:	4b90      	ldr	r3, [pc, #576]	; (8001b5c <__aeabi_dadd+0x618>)
 800191c:	459a      	cmp	sl, r3
 800191e:	d00b      	beq.n	8001938 <__aeabi_dadd+0x3f4>
 8001920:	4682      	mov	sl, r0
 8001922:	e6e7      	b.n	80016f4 <__aeabi_dadd+0x1b0>
 8001924:	2800      	cmp	r0, #0
 8001926:	d000      	beq.n	800192a <__aeabi_dadd+0x3e6>
 8001928:	e09e      	b.n	8001a68 <__aeabi_dadd+0x524>
 800192a:	0018      	movs	r0, r3
 800192c:	4310      	orrs	r0, r2
 800192e:	d100      	bne.n	8001932 <__aeabi_dadd+0x3ee>
 8001930:	e0e9      	b.n	8001b06 <__aeabi_dadd+0x5c2>
 8001932:	001c      	movs	r4, r3
 8001934:	0017      	movs	r7, r2
 8001936:	46d8      	mov	r8, fp
 8001938:	4e88      	ldr	r6, [pc, #544]	; (8001b5c <__aeabi_dadd+0x618>)
 800193a:	e687      	b.n	800164c <__aeabi_dadd+0x108>
 800193c:	2500      	movs	r5, #0
 800193e:	e772      	b.n	8001826 <__aeabi_dadd+0x2e2>
 8001940:	2100      	movs	r1, #0
 8001942:	e782      	b.n	800184a <__aeabi_dadd+0x306>
 8001944:	0023      	movs	r3, r4
 8001946:	433b      	orrs	r3, r7
 8001948:	2e00      	cmp	r6, #0
 800194a:	d000      	beq.n	800194e <__aeabi_dadd+0x40a>
 800194c:	e0ab      	b.n	8001aa6 <__aeabi_dadd+0x562>
 800194e:	2b00      	cmp	r3, #0
 8001950:	d100      	bne.n	8001954 <__aeabi_dadd+0x410>
 8001952:	e0e7      	b.n	8001b24 <__aeabi_dadd+0x5e0>
 8001954:	000b      	movs	r3, r1
 8001956:	4313      	orrs	r3, r2
 8001958:	d100      	bne.n	800195c <__aeabi_dadd+0x418>
 800195a:	e677      	b.n	800164c <__aeabi_dadd+0x108>
 800195c:	18ba      	adds	r2, r7, r2
 800195e:	42ba      	cmp	r2, r7
 8001960:	41bf      	sbcs	r7, r7
 8001962:	1864      	adds	r4, r4, r1
 8001964:	427f      	negs	r7, r7
 8001966:	19e4      	adds	r4, r4, r7
 8001968:	0223      	lsls	r3, r4, #8
 800196a:	d400      	bmi.n	800196e <__aeabi_dadd+0x42a>
 800196c:	e0f2      	b.n	8001b54 <__aeabi_dadd+0x610>
 800196e:	4b7c      	ldr	r3, [pc, #496]	; (8001b60 <__aeabi_dadd+0x61c>)
 8001970:	0017      	movs	r7, r2
 8001972:	401c      	ands	r4, r3
 8001974:	0006      	movs	r6, r0
 8001976:	e669      	b.n	800164c <__aeabi_dadd+0x108>
 8001978:	0020      	movs	r0, r4
 800197a:	4338      	orrs	r0, r7
 800197c:	2e00      	cmp	r6, #0
 800197e:	d1d1      	bne.n	8001924 <__aeabi_dadd+0x3e0>
 8001980:	2800      	cmp	r0, #0
 8001982:	d15b      	bne.n	8001a3c <__aeabi_dadd+0x4f8>
 8001984:	001c      	movs	r4, r3
 8001986:	4314      	orrs	r4, r2
 8001988:	d100      	bne.n	800198c <__aeabi_dadd+0x448>
 800198a:	e0a8      	b.n	8001ade <__aeabi_dadd+0x59a>
 800198c:	001c      	movs	r4, r3
 800198e:	0017      	movs	r7, r2
 8001990:	46d8      	mov	r8, fp
 8001992:	e65b      	b.n	800164c <__aeabi_dadd+0x108>
 8001994:	0006      	movs	r6, r0
 8001996:	2400      	movs	r4, #0
 8001998:	2700      	movs	r7, #0
 800199a:	e697      	b.n	80016cc <__aeabi_dadd+0x188>
 800199c:	4650      	mov	r0, sl
 800199e:	000b      	movs	r3, r1
 80019a0:	3820      	subs	r0, #32
 80019a2:	40c3      	lsrs	r3, r0
 80019a4:	4699      	mov	r9, r3
 80019a6:	4653      	mov	r3, sl
 80019a8:	2b20      	cmp	r3, #32
 80019aa:	d100      	bne.n	80019ae <__aeabi_dadd+0x46a>
 80019ac:	e095      	b.n	8001ada <__aeabi_dadd+0x596>
 80019ae:	2340      	movs	r3, #64	; 0x40
 80019b0:	4650      	mov	r0, sl
 80019b2:	1a1b      	subs	r3, r3, r0
 80019b4:	4099      	lsls	r1, r3
 80019b6:	430a      	orrs	r2, r1
 80019b8:	1e51      	subs	r1, r2, #1
 80019ba:	418a      	sbcs	r2, r1
 80019bc:	464b      	mov	r3, r9
 80019be:	2100      	movs	r1, #0
 80019c0:	431a      	orrs	r2, r3
 80019c2:	e69f      	b.n	8001704 <__aeabi_dadd+0x1c0>
 80019c4:	2e00      	cmp	r6, #0
 80019c6:	d130      	bne.n	8001a2a <__aeabi_dadd+0x4e6>
 80019c8:	0026      	movs	r6, r4
 80019ca:	433e      	orrs	r6, r7
 80019cc:	d067      	beq.n	8001a9e <__aeabi_dadd+0x55a>
 80019ce:	43db      	mvns	r3, r3
 80019d0:	469a      	mov	sl, r3
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d01c      	beq.n	8001a10 <__aeabi_dadd+0x4cc>
 80019d6:	4e61      	ldr	r6, [pc, #388]	; (8001b5c <__aeabi_dadd+0x618>)
 80019d8:	42b0      	cmp	r0, r6
 80019da:	d060      	beq.n	8001a9e <__aeabi_dadd+0x55a>
 80019dc:	4653      	mov	r3, sl
 80019de:	2b38      	cmp	r3, #56	; 0x38
 80019e0:	dd00      	ble.n	80019e4 <__aeabi_dadd+0x4a0>
 80019e2:	e096      	b.n	8001b12 <__aeabi_dadd+0x5ce>
 80019e4:	2b1f      	cmp	r3, #31
 80019e6:	dd00      	ble.n	80019ea <__aeabi_dadd+0x4a6>
 80019e8:	e09f      	b.n	8001b2a <__aeabi_dadd+0x5e6>
 80019ea:	2620      	movs	r6, #32
 80019ec:	1af3      	subs	r3, r6, r3
 80019ee:	0026      	movs	r6, r4
 80019f0:	409e      	lsls	r6, r3
 80019f2:	469c      	mov	ip, r3
 80019f4:	46b3      	mov	fp, r6
 80019f6:	4653      	mov	r3, sl
 80019f8:	003e      	movs	r6, r7
 80019fa:	40de      	lsrs	r6, r3
 80019fc:	0033      	movs	r3, r6
 80019fe:	465e      	mov	r6, fp
 8001a00:	431e      	orrs	r6, r3
 8001a02:	4663      	mov	r3, ip
 8001a04:	409f      	lsls	r7, r3
 8001a06:	1e7b      	subs	r3, r7, #1
 8001a08:	419f      	sbcs	r7, r3
 8001a0a:	4653      	mov	r3, sl
 8001a0c:	40dc      	lsrs	r4, r3
 8001a0e:	4337      	orrs	r7, r6
 8001a10:	18bf      	adds	r7, r7, r2
 8001a12:	4297      	cmp	r7, r2
 8001a14:	4192      	sbcs	r2, r2
 8001a16:	1864      	adds	r4, r4, r1
 8001a18:	4252      	negs	r2, r2
 8001a1a:	18a4      	adds	r4, r4, r2
 8001a1c:	0006      	movs	r6, r0
 8001a1e:	e678      	b.n	8001712 <__aeabi_dadd+0x1ce>
 8001a20:	4327      	orrs	r7, r4
 8001a22:	1e7c      	subs	r4, r7, #1
 8001a24:	41a7      	sbcs	r7, r4
 8001a26:	2400      	movs	r4, #0
 8001a28:	e737      	b.n	800189a <__aeabi_dadd+0x356>
 8001a2a:	4e4c      	ldr	r6, [pc, #304]	; (8001b5c <__aeabi_dadd+0x618>)
 8001a2c:	42b0      	cmp	r0, r6
 8001a2e:	d036      	beq.n	8001a9e <__aeabi_dadd+0x55a>
 8001a30:	2680      	movs	r6, #128	; 0x80
 8001a32:	425b      	negs	r3, r3
 8001a34:	0436      	lsls	r6, r6, #16
 8001a36:	469a      	mov	sl, r3
 8001a38:	4334      	orrs	r4, r6
 8001a3a:	e7cf      	b.n	80019dc <__aeabi_dadd+0x498>
 8001a3c:	0018      	movs	r0, r3
 8001a3e:	4310      	orrs	r0, r2
 8001a40:	d100      	bne.n	8001a44 <__aeabi_dadd+0x500>
 8001a42:	e603      	b.n	800164c <__aeabi_dadd+0x108>
 8001a44:	1ab8      	subs	r0, r7, r2
 8001a46:	4684      	mov	ip, r0
 8001a48:	4567      	cmp	r7, ip
 8001a4a:	41ad      	sbcs	r5, r5
 8001a4c:	1ae0      	subs	r0, r4, r3
 8001a4e:	426d      	negs	r5, r5
 8001a50:	1b40      	subs	r0, r0, r5
 8001a52:	0205      	lsls	r5, r0, #8
 8001a54:	d400      	bmi.n	8001a58 <__aeabi_dadd+0x514>
 8001a56:	e62c      	b.n	80016b2 <__aeabi_dadd+0x16e>
 8001a58:	1bd7      	subs	r7, r2, r7
 8001a5a:	42ba      	cmp	r2, r7
 8001a5c:	4192      	sbcs	r2, r2
 8001a5e:	1b1c      	subs	r4, r3, r4
 8001a60:	4252      	negs	r2, r2
 8001a62:	1aa4      	subs	r4, r4, r2
 8001a64:	46d8      	mov	r8, fp
 8001a66:	e5f1      	b.n	800164c <__aeabi_dadd+0x108>
 8001a68:	0018      	movs	r0, r3
 8001a6a:	4310      	orrs	r0, r2
 8001a6c:	d100      	bne.n	8001a70 <__aeabi_dadd+0x52c>
 8001a6e:	e763      	b.n	8001938 <__aeabi_dadd+0x3f4>
 8001a70:	08f8      	lsrs	r0, r7, #3
 8001a72:	0767      	lsls	r7, r4, #29
 8001a74:	4307      	orrs	r7, r0
 8001a76:	2080      	movs	r0, #128	; 0x80
 8001a78:	08e4      	lsrs	r4, r4, #3
 8001a7a:	0300      	lsls	r0, r0, #12
 8001a7c:	4204      	tst	r4, r0
 8001a7e:	d008      	beq.n	8001a92 <__aeabi_dadd+0x54e>
 8001a80:	08dd      	lsrs	r5, r3, #3
 8001a82:	4205      	tst	r5, r0
 8001a84:	d105      	bne.n	8001a92 <__aeabi_dadd+0x54e>
 8001a86:	08d2      	lsrs	r2, r2, #3
 8001a88:	0759      	lsls	r1, r3, #29
 8001a8a:	4311      	orrs	r1, r2
 8001a8c:	000f      	movs	r7, r1
 8001a8e:	002c      	movs	r4, r5
 8001a90:	46d8      	mov	r8, fp
 8001a92:	0f7b      	lsrs	r3, r7, #29
 8001a94:	00e4      	lsls	r4, r4, #3
 8001a96:	431c      	orrs	r4, r3
 8001a98:	00ff      	lsls	r7, r7, #3
 8001a9a:	4e30      	ldr	r6, [pc, #192]	; (8001b5c <__aeabi_dadd+0x618>)
 8001a9c:	e5d6      	b.n	800164c <__aeabi_dadd+0x108>
 8001a9e:	000c      	movs	r4, r1
 8001aa0:	0017      	movs	r7, r2
 8001aa2:	0006      	movs	r6, r0
 8001aa4:	e5d2      	b.n	800164c <__aeabi_dadd+0x108>
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d038      	beq.n	8001b1c <__aeabi_dadd+0x5d8>
 8001aaa:	000b      	movs	r3, r1
 8001aac:	4313      	orrs	r3, r2
 8001aae:	d100      	bne.n	8001ab2 <__aeabi_dadd+0x56e>
 8001ab0:	e742      	b.n	8001938 <__aeabi_dadd+0x3f4>
 8001ab2:	08f8      	lsrs	r0, r7, #3
 8001ab4:	0767      	lsls	r7, r4, #29
 8001ab6:	4307      	orrs	r7, r0
 8001ab8:	2080      	movs	r0, #128	; 0x80
 8001aba:	08e4      	lsrs	r4, r4, #3
 8001abc:	0300      	lsls	r0, r0, #12
 8001abe:	4204      	tst	r4, r0
 8001ac0:	d0e7      	beq.n	8001a92 <__aeabi_dadd+0x54e>
 8001ac2:	08cb      	lsrs	r3, r1, #3
 8001ac4:	4203      	tst	r3, r0
 8001ac6:	d1e4      	bne.n	8001a92 <__aeabi_dadd+0x54e>
 8001ac8:	08d2      	lsrs	r2, r2, #3
 8001aca:	0749      	lsls	r1, r1, #29
 8001acc:	4311      	orrs	r1, r2
 8001ace:	000f      	movs	r7, r1
 8001ad0:	001c      	movs	r4, r3
 8001ad2:	e7de      	b.n	8001a92 <__aeabi_dadd+0x54e>
 8001ad4:	2700      	movs	r7, #0
 8001ad6:	2400      	movs	r4, #0
 8001ad8:	e5d5      	b.n	8001686 <__aeabi_dadd+0x142>
 8001ada:	2100      	movs	r1, #0
 8001adc:	e76b      	b.n	80019b6 <__aeabi_dadd+0x472>
 8001ade:	2500      	movs	r5, #0
 8001ae0:	2700      	movs	r7, #0
 8001ae2:	e5f3      	b.n	80016cc <__aeabi_dadd+0x188>
 8001ae4:	464e      	mov	r6, r9
 8001ae6:	0025      	movs	r5, r4
 8001ae8:	3e20      	subs	r6, #32
 8001aea:	40f5      	lsrs	r5, r6
 8001aec:	464b      	mov	r3, r9
 8001aee:	002e      	movs	r6, r5
 8001af0:	2b20      	cmp	r3, #32
 8001af2:	d02d      	beq.n	8001b50 <__aeabi_dadd+0x60c>
 8001af4:	2540      	movs	r5, #64	; 0x40
 8001af6:	1aed      	subs	r5, r5, r3
 8001af8:	40ac      	lsls	r4, r5
 8001afa:	4327      	orrs	r7, r4
 8001afc:	1e7c      	subs	r4, r7, #1
 8001afe:	41a7      	sbcs	r7, r4
 8001b00:	2400      	movs	r4, #0
 8001b02:	4337      	orrs	r7, r6
 8001b04:	e6c9      	b.n	800189a <__aeabi_dadd+0x356>
 8001b06:	2480      	movs	r4, #128	; 0x80
 8001b08:	2500      	movs	r5, #0
 8001b0a:	0324      	lsls	r4, r4, #12
 8001b0c:	4e13      	ldr	r6, [pc, #76]	; (8001b5c <__aeabi_dadd+0x618>)
 8001b0e:	2700      	movs	r7, #0
 8001b10:	e5dc      	b.n	80016cc <__aeabi_dadd+0x188>
 8001b12:	4327      	orrs	r7, r4
 8001b14:	1e7c      	subs	r4, r7, #1
 8001b16:	41a7      	sbcs	r7, r4
 8001b18:	2400      	movs	r4, #0
 8001b1a:	e779      	b.n	8001a10 <__aeabi_dadd+0x4cc>
 8001b1c:	000c      	movs	r4, r1
 8001b1e:	0017      	movs	r7, r2
 8001b20:	4e0e      	ldr	r6, [pc, #56]	; (8001b5c <__aeabi_dadd+0x618>)
 8001b22:	e593      	b.n	800164c <__aeabi_dadd+0x108>
 8001b24:	000c      	movs	r4, r1
 8001b26:	0017      	movs	r7, r2
 8001b28:	e590      	b.n	800164c <__aeabi_dadd+0x108>
 8001b2a:	4656      	mov	r6, sl
 8001b2c:	0023      	movs	r3, r4
 8001b2e:	3e20      	subs	r6, #32
 8001b30:	40f3      	lsrs	r3, r6
 8001b32:	4699      	mov	r9, r3
 8001b34:	4653      	mov	r3, sl
 8001b36:	2b20      	cmp	r3, #32
 8001b38:	d00e      	beq.n	8001b58 <__aeabi_dadd+0x614>
 8001b3a:	2340      	movs	r3, #64	; 0x40
 8001b3c:	4656      	mov	r6, sl
 8001b3e:	1b9b      	subs	r3, r3, r6
 8001b40:	409c      	lsls	r4, r3
 8001b42:	4327      	orrs	r7, r4
 8001b44:	1e7c      	subs	r4, r7, #1
 8001b46:	41a7      	sbcs	r7, r4
 8001b48:	464b      	mov	r3, r9
 8001b4a:	2400      	movs	r4, #0
 8001b4c:	431f      	orrs	r7, r3
 8001b4e:	e75f      	b.n	8001a10 <__aeabi_dadd+0x4cc>
 8001b50:	2400      	movs	r4, #0
 8001b52:	e7d2      	b.n	8001afa <__aeabi_dadd+0x5b6>
 8001b54:	0017      	movs	r7, r2
 8001b56:	e5b2      	b.n	80016be <__aeabi_dadd+0x17a>
 8001b58:	2400      	movs	r4, #0
 8001b5a:	e7f2      	b.n	8001b42 <__aeabi_dadd+0x5fe>
 8001b5c:	000007ff 	.word	0x000007ff
 8001b60:	ff7fffff 	.word	0xff7fffff

08001b64 <__aeabi_ddiv>:
 8001b64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b66:	4657      	mov	r7, sl
 8001b68:	4645      	mov	r5, r8
 8001b6a:	46de      	mov	lr, fp
 8001b6c:	464e      	mov	r6, r9
 8001b6e:	b5e0      	push	{r5, r6, r7, lr}
 8001b70:	004c      	lsls	r4, r1, #1
 8001b72:	030e      	lsls	r6, r1, #12
 8001b74:	b087      	sub	sp, #28
 8001b76:	4683      	mov	fp, r0
 8001b78:	4692      	mov	sl, r2
 8001b7a:	001d      	movs	r5, r3
 8001b7c:	4680      	mov	r8, r0
 8001b7e:	0b36      	lsrs	r6, r6, #12
 8001b80:	0d64      	lsrs	r4, r4, #21
 8001b82:	0fcf      	lsrs	r7, r1, #31
 8001b84:	2c00      	cmp	r4, #0
 8001b86:	d04f      	beq.n	8001c28 <__aeabi_ddiv+0xc4>
 8001b88:	4b6f      	ldr	r3, [pc, #444]	; (8001d48 <__aeabi_ddiv+0x1e4>)
 8001b8a:	429c      	cmp	r4, r3
 8001b8c:	d035      	beq.n	8001bfa <__aeabi_ddiv+0x96>
 8001b8e:	2380      	movs	r3, #128	; 0x80
 8001b90:	0f42      	lsrs	r2, r0, #29
 8001b92:	041b      	lsls	r3, r3, #16
 8001b94:	00f6      	lsls	r6, r6, #3
 8001b96:	4313      	orrs	r3, r2
 8001b98:	4333      	orrs	r3, r6
 8001b9a:	4699      	mov	r9, r3
 8001b9c:	00c3      	lsls	r3, r0, #3
 8001b9e:	4698      	mov	r8, r3
 8001ba0:	4b6a      	ldr	r3, [pc, #424]	; (8001d4c <__aeabi_ddiv+0x1e8>)
 8001ba2:	2600      	movs	r6, #0
 8001ba4:	469c      	mov	ip, r3
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	4464      	add	r4, ip
 8001baa:	9303      	str	r3, [sp, #12]
 8001bac:	032b      	lsls	r3, r5, #12
 8001bae:	0b1b      	lsrs	r3, r3, #12
 8001bb0:	469b      	mov	fp, r3
 8001bb2:	006b      	lsls	r3, r5, #1
 8001bb4:	0fed      	lsrs	r5, r5, #31
 8001bb6:	4650      	mov	r0, sl
 8001bb8:	0d5b      	lsrs	r3, r3, #21
 8001bba:	9501      	str	r5, [sp, #4]
 8001bbc:	d05e      	beq.n	8001c7c <__aeabi_ddiv+0x118>
 8001bbe:	4a62      	ldr	r2, [pc, #392]	; (8001d48 <__aeabi_ddiv+0x1e4>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d053      	beq.n	8001c6c <__aeabi_ddiv+0x108>
 8001bc4:	465a      	mov	r2, fp
 8001bc6:	00d1      	lsls	r1, r2, #3
 8001bc8:	2280      	movs	r2, #128	; 0x80
 8001bca:	0f40      	lsrs	r0, r0, #29
 8001bcc:	0412      	lsls	r2, r2, #16
 8001bce:	4302      	orrs	r2, r0
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	4693      	mov	fp, r2
 8001bd4:	4652      	mov	r2, sl
 8001bd6:	00d1      	lsls	r1, r2, #3
 8001bd8:	4a5c      	ldr	r2, [pc, #368]	; (8001d4c <__aeabi_ddiv+0x1e8>)
 8001bda:	4694      	mov	ip, r2
 8001bdc:	2200      	movs	r2, #0
 8001bde:	4463      	add	r3, ip
 8001be0:	0038      	movs	r0, r7
 8001be2:	4068      	eors	r0, r5
 8001be4:	4684      	mov	ip, r0
 8001be6:	9002      	str	r0, [sp, #8]
 8001be8:	1ae4      	subs	r4, r4, r3
 8001bea:	4316      	orrs	r6, r2
 8001bec:	2e0f      	cmp	r6, #15
 8001bee:	d900      	bls.n	8001bf2 <__aeabi_ddiv+0x8e>
 8001bf0:	e0b4      	b.n	8001d5c <__aeabi_ddiv+0x1f8>
 8001bf2:	4b57      	ldr	r3, [pc, #348]	; (8001d50 <__aeabi_ddiv+0x1ec>)
 8001bf4:	00b6      	lsls	r6, r6, #2
 8001bf6:	599b      	ldr	r3, [r3, r6]
 8001bf8:	469f      	mov	pc, r3
 8001bfa:	0003      	movs	r3, r0
 8001bfc:	4333      	orrs	r3, r6
 8001bfe:	4699      	mov	r9, r3
 8001c00:	d16c      	bne.n	8001cdc <__aeabi_ddiv+0x178>
 8001c02:	2300      	movs	r3, #0
 8001c04:	4698      	mov	r8, r3
 8001c06:	3302      	adds	r3, #2
 8001c08:	2608      	movs	r6, #8
 8001c0a:	9303      	str	r3, [sp, #12]
 8001c0c:	e7ce      	b.n	8001bac <__aeabi_ddiv+0x48>
 8001c0e:	46cb      	mov	fp, r9
 8001c10:	4641      	mov	r1, r8
 8001c12:	9a03      	ldr	r2, [sp, #12]
 8001c14:	9701      	str	r7, [sp, #4]
 8001c16:	2a02      	cmp	r2, #2
 8001c18:	d165      	bne.n	8001ce6 <__aeabi_ddiv+0x182>
 8001c1a:	9b01      	ldr	r3, [sp, #4]
 8001c1c:	4c4a      	ldr	r4, [pc, #296]	; (8001d48 <__aeabi_ddiv+0x1e4>)
 8001c1e:	469c      	mov	ip, r3
 8001c20:	2300      	movs	r3, #0
 8001c22:	2200      	movs	r2, #0
 8001c24:	4698      	mov	r8, r3
 8001c26:	e06b      	b.n	8001d00 <__aeabi_ddiv+0x19c>
 8001c28:	0003      	movs	r3, r0
 8001c2a:	4333      	orrs	r3, r6
 8001c2c:	4699      	mov	r9, r3
 8001c2e:	d04e      	beq.n	8001cce <__aeabi_ddiv+0x16a>
 8001c30:	2e00      	cmp	r6, #0
 8001c32:	d100      	bne.n	8001c36 <__aeabi_ddiv+0xd2>
 8001c34:	e1bc      	b.n	8001fb0 <__aeabi_ddiv+0x44c>
 8001c36:	0030      	movs	r0, r6
 8001c38:	f001 fb08 	bl	800324c <__clzsi2>
 8001c3c:	0003      	movs	r3, r0
 8001c3e:	3b0b      	subs	r3, #11
 8001c40:	2b1c      	cmp	r3, #28
 8001c42:	dd00      	ble.n	8001c46 <__aeabi_ddiv+0xe2>
 8001c44:	e1ac      	b.n	8001fa0 <__aeabi_ddiv+0x43c>
 8001c46:	221d      	movs	r2, #29
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	465a      	mov	r2, fp
 8001c4c:	0001      	movs	r1, r0
 8001c4e:	40da      	lsrs	r2, r3
 8001c50:	3908      	subs	r1, #8
 8001c52:	408e      	lsls	r6, r1
 8001c54:	0013      	movs	r3, r2
 8001c56:	4333      	orrs	r3, r6
 8001c58:	4699      	mov	r9, r3
 8001c5a:	465b      	mov	r3, fp
 8001c5c:	408b      	lsls	r3, r1
 8001c5e:	4698      	mov	r8, r3
 8001c60:	2300      	movs	r3, #0
 8001c62:	4c3c      	ldr	r4, [pc, #240]	; (8001d54 <__aeabi_ddiv+0x1f0>)
 8001c64:	2600      	movs	r6, #0
 8001c66:	1a24      	subs	r4, r4, r0
 8001c68:	9303      	str	r3, [sp, #12]
 8001c6a:	e79f      	b.n	8001bac <__aeabi_ddiv+0x48>
 8001c6c:	4651      	mov	r1, sl
 8001c6e:	465a      	mov	r2, fp
 8001c70:	4311      	orrs	r1, r2
 8001c72:	d129      	bne.n	8001cc8 <__aeabi_ddiv+0x164>
 8001c74:	2200      	movs	r2, #0
 8001c76:	4693      	mov	fp, r2
 8001c78:	3202      	adds	r2, #2
 8001c7a:	e7b1      	b.n	8001be0 <__aeabi_ddiv+0x7c>
 8001c7c:	4659      	mov	r1, fp
 8001c7e:	4301      	orrs	r1, r0
 8001c80:	d01e      	beq.n	8001cc0 <__aeabi_ddiv+0x15c>
 8001c82:	465b      	mov	r3, fp
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d100      	bne.n	8001c8a <__aeabi_ddiv+0x126>
 8001c88:	e19e      	b.n	8001fc8 <__aeabi_ddiv+0x464>
 8001c8a:	4658      	mov	r0, fp
 8001c8c:	f001 fade 	bl	800324c <__clzsi2>
 8001c90:	0003      	movs	r3, r0
 8001c92:	3b0b      	subs	r3, #11
 8001c94:	2b1c      	cmp	r3, #28
 8001c96:	dd00      	ble.n	8001c9a <__aeabi_ddiv+0x136>
 8001c98:	e18f      	b.n	8001fba <__aeabi_ddiv+0x456>
 8001c9a:	0002      	movs	r2, r0
 8001c9c:	4659      	mov	r1, fp
 8001c9e:	3a08      	subs	r2, #8
 8001ca0:	4091      	lsls	r1, r2
 8001ca2:	468b      	mov	fp, r1
 8001ca4:	211d      	movs	r1, #29
 8001ca6:	1acb      	subs	r3, r1, r3
 8001ca8:	4651      	mov	r1, sl
 8001caa:	40d9      	lsrs	r1, r3
 8001cac:	000b      	movs	r3, r1
 8001cae:	4659      	mov	r1, fp
 8001cb0:	430b      	orrs	r3, r1
 8001cb2:	4651      	mov	r1, sl
 8001cb4:	469b      	mov	fp, r3
 8001cb6:	4091      	lsls	r1, r2
 8001cb8:	4b26      	ldr	r3, [pc, #152]	; (8001d54 <__aeabi_ddiv+0x1f0>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	1a1b      	subs	r3, r3, r0
 8001cbe:	e78f      	b.n	8001be0 <__aeabi_ddiv+0x7c>
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	469b      	mov	fp, r3
 8001cc6:	e78b      	b.n	8001be0 <__aeabi_ddiv+0x7c>
 8001cc8:	4651      	mov	r1, sl
 8001cca:	2203      	movs	r2, #3
 8001ccc:	e788      	b.n	8001be0 <__aeabi_ddiv+0x7c>
 8001cce:	2300      	movs	r3, #0
 8001cd0:	4698      	mov	r8, r3
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	2604      	movs	r6, #4
 8001cd6:	2400      	movs	r4, #0
 8001cd8:	9303      	str	r3, [sp, #12]
 8001cda:	e767      	b.n	8001bac <__aeabi_ddiv+0x48>
 8001cdc:	2303      	movs	r3, #3
 8001cde:	46b1      	mov	r9, r6
 8001ce0:	9303      	str	r3, [sp, #12]
 8001ce2:	260c      	movs	r6, #12
 8001ce4:	e762      	b.n	8001bac <__aeabi_ddiv+0x48>
 8001ce6:	2a03      	cmp	r2, #3
 8001ce8:	d100      	bne.n	8001cec <__aeabi_ddiv+0x188>
 8001cea:	e25c      	b.n	80021a6 <__aeabi_ddiv+0x642>
 8001cec:	9b01      	ldr	r3, [sp, #4]
 8001cee:	2a01      	cmp	r2, #1
 8001cf0:	d000      	beq.n	8001cf4 <__aeabi_ddiv+0x190>
 8001cf2:	e1e4      	b.n	80020be <__aeabi_ddiv+0x55a>
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	469c      	mov	ip, r3
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	2400      	movs	r4, #0
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	4698      	mov	r8, r3
 8001d00:	2100      	movs	r1, #0
 8001d02:	0312      	lsls	r2, r2, #12
 8001d04:	0b13      	lsrs	r3, r2, #12
 8001d06:	0d0a      	lsrs	r2, r1, #20
 8001d08:	0512      	lsls	r2, r2, #20
 8001d0a:	431a      	orrs	r2, r3
 8001d0c:	0523      	lsls	r3, r4, #20
 8001d0e:	4c12      	ldr	r4, [pc, #72]	; (8001d58 <__aeabi_ddiv+0x1f4>)
 8001d10:	4640      	mov	r0, r8
 8001d12:	4022      	ands	r2, r4
 8001d14:	4313      	orrs	r3, r2
 8001d16:	4662      	mov	r2, ip
 8001d18:	005b      	lsls	r3, r3, #1
 8001d1a:	07d2      	lsls	r2, r2, #31
 8001d1c:	085b      	lsrs	r3, r3, #1
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	0019      	movs	r1, r3
 8001d22:	b007      	add	sp, #28
 8001d24:	bc3c      	pop	{r2, r3, r4, r5}
 8001d26:	4690      	mov	r8, r2
 8001d28:	4699      	mov	r9, r3
 8001d2a:	46a2      	mov	sl, r4
 8001d2c:	46ab      	mov	fp, r5
 8001d2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d30:	2300      	movs	r3, #0
 8001d32:	2280      	movs	r2, #128	; 0x80
 8001d34:	469c      	mov	ip, r3
 8001d36:	0312      	lsls	r2, r2, #12
 8001d38:	4698      	mov	r8, r3
 8001d3a:	4c03      	ldr	r4, [pc, #12]	; (8001d48 <__aeabi_ddiv+0x1e4>)
 8001d3c:	e7e0      	b.n	8001d00 <__aeabi_ddiv+0x19c>
 8001d3e:	2300      	movs	r3, #0
 8001d40:	4c01      	ldr	r4, [pc, #4]	; (8001d48 <__aeabi_ddiv+0x1e4>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	4698      	mov	r8, r3
 8001d46:	e7db      	b.n	8001d00 <__aeabi_ddiv+0x19c>
 8001d48:	000007ff 	.word	0x000007ff
 8001d4c:	fffffc01 	.word	0xfffffc01
 8001d50:	0800bde0 	.word	0x0800bde0
 8001d54:	fffffc0d 	.word	0xfffffc0d
 8001d58:	800fffff 	.word	0x800fffff
 8001d5c:	45d9      	cmp	r9, fp
 8001d5e:	d900      	bls.n	8001d62 <__aeabi_ddiv+0x1fe>
 8001d60:	e139      	b.n	8001fd6 <__aeabi_ddiv+0x472>
 8001d62:	d100      	bne.n	8001d66 <__aeabi_ddiv+0x202>
 8001d64:	e134      	b.n	8001fd0 <__aeabi_ddiv+0x46c>
 8001d66:	2300      	movs	r3, #0
 8001d68:	4646      	mov	r6, r8
 8001d6a:	464d      	mov	r5, r9
 8001d6c:	469a      	mov	sl, r3
 8001d6e:	3c01      	subs	r4, #1
 8001d70:	465b      	mov	r3, fp
 8001d72:	0e0a      	lsrs	r2, r1, #24
 8001d74:	021b      	lsls	r3, r3, #8
 8001d76:	431a      	orrs	r2, r3
 8001d78:	020b      	lsls	r3, r1, #8
 8001d7a:	0c17      	lsrs	r7, r2, #16
 8001d7c:	9303      	str	r3, [sp, #12]
 8001d7e:	0413      	lsls	r3, r2, #16
 8001d80:	0c1b      	lsrs	r3, r3, #16
 8001d82:	0039      	movs	r1, r7
 8001d84:	0028      	movs	r0, r5
 8001d86:	4690      	mov	r8, r2
 8001d88:	9301      	str	r3, [sp, #4]
 8001d8a:	f7fe f9e3 	bl	8000154 <__udivsi3>
 8001d8e:	0002      	movs	r2, r0
 8001d90:	9b01      	ldr	r3, [sp, #4]
 8001d92:	4683      	mov	fp, r0
 8001d94:	435a      	muls	r2, r3
 8001d96:	0028      	movs	r0, r5
 8001d98:	0039      	movs	r1, r7
 8001d9a:	4691      	mov	r9, r2
 8001d9c:	f7fe fa60 	bl	8000260 <__aeabi_uidivmod>
 8001da0:	0c35      	lsrs	r5, r6, #16
 8001da2:	0409      	lsls	r1, r1, #16
 8001da4:	430d      	orrs	r5, r1
 8001da6:	45a9      	cmp	r9, r5
 8001da8:	d90d      	bls.n	8001dc6 <__aeabi_ddiv+0x262>
 8001daa:	465b      	mov	r3, fp
 8001dac:	4445      	add	r5, r8
 8001dae:	3b01      	subs	r3, #1
 8001db0:	45a8      	cmp	r8, r5
 8001db2:	d900      	bls.n	8001db6 <__aeabi_ddiv+0x252>
 8001db4:	e13a      	b.n	800202c <__aeabi_ddiv+0x4c8>
 8001db6:	45a9      	cmp	r9, r5
 8001db8:	d800      	bhi.n	8001dbc <__aeabi_ddiv+0x258>
 8001dba:	e137      	b.n	800202c <__aeabi_ddiv+0x4c8>
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	425b      	negs	r3, r3
 8001dc0:	469c      	mov	ip, r3
 8001dc2:	4445      	add	r5, r8
 8001dc4:	44e3      	add	fp, ip
 8001dc6:	464b      	mov	r3, r9
 8001dc8:	1aeb      	subs	r3, r5, r3
 8001dca:	0039      	movs	r1, r7
 8001dcc:	0018      	movs	r0, r3
 8001dce:	9304      	str	r3, [sp, #16]
 8001dd0:	f7fe f9c0 	bl	8000154 <__udivsi3>
 8001dd4:	9b01      	ldr	r3, [sp, #4]
 8001dd6:	0005      	movs	r5, r0
 8001dd8:	4343      	muls	r3, r0
 8001dda:	0039      	movs	r1, r7
 8001ddc:	9804      	ldr	r0, [sp, #16]
 8001dde:	4699      	mov	r9, r3
 8001de0:	f7fe fa3e 	bl	8000260 <__aeabi_uidivmod>
 8001de4:	0433      	lsls	r3, r6, #16
 8001de6:	0409      	lsls	r1, r1, #16
 8001de8:	0c1b      	lsrs	r3, r3, #16
 8001dea:	430b      	orrs	r3, r1
 8001dec:	4599      	cmp	r9, r3
 8001dee:	d909      	bls.n	8001e04 <__aeabi_ddiv+0x2a0>
 8001df0:	4443      	add	r3, r8
 8001df2:	1e6a      	subs	r2, r5, #1
 8001df4:	4598      	cmp	r8, r3
 8001df6:	d900      	bls.n	8001dfa <__aeabi_ddiv+0x296>
 8001df8:	e11a      	b.n	8002030 <__aeabi_ddiv+0x4cc>
 8001dfa:	4599      	cmp	r9, r3
 8001dfc:	d800      	bhi.n	8001e00 <__aeabi_ddiv+0x29c>
 8001dfe:	e117      	b.n	8002030 <__aeabi_ddiv+0x4cc>
 8001e00:	3d02      	subs	r5, #2
 8001e02:	4443      	add	r3, r8
 8001e04:	464a      	mov	r2, r9
 8001e06:	1a9b      	subs	r3, r3, r2
 8001e08:	465a      	mov	r2, fp
 8001e0a:	0412      	lsls	r2, r2, #16
 8001e0c:	432a      	orrs	r2, r5
 8001e0e:	9903      	ldr	r1, [sp, #12]
 8001e10:	4693      	mov	fp, r2
 8001e12:	0c10      	lsrs	r0, r2, #16
 8001e14:	0c0a      	lsrs	r2, r1, #16
 8001e16:	4691      	mov	r9, r2
 8001e18:	0409      	lsls	r1, r1, #16
 8001e1a:	465a      	mov	r2, fp
 8001e1c:	0c09      	lsrs	r1, r1, #16
 8001e1e:	464e      	mov	r6, r9
 8001e20:	000d      	movs	r5, r1
 8001e22:	0412      	lsls	r2, r2, #16
 8001e24:	0c12      	lsrs	r2, r2, #16
 8001e26:	4345      	muls	r5, r0
 8001e28:	9105      	str	r1, [sp, #20]
 8001e2a:	4351      	muls	r1, r2
 8001e2c:	4372      	muls	r2, r6
 8001e2e:	4370      	muls	r0, r6
 8001e30:	1952      	adds	r2, r2, r5
 8001e32:	0c0e      	lsrs	r6, r1, #16
 8001e34:	18b2      	adds	r2, r6, r2
 8001e36:	4295      	cmp	r5, r2
 8001e38:	d903      	bls.n	8001e42 <__aeabi_ddiv+0x2de>
 8001e3a:	2580      	movs	r5, #128	; 0x80
 8001e3c:	026d      	lsls	r5, r5, #9
 8001e3e:	46ac      	mov	ip, r5
 8001e40:	4460      	add	r0, ip
 8001e42:	0c15      	lsrs	r5, r2, #16
 8001e44:	0409      	lsls	r1, r1, #16
 8001e46:	0412      	lsls	r2, r2, #16
 8001e48:	0c09      	lsrs	r1, r1, #16
 8001e4a:	1828      	adds	r0, r5, r0
 8001e4c:	1852      	adds	r2, r2, r1
 8001e4e:	4283      	cmp	r3, r0
 8001e50:	d200      	bcs.n	8001e54 <__aeabi_ddiv+0x2f0>
 8001e52:	e0ce      	b.n	8001ff2 <__aeabi_ddiv+0x48e>
 8001e54:	d100      	bne.n	8001e58 <__aeabi_ddiv+0x2f4>
 8001e56:	e0c8      	b.n	8001fea <__aeabi_ddiv+0x486>
 8001e58:	1a1d      	subs	r5, r3, r0
 8001e5a:	4653      	mov	r3, sl
 8001e5c:	1a9e      	subs	r6, r3, r2
 8001e5e:	45b2      	cmp	sl, r6
 8001e60:	4192      	sbcs	r2, r2
 8001e62:	4252      	negs	r2, r2
 8001e64:	1aab      	subs	r3, r5, r2
 8001e66:	469a      	mov	sl, r3
 8001e68:	4598      	cmp	r8, r3
 8001e6a:	d100      	bne.n	8001e6e <__aeabi_ddiv+0x30a>
 8001e6c:	e117      	b.n	800209e <__aeabi_ddiv+0x53a>
 8001e6e:	0039      	movs	r1, r7
 8001e70:	0018      	movs	r0, r3
 8001e72:	f7fe f96f 	bl	8000154 <__udivsi3>
 8001e76:	9b01      	ldr	r3, [sp, #4]
 8001e78:	0005      	movs	r5, r0
 8001e7a:	4343      	muls	r3, r0
 8001e7c:	0039      	movs	r1, r7
 8001e7e:	4650      	mov	r0, sl
 8001e80:	9304      	str	r3, [sp, #16]
 8001e82:	f7fe f9ed 	bl	8000260 <__aeabi_uidivmod>
 8001e86:	9804      	ldr	r0, [sp, #16]
 8001e88:	040b      	lsls	r3, r1, #16
 8001e8a:	0c31      	lsrs	r1, r6, #16
 8001e8c:	4319      	orrs	r1, r3
 8001e8e:	4288      	cmp	r0, r1
 8001e90:	d909      	bls.n	8001ea6 <__aeabi_ddiv+0x342>
 8001e92:	4441      	add	r1, r8
 8001e94:	1e6b      	subs	r3, r5, #1
 8001e96:	4588      	cmp	r8, r1
 8001e98:	d900      	bls.n	8001e9c <__aeabi_ddiv+0x338>
 8001e9a:	e107      	b.n	80020ac <__aeabi_ddiv+0x548>
 8001e9c:	4288      	cmp	r0, r1
 8001e9e:	d800      	bhi.n	8001ea2 <__aeabi_ddiv+0x33e>
 8001ea0:	e104      	b.n	80020ac <__aeabi_ddiv+0x548>
 8001ea2:	3d02      	subs	r5, #2
 8001ea4:	4441      	add	r1, r8
 8001ea6:	9b04      	ldr	r3, [sp, #16]
 8001ea8:	1acb      	subs	r3, r1, r3
 8001eaa:	0018      	movs	r0, r3
 8001eac:	0039      	movs	r1, r7
 8001eae:	9304      	str	r3, [sp, #16]
 8001eb0:	f7fe f950 	bl	8000154 <__udivsi3>
 8001eb4:	9b01      	ldr	r3, [sp, #4]
 8001eb6:	4682      	mov	sl, r0
 8001eb8:	4343      	muls	r3, r0
 8001eba:	0039      	movs	r1, r7
 8001ebc:	9804      	ldr	r0, [sp, #16]
 8001ebe:	9301      	str	r3, [sp, #4]
 8001ec0:	f7fe f9ce 	bl	8000260 <__aeabi_uidivmod>
 8001ec4:	9801      	ldr	r0, [sp, #4]
 8001ec6:	040b      	lsls	r3, r1, #16
 8001ec8:	0431      	lsls	r1, r6, #16
 8001eca:	0c09      	lsrs	r1, r1, #16
 8001ecc:	4319      	orrs	r1, r3
 8001ece:	4288      	cmp	r0, r1
 8001ed0:	d90d      	bls.n	8001eee <__aeabi_ddiv+0x38a>
 8001ed2:	4653      	mov	r3, sl
 8001ed4:	4441      	add	r1, r8
 8001ed6:	3b01      	subs	r3, #1
 8001ed8:	4588      	cmp	r8, r1
 8001eda:	d900      	bls.n	8001ede <__aeabi_ddiv+0x37a>
 8001edc:	e0e8      	b.n	80020b0 <__aeabi_ddiv+0x54c>
 8001ede:	4288      	cmp	r0, r1
 8001ee0:	d800      	bhi.n	8001ee4 <__aeabi_ddiv+0x380>
 8001ee2:	e0e5      	b.n	80020b0 <__aeabi_ddiv+0x54c>
 8001ee4:	2302      	movs	r3, #2
 8001ee6:	425b      	negs	r3, r3
 8001ee8:	469c      	mov	ip, r3
 8001eea:	4441      	add	r1, r8
 8001eec:	44e2      	add	sl, ip
 8001eee:	9b01      	ldr	r3, [sp, #4]
 8001ef0:	042d      	lsls	r5, r5, #16
 8001ef2:	1ace      	subs	r6, r1, r3
 8001ef4:	4651      	mov	r1, sl
 8001ef6:	4329      	orrs	r1, r5
 8001ef8:	9d05      	ldr	r5, [sp, #20]
 8001efa:	464f      	mov	r7, r9
 8001efc:	002a      	movs	r2, r5
 8001efe:	040b      	lsls	r3, r1, #16
 8001f00:	0c08      	lsrs	r0, r1, #16
 8001f02:	0c1b      	lsrs	r3, r3, #16
 8001f04:	435a      	muls	r2, r3
 8001f06:	4345      	muls	r5, r0
 8001f08:	437b      	muls	r3, r7
 8001f0a:	4378      	muls	r0, r7
 8001f0c:	195b      	adds	r3, r3, r5
 8001f0e:	0c17      	lsrs	r7, r2, #16
 8001f10:	18fb      	adds	r3, r7, r3
 8001f12:	429d      	cmp	r5, r3
 8001f14:	d903      	bls.n	8001f1e <__aeabi_ddiv+0x3ba>
 8001f16:	2580      	movs	r5, #128	; 0x80
 8001f18:	026d      	lsls	r5, r5, #9
 8001f1a:	46ac      	mov	ip, r5
 8001f1c:	4460      	add	r0, ip
 8001f1e:	0c1d      	lsrs	r5, r3, #16
 8001f20:	0412      	lsls	r2, r2, #16
 8001f22:	041b      	lsls	r3, r3, #16
 8001f24:	0c12      	lsrs	r2, r2, #16
 8001f26:	1828      	adds	r0, r5, r0
 8001f28:	189b      	adds	r3, r3, r2
 8001f2a:	4286      	cmp	r6, r0
 8001f2c:	d200      	bcs.n	8001f30 <__aeabi_ddiv+0x3cc>
 8001f2e:	e093      	b.n	8002058 <__aeabi_ddiv+0x4f4>
 8001f30:	d100      	bne.n	8001f34 <__aeabi_ddiv+0x3d0>
 8001f32:	e08e      	b.n	8002052 <__aeabi_ddiv+0x4ee>
 8001f34:	2301      	movs	r3, #1
 8001f36:	4319      	orrs	r1, r3
 8001f38:	4ba0      	ldr	r3, [pc, #640]	; (80021bc <__aeabi_ddiv+0x658>)
 8001f3a:	18e3      	adds	r3, r4, r3
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	dc00      	bgt.n	8001f42 <__aeabi_ddiv+0x3de>
 8001f40:	e099      	b.n	8002076 <__aeabi_ddiv+0x512>
 8001f42:	074a      	lsls	r2, r1, #29
 8001f44:	d000      	beq.n	8001f48 <__aeabi_ddiv+0x3e4>
 8001f46:	e09e      	b.n	8002086 <__aeabi_ddiv+0x522>
 8001f48:	465a      	mov	r2, fp
 8001f4a:	01d2      	lsls	r2, r2, #7
 8001f4c:	d506      	bpl.n	8001f5c <__aeabi_ddiv+0x3f8>
 8001f4e:	465a      	mov	r2, fp
 8001f50:	4b9b      	ldr	r3, [pc, #620]	; (80021c0 <__aeabi_ddiv+0x65c>)
 8001f52:	401a      	ands	r2, r3
 8001f54:	2380      	movs	r3, #128	; 0x80
 8001f56:	4693      	mov	fp, r2
 8001f58:	00db      	lsls	r3, r3, #3
 8001f5a:	18e3      	adds	r3, r4, r3
 8001f5c:	4a99      	ldr	r2, [pc, #612]	; (80021c4 <__aeabi_ddiv+0x660>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	dd68      	ble.n	8002034 <__aeabi_ddiv+0x4d0>
 8001f62:	2301      	movs	r3, #1
 8001f64:	9a02      	ldr	r2, [sp, #8]
 8001f66:	4c98      	ldr	r4, [pc, #608]	; (80021c8 <__aeabi_ddiv+0x664>)
 8001f68:	401a      	ands	r2, r3
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	4694      	mov	ip, r2
 8001f6e:	4698      	mov	r8, r3
 8001f70:	2200      	movs	r2, #0
 8001f72:	e6c5      	b.n	8001d00 <__aeabi_ddiv+0x19c>
 8001f74:	2280      	movs	r2, #128	; 0x80
 8001f76:	464b      	mov	r3, r9
 8001f78:	0312      	lsls	r2, r2, #12
 8001f7a:	4213      	tst	r3, r2
 8001f7c:	d00a      	beq.n	8001f94 <__aeabi_ddiv+0x430>
 8001f7e:	465b      	mov	r3, fp
 8001f80:	4213      	tst	r3, r2
 8001f82:	d106      	bne.n	8001f92 <__aeabi_ddiv+0x42e>
 8001f84:	431a      	orrs	r2, r3
 8001f86:	0312      	lsls	r2, r2, #12
 8001f88:	0b12      	lsrs	r2, r2, #12
 8001f8a:	46ac      	mov	ip, r5
 8001f8c:	4688      	mov	r8, r1
 8001f8e:	4c8e      	ldr	r4, [pc, #568]	; (80021c8 <__aeabi_ddiv+0x664>)
 8001f90:	e6b6      	b.n	8001d00 <__aeabi_ddiv+0x19c>
 8001f92:	464b      	mov	r3, r9
 8001f94:	431a      	orrs	r2, r3
 8001f96:	0312      	lsls	r2, r2, #12
 8001f98:	0b12      	lsrs	r2, r2, #12
 8001f9a:	46bc      	mov	ip, r7
 8001f9c:	4c8a      	ldr	r4, [pc, #552]	; (80021c8 <__aeabi_ddiv+0x664>)
 8001f9e:	e6af      	b.n	8001d00 <__aeabi_ddiv+0x19c>
 8001fa0:	0003      	movs	r3, r0
 8001fa2:	465a      	mov	r2, fp
 8001fa4:	3b28      	subs	r3, #40	; 0x28
 8001fa6:	409a      	lsls	r2, r3
 8001fa8:	2300      	movs	r3, #0
 8001faa:	4691      	mov	r9, r2
 8001fac:	4698      	mov	r8, r3
 8001fae:	e657      	b.n	8001c60 <__aeabi_ddiv+0xfc>
 8001fb0:	4658      	mov	r0, fp
 8001fb2:	f001 f94b 	bl	800324c <__clzsi2>
 8001fb6:	3020      	adds	r0, #32
 8001fb8:	e640      	b.n	8001c3c <__aeabi_ddiv+0xd8>
 8001fba:	0003      	movs	r3, r0
 8001fbc:	4652      	mov	r2, sl
 8001fbe:	3b28      	subs	r3, #40	; 0x28
 8001fc0:	409a      	lsls	r2, r3
 8001fc2:	2100      	movs	r1, #0
 8001fc4:	4693      	mov	fp, r2
 8001fc6:	e677      	b.n	8001cb8 <__aeabi_ddiv+0x154>
 8001fc8:	f001 f940 	bl	800324c <__clzsi2>
 8001fcc:	3020      	adds	r0, #32
 8001fce:	e65f      	b.n	8001c90 <__aeabi_ddiv+0x12c>
 8001fd0:	4588      	cmp	r8, r1
 8001fd2:	d200      	bcs.n	8001fd6 <__aeabi_ddiv+0x472>
 8001fd4:	e6c7      	b.n	8001d66 <__aeabi_ddiv+0x202>
 8001fd6:	464b      	mov	r3, r9
 8001fd8:	07de      	lsls	r6, r3, #31
 8001fda:	085d      	lsrs	r5, r3, #1
 8001fdc:	4643      	mov	r3, r8
 8001fde:	085b      	lsrs	r3, r3, #1
 8001fe0:	431e      	orrs	r6, r3
 8001fe2:	4643      	mov	r3, r8
 8001fe4:	07db      	lsls	r3, r3, #31
 8001fe6:	469a      	mov	sl, r3
 8001fe8:	e6c2      	b.n	8001d70 <__aeabi_ddiv+0x20c>
 8001fea:	2500      	movs	r5, #0
 8001fec:	4592      	cmp	sl, r2
 8001fee:	d300      	bcc.n	8001ff2 <__aeabi_ddiv+0x48e>
 8001ff0:	e733      	b.n	8001e5a <__aeabi_ddiv+0x2f6>
 8001ff2:	9e03      	ldr	r6, [sp, #12]
 8001ff4:	4659      	mov	r1, fp
 8001ff6:	46b4      	mov	ip, r6
 8001ff8:	44e2      	add	sl, ip
 8001ffa:	45b2      	cmp	sl, r6
 8001ffc:	41ad      	sbcs	r5, r5
 8001ffe:	426d      	negs	r5, r5
 8002000:	4445      	add	r5, r8
 8002002:	18eb      	adds	r3, r5, r3
 8002004:	3901      	subs	r1, #1
 8002006:	4598      	cmp	r8, r3
 8002008:	d207      	bcs.n	800201a <__aeabi_ddiv+0x4b6>
 800200a:	4298      	cmp	r0, r3
 800200c:	d900      	bls.n	8002010 <__aeabi_ddiv+0x4ac>
 800200e:	e07f      	b.n	8002110 <__aeabi_ddiv+0x5ac>
 8002010:	d100      	bne.n	8002014 <__aeabi_ddiv+0x4b0>
 8002012:	e0bc      	b.n	800218e <__aeabi_ddiv+0x62a>
 8002014:	1a1d      	subs	r5, r3, r0
 8002016:	468b      	mov	fp, r1
 8002018:	e71f      	b.n	8001e5a <__aeabi_ddiv+0x2f6>
 800201a:	4598      	cmp	r8, r3
 800201c:	d1fa      	bne.n	8002014 <__aeabi_ddiv+0x4b0>
 800201e:	9d03      	ldr	r5, [sp, #12]
 8002020:	4555      	cmp	r5, sl
 8002022:	d9f2      	bls.n	800200a <__aeabi_ddiv+0x4a6>
 8002024:	4643      	mov	r3, r8
 8002026:	468b      	mov	fp, r1
 8002028:	1a1d      	subs	r5, r3, r0
 800202a:	e716      	b.n	8001e5a <__aeabi_ddiv+0x2f6>
 800202c:	469b      	mov	fp, r3
 800202e:	e6ca      	b.n	8001dc6 <__aeabi_ddiv+0x262>
 8002030:	0015      	movs	r5, r2
 8002032:	e6e7      	b.n	8001e04 <__aeabi_ddiv+0x2a0>
 8002034:	465a      	mov	r2, fp
 8002036:	08c9      	lsrs	r1, r1, #3
 8002038:	0752      	lsls	r2, r2, #29
 800203a:	430a      	orrs	r2, r1
 800203c:	055b      	lsls	r3, r3, #21
 800203e:	4690      	mov	r8, r2
 8002040:	0d5c      	lsrs	r4, r3, #21
 8002042:	465a      	mov	r2, fp
 8002044:	2301      	movs	r3, #1
 8002046:	9902      	ldr	r1, [sp, #8]
 8002048:	0252      	lsls	r2, r2, #9
 800204a:	4019      	ands	r1, r3
 800204c:	0b12      	lsrs	r2, r2, #12
 800204e:	468c      	mov	ip, r1
 8002050:	e656      	b.n	8001d00 <__aeabi_ddiv+0x19c>
 8002052:	2b00      	cmp	r3, #0
 8002054:	d100      	bne.n	8002058 <__aeabi_ddiv+0x4f4>
 8002056:	e76f      	b.n	8001f38 <__aeabi_ddiv+0x3d4>
 8002058:	4446      	add	r6, r8
 800205a:	1e4a      	subs	r2, r1, #1
 800205c:	45b0      	cmp	r8, r6
 800205e:	d929      	bls.n	80020b4 <__aeabi_ddiv+0x550>
 8002060:	0011      	movs	r1, r2
 8002062:	4286      	cmp	r6, r0
 8002064:	d000      	beq.n	8002068 <__aeabi_ddiv+0x504>
 8002066:	e765      	b.n	8001f34 <__aeabi_ddiv+0x3d0>
 8002068:	9a03      	ldr	r2, [sp, #12]
 800206a:	4293      	cmp	r3, r2
 800206c:	d000      	beq.n	8002070 <__aeabi_ddiv+0x50c>
 800206e:	e761      	b.n	8001f34 <__aeabi_ddiv+0x3d0>
 8002070:	e762      	b.n	8001f38 <__aeabi_ddiv+0x3d4>
 8002072:	2101      	movs	r1, #1
 8002074:	4249      	negs	r1, r1
 8002076:	2001      	movs	r0, #1
 8002078:	1ac2      	subs	r2, r0, r3
 800207a:	2a38      	cmp	r2, #56	; 0x38
 800207c:	dd21      	ble.n	80020c2 <__aeabi_ddiv+0x55e>
 800207e:	9b02      	ldr	r3, [sp, #8]
 8002080:	4003      	ands	r3, r0
 8002082:	469c      	mov	ip, r3
 8002084:	e638      	b.n	8001cf8 <__aeabi_ddiv+0x194>
 8002086:	220f      	movs	r2, #15
 8002088:	400a      	ands	r2, r1
 800208a:	2a04      	cmp	r2, #4
 800208c:	d100      	bne.n	8002090 <__aeabi_ddiv+0x52c>
 800208e:	e75b      	b.n	8001f48 <__aeabi_ddiv+0x3e4>
 8002090:	000a      	movs	r2, r1
 8002092:	1d11      	adds	r1, r2, #4
 8002094:	4291      	cmp	r1, r2
 8002096:	4192      	sbcs	r2, r2
 8002098:	4252      	negs	r2, r2
 800209a:	4493      	add	fp, r2
 800209c:	e754      	b.n	8001f48 <__aeabi_ddiv+0x3e4>
 800209e:	4b47      	ldr	r3, [pc, #284]	; (80021bc <__aeabi_ddiv+0x658>)
 80020a0:	18e3      	adds	r3, r4, r3
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	dde5      	ble.n	8002072 <__aeabi_ddiv+0x50e>
 80020a6:	2201      	movs	r2, #1
 80020a8:	4252      	negs	r2, r2
 80020aa:	e7f2      	b.n	8002092 <__aeabi_ddiv+0x52e>
 80020ac:	001d      	movs	r5, r3
 80020ae:	e6fa      	b.n	8001ea6 <__aeabi_ddiv+0x342>
 80020b0:	469a      	mov	sl, r3
 80020b2:	e71c      	b.n	8001eee <__aeabi_ddiv+0x38a>
 80020b4:	42b0      	cmp	r0, r6
 80020b6:	d839      	bhi.n	800212c <__aeabi_ddiv+0x5c8>
 80020b8:	d06e      	beq.n	8002198 <__aeabi_ddiv+0x634>
 80020ba:	0011      	movs	r1, r2
 80020bc:	e73a      	b.n	8001f34 <__aeabi_ddiv+0x3d0>
 80020be:	9302      	str	r3, [sp, #8]
 80020c0:	e73a      	b.n	8001f38 <__aeabi_ddiv+0x3d4>
 80020c2:	2a1f      	cmp	r2, #31
 80020c4:	dc3c      	bgt.n	8002140 <__aeabi_ddiv+0x5dc>
 80020c6:	2320      	movs	r3, #32
 80020c8:	1a9b      	subs	r3, r3, r2
 80020ca:	000c      	movs	r4, r1
 80020cc:	4658      	mov	r0, fp
 80020ce:	4099      	lsls	r1, r3
 80020d0:	4098      	lsls	r0, r3
 80020d2:	1e4b      	subs	r3, r1, #1
 80020d4:	4199      	sbcs	r1, r3
 80020d6:	465b      	mov	r3, fp
 80020d8:	40d4      	lsrs	r4, r2
 80020da:	40d3      	lsrs	r3, r2
 80020dc:	4320      	orrs	r0, r4
 80020de:	4308      	orrs	r0, r1
 80020e0:	001a      	movs	r2, r3
 80020e2:	0743      	lsls	r3, r0, #29
 80020e4:	d009      	beq.n	80020fa <__aeabi_ddiv+0x596>
 80020e6:	230f      	movs	r3, #15
 80020e8:	4003      	ands	r3, r0
 80020ea:	2b04      	cmp	r3, #4
 80020ec:	d005      	beq.n	80020fa <__aeabi_ddiv+0x596>
 80020ee:	0001      	movs	r1, r0
 80020f0:	1d08      	adds	r0, r1, #4
 80020f2:	4288      	cmp	r0, r1
 80020f4:	419b      	sbcs	r3, r3
 80020f6:	425b      	negs	r3, r3
 80020f8:	18d2      	adds	r2, r2, r3
 80020fa:	0213      	lsls	r3, r2, #8
 80020fc:	d53a      	bpl.n	8002174 <__aeabi_ddiv+0x610>
 80020fe:	2301      	movs	r3, #1
 8002100:	9a02      	ldr	r2, [sp, #8]
 8002102:	2401      	movs	r4, #1
 8002104:	401a      	ands	r2, r3
 8002106:	2300      	movs	r3, #0
 8002108:	4694      	mov	ip, r2
 800210a:	4698      	mov	r8, r3
 800210c:	2200      	movs	r2, #0
 800210e:	e5f7      	b.n	8001d00 <__aeabi_ddiv+0x19c>
 8002110:	2102      	movs	r1, #2
 8002112:	4249      	negs	r1, r1
 8002114:	468c      	mov	ip, r1
 8002116:	9d03      	ldr	r5, [sp, #12]
 8002118:	44e3      	add	fp, ip
 800211a:	46ac      	mov	ip, r5
 800211c:	44e2      	add	sl, ip
 800211e:	45aa      	cmp	sl, r5
 8002120:	41ad      	sbcs	r5, r5
 8002122:	426d      	negs	r5, r5
 8002124:	4445      	add	r5, r8
 8002126:	18ed      	adds	r5, r5, r3
 8002128:	1a2d      	subs	r5, r5, r0
 800212a:	e696      	b.n	8001e5a <__aeabi_ddiv+0x2f6>
 800212c:	1e8a      	subs	r2, r1, #2
 800212e:	9903      	ldr	r1, [sp, #12]
 8002130:	004d      	lsls	r5, r1, #1
 8002132:	428d      	cmp	r5, r1
 8002134:	4189      	sbcs	r1, r1
 8002136:	4249      	negs	r1, r1
 8002138:	4441      	add	r1, r8
 800213a:	1876      	adds	r6, r6, r1
 800213c:	9503      	str	r5, [sp, #12]
 800213e:	e78f      	b.n	8002060 <__aeabi_ddiv+0x4fc>
 8002140:	201f      	movs	r0, #31
 8002142:	4240      	negs	r0, r0
 8002144:	1ac3      	subs	r3, r0, r3
 8002146:	4658      	mov	r0, fp
 8002148:	40d8      	lsrs	r0, r3
 800214a:	0003      	movs	r3, r0
 800214c:	2a20      	cmp	r2, #32
 800214e:	d028      	beq.n	80021a2 <__aeabi_ddiv+0x63e>
 8002150:	2040      	movs	r0, #64	; 0x40
 8002152:	465d      	mov	r5, fp
 8002154:	1a82      	subs	r2, r0, r2
 8002156:	4095      	lsls	r5, r2
 8002158:	4329      	orrs	r1, r5
 800215a:	1e4a      	subs	r2, r1, #1
 800215c:	4191      	sbcs	r1, r2
 800215e:	4319      	orrs	r1, r3
 8002160:	2307      	movs	r3, #7
 8002162:	2200      	movs	r2, #0
 8002164:	400b      	ands	r3, r1
 8002166:	d009      	beq.n	800217c <__aeabi_ddiv+0x618>
 8002168:	230f      	movs	r3, #15
 800216a:	2200      	movs	r2, #0
 800216c:	400b      	ands	r3, r1
 800216e:	0008      	movs	r0, r1
 8002170:	2b04      	cmp	r3, #4
 8002172:	d1bd      	bne.n	80020f0 <__aeabi_ddiv+0x58c>
 8002174:	0001      	movs	r1, r0
 8002176:	0753      	lsls	r3, r2, #29
 8002178:	0252      	lsls	r2, r2, #9
 800217a:	0b12      	lsrs	r2, r2, #12
 800217c:	08c9      	lsrs	r1, r1, #3
 800217e:	4319      	orrs	r1, r3
 8002180:	2301      	movs	r3, #1
 8002182:	4688      	mov	r8, r1
 8002184:	9902      	ldr	r1, [sp, #8]
 8002186:	2400      	movs	r4, #0
 8002188:	4019      	ands	r1, r3
 800218a:	468c      	mov	ip, r1
 800218c:	e5b8      	b.n	8001d00 <__aeabi_ddiv+0x19c>
 800218e:	4552      	cmp	r2, sl
 8002190:	d8be      	bhi.n	8002110 <__aeabi_ddiv+0x5ac>
 8002192:	468b      	mov	fp, r1
 8002194:	2500      	movs	r5, #0
 8002196:	e660      	b.n	8001e5a <__aeabi_ddiv+0x2f6>
 8002198:	9d03      	ldr	r5, [sp, #12]
 800219a:	429d      	cmp	r5, r3
 800219c:	d3c6      	bcc.n	800212c <__aeabi_ddiv+0x5c8>
 800219e:	0011      	movs	r1, r2
 80021a0:	e762      	b.n	8002068 <__aeabi_ddiv+0x504>
 80021a2:	2500      	movs	r5, #0
 80021a4:	e7d8      	b.n	8002158 <__aeabi_ddiv+0x5f4>
 80021a6:	2280      	movs	r2, #128	; 0x80
 80021a8:	465b      	mov	r3, fp
 80021aa:	0312      	lsls	r2, r2, #12
 80021ac:	431a      	orrs	r2, r3
 80021ae:	9b01      	ldr	r3, [sp, #4]
 80021b0:	0312      	lsls	r2, r2, #12
 80021b2:	0b12      	lsrs	r2, r2, #12
 80021b4:	469c      	mov	ip, r3
 80021b6:	4688      	mov	r8, r1
 80021b8:	4c03      	ldr	r4, [pc, #12]	; (80021c8 <__aeabi_ddiv+0x664>)
 80021ba:	e5a1      	b.n	8001d00 <__aeabi_ddiv+0x19c>
 80021bc:	000003ff 	.word	0x000003ff
 80021c0:	feffffff 	.word	0xfeffffff
 80021c4:	000007fe 	.word	0x000007fe
 80021c8:	000007ff 	.word	0x000007ff

080021cc <__eqdf2>:
 80021cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021ce:	464f      	mov	r7, r9
 80021d0:	4646      	mov	r6, r8
 80021d2:	46d6      	mov	lr, sl
 80021d4:	005c      	lsls	r4, r3, #1
 80021d6:	b5c0      	push	{r6, r7, lr}
 80021d8:	031f      	lsls	r7, r3, #12
 80021da:	0fdb      	lsrs	r3, r3, #31
 80021dc:	469a      	mov	sl, r3
 80021de:	4b17      	ldr	r3, [pc, #92]	; (800223c <__eqdf2+0x70>)
 80021e0:	030e      	lsls	r6, r1, #12
 80021e2:	004d      	lsls	r5, r1, #1
 80021e4:	4684      	mov	ip, r0
 80021e6:	4680      	mov	r8, r0
 80021e8:	0b36      	lsrs	r6, r6, #12
 80021ea:	0d6d      	lsrs	r5, r5, #21
 80021ec:	0fc9      	lsrs	r1, r1, #31
 80021ee:	4691      	mov	r9, r2
 80021f0:	0b3f      	lsrs	r7, r7, #12
 80021f2:	0d64      	lsrs	r4, r4, #21
 80021f4:	2001      	movs	r0, #1
 80021f6:	429d      	cmp	r5, r3
 80021f8:	d008      	beq.n	800220c <__eqdf2+0x40>
 80021fa:	429c      	cmp	r4, r3
 80021fc:	d001      	beq.n	8002202 <__eqdf2+0x36>
 80021fe:	42a5      	cmp	r5, r4
 8002200:	d00b      	beq.n	800221a <__eqdf2+0x4e>
 8002202:	bc1c      	pop	{r2, r3, r4}
 8002204:	4690      	mov	r8, r2
 8002206:	4699      	mov	r9, r3
 8002208:	46a2      	mov	sl, r4
 800220a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800220c:	4663      	mov	r3, ip
 800220e:	4333      	orrs	r3, r6
 8002210:	d1f7      	bne.n	8002202 <__eqdf2+0x36>
 8002212:	42ac      	cmp	r4, r5
 8002214:	d1f5      	bne.n	8002202 <__eqdf2+0x36>
 8002216:	433a      	orrs	r2, r7
 8002218:	d1f3      	bne.n	8002202 <__eqdf2+0x36>
 800221a:	2001      	movs	r0, #1
 800221c:	42be      	cmp	r6, r7
 800221e:	d1f0      	bne.n	8002202 <__eqdf2+0x36>
 8002220:	45c8      	cmp	r8, r9
 8002222:	d1ee      	bne.n	8002202 <__eqdf2+0x36>
 8002224:	4551      	cmp	r1, sl
 8002226:	d007      	beq.n	8002238 <__eqdf2+0x6c>
 8002228:	2d00      	cmp	r5, #0
 800222a:	d1ea      	bne.n	8002202 <__eqdf2+0x36>
 800222c:	4663      	mov	r3, ip
 800222e:	431e      	orrs	r6, r3
 8002230:	0030      	movs	r0, r6
 8002232:	1e46      	subs	r6, r0, #1
 8002234:	41b0      	sbcs	r0, r6
 8002236:	e7e4      	b.n	8002202 <__eqdf2+0x36>
 8002238:	2000      	movs	r0, #0
 800223a:	e7e2      	b.n	8002202 <__eqdf2+0x36>
 800223c:	000007ff 	.word	0x000007ff

08002240 <__gedf2>:
 8002240:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002242:	4645      	mov	r5, r8
 8002244:	46de      	mov	lr, fp
 8002246:	4657      	mov	r7, sl
 8002248:	464e      	mov	r6, r9
 800224a:	b5e0      	push	{r5, r6, r7, lr}
 800224c:	031f      	lsls	r7, r3, #12
 800224e:	0b3d      	lsrs	r5, r7, #12
 8002250:	4f2c      	ldr	r7, [pc, #176]	; (8002304 <__gedf2+0xc4>)
 8002252:	030e      	lsls	r6, r1, #12
 8002254:	004c      	lsls	r4, r1, #1
 8002256:	46ab      	mov	fp, r5
 8002258:	005d      	lsls	r5, r3, #1
 800225a:	4684      	mov	ip, r0
 800225c:	0b36      	lsrs	r6, r6, #12
 800225e:	0d64      	lsrs	r4, r4, #21
 8002260:	0fc9      	lsrs	r1, r1, #31
 8002262:	4690      	mov	r8, r2
 8002264:	0d6d      	lsrs	r5, r5, #21
 8002266:	0fdb      	lsrs	r3, r3, #31
 8002268:	42bc      	cmp	r4, r7
 800226a:	d02a      	beq.n	80022c2 <__gedf2+0x82>
 800226c:	4f25      	ldr	r7, [pc, #148]	; (8002304 <__gedf2+0xc4>)
 800226e:	42bd      	cmp	r5, r7
 8002270:	d02d      	beq.n	80022ce <__gedf2+0x8e>
 8002272:	2c00      	cmp	r4, #0
 8002274:	d10f      	bne.n	8002296 <__gedf2+0x56>
 8002276:	4330      	orrs	r0, r6
 8002278:	0007      	movs	r7, r0
 800227a:	4681      	mov	r9, r0
 800227c:	4278      	negs	r0, r7
 800227e:	4178      	adcs	r0, r7
 8002280:	b2c0      	uxtb	r0, r0
 8002282:	2d00      	cmp	r5, #0
 8002284:	d117      	bne.n	80022b6 <__gedf2+0x76>
 8002286:	465f      	mov	r7, fp
 8002288:	433a      	orrs	r2, r7
 800228a:	d114      	bne.n	80022b6 <__gedf2+0x76>
 800228c:	464b      	mov	r3, r9
 800228e:	2000      	movs	r0, #0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d00a      	beq.n	80022aa <__gedf2+0x6a>
 8002294:	e006      	b.n	80022a4 <__gedf2+0x64>
 8002296:	2d00      	cmp	r5, #0
 8002298:	d102      	bne.n	80022a0 <__gedf2+0x60>
 800229a:	4658      	mov	r0, fp
 800229c:	4302      	orrs	r2, r0
 800229e:	d001      	beq.n	80022a4 <__gedf2+0x64>
 80022a0:	4299      	cmp	r1, r3
 80022a2:	d018      	beq.n	80022d6 <__gedf2+0x96>
 80022a4:	4248      	negs	r0, r1
 80022a6:	2101      	movs	r1, #1
 80022a8:	4308      	orrs	r0, r1
 80022aa:	bc3c      	pop	{r2, r3, r4, r5}
 80022ac:	4690      	mov	r8, r2
 80022ae:	4699      	mov	r9, r3
 80022b0:	46a2      	mov	sl, r4
 80022b2:	46ab      	mov	fp, r5
 80022b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022b6:	2800      	cmp	r0, #0
 80022b8:	d0f2      	beq.n	80022a0 <__gedf2+0x60>
 80022ba:	2001      	movs	r0, #1
 80022bc:	3b01      	subs	r3, #1
 80022be:	4318      	orrs	r0, r3
 80022c0:	e7f3      	b.n	80022aa <__gedf2+0x6a>
 80022c2:	0037      	movs	r7, r6
 80022c4:	4307      	orrs	r7, r0
 80022c6:	d0d1      	beq.n	800226c <__gedf2+0x2c>
 80022c8:	2002      	movs	r0, #2
 80022ca:	4240      	negs	r0, r0
 80022cc:	e7ed      	b.n	80022aa <__gedf2+0x6a>
 80022ce:	465f      	mov	r7, fp
 80022d0:	4317      	orrs	r7, r2
 80022d2:	d0ce      	beq.n	8002272 <__gedf2+0x32>
 80022d4:	e7f8      	b.n	80022c8 <__gedf2+0x88>
 80022d6:	42ac      	cmp	r4, r5
 80022d8:	dce4      	bgt.n	80022a4 <__gedf2+0x64>
 80022da:	da03      	bge.n	80022e4 <__gedf2+0xa4>
 80022dc:	1e48      	subs	r0, r1, #1
 80022de:	2101      	movs	r1, #1
 80022e0:	4308      	orrs	r0, r1
 80022e2:	e7e2      	b.n	80022aa <__gedf2+0x6a>
 80022e4:	455e      	cmp	r6, fp
 80022e6:	d8dd      	bhi.n	80022a4 <__gedf2+0x64>
 80022e8:	d006      	beq.n	80022f8 <__gedf2+0xb8>
 80022ea:	2000      	movs	r0, #0
 80022ec:	455e      	cmp	r6, fp
 80022ee:	d2dc      	bcs.n	80022aa <__gedf2+0x6a>
 80022f0:	2301      	movs	r3, #1
 80022f2:	1e48      	subs	r0, r1, #1
 80022f4:	4318      	orrs	r0, r3
 80022f6:	e7d8      	b.n	80022aa <__gedf2+0x6a>
 80022f8:	45c4      	cmp	ip, r8
 80022fa:	d8d3      	bhi.n	80022a4 <__gedf2+0x64>
 80022fc:	2000      	movs	r0, #0
 80022fe:	45c4      	cmp	ip, r8
 8002300:	d3f6      	bcc.n	80022f0 <__gedf2+0xb0>
 8002302:	e7d2      	b.n	80022aa <__gedf2+0x6a>
 8002304:	000007ff 	.word	0x000007ff

08002308 <__ledf2>:
 8002308:	b5f0      	push	{r4, r5, r6, r7, lr}
 800230a:	464e      	mov	r6, r9
 800230c:	4645      	mov	r5, r8
 800230e:	46de      	mov	lr, fp
 8002310:	4657      	mov	r7, sl
 8002312:	005c      	lsls	r4, r3, #1
 8002314:	b5e0      	push	{r5, r6, r7, lr}
 8002316:	031f      	lsls	r7, r3, #12
 8002318:	0fdb      	lsrs	r3, r3, #31
 800231a:	4699      	mov	r9, r3
 800231c:	4b2a      	ldr	r3, [pc, #168]	; (80023c8 <__ledf2+0xc0>)
 800231e:	030e      	lsls	r6, r1, #12
 8002320:	004d      	lsls	r5, r1, #1
 8002322:	0fc9      	lsrs	r1, r1, #31
 8002324:	4684      	mov	ip, r0
 8002326:	0b36      	lsrs	r6, r6, #12
 8002328:	0d6d      	lsrs	r5, r5, #21
 800232a:	468b      	mov	fp, r1
 800232c:	4690      	mov	r8, r2
 800232e:	0b3f      	lsrs	r7, r7, #12
 8002330:	0d64      	lsrs	r4, r4, #21
 8002332:	429d      	cmp	r5, r3
 8002334:	d020      	beq.n	8002378 <__ledf2+0x70>
 8002336:	4b24      	ldr	r3, [pc, #144]	; (80023c8 <__ledf2+0xc0>)
 8002338:	429c      	cmp	r4, r3
 800233a:	d022      	beq.n	8002382 <__ledf2+0x7a>
 800233c:	2d00      	cmp	r5, #0
 800233e:	d112      	bne.n	8002366 <__ledf2+0x5e>
 8002340:	4330      	orrs	r0, r6
 8002342:	4243      	negs	r3, r0
 8002344:	4143      	adcs	r3, r0
 8002346:	b2db      	uxtb	r3, r3
 8002348:	2c00      	cmp	r4, #0
 800234a:	d01f      	beq.n	800238c <__ledf2+0x84>
 800234c:	2b00      	cmp	r3, #0
 800234e:	d00c      	beq.n	800236a <__ledf2+0x62>
 8002350:	464b      	mov	r3, r9
 8002352:	2001      	movs	r0, #1
 8002354:	3b01      	subs	r3, #1
 8002356:	4303      	orrs	r3, r0
 8002358:	0018      	movs	r0, r3
 800235a:	bc3c      	pop	{r2, r3, r4, r5}
 800235c:	4690      	mov	r8, r2
 800235e:	4699      	mov	r9, r3
 8002360:	46a2      	mov	sl, r4
 8002362:	46ab      	mov	fp, r5
 8002364:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002366:	2c00      	cmp	r4, #0
 8002368:	d016      	beq.n	8002398 <__ledf2+0x90>
 800236a:	45cb      	cmp	fp, r9
 800236c:	d017      	beq.n	800239e <__ledf2+0x96>
 800236e:	465b      	mov	r3, fp
 8002370:	4259      	negs	r1, r3
 8002372:	2301      	movs	r3, #1
 8002374:	430b      	orrs	r3, r1
 8002376:	e7ef      	b.n	8002358 <__ledf2+0x50>
 8002378:	0031      	movs	r1, r6
 800237a:	2302      	movs	r3, #2
 800237c:	4301      	orrs	r1, r0
 800237e:	d1eb      	bne.n	8002358 <__ledf2+0x50>
 8002380:	e7d9      	b.n	8002336 <__ledf2+0x2e>
 8002382:	0039      	movs	r1, r7
 8002384:	2302      	movs	r3, #2
 8002386:	4311      	orrs	r1, r2
 8002388:	d1e6      	bne.n	8002358 <__ledf2+0x50>
 800238a:	e7d7      	b.n	800233c <__ledf2+0x34>
 800238c:	433a      	orrs	r2, r7
 800238e:	d1dd      	bne.n	800234c <__ledf2+0x44>
 8002390:	2300      	movs	r3, #0
 8002392:	2800      	cmp	r0, #0
 8002394:	d0e0      	beq.n	8002358 <__ledf2+0x50>
 8002396:	e7ea      	b.n	800236e <__ledf2+0x66>
 8002398:	433a      	orrs	r2, r7
 800239a:	d1e6      	bne.n	800236a <__ledf2+0x62>
 800239c:	e7e7      	b.n	800236e <__ledf2+0x66>
 800239e:	42a5      	cmp	r5, r4
 80023a0:	dce5      	bgt.n	800236e <__ledf2+0x66>
 80023a2:	db05      	blt.n	80023b0 <__ledf2+0xa8>
 80023a4:	42be      	cmp	r6, r7
 80023a6:	d8e2      	bhi.n	800236e <__ledf2+0x66>
 80023a8:	d007      	beq.n	80023ba <__ledf2+0xb2>
 80023aa:	2300      	movs	r3, #0
 80023ac:	42be      	cmp	r6, r7
 80023ae:	d2d3      	bcs.n	8002358 <__ledf2+0x50>
 80023b0:	4659      	mov	r1, fp
 80023b2:	2301      	movs	r3, #1
 80023b4:	3901      	subs	r1, #1
 80023b6:	430b      	orrs	r3, r1
 80023b8:	e7ce      	b.n	8002358 <__ledf2+0x50>
 80023ba:	45c4      	cmp	ip, r8
 80023bc:	d8d7      	bhi.n	800236e <__ledf2+0x66>
 80023be:	2300      	movs	r3, #0
 80023c0:	45c4      	cmp	ip, r8
 80023c2:	d3f5      	bcc.n	80023b0 <__ledf2+0xa8>
 80023c4:	e7c8      	b.n	8002358 <__ledf2+0x50>
 80023c6:	46c0      	nop			; (mov r8, r8)
 80023c8:	000007ff 	.word	0x000007ff

080023cc <__aeabi_dmul>:
 80023cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023ce:	4657      	mov	r7, sl
 80023d0:	4645      	mov	r5, r8
 80023d2:	46de      	mov	lr, fp
 80023d4:	464e      	mov	r6, r9
 80023d6:	b5e0      	push	{r5, r6, r7, lr}
 80023d8:	030c      	lsls	r4, r1, #12
 80023da:	4698      	mov	r8, r3
 80023dc:	004e      	lsls	r6, r1, #1
 80023de:	0b23      	lsrs	r3, r4, #12
 80023e0:	b087      	sub	sp, #28
 80023e2:	0007      	movs	r7, r0
 80023e4:	4692      	mov	sl, r2
 80023e6:	469b      	mov	fp, r3
 80023e8:	0d76      	lsrs	r6, r6, #21
 80023ea:	0fcd      	lsrs	r5, r1, #31
 80023ec:	2e00      	cmp	r6, #0
 80023ee:	d06b      	beq.n	80024c8 <__aeabi_dmul+0xfc>
 80023f0:	4b6d      	ldr	r3, [pc, #436]	; (80025a8 <__aeabi_dmul+0x1dc>)
 80023f2:	429e      	cmp	r6, r3
 80023f4:	d035      	beq.n	8002462 <__aeabi_dmul+0x96>
 80023f6:	2480      	movs	r4, #128	; 0x80
 80023f8:	465b      	mov	r3, fp
 80023fa:	0f42      	lsrs	r2, r0, #29
 80023fc:	0424      	lsls	r4, r4, #16
 80023fe:	00db      	lsls	r3, r3, #3
 8002400:	4314      	orrs	r4, r2
 8002402:	431c      	orrs	r4, r3
 8002404:	00c3      	lsls	r3, r0, #3
 8002406:	4699      	mov	r9, r3
 8002408:	4b68      	ldr	r3, [pc, #416]	; (80025ac <__aeabi_dmul+0x1e0>)
 800240a:	46a3      	mov	fp, r4
 800240c:	469c      	mov	ip, r3
 800240e:	2300      	movs	r3, #0
 8002410:	2700      	movs	r7, #0
 8002412:	4466      	add	r6, ip
 8002414:	9302      	str	r3, [sp, #8]
 8002416:	4643      	mov	r3, r8
 8002418:	031c      	lsls	r4, r3, #12
 800241a:	005a      	lsls	r2, r3, #1
 800241c:	0fdb      	lsrs	r3, r3, #31
 800241e:	4650      	mov	r0, sl
 8002420:	0b24      	lsrs	r4, r4, #12
 8002422:	0d52      	lsrs	r2, r2, #21
 8002424:	4698      	mov	r8, r3
 8002426:	d100      	bne.n	800242a <__aeabi_dmul+0x5e>
 8002428:	e076      	b.n	8002518 <__aeabi_dmul+0x14c>
 800242a:	4b5f      	ldr	r3, [pc, #380]	; (80025a8 <__aeabi_dmul+0x1dc>)
 800242c:	429a      	cmp	r2, r3
 800242e:	d06d      	beq.n	800250c <__aeabi_dmul+0x140>
 8002430:	2380      	movs	r3, #128	; 0x80
 8002432:	0f41      	lsrs	r1, r0, #29
 8002434:	041b      	lsls	r3, r3, #16
 8002436:	430b      	orrs	r3, r1
 8002438:	495c      	ldr	r1, [pc, #368]	; (80025ac <__aeabi_dmul+0x1e0>)
 800243a:	00e4      	lsls	r4, r4, #3
 800243c:	468c      	mov	ip, r1
 800243e:	431c      	orrs	r4, r3
 8002440:	00c3      	lsls	r3, r0, #3
 8002442:	2000      	movs	r0, #0
 8002444:	4462      	add	r2, ip
 8002446:	4641      	mov	r1, r8
 8002448:	18b6      	adds	r6, r6, r2
 800244a:	4069      	eors	r1, r5
 800244c:	1c72      	adds	r2, r6, #1
 800244e:	9101      	str	r1, [sp, #4]
 8002450:	4694      	mov	ip, r2
 8002452:	4307      	orrs	r7, r0
 8002454:	2f0f      	cmp	r7, #15
 8002456:	d900      	bls.n	800245a <__aeabi_dmul+0x8e>
 8002458:	e0b0      	b.n	80025bc <__aeabi_dmul+0x1f0>
 800245a:	4a55      	ldr	r2, [pc, #340]	; (80025b0 <__aeabi_dmul+0x1e4>)
 800245c:	00bf      	lsls	r7, r7, #2
 800245e:	59d2      	ldr	r2, [r2, r7]
 8002460:	4697      	mov	pc, r2
 8002462:	465b      	mov	r3, fp
 8002464:	4303      	orrs	r3, r0
 8002466:	4699      	mov	r9, r3
 8002468:	d000      	beq.n	800246c <__aeabi_dmul+0xa0>
 800246a:	e087      	b.n	800257c <__aeabi_dmul+0x1b0>
 800246c:	2300      	movs	r3, #0
 800246e:	469b      	mov	fp, r3
 8002470:	3302      	adds	r3, #2
 8002472:	2708      	movs	r7, #8
 8002474:	9302      	str	r3, [sp, #8]
 8002476:	e7ce      	b.n	8002416 <__aeabi_dmul+0x4a>
 8002478:	4642      	mov	r2, r8
 800247a:	9201      	str	r2, [sp, #4]
 800247c:	2802      	cmp	r0, #2
 800247e:	d067      	beq.n	8002550 <__aeabi_dmul+0x184>
 8002480:	2803      	cmp	r0, #3
 8002482:	d100      	bne.n	8002486 <__aeabi_dmul+0xba>
 8002484:	e20e      	b.n	80028a4 <__aeabi_dmul+0x4d8>
 8002486:	2801      	cmp	r0, #1
 8002488:	d000      	beq.n	800248c <__aeabi_dmul+0xc0>
 800248a:	e162      	b.n	8002752 <__aeabi_dmul+0x386>
 800248c:	2300      	movs	r3, #0
 800248e:	2400      	movs	r4, #0
 8002490:	2200      	movs	r2, #0
 8002492:	4699      	mov	r9, r3
 8002494:	9901      	ldr	r1, [sp, #4]
 8002496:	4001      	ands	r1, r0
 8002498:	b2cd      	uxtb	r5, r1
 800249a:	2100      	movs	r1, #0
 800249c:	0312      	lsls	r2, r2, #12
 800249e:	0d0b      	lsrs	r3, r1, #20
 80024a0:	0b12      	lsrs	r2, r2, #12
 80024a2:	051b      	lsls	r3, r3, #20
 80024a4:	4313      	orrs	r3, r2
 80024a6:	4a43      	ldr	r2, [pc, #268]	; (80025b4 <__aeabi_dmul+0x1e8>)
 80024a8:	0524      	lsls	r4, r4, #20
 80024aa:	4013      	ands	r3, r2
 80024ac:	431c      	orrs	r4, r3
 80024ae:	0064      	lsls	r4, r4, #1
 80024b0:	07ed      	lsls	r5, r5, #31
 80024b2:	0864      	lsrs	r4, r4, #1
 80024b4:	432c      	orrs	r4, r5
 80024b6:	4648      	mov	r0, r9
 80024b8:	0021      	movs	r1, r4
 80024ba:	b007      	add	sp, #28
 80024bc:	bc3c      	pop	{r2, r3, r4, r5}
 80024be:	4690      	mov	r8, r2
 80024c0:	4699      	mov	r9, r3
 80024c2:	46a2      	mov	sl, r4
 80024c4:	46ab      	mov	fp, r5
 80024c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024c8:	4303      	orrs	r3, r0
 80024ca:	4699      	mov	r9, r3
 80024cc:	d04f      	beq.n	800256e <__aeabi_dmul+0x1a2>
 80024ce:	465b      	mov	r3, fp
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d100      	bne.n	80024d6 <__aeabi_dmul+0x10a>
 80024d4:	e189      	b.n	80027ea <__aeabi_dmul+0x41e>
 80024d6:	4658      	mov	r0, fp
 80024d8:	f000 feb8 	bl	800324c <__clzsi2>
 80024dc:	0003      	movs	r3, r0
 80024de:	3b0b      	subs	r3, #11
 80024e0:	2b1c      	cmp	r3, #28
 80024e2:	dd00      	ble.n	80024e6 <__aeabi_dmul+0x11a>
 80024e4:	e17a      	b.n	80027dc <__aeabi_dmul+0x410>
 80024e6:	221d      	movs	r2, #29
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	003a      	movs	r2, r7
 80024ec:	0001      	movs	r1, r0
 80024ee:	465c      	mov	r4, fp
 80024f0:	40da      	lsrs	r2, r3
 80024f2:	3908      	subs	r1, #8
 80024f4:	408c      	lsls	r4, r1
 80024f6:	0013      	movs	r3, r2
 80024f8:	408f      	lsls	r7, r1
 80024fa:	4323      	orrs	r3, r4
 80024fc:	469b      	mov	fp, r3
 80024fe:	46b9      	mov	r9, r7
 8002500:	2300      	movs	r3, #0
 8002502:	4e2d      	ldr	r6, [pc, #180]	; (80025b8 <__aeabi_dmul+0x1ec>)
 8002504:	2700      	movs	r7, #0
 8002506:	1a36      	subs	r6, r6, r0
 8002508:	9302      	str	r3, [sp, #8]
 800250a:	e784      	b.n	8002416 <__aeabi_dmul+0x4a>
 800250c:	4653      	mov	r3, sl
 800250e:	4323      	orrs	r3, r4
 8002510:	d12a      	bne.n	8002568 <__aeabi_dmul+0x19c>
 8002512:	2400      	movs	r4, #0
 8002514:	2002      	movs	r0, #2
 8002516:	e796      	b.n	8002446 <__aeabi_dmul+0x7a>
 8002518:	4653      	mov	r3, sl
 800251a:	4323      	orrs	r3, r4
 800251c:	d020      	beq.n	8002560 <__aeabi_dmul+0x194>
 800251e:	2c00      	cmp	r4, #0
 8002520:	d100      	bne.n	8002524 <__aeabi_dmul+0x158>
 8002522:	e157      	b.n	80027d4 <__aeabi_dmul+0x408>
 8002524:	0020      	movs	r0, r4
 8002526:	f000 fe91 	bl	800324c <__clzsi2>
 800252a:	0003      	movs	r3, r0
 800252c:	3b0b      	subs	r3, #11
 800252e:	2b1c      	cmp	r3, #28
 8002530:	dd00      	ble.n	8002534 <__aeabi_dmul+0x168>
 8002532:	e149      	b.n	80027c8 <__aeabi_dmul+0x3fc>
 8002534:	211d      	movs	r1, #29
 8002536:	1acb      	subs	r3, r1, r3
 8002538:	4651      	mov	r1, sl
 800253a:	0002      	movs	r2, r0
 800253c:	40d9      	lsrs	r1, r3
 800253e:	4653      	mov	r3, sl
 8002540:	3a08      	subs	r2, #8
 8002542:	4094      	lsls	r4, r2
 8002544:	4093      	lsls	r3, r2
 8002546:	430c      	orrs	r4, r1
 8002548:	4a1b      	ldr	r2, [pc, #108]	; (80025b8 <__aeabi_dmul+0x1ec>)
 800254a:	1a12      	subs	r2, r2, r0
 800254c:	2000      	movs	r0, #0
 800254e:	e77a      	b.n	8002446 <__aeabi_dmul+0x7a>
 8002550:	2501      	movs	r5, #1
 8002552:	9b01      	ldr	r3, [sp, #4]
 8002554:	4c14      	ldr	r4, [pc, #80]	; (80025a8 <__aeabi_dmul+0x1dc>)
 8002556:	401d      	ands	r5, r3
 8002558:	2300      	movs	r3, #0
 800255a:	2200      	movs	r2, #0
 800255c:	4699      	mov	r9, r3
 800255e:	e79c      	b.n	800249a <__aeabi_dmul+0xce>
 8002560:	2400      	movs	r4, #0
 8002562:	2200      	movs	r2, #0
 8002564:	2001      	movs	r0, #1
 8002566:	e76e      	b.n	8002446 <__aeabi_dmul+0x7a>
 8002568:	4653      	mov	r3, sl
 800256a:	2003      	movs	r0, #3
 800256c:	e76b      	b.n	8002446 <__aeabi_dmul+0x7a>
 800256e:	2300      	movs	r3, #0
 8002570:	469b      	mov	fp, r3
 8002572:	3301      	adds	r3, #1
 8002574:	2704      	movs	r7, #4
 8002576:	2600      	movs	r6, #0
 8002578:	9302      	str	r3, [sp, #8]
 800257a:	e74c      	b.n	8002416 <__aeabi_dmul+0x4a>
 800257c:	2303      	movs	r3, #3
 800257e:	4681      	mov	r9, r0
 8002580:	270c      	movs	r7, #12
 8002582:	9302      	str	r3, [sp, #8]
 8002584:	e747      	b.n	8002416 <__aeabi_dmul+0x4a>
 8002586:	2280      	movs	r2, #128	; 0x80
 8002588:	2300      	movs	r3, #0
 800258a:	2500      	movs	r5, #0
 800258c:	0312      	lsls	r2, r2, #12
 800258e:	4699      	mov	r9, r3
 8002590:	4c05      	ldr	r4, [pc, #20]	; (80025a8 <__aeabi_dmul+0x1dc>)
 8002592:	e782      	b.n	800249a <__aeabi_dmul+0xce>
 8002594:	465c      	mov	r4, fp
 8002596:	464b      	mov	r3, r9
 8002598:	9802      	ldr	r0, [sp, #8]
 800259a:	e76f      	b.n	800247c <__aeabi_dmul+0xb0>
 800259c:	465c      	mov	r4, fp
 800259e:	464b      	mov	r3, r9
 80025a0:	9501      	str	r5, [sp, #4]
 80025a2:	9802      	ldr	r0, [sp, #8]
 80025a4:	e76a      	b.n	800247c <__aeabi_dmul+0xb0>
 80025a6:	46c0      	nop			; (mov r8, r8)
 80025a8:	000007ff 	.word	0x000007ff
 80025ac:	fffffc01 	.word	0xfffffc01
 80025b0:	0800be20 	.word	0x0800be20
 80025b4:	800fffff 	.word	0x800fffff
 80025b8:	fffffc0d 	.word	0xfffffc0d
 80025bc:	464a      	mov	r2, r9
 80025be:	4649      	mov	r1, r9
 80025c0:	0c17      	lsrs	r7, r2, #16
 80025c2:	0c1a      	lsrs	r2, r3, #16
 80025c4:	041b      	lsls	r3, r3, #16
 80025c6:	0c1b      	lsrs	r3, r3, #16
 80025c8:	0408      	lsls	r0, r1, #16
 80025ca:	0019      	movs	r1, r3
 80025cc:	0c00      	lsrs	r0, r0, #16
 80025ce:	4341      	muls	r1, r0
 80025d0:	0015      	movs	r5, r2
 80025d2:	4688      	mov	r8, r1
 80025d4:	0019      	movs	r1, r3
 80025d6:	437d      	muls	r5, r7
 80025d8:	4379      	muls	r1, r7
 80025da:	9503      	str	r5, [sp, #12]
 80025dc:	4689      	mov	r9, r1
 80025de:	0029      	movs	r1, r5
 80025e0:	0015      	movs	r5, r2
 80025e2:	4345      	muls	r5, r0
 80025e4:	444d      	add	r5, r9
 80025e6:	9502      	str	r5, [sp, #8]
 80025e8:	4645      	mov	r5, r8
 80025ea:	0c2d      	lsrs	r5, r5, #16
 80025ec:	46aa      	mov	sl, r5
 80025ee:	9d02      	ldr	r5, [sp, #8]
 80025f0:	4455      	add	r5, sl
 80025f2:	45a9      	cmp	r9, r5
 80025f4:	d906      	bls.n	8002604 <__aeabi_dmul+0x238>
 80025f6:	468a      	mov	sl, r1
 80025f8:	2180      	movs	r1, #128	; 0x80
 80025fa:	0249      	lsls	r1, r1, #9
 80025fc:	4689      	mov	r9, r1
 80025fe:	44ca      	add	sl, r9
 8002600:	4651      	mov	r1, sl
 8002602:	9103      	str	r1, [sp, #12]
 8002604:	0c29      	lsrs	r1, r5, #16
 8002606:	9104      	str	r1, [sp, #16]
 8002608:	4641      	mov	r1, r8
 800260a:	0409      	lsls	r1, r1, #16
 800260c:	042d      	lsls	r5, r5, #16
 800260e:	0c09      	lsrs	r1, r1, #16
 8002610:	4688      	mov	r8, r1
 8002612:	0029      	movs	r1, r5
 8002614:	0c25      	lsrs	r5, r4, #16
 8002616:	0424      	lsls	r4, r4, #16
 8002618:	4441      	add	r1, r8
 800261a:	0c24      	lsrs	r4, r4, #16
 800261c:	9105      	str	r1, [sp, #20]
 800261e:	0021      	movs	r1, r4
 8002620:	4341      	muls	r1, r0
 8002622:	4688      	mov	r8, r1
 8002624:	0021      	movs	r1, r4
 8002626:	4379      	muls	r1, r7
 8002628:	468a      	mov	sl, r1
 800262a:	4368      	muls	r0, r5
 800262c:	4641      	mov	r1, r8
 800262e:	4450      	add	r0, sl
 8002630:	4681      	mov	r9, r0
 8002632:	0c08      	lsrs	r0, r1, #16
 8002634:	4448      	add	r0, r9
 8002636:	436f      	muls	r7, r5
 8002638:	4582      	cmp	sl, r0
 800263a:	d903      	bls.n	8002644 <__aeabi_dmul+0x278>
 800263c:	2180      	movs	r1, #128	; 0x80
 800263e:	0249      	lsls	r1, r1, #9
 8002640:	4689      	mov	r9, r1
 8002642:	444f      	add	r7, r9
 8002644:	0c01      	lsrs	r1, r0, #16
 8002646:	4689      	mov	r9, r1
 8002648:	0039      	movs	r1, r7
 800264a:	4449      	add	r1, r9
 800264c:	9102      	str	r1, [sp, #8]
 800264e:	4641      	mov	r1, r8
 8002650:	040f      	lsls	r7, r1, #16
 8002652:	9904      	ldr	r1, [sp, #16]
 8002654:	0c3f      	lsrs	r7, r7, #16
 8002656:	4688      	mov	r8, r1
 8002658:	0400      	lsls	r0, r0, #16
 800265a:	19c0      	adds	r0, r0, r7
 800265c:	4480      	add	r8, r0
 800265e:	4641      	mov	r1, r8
 8002660:	9104      	str	r1, [sp, #16]
 8002662:	4659      	mov	r1, fp
 8002664:	0c0f      	lsrs	r7, r1, #16
 8002666:	0409      	lsls	r1, r1, #16
 8002668:	0c09      	lsrs	r1, r1, #16
 800266a:	4688      	mov	r8, r1
 800266c:	4359      	muls	r1, r3
 800266e:	468a      	mov	sl, r1
 8002670:	0039      	movs	r1, r7
 8002672:	4351      	muls	r1, r2
 8002674:	4689      	mov	r9, r1
 8002676:	4641      	mov	r1, r8
 8002678:	434a      	muls	r2, r1
 800267a:	4651      	mov	r1, sl
 800267c:	0c09      	lsrs	r1, r1, #16
 800267e:	468b      	mov	fp, r1
 8002680:	437b      	muls	r3, r7
 8002682:	18d2      	adds	r2, r2, r3
 8002684:	445a      	add	r2, fp
 8002686:	4293      	cmp	r3, r2
 8002688:	d903      	bls.n	8002692 <__aeabi_dmul+0x2c6>
 800268a:	2380      	movs	r3, #128	; 0x80
 800268c:	025b      	lsls	r3, r3, #9
 800268e:	469b      	mov	fp, r3
 8002690:	44d9      	add	r9, fp
 8002692:	4651      	mov	r1, sl
 8002694:	0409      	lsls	r1, r1, #16
 8002696:	0c09      	lsrs	r1, r1, #16
 8002698:	468a      	mov	sl, r1
 800269a:	4641      	mov	r1, r8
 800269c:	4361      	muls	r1, r4
 800269e:	437c      	muls	r4, r7
 80026a0:	0c13      	lsrs	r3, r2, #16
 80026a2:	0412      	lsls	r2, r2, #16
 80026a4:	444b      	add	r3, r9
 80026a6:	4452      	add	r2, sl
 80026a8:	46a1      	mov	r9, r4
 80026aa:	468a      	mov	sl, r1
 80026ac:	003c      	movs	r4, r7
 80026ae:	4641      	mov	r1, r8
 80026b0:	436c      	muls	r4, r5
 80026b2:	434d      	muls	r5, r1
 80026b4:	4651      	mov	r1, sl
 80026b6:	444d      	add	r5, r9
 80026b8:	0c0f      	lsrs	r7, r1, #16
 80026ba:	197d      	adds	r5, r7, r5
 80026bc:	45a9      	cmp	r9, r5
 80026be:	d903      	bls.n	80026c8 <__aeabi_dmul+0x2fc>
 80026c0:	2180      	movs	r1, #128	; 0x80
 80026c2:	0249      	lsls	r1, r1, #9
 80026c4:	4688      	mov	r8, r1
 80026c6:	4444      	add	r4, r8
 80026c8:	9f04      	ldr	r7, [sp, #16]
 80026ca:	9903      	ldr	r1, [sp, #12]
 80026cc:	46b8      	mov	r8, r7
 80026ce:	4441      	add	r1, r8
 80026d0:	468b      	mov	fp, r1
 80026d2:	4583      	cmp	fp, r0
 80026d4:	4180      	sbcs	r0, r0
 80026d6:	4241      	negs	r1, r0
 80026d8:	4688      	mov	r8, r1
 80026da:	4651      	mov	r1, sl
 80026dc:	0408      	lsls	r0, r1, #16
 80026de:	042f      	lsls	r7, r5, #16
 80026e0:	0c00      	lsrs	r0, r0, #16
 80026e2:	183f      	adds	r7, r7, r0
 80026e4:	4658      	mov	r0, fp
 80026e6:	9902      	ldr	r1, [sp, #8]
 80026e8:	1810      	adds	r0, r2, r0
 80026ea:	4689      	mov	r9, r1
 80026ec:	4290      	cmp	r0, r2
 80026ee:	4192      	sbcs	r2, r2
 80026f0:	444f      	add	r7, r9
 80026f2:	46ba      	mov	sl, r7
 80026f4:	4252      	negs	r2, r2
 80026f6:	4699      	mov	r9, r3
 80026f8:	4693      	mov	fp, r2
 80026fa:	44c2      	add	sl, r8
 80026fc:	44d1      	add	r9, sl
 80026fe:	44cb      	add	fp, r9
 8002700:	428f      	cmp	r7, r1
 8002702:	41bf      	sbcs	r7, r7
 8002704:	45c2      	cmp	sl, r8
 8002706:	4189      	sbcs	r1, r1
 8002708:	4599      	cmp	r9, r3
 800270a:	419b      	sbcs	r3, r3
 800270c:	4593      	cmp	fp, r2
 800270e:	4192      	sbcs	r2, r2
 8002710:	427f      	negs	r7, r7
 8002712:	4249      	negs	r1, r1
 8002714:	0c2d      	lsrs	r5, r5, #16
 8002716:	4252      	negs	r2, r2
 8002718:	430f      	orrs	r7, r1
 800271a:	425b      	negs	r3, r3
 800271c:	4313      	orrs	r3, r2
 800271e:	197f      	adds	r7, r7, r5
 8002720:	18ff      	adds	r7, r7, r3
 8002722:	465b      	mov	r3, fp
 8002724:	193c      	adds	r4, r7, r4
 8002726:	0ddb      	lsrs	r3, r3, #23
 8002728:	9a05      	ldr	r2, [sp, #20]
 800272a:	0264      	lsls	r4, r4, #9
 800272c:	431c      	orrs	r4, r3
 800272e:	0243      	lsls	r3, r0, #9
 8002730:	4313      	orrs	r3, r2
 8002732:	1e5d      	subs	r5, r3, #1
 8002734:	41ab      	sbcs	r3, r5
 8002736:	465a      	mov	r2, fp
 8002738:	0dc0      	lsrs	r0, r0, #23
 800273a:	4303      	orrs	r3, r0
 800273c:	0252      	lsls	r2, r2, #9
 800273e:	4313      	orrs	r3, r2
 8002740:	01e2      	lsls	r2, r4, #7
 8002742:	d556      	bpl.n	80027f2 <__aeabi_dmul+0x426>
 8002744:	2001      	movs	r0, #1
 8002746:	085a      	lsrs	r2, r3, #1
 8002748:	4003      	ands	r3, r0
 800274a:	4313      	orrs	r3, r2
 800274c:	07e2      	lsls	r2, r4, #31
 800274e:	4313      	orrs	r3, r2
 8002750:	0864      	lsrs	r4, r4, #1
 8002752:	485a      	ldr	r0, [pc, #360]	; (80028bc <__aeabi_dmul+0x4f0>)
 8002754:	4460      	add	r0, ip
 8002756:	2800      	cmp	r0, #0
 8002758:	dd4d      	ble.n	80027f6 <__aeabi_dmul+0x42a>
 800275a:	075a      	lsls	r2, r3, #29
 800275c:	d009      	beq.n	8002772 <__aeabi_dmul+0x3a6>
 800275e:	220f      	movs	r2, #15
 8002760:	401a      	ands	r2, r3
 8002762:	2a04      	cmp	r2, #4
 8002764:	d005      	beq.n	8002772 <__aeabi_dmul+0x3a6>
 8002766:	1d1a      	adds	r2, r3, #4
 8002768:	429a      	cmp	r2, r3
 800276a:	419b      	sbcs	r3, r3
 800276c:	425b      	negs	r3, r3
 800276e:	18e4      	adds	r4, r4, r3
 8002770:	0013      	movs	r3, r2
 8002772:	01e2      	lsls	r2, r4, #7
 8002774:	d504      	bpl.n	8002780 <__aeabi_dmul+0x3b4>
 8002776:	2080      	movs	r0, #128	; 0x80
 8002778:	4a51      	ldr	r2, [pc, #324]	; (80028c0 <__aeabi_dmul+0x4f4>)
 800277a:	00c0      	lsls	r0, r0, #3
 800277c:	4014      	ands	r4, r2
 800277e:	4460      	add	r0, ip
 8002780:	4a50      	ldr	r2, [pc, #320]	; (80028c4 <__aeabi_dmul+0x4f8>)
 8002782:	4290      	cmp	r0, r2
 8002784:	dd00      	ble.n	8002788 <__aeabi_dmul+0x3bc>
 8002786:	e6e3      	b.n	8002550 <__aeabi_dmul+0x184>
 8002788:	2501      	movs	r5, #1
 800278a:	08db      	lsrs	r3, r3, #3
 800278c:	0762      	lsls	r2, r4, #29
 800278e:	431a      	orrs	r2, r3
 8002790:	0264      	lsls	r4, r4, #9
 8002792:	9b01      	ldr	r3, [sp, #4]
 8002794:	4691      	mov	r9, r2
 8002796:	0b22      	lsrs	r2, r4, #12
 8002798:	0544      	lsls	r4, r0, #21
 800279a:	0d64      	lsrs	r4, r4, #21
 800279c:	401d      	ands	r5, r3
 800279e:	e67c      	b.n	800249a <__aeabi_dmul+0xce>
 80027a0:	2280      	movs	r2, #128	; 0x80
 80027a2:	4659      	mov	r1, fp
 80027a4:	0312      	lsls	r2, r2, #12
 80027a6:	4211      	tst	r1, r2
 80027a8:	d008      	beq.n	80027bc <__aeabi_dmul+0x3f0>
 80027aa:	4214      	tst	r4, r2
 80027ac:	d106      	bne.n	80027bc <__aeabi_dmul+0x3f0>
 80027ae:	4322      	orrs	r2, r4
 80027b0:	0312      	lsls	r2, r2, #12
 80027b2:	0b12      	lsrs	r2, r2, #12
 80027b4:	4645      	mov	r5, r8
 80027b6:	4699      	mov	r9, r3
 80027b8:	4c43      	ldr	r4, [pc, #268]	; (80028c8 <__aeabi_dmul+0x4fc>)
 80027ba:	e66e      	b.n	800249a <__aeabi_dmul+0xce>
 80027bc:	465b      	mov	r3, fp
 80027be:	431a      	orrs	r2, r3
 80027c0:	0312      	lsls	r2, r2, #12
 80027c2:	0b12      	lsrs	r2, r2, #12
 80027c4:	4c40      	ldr	r4, [pc, #256]	; (80028c8 <__aeabi_dmul+0x4fc>)
 80027c6:	e668      	b.n	800249a <__aeabi_dmul+0xce>
 80027c8:	0003      	movs	r3, r0
 80027ca:	4654      	mov	r4, sl
 80027cc:	3b28      	subs	r3, #40	; 0x28
 80027ce:	409c      	lsls	r4, r3
 80027d0:	2300      	movs	r3, #0
 80027d2:	e6b9      	b.n	8002548 <__aeabi_dmul+0x17c>
 80027d4:	f000 fd3a 	bl	800324c <__clzsi2>
 80027d8:	3020      	adds	r0, #32
 80027da:	e6a6      	b.n	800252a <__aeabi_dmul+0x15e>
 80027dc:	0003      	movs	r3, r0
 80027de:	3b28      	subs	r3, #40	; 0x28
 80027e0:	409f      	lsls	r7, r3
 80027e2:	2300      	movs	r3, #0
 80027e4:	46bb      	mov	fp, r7
 80027e6:	4699      	mov	r9, r3
 80027e8:	e68a      	b.n	8002500 <__aeabi_dmul+0x134>
 80027ea:	f000 fd2f 	bl	800324c <__clzsi2>
 80027ee:	3020      	adds	r0, #32
 80027f0:	e674      	b.n	80024dc <__aeabi_dmul+0x110>
 80027f2:	46b4      	mov	ip, r6
 80027f4:	e7ad      	b.n	8002752 <__aeabi_dmul+0x386>
 80027f6:	2501      	movs	r5, #1
 80027f8:	1a2a      	subs	r2, r5, r0
 80027fa:	2a38      	cmp	r2, #56	; 0x38
 80027fc:	dd06      	ble.n	800280c <__aeabi_dmul+0x440>
 80027fe:	9b01      	ldr	r3, [sp, #4]
 8002800:	2400      	movs	r4, #0
 8002802:	401d      	ands	r5, r3
 8002804:	2300      	movs	r3, #0
 8002806:	2200      	movs	r2, #0
 8002808:	4699      	mov	r9, r3
 800280a:	e646      	b.n	800249a <__aeabi_dmul+0xce>
 800280c:	2a1f      	cmp	r2, #31
 800280e:	dc21      	bgt.n	8002854 <__aeabi_dmul+0x488>
 8002810:	2520      	movs	r5, #32
 8002812:	0020      	movs	r0, r4
 8002814:	1aad      	subs	r5, r5, r2
 8002816:	001e      	movs	r6, r3
 8002818:	40ab      	lsls	r3, r5
 800281a:	40a8      	lsls	r0, r5
 800281c:	40d6      	lsrs	r6, r2
 800281e:	1e5d      	subs	r5, r3, #1
 8002820:	41ab      	sbcs	r3, r5
 8002822:	4330      	orrs	r0, r6
 8002824:	4318      	orrs	r0, r3
 8002826:	40d4      	lsrs	r4, r2
 8002828:	0743      	lsls	r3, r0, #29
 800282a:	d009      	beq.n	8002840 <__aeabi_dmul+0x474>
 800282c:	230f      	movs	r3, #15
 800282e:	4003      	ands	r3, r0
 8002830:	2b04      	cmp	r3, #4
 8002832:	d005      	beq.n	8002840 <__aeabi_dmul+0x474>
 8002834:	0003      	movs	r3, r0
 8002836:	1d18      	adds	r0, r3, #4
 8002838:	4298      	cmp	r0, r3
 800283a:	419b      	sbcs	r3, r3
 800283c:	425b      	negs	r3, r3
 800283e:	18e4      	adds	r4, r4, r3
 8002840:	0223      	lsls	r3, r4, #8
 8002842:	d521      	bpl.n	8002888 <__aeabi_dmul+0x4bc>
 8002844:	2501      	movs	r5, #1
 8002846:	9b01      	ldr	r3, [sp, #4]
 8002848:	2401      	movs	r4, #1
 800284a:	401d      	ands	r5, r3
 800284c:	2300      	movs	r3, #0
 800284e:	2200      	movs	r2, #0
 8002850:	4699      	mov	r9, r3
 8002852:	e622      	b.n	800249a <__aeabi_dmul+0xce>
 8002854:	251f      	movs	r5, #31
 8002856:	0021      	movs	r1, r4
 8002858:	426d      	negs	r5, r5
 800285a:	1a28      	subs	r0, r5, r0
 800285c:	40c1      	lsrs	r1, r0
 800285e:	0008      	movs	r0, r1
 8002860:	2a20      	cmp	r2, #32
 8002862:	d01d      	beq.n	80028a0 <__aeabi_dmul+0x4d4>
 8002864:	355f      	adds	r5, #95	; 0x5f
 8002866:	1aaa      	subs	r2, r5, r2
 8002868:	4094      	lsls	r4, r2
 800286a:	4323      	orrs	r3, r4
 800286c:	1e5c      	subs	r4, r3, #1
 800286e:	41a3      	sbcs	r3, r4
 8002870:	2507      	movs	r5, #7
 8002872:	4303      	orrs	r3, r0
 8002874:	401d      	ands	r5, r3
 8002876:	2200      	movs	r2, #0
 8002878:	2d00      	cmp	r5, #0
 800287a:	d009      	beq.n	8002890 <__aeabi_dmul+0x4c4>
 800287c:	220f      	movs	r2, #15
 800287e:	2400      	movs	r4, #0
 8002880:	401a      	ands	r2, r3
 8002882:	0018      	movs	r0, r3
 8002884:	2a04      	cmp	r2, #4
 8002886:	d1d6      	bne.n	8002836 <__aeabi_dmul+0x46a>
 8002888:	0003      	movs	r3, r0
 800288a:	0765      	lsls	r5, r4, #29
 800288c:	0264      	lsls	r4, r4, #9
 800288e:	0b22      	lsrs	r2, r4, #12
 8002890:	08db      	lsrs	r3, r3, #3
 8002892:	432b      	orrs	r3, r5
 8002894:	2501      	movs	r5, #1
 8002896:	4699      	mov	r9, r3
 8002898:	9b01      	ldr	r3, [sp, #4]
 800289a:	2400      	movs	r4, #0
 800289c:	401d      	ands	r5, r3
 800289e:	e5fc      	b.n	800249a <__aeabi_dmul+0xce>
 80028a0:	2400      	movs	r4, #0
 80028a2:	e7e2      	b.n	800286a <__aeabi_dmul+0x49e>
 80028a4:	2280      	movs	r2, #128	; 0x80
 80028a6:	2501      	movs	r5, #1
 80028a8:	0312      	lsls	r2, r2, #12
 80028aa:	4322      	orrs	r2, r4
 80028ac:	9901      	ldr	r1, [sp, #4]
 80028ae:	0312      	lsls	r2, r2, #12
 80028b0:	0b12      	lsrs	r2, r2, #12
 80028b2:	400d      	ands	r5, r1
 80028b4:	4699      	mov	r9, r3
 80028b6:	4c04      	ldr	r4, [pc, #16]	; (80028c8 <__aeabi_dmul+0x4fc>)
 80028b8:	e5ef      	b.n	800249a <__aeabi_dmul+0xce>
 80028ba:	46c0      	nop			; (mov r8, r8)
 80028bc:	000003ff 	.word	0x000003ff
 80028c0:	feffffff 	.word	0xfeffffff
 80028c4:	000007fe 	.word	0x000007fe
 80028c8:	000007ff 	.word	0x000007ff

080028cc <__aeabi_dsub>:
 80028cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028ce:	4646      	mov	r6, r8
 80028d0:	46d6      	mov	lr, sl
 80028d2:	464f      	mov	r7, r9
 80028d4:	030c      	lsls	r4, r1, #12
 80028d6:	b5c0      	push	{r6, r7, lr}
 80028d8:	0fcd      	lsrs	r5, r1, #31
 80028da:	004e      	lsls	r6, r1, #1
 80028dc:	0a61      	lsrs	r1, r4, #9
 80028de:	0f44      	lsrs	r4, r0, #29
 80028e0:	430c      	orrs	r4, r1
 80028e2:	00c1      	lsls	r1, r0, #3
 80028e4:	0058      	lsls	r0, r3, #1
 80028e6:	0d40      	lsrs	r0, r0, #21
 80028e8:	4684      	mov	ip, r0
 80028ea:	468a      	mov	sl, r1
 80028ec:	000f      	movs	r7, r1
 80028ee:	0319      	lsls	r1, r3, #12
 80028f0:	0f50      	lsrs	r0, r2, #29
 80028f2:	0a49      	lsrs	r1, r1, #9
 80028f4:	4301      	orrs	r1, r0
 80028f6:	48c6      	ldr	r0, [pc, #792]	; (8002c10 <__aeabi_dsub+0x344>)
 80028f8:	0d76      	lsrs	r6, r6, #21
 80028fa:	46a8      	mov	r8, r5
 80028fc:	0fdb      	lsrs	r3, r3, #31
 80028fe:	00d2      	lsls	r2, r2, #3
 8002900:	4584      	cmp	ip, r0
 8002902:	d100      	bne.n	8002906 <__aeabi_dsub+0x3a>
 8002904:	e0d8      	b.n	8002ab8 <__aeabi_dsub+0x1ec>
 8002906:	2001      	movs	r0, #1
 8002908:	4043      	eors	r3, r0
 800290a:	42ab      	cmp	r3, r5
 800290c:	d100      	bne.n	8002910 <__aeabi_dsub+0x44>
 800290e:	e0a6      	b.n	8002a5e <__aeabi_dsub+0x192>
 8002910:	4660      	mov	r0, ip
 8002912:	1a35      	subs	r5, r6, r0
 8002914:	2d00      	cmp	r5, #0
 8002916:	dc00      	bgt.n	800291a <__aeabi_dsub+0x4e>
 8002918:	e105      	b.n	8002b26 <__aeabi_dsub+0x25a>
 800291a:	2800      	cmp	r0, #0
 800291c:	d110      	bne.n	8002940 <__aeabi_dsub+0x74>
 800291e:	000b      	movs	r3, r1
 8002920:	4313      	orrs	r3, r2
 8002922:	d100      	bne.n	8002926 <__aeabi_dsub+0x5a>
 8002924:	e0d7      	b.n	8002ad6 <__aeabi_dsub+0x20a>
 8002926:	1e6b      	subs	r3, r5, #1
 8002928:	2b00      	cmp	r3, #0
 800292a:	d000      	beq.n	800292e <__aeabi_dsub+0x62>
 800292c:	e14b      	b.n	8002bc6 <__aeabi_dsub+0x2fa>
 800292e:	4653      	mov	r3, sl
 8002930:	1a9f      	subs	r7, r3, r2
 8002932:	45ba      	cmp	sl, r7
 8002934:	4180      	sbcs	r0, r0
 8002936:	1a64      	subs	r4, r4, r1
 8002938:	4240      	negs	r0, r0
 800293a:	1a24      	subs	r4, r4, r0
 800293c:	2601      	movs	r6, #1
 800293e:	e01e      	b.n	800297e <__aeabi_dsub+0xb2>
 8002940:	4bb3      	ldr	r3, [pc, #716]	; (8002c10 <__aeabi_dsub+0x344>)
 8002942:	429e      	cmp	r6, r3
 8002944:	d048      	beq.n	80029d8 <__aeabi_dsub+0x10c>
 8002946:	2380      	movs	r3, #128	; 0x80
 8002948:	041b      	lsls	r3, r3, #16
 800294a:	4319      	orrs	r1, r3
 800294c:	2d38      	cmp	r5, #56	; 0x38
 800294e:	dd00      	ble.n	8002952 <__aeabi_dsub+0x86>
 8002950:	e119      	b.n	8002b86 <__aeabi_dsub+0x2ba>
 8002952:	2d1f      	cmp	r5, #31
 8002954:	dd00      	ble.n	8002958 <__aeabi_dsub+0x8c>
 8002956:	e14c      	b.n	8002bf2 <__aeabi_dsub+0x326>
 8002958:	2320      	movs	r3, #32
 800295a:	000f      	movs	r7, r1
 800295c:	1b5b      	subs	r3, r3, r5
 800295e:	0010      	movs	r0, r2
 8002960:	409a      	lsls	r2, r3
 8002962:	409f      	lsls	r7, r3
 8002964:	40e8      	lsrs	r0, r5
 8002966:	1e53      	subs	r3, r2, #1
 8002968:	419a      	sbcs	r2, r3
 800296a:	40e9      	lsrs	r1, r5
 800296c:	4307      	orrs	r7, r0
 800296e:	4317      	orrs	r7, r2
 8002970:	4653      	mov	r3, sl
 8002972:	1bdf      	subs	r7, r3, r7
 8002974:	1a61      	subs	r1, r4, r1
 8002976:	45ba      	cmp	sl, r7
 8002978:	41a4      	sbcs	r4, r4
 800297a:	4264      	negs	r4, r4
 800297c:	1b0c      	subs	r4, r1, r4
 800297e:	0223      	lsls	r3, r4, #8
 8002980:	d400      	bmi.n	8002984 <__aeabi_dsub+0xb8>
 8002982:	e0c5      	b.n	8002b10 <__aeabi_dsub+0x244>
 8002984:	0264      	lsls	r4, r4, #9
 8002986:	0a65      	lsrs	r5, r4, #9
 8002988:	2d00      	cmp	r5, #0
 800298a:	d100      	bne.n	800298e <__aeabi_dsub+0xc2>
 800298c:	e0f6      	b.n	8002b7c <__aeabi_dsub+0x2b0>
 800298e:	0028      	movs	r0, r5
 8002990:	f000 fc5c 	bl	800324c <__clzsi2>
 8002994:	0003      	movs	r3, r0
 8002996:	3b08      	subs	r3, #8
 8002998:	2b1f      	cmp	r3, #31
 800299a:	dd00      	ble.n	800299e <__aeabi_dsub+0xd2>
 800299c:	e0e9      	b.n	8002b72 <__aeabi_dsub+0x2a6>
 800299e:	2220      	movs	r2, #32
 80029a0:	003c      	movs	r4, r7
 80029a2:	1ad2      	subs	r2, r2, r3
 80029a4:	409d      	lsls	r5, r3
 80029a6:	40d4      	lsrs	r4, r2
 80029a8:	409f      	lsls	r7, r3
 80029aa:	4325      	orrs	r5, r4
 80029ac:	429e      	cmp	r6, r3
 80029ae:	dd00      	ble.n	80029b2 <__aeabi_dsub+0xe6>
 80029b0:	e0db      	b.n	8002b6a <__aeabi_dsub+0x29e>
 80029b2:	1b9e      	subs	r6, r3, r6
 80029b4:	1c73      	adds	r3, r6, #1
 80029b6:	2b1f      	cmp	r3, #31
 80029b8:	dd00      	ble.n	80029bc <__aeabi_dsub+0xf0>
 80029ba:	e10a      	b.n	8002bd2 <__aeabi_dsub+0x306>
 80029bc:	2220      	movs	r2, #32
 80029be:	0038      	movs	r0, r7
 80029c0:	1ad2      	subs	r2, r2, r3
 80029c2:	0029      	movs	r1, r5
 80029c4:	4097      	lsls	r7, r2
 80029c6:	002c      	movs	r4, r5
 80029c8:	4091      	lsls	r1, r2
 80029ca:	40d8      	lsrs	r0, r3
 80029cc:	1e7a      	subs	r2, r7, #1
 80029ce:	4197      	sbcs	r7, r2
 80029d0:	40dc      	lsrs	r4, r3
 80029d2:	2600      	movs	r6, #0
 80029d4:	4301      	orrs	r1, r0
 80029d6:	430f      	orrs	r7, r1
 80029d8:	077b      	lsls	r3, r7, #29
 80029da:	d009      	beq.n	80029f0 <__aeabi_dsub+0x124>
 80029dc:	230f      	movs	r3, #15
 80029de:	403b      	ands	r3, r7
 80029e0:	2b04      	cmp	r3, #4
 80029e2:	d005      	beq.n	80029f0 <__aeabi_dsub+0x124>
 80029e4:	1d3b      	adds	r3, r7, #4
 80029e6:	42bb      	cmp	r3, r7
 80029e8:	41bf      	sbcs	r7, r7
 80029ea:	427f      	negs	r7, r7
 80029ec:	19e4      	adds	r4, r4, r7
 80029ee:	001f      	movs	r7, r3
 80029f0:	0223      	lsls	r3, r4, #8
 80029f2:	d525      	bpl.n	8002a40 <__aeabi_dsub+0x174>
 80029f4:	4b86      	ldr	r3, [pc, #536]	; (8002c10 <__aeabi_dsub+0x344>)
 80029f6:	3601      	adds	r6, #1
 80029f8:	429e      	cmp	r6, r3
 80029fa:	d100      	bne.n	80029fe <__aeabi_dsub+0x132>
 80029fc:	e0af      	b.n	8002b5e <__aeabi_dsub+0x292>
 80029fe:	4b85      	ldr	r3, [pc, #532]	; (8002c14 <__aeabi_dsub+0x348>)
 8002a00:	2501      	movs	r5, #1
 8002a02:	401c      	ands	r4, r3
 8002a04:	4643      	mov	r3, r8
 8002a06:	0762      	lsls	r2, r4, #29
 8002a08:	08ff      	lsrs	r7, r7, #3
 8002a0a:	0264      	lsls	r4, r4, #9
 8002a0c:	0576      	lsls	r6, r6, #21
 8002a0e:	4317      	orrs	r7, r2
 8002a10:	0b24      	lsrs	r4, r4, #12
 8002a12:	0d76      	lsrs	r6, r6, #21
 8002a14:	401d      	ands	r5, r3
 8002a16:	2100      	movs	r1, #0
 8002a18:	0324      	lsls	r4, r4, #12
 8002a1a:	0b23      	lsrs	r3, r4, #12
 8002a1c:	0d0c      	lsrs	r4, r1, #20
 8002a1e:	4a7e      	ldr	r2, [pc, #504]	; (8002c18 <__aeabi_dsub+0x34c>)
 8002a20:	0524      	lsls	r4, r4, #20
 8002a22:	431c      	orrs	r4, r3
 8002a24:	4014      	ands	r4, r2
 8002a26:	0533      	lsls	r3, r6, #20
 8002a28:	4323      	orrs	r3, r4
 8002a2a:	005b      	lsls	r3, r3, #1
 8002a2c:	07ed      	lsls	r5, r5, #31
 8002a2e:	085b      	lsrs	r3, r3, #1
 8002a30:	432b      	orrs	r3, r5
 8002a32:	0038      	movs	r0, r7
 8002a34:	0019      	movs	r1, r3
 8002a36:	bc1c      	pop	{r2, r3, r4}
 8002a38:	4690      	mov	r8, r2
 8002a3a:	4699      	mov	r9, r3
 8002a3c:	46a2      	mov	sl, r4
 8002a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a40:	2501      	movs	r5, #1
 8002a42:	4643      	mov	r3, r8
 8002a44:	0762      	lsls	r2, r4, #29
 8002a46:	08ff      	lsrs	r7, r7, #3
 8002a48:	4317      	orrs	r7, r2
 8002a4a:	08e4      	lsrs	r4, r4, #3
 8002a4c:	401d      	ands	r5, r3
 8002a4e:	4b70      	ldr	r3, [pc, #448]	; (8002c10 <__aeabi_dsub+0x344>)
 8002a50:	429e      	cmp	r6, r3
 8002a52:	d036      	beq.n	8002ac2 <__aeabi_dsub+0x1f6>
 8002a54:	0324      	lsls	r4, r4, #12
 8002a56:	0576      	lsls	r6, r6, #21
 8002a58:	0b24      	lsrs	r4, r4, #12
 8002a5a:	0d76      	lsrs	r6, r6, #21
 8002a5c:	e7db      	b.n	8002a16 <__aeabi_dsub+0x14a>
 8002a5e:	4663      	mov	r3, ip
 8002a60:	1af3      	subs	r3, r6, r3
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	dc00      	bgt.n	8002a68 <__aeabi_dsub+0x19c>
 8002a66:	e094      	b.n	8002b92 <__aeabi_dsub+0x2c6>
 8002a68:	4660      	mov	r0, ip
 8002a6a:	2800      	cmp	r0, #0
 8002a6c:	d035      	beq.n	8002ada <__aeabi_dsub+0x20e>
 8002a6e:	4868      	ldr	r0, [pc, #416]	; (8002c10 <__aeabi_dsub+0x344>)
 8002a70:	4286      	cmp	r6, r0
 8002a72:	d0b1      	beq.n	80029d8 <__aeabi_dsub+0x10c>
 8002a74:	2780      	movs	r7, #128	; 0x80
 8002a76:	043f      	lsls	r7, r7, #16
 8002a78:	4339      	orrs	r1, r7
 8002a7a:	2b38      	cmp	r3, #56	; 0x38
 8002a7c:	dc00      	bgt.n	8002a80 <__aeabi_dsub+0x1b4>
 8002a7e:	e0fd      	b.n	8002c7c <__aeabi_dsub+0x3b0>
 8002a80:	430a      	orrs	r2, r1
 8002a82:	0017      	movs	r7, r2
 8002a84:	2100      	movs	r1, #0
 8002a86:	1e7a      	subs	r2, r7, #1
 8002a88:	4197      	sbcs	r7, r2
 8002a8a:	4457      	add	r7, sl
 8002a8c:	4557      	cmp	r7, sl
 8002a8e:	4180      	sbcs	r0, r0
 8002a90:	1909      	adds	r1, r1, r4
 8002a92:	4244      	negs	r4, r0
 8002a94:	190c      	adds	r4, r1, r4
 8002a96:	0223      	lsls	r3, r4, #8
 8002a98:	d53a      	bpl.n	8002b10 <__aeabi_dsub+0x244>
 8002a9a:	4b5d      	ldr	r3, [pc, #372]	; (8002c10 <__aeabi_dsub+0x344>)
 8002a9c:	3601      	adds	r6, #1
 8002a9e:	429e      	cmp	r6, r3
 8002aa0:	d100      	bne.n	8002aa4 <__aeabi_dsub+0x1d8>
 8002aa2:	e14b      	b.n	8002d3c <__aeabi_dsub+0x470>
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	4b5b      	ldr	r3, [pc, #364]	; (8002c14 <__aeabi_dsub+0x348>)
 8002aa8:	401c      	ands	r4, r3
 8002aaa:	087b      	lsrs	r3, r7, #1
 8002aac:	4017      	ands	r7, r2
 8002aae:	431f      	orrs	r7, r3
 8002ab0:	07e2      	lsls	r2, r4, #31
 8002ab2:	4317      	orrs	r7, r2
 8002ab4:	0864      	lsrs	r4, r4, #1
 8002ab6:	e78f      	b.n	80029d8 <__aeabi_dsub+0x10c>
 8002ab8:	0008      	movs	r0, r1
 8002aba:	4310      	orrs	r0, r2
 8002abc:	d000      	beq.n	8002ac0 <__aeabi_dsub+0x1f4>
 8002abe:	e724      	b.n	800290a <__aeabi_dsub+0x3e>
 8002ac0:	e721      	b.n	8002906 <__aeabi_dsub+0x3a>
 8002ac2:	0023      	movs	r3, r4
 8002ac4:	433b      	orrs	r3, r7
 8002ac6:	d100      	bne.n	8002aca <__aeabi_dsub+0x1fe>
 8002ac8:	e1b9      	b.n	8002e3e <__aeabi_dsub+0x572>
 8002aca:	2280      	movs	r2, #128	; 0x80
 8002acc:	0312      	lsls	r2, r2, #12
 8002ace:	4314      	orrs	r4, r2
 8002ad0:	0324      	lsls	r4, r4, #12
 8002ad2:	0b24      	lsrs	r4, r4, #12
 8002ad4:	e79f      	b.n	8002a16 <__aeabi_dsub+0x14a>
 8002ad6:	002e      	movs	r6, r5
 8002ad8:	e77e      	b.n	80029d8 <__aeabi_dsub+0x10c>
 8002ada:	0008      	movs	r0, r1
 8002adc:	4310      	orrs	r0, r2
 8002ade:	d100      	bne.n	8002ae2 <__aeabi_dsub+0x216>
 8002ae0:	e0ca      	b.n	8002c78 <__aeabi_dsub+0x3ac>
 8002ae2:	1e58      	subs	r0, r3, #1
 8002ae4:	4684      	mov	ip, r0
 8002ae6:	2800      	cmp	r0, #0
 8002ae8:	d000      	beq.n	8002aec <__aeabi_dsub+0x220>
 8002aea:	e0e7      	b.n	8002cbc <__aeabi_dsub+0x3f0>
 8002aec:	4452      	add	r2, sl
 8002aee:	4552      	cmp	r2, sl
 8002af0:	4180      	sbcs	r0, r0
 8002af2:	1864      	adds	r4, r4, r1
 8002af4:	4240      	negs	r0, r0
 8002af6:	1824      	adds	r4, r4, r0
 8002af8:	0017      	movs	r7, r2
 8002afa:	2601      	movs	r6, #1
 8002afc:	0223      	lsls	r3, r4, #8
 8002afe:	d507      	bpl.n	8002b10 <__aeabi_dsub+0x244>
 8002b00:	2602      	movs	r6, #2
 8002b02:	e7cf      	b.n	8002aa4 <__aeabi_dsub+0x1d8>
 8002b04:	4664      	mov	r4, ip
 8002b06:	432c      	orrs	r4, r5
 8002b08:	d100      	bne.n	8002b0c <__aeabi_dsub+0x240>
 8002b0a:	e1b3      	b.n	8002e74 <__aeabi_dsub+0x5a8>
 8002b0c:	002c      	movs	r4, r5
 8002b0e:	4667      	mov	r7, ip
 8002b10:	077b      	lsls	r3, r7, #29
 8002b12:	d000      	beq.n	8002b16 <__aeabi_dsub+0x24a>
 8002b14:	e762      	b.n	80029dc <__aeabi_dsub+0x110>
 8002b16:	0763      	lsls	r3, r4, #29
 8002b18:	08ff      	lsrs	r7, r7, #3
 8002b1a:	431f      	orrs	r7, r3
 8002b1c:	2501      	movs	r5, #1
 8002b1e:	4643      	mov	r3, r8
 8002b20:	08e4      	lsrs	r4, r4, #3
 8002b22:	401d      	ands	r5, r3
 8002b24:	e793      	b.n	8002a4e <__aeabi_dsub+0x182>
 8002b26:	2d00      	cmp	r5, #0
 8002b28:	d178      	bne.n	8002c1c <__aeabi_dsub+0x350>
 8002b2a:	1c75      	adds	r5, r6, #1
 8002b2c:	056d      	lsls	r5, r5, #21
 8002b2e:	0d6d      	lsrs	r5, r5, #21
 8002b30:	2d01      	cmp	r5, #1
 8002b32:	dc00      	bgt.n	8002b36 <__aeabi_dsub+0x26a>
 8002b34:	e0f2      	b.n	8002d1c <__aeabi_dsub+0x450>
 8002b36:	4650      	mov	r0, sl
 8002b38:	1a80      	subs	r0, r0, r2
 8002b3a:	4582      	cmp	sl, r0
 8002b3c:	41bf      	sbcs	r7, r7
 8002b3e:	1a65      	subs	r5, r4, r1
 8002b40:	427f      	negs	r7, r7
 8002b42:	1bed      	subs	r5, r5, r7
 8002b44:	4684      	mov	ip, r0
 8002b46:	0228      	lsls	r0, r5, #8
 8002b48:	d400      	bmi.n	8002b4c <__aeabi_dsub+0x280>
 8002b4a:	e08c      	b.n	8002c66 <__aeabi_dsub+0x39a>
 8002b4c:	4650      	mov	r0, sl
 8002b4e:	1a17      	subs	r7, r2, r0
 8002b50:	42ba      	cmp	r2, r7
 8002b52:	4192      	sbcs	r2, r2
 8002b54:	1b0c      	subs	r4, r1, r4
 8002b56:	4255      	negs	r5, r2
 8002b58:	1b65      	subs	r5, r4, r5
 8002b5a:	4698      	mov	r8, r3
 8002b5c:	e714      	b.n	8002988 <__aeabi_dsub+0xbc>
 8002b5e:	2501      	movs	r5, #1
 8002b60:	4643      	mov	r3, r8
 8002b62:	2400      	movs	r4, #0
 8002b64:	401d      	ands	r5, r3
 8002b66:	2700      	movs	r7, #0
 8002b68:	e755      	b.n	8002a16 <__aeabi_dsub+0x14a>
 8002b6a:	4c2a      	ldr	r4, [pc, #168]	; (8002c14 <__aeabi_dsub+0x348>)
 8002b6c:	1af6      	subs	r6, r6, r3
 8002b6e:	402c      	ands	r4, r5
 8002b70:	e732      	b.n	80029d8 <__aeabi_dsub+0x10c>
 8002b72:	003d      	movs	r5, r7
 8002b74:	3828      	subs	r0, #40	; 0x28
 8002b76:	4085      	lsls	r5, r0
 8002b78:	2700      	movs	r7, #0
 8002b7a:	e717      	b.n	80029ac <__aeabi_dsub+0xe0>
 8002b7c:	0038      	movs	r0, r7
 8002b7e:	f000 fb65 	bl	800324c <__clzsi2>
 8002b82:	3020      	adds	r0, #32
 8002b84:	e706      	b.n	8002994 <__aeabi_dsub+0xc8>
 8002b86:	430a      	orrs	r2, r1
 8002b88:	0017      	movs	r7, r2
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	1e7a      	subs	r2, r7, #1
 8002b8e:	4197      	sbcs	r7, r2
 8002b90:	e6ee      	b.n	8002970 <__aeabi_dsub+0xa4>
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d000      	beq.n	8002b98 <__aeabi_dsub+0x2cc>
 8002b96:	e0e5      	b.n	8002d64 <__aeabi_dsub+0x498>
 8002b98:	1c73      	adds	r3, r6, #1
 8002b9a:	469c      	mov	ip, r3
 8002b9c:	055b      	lsls	r3, r3, #21
 8002b9e:	0d5b      	lsrs	r3, r3, #21
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	dc00      	bgt.n	8002ba6 <__aeabi_dsub+0x2da>
 8002ba4:	e09f      	b.n	8002ce6 <__aeabi_dsub+0x41a>
 8002ba6:	4b1a      	ldr	r3, [pc, #104]	; (8002c10 <__aeabi_dsub+0x344>)
 8002ba8:	459c      	cmp	ip, r3
 8002baa:	d100      	bne.n	8002bae <__aeabi_dsub+0x2e2>
 8002bac:	e0c5      	b.n	8002d3a <__aeabi_dsub+0x46e>
 8002bae:	4452      	add	r2, sl
 8002bb0:	4552      	cmp	r2, sl
 8002bb2:	4180      	sbcs	r0, r0
 8002bb4:	1864      	adds	r4, r4, r1
 8002bb6:	4240      	negs	r0, r0
 8002bb8:	1824      	adds	r4, r4, r0
 8002bba:	07e7      	lsls	r7, r4, #31
 8002bbc:	0852      	lsrs	r2, r2, #1
 8002bbe:	4317      	orrs	r7, r2
 8002bc0:	0864      	lsrs	r4, r4, #1
 8002bc2:	4666      	mov	r6, ip
 8002bc4:	e708      	b.n	80029d8 <__aeabi_dsub+0x10c>
 8002bc6:	4812      	ldr	r0, [pc, #72]	; (8002c10 <__aeabi_dsub+0x344>)
 8002bc8:	4285      	cmp	r5, r0
 8002bca:	d100      	bne.n	8002bce <__aeabi_dsub+0x302>
 8002bcc:	e085      	b.n	8002cda <__aeabi_dsub+0x40e>
 8002bce:	001d      	movs	r5, r3
 8002bd0:	e6bc      	b.n	800294c <__aeabi_dsub+0x80>
 8002bd2:	0029      	movs	r1, r5
 8002bd4:	3e1f      	subs	r6, #31
 8002bd6:	40f1      	lsrs	r1, r6
 8002bd8:	2b20      	cmp	r3, #32
 8002bda:	d100      	bne.n	8002bde <__aeabi_dsub+0x312>
 8002bdc:	e07f      	b.n	8002cde <__aeabi_dsub+0x412>
 8002bde:	2240      	movs	r2, #64	; 0x40
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	409d      	lsls	r5, r3
 8002be4:	432f      	orrs	r7, r5
 8002be6:	1e7d      	subs	r5, r7, #1
 8002be8:	41af      	sbcs	r7, r5
 8002bea:	2400      	movs	r4, #0
 8002bec:	430f      	orrs	r7, r1
 8002bee:	2600      	movs	r6, #0
 8002bf0:	e78e      	b.n	8002b10 <__aeabi_dsub+0x244>
 8002bf2:	002b      	movs	r3, r5
 8002bf4:	000f      	movs	r7, r1
 8002bf6:	3b20      	subs	r3, #32
 8002bf8:	40df      	lsrs	r7, r3
 8002bfa:	2d20      	cmp	r5, #32
 8002bfc:	d071      	beq.n	8002ce2 <__aeabi_dsub+0x416>
 8002bfe:	2340      	movs	r3, #64	; 0x40
 8002c00:	1b5d      	subs	r5, r3, r5
 8002c02:	40a9      	lsls	r1, r5
 8002c04:	430a      	orrs	r2, r1
 8002c06:	1e51      	subs	r1, r2, #1
 8002c08:	418a      	sbcs	r2, r1
 8002c0a:	2100      	movs	r1, #0
 8002c0c:	4317      	orrs	r7, r2
 8002c0e:	e6af      	b.n	8002970 <__aeabi_dsub+0xa4>
 8002c10:	000007ff 	.word	0x000007ff
 8002c14:	ff7fffff 	.word	0xff7fffff
 8002c18:	800fffff 	.word	0x800fffff
 8002c1c:	2e00      	cmp	r6, #0
 8002c1e:	d03e      	beq.n	8002c9e <__aeabi_dsub+0x3d2>
 8002c20:	4eb3      	ldr	r6, [pc, #716]	; (8002ef0 <__aeabi_dsub+0x624>)
 8002c22:	45b4      	cmp	ip, r6
 8002c24:	d045      	beq.n	8002cb2 <__aeabi_dsub+0x3e6>
 8002c26:	2680      	movs	r6, #128	; 0x80
 8002c28:	0436      	lsls	r6, r6, #16
 8002c2a:	426d      	negs	r5, r5
 8002c2c:	4334      	orrs	r4, r6
 8002c2e:	2d38      	cmp	r5, #56	; 0x38
 8002c30:	dd00      	ble.n	8002c34 <__aeabi_dsub+0x368>
 8002c32:	e0a8      	b.n	8002d86 <__aeabi_dsub+0x4ba>
 8002c34:	2d1f      	cmp	r5, #31
 8002c36:	dd00      	ble.n	8002c3a <__aeabi_dsub+0x36e>
 8002c38:	e11f      	b.n	8002e7a <__aeabi_dsub+0x5ae>
 8002c3a:	2620      	movs	r6, #32
 8002c3c:	0027      	movs	r7, r4
 8002c3e:	4650      	mov	r0, sl
 8002c40:	1b76      	subs	r6, r6, r5
 8002c42:	40b7      	lsls	r7, r6
 8002c44:	40e8      	lsrs	r0, r5
 8002c46:	4307      	orrs	r7, r0
 8002c48:	4650      	mov	r0, sl
 8002c4a:	40b0      	lsls	r0, r6
 8002c4c:	1e46      	subs	r6, r0, #1
 8002c4e:	41b0      	sbcs	r0, r6
 8002c50:	40ec      	lsrs	r4, r5
 8002c52:	4338      	orrs	r0, r7
 8002c54:	1a17      	subs	r7, r2, r0
 8002c56:	42ba      	cmp	r2, r7
 8002c58:	4192      	sbcs	r2, r2
 8002c5a:	1b0c      	subs	r4, r1, r4
 8002c5c:	4252      	negs	r2, r2
 8002c5e:	1aa4      	subs	r4, r4, r2
 8002c60:	4666      	mov	r6, ip
 8002c62:	4698      	mov	r8, r3
 8002c64:	e68b      	b.n	800297e <__aeabi_dsub+0xb2>
 8002c66:	4664      	mov	r4, ip
 8002c68:	4667      	mov	r7, ip
 8002c6a:	432c      	orrs	r4, r5
 8002c6c:	d000      	beq.n	8002c70 <__aeabi_dsub+0x3a4>
 8002c6e:	e68b      	b.n	8002988 <__aeabi_dsub+0xbc>
 8002c70:	2500      	movs	r5, #0
 8002c72:	2600      	movs	r6, #0
 8002c74:	2700      	movs	r7, #0
 8002c76:	e6ea      	b.n	8002a4e <__aeabi_dsub+0x182>
 8002c78:	001e      	movs	r6, r3
 8002c7a:	e6ad      	b.n	80029d8 <__aeabi_dsub+0x10c>
 8002c7c:	2b1f      	cmp	r3, #31
 8002c7e:	dc60      	bgt.n	8002d42 <__aeabi_dsub+0x476>
 8002c80:	2720      	movs	r7, #32
 8002c82:	1af8      	subs	r0, r7, r3
 8002c84:	000f      	movs	r7, r1
 8002c86:	4684      	mov	ip, r0
 8002c88:	4087      	lsls	r7, r0
 8002c8a:	0010      	movs	r0, r2
 8002c8c:	40d8      	lsrs	r0, r3
 8002c8e:	4307      	orrs	r7, r0
 8002c90:	4660      	mov	r0, ip
 8002c92:	4082      	lsls	r2, r0
 8002c94:	1e50      	subs	r0, r2, #1
 8002c96:	4182      	sbcs	r2, r0
 8002c98:	40d9      	lsrs	r1, r3
 8002c9a:	4317      	orrs	r7, r2
 8002c9c:	e6f5      	b.n	8002a8a <__aeabi_dsub+0x1be>
 8002c9e:	0026      	movs	r6, r4
 8002ca0:	4650      	mov	r0, sl
 8002ca2:	4306      	orrs	r6, r0
 8002ca4:	d005      	beq.n	8002cb2 <__aeabi_dsub+0x3e6>
 8002ca6:	43ed      	mvns	r5, r5
 8002ca8:	2d00      	cmp	r5, #0
 8002caa:	d0d3      	beq.n	8002c54 <__aeabi_dsub+0x388>
 8002cac:	4e90      	ldr	r6, [pc, #576]	; (8002ef0 <__aeabi_dsub+0x624>)
 8002cae:	45b4      	cmp	ip, r6
 8002cb0:	d1bd      	bne.n	8002c2e <__aeabi_dsub+0x362>
 8002cb2:	000c      	movs	r4, r1
 8002cb4:	0017      	movs	r7, r2
 8002cb6:	4666      	mov	r6, ip
 8002cb8:	4698      	mov	r8, r3
 8002cba:	e68d      	b.n	80029d8 <__aeabi_dsub+0x10c>
 8002cbc:	488c      	ldr	r0, [pc, #560]	; (8002ef0 <__aeabi_dsub+0x624>)
 8002cbe:	4283      	cmp	r3, r0
 8002cc0:	d00b      	beq.n	8002cda <__aeabi_dsub+0x40e>
 8002cc2:	4663      	mov	r3, ip
 8002cc4:	e6d9      	b.n	8002a7a <__aeabi_dsub+0x1ae>
 8002cc6:	2d00      	cmp	r5, #0
 8002cc8:	d000      	beq.n	8002ccc <__aeabi_dsub+0x400>
 8002cca:	e096      	b.n	8002dfa <__aeabi_dsub+0x52e>
 8002ccc:	0008      	movs	r0, r1
 8002cce:	4310      	orrs	r0, r2
 8002cd0:	d100      	bne.n	8002cd4 <__aeabi_dsub+0x408>
 8002cd2:	e0e2      	b.n	8002e9a <__aeabi_dsub+0x5ce>
 8002cd4:	000c      	movs	r4, r1
 8002cd6:	0017      	movs	r7, r2
 8002cd8:	4698      	mov	r8, r3
 8002cda:	4e85      	ldr	r6, [pc, #532]	; (8002ef0 <__aeabi_dsub+0x624>)
 8002cdc:	e67c      	b.n	80029d8 <__aeabi_dsub+0x10c>
 8002cde:	2500      	movs	r5, #0
 8002ce0:	e780      	b.n	8002be4 <__aeabi_dsub+0x318>
 8002ce2:	2100      	movs	r1, #0
 8002ce4:	e78e      	b.n	8002c04 <__aeabi_dsub+0x338>
 8002ce6:	0023      	movs	r3, r4
 8002ce8:	4650      	mov	r0, sl
 8002cea:	4303      	orrs	r3, r0
 8002cec:	2e00      	cmp	r6, #0
 8002cee:	d000      	beq.n	8002cf2 <__aeabi_dsub+0x426>
 8002cf0:	e0a8      	b.n	8002e44 <__aeabi_dsub+0x578>
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d100      	bne.n	8002cf8 <__aeabi_dsub+0x42c>
 8002cf6:	e0de      	b.n	8002eb6 <__aeabi_dsub+0x5ea>
 8002cf8:	000b      	movs	r3, r1
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	d100      	bne.n	8002d00 <__aeabi_dsub+0x434>
 8002cfe:	e66b      	b.n	80029d8 <__aeabi_dsub+0x10c>
 8002d00:	4452      	add	r2, sl
 8002d02:	4552      	cmp	r2, sl
 8002d04:	4180      	sbcs	r0, r0
 8002d06:	1864      	adds	r4, r4, r1
 8002d08:	4240      	negs	r0, r0
 8002d0a:	1824      	adds	r4, r4, r0
 8002d0c:	0017      	movs	r7, r2
 8002d0e:	0223      	lsls	r3, r4, #8
 8002d10:	d400      	bmi.n	8002d14 <__aeabi_dsub+0x448>
 8002d12:	e6fd      	b.n	8002b10 <__aeabi_dsub+0x244>
 8002d14:	4b77      	ldr	r3, [pc, #476]	; (8002ef4 <__aeabi_dsub+0x628>)
 8002d16:	4666      	mov	r6, ip
 8002d18:	401c      	ands	r4, r3
 8002d1a:	e65d      	b.n	80029d8 <__aeabi_dsub+0x10c>
 8002d1c:	0025      	movs	r5, r4
 8002d1e:	4650      	mov	r0, sl
 8002d20:	4305      	orrs	r5, r0
 8002d22:	2e00      	cmp	r6, #0
 8002d24:	d1cf      	bne.n	8002cc6 <__aeabi_dsub+0x3fa>
 8002d26:	2d00      	cmp	r5, #0
 8002d28:	d14f      	bne.n	8002dca <__aeabi_dsub+0x4fe>
 8002d2a:	000c      	movs	r4, r1
 8002d2c:	4314      	orrs	r4, r2
 8002d2e:	d100      	bne.n	8002d32 <__aeabi_dsub+0x466>
 8002d30:	e0a0      	b.n	8002e74 <__aeabi_dsub+0x5a8>
 8002d32:	000c      	movs	r4, r1
 8002d34:	0017      	movs	r7, r2
 8002d36:	4698      	mov	r8, r3
 8002d38:	e64e      	b.n	80029d8 <__aeabi_dsub+0x10c>
 8002d3a:	4666      	mov	r6, ip
 8002d3c:	2400      	movs	r4, #0
 8002d3e:	2700      	movs	r7, #0
 8002d40:	e685      	b.n	8002a4e <__aeabi_dsub+0x182>
 8002d42:	001f      	movs	r7, r3
 8002d44:	0008      	movs	r0, r1
 8002d46:	3f20      	subs	r7, #32
 8002d48:	40f8      	lsrs	r0, r7
 8002d4a:	0007      	movs	r7, r0
 8002d4c:	2b20      	cmp	r3, #32
 8002d4e:	d100      	bne.n	8002d52 <__aeabi_dsub+0x486>
 8002d50:	e08e      	b.n	8002e70 <__aeabi_dsub+0x5a4>
 8002d52:	2040      	movs	r0, #64	; 0x40
 8002d54:	1ac3      	subs	r3, r0, r3
 8002d56:	4099      	lsls	r1, r3
 8002d58:	430a      	orrs	r2, r1
 8002d5a:	1e51      	subs	r1, r2, #1
 8002d5c:	418a      	sbcs	r2, r1
 8002d5e:	2100      	movs	r1, #0
 8002d60:	4317      	orrs	r7, r2
 8002d62:	e692      	b.n	8002a8a <__aeabi_dsub+0x1be>
 8002d64:	2e00      	cmp	r6, #0
 8002d66:	d114      	bne.n	8002d92 <__aeabi_dsub+0x4c6>
 8002d68:	0026      	movs	r6, r4
 8002d6a:	4650      	mov	r0, sl
 8002d6c:	4306      	orrs	r6, r0
 8002d6e:	d062      	beq.n	8002e36 <__aeabi_dsub+0x56a>
 8002d70:	43db      	mvns	r3, r3
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d15c      	bne.n	8002e30 <__aeabi_dsub+0x564>
 8002d76:	1887      	adds	r7, r0, r2
 8002d78:	4297      	cmp	r7, r2
 8002d7a:	4192      	sbcs	r2, r2
 8002d7c:	1864      	adds	r4, r4, r1
 8002d7e:	4252      	negs	r2, r2
 8002d80:	18a4      	adds	r4, r4, r2
 8002d82:	4666      	mov	r6, ip
 8002d84:	e687      	b.n	8002a96 <__aeabi_dsub+0x1ca>
 8002d86:	4650      	mov	r0, sl
 8002d88:	4320      	orrs	r0, r4
 8002d8a:	1e44      	subs	r4, r0, #1
 8002d8c:	41a0      	sbcs	r0, r4
 8002d8e:	2400      	movs	r4, #0
 8002d90:	e760      	b.n	8002c54 <__aeabi_dsub+0x388>
 8002d92:	4e57      	ldr	r6, [pc, #348]	; (8002ef0 <__aeabi_dsub+0x624>)
 8002d94:	45b4      	cmp	ip, r6
 8002d96:	d04e      	beq.n	8002e36 <__aeabi_dsub+0x56a>
 8002d98:	2680      	movs	r6, #128	; 0x80
 8002d9a:	0436      	lsls	r6, r6, #16
 8002d9c:	425b      	negs	r3, r3
 8002d9e:	4334      	orrs	r4, r6
 8002da0:	2b38      	cmp	r3, #56	; 0x38
 8002da2:	dd00      	ble.n	8002da6 <__aeabi_dsub+0x4da>
 8002da4:	e07f      	b.n	8002ea6 <__aeabi_dsub+0x5da>
 8002da6:	2b1f      	cmp	r3, #31
 8002da8:	dd00      	ble.n	8002dac <__aeabi_dsub+0x4e0>
 8002daa:	e08b      	b.n	8002ec4 <__aeabi_dsub+0x5f8>
 8002dac:	2620      	movs	r6, #32
 8002dae:	0027      	movs	r7, r4
 8002db0:	4650      	mov	r0, sl
 8002db2:	1af6      	subs	r6, r6, r3
 8002db4:	40b7      	lsls	r7, r6
 8002db6:	40d8      	lsrs	r0, r3
 8002db8:	4307      	orrs	r7, r0
 8002dba:	4650      	mov	r0, sl
 8002dbc:	40b0      	lsls	r0, r6
 8002dbe:	1e46      	subs	r6, r0, #1
 8002dc0:	41b0      	sbcs	r0, r6
 8002dc2:	4307      	orrs	r7, r0
 8002dc4:	40dc      	lsrs	r4, r3
 8002dc6:	18bf      	adds	r7, r7, r2
 8002dc8:	e7d6      	b.n	8002d78 <__aeabi_dsub+0x4ac>
 8002dca:	000d      	movs	r5, r1
 8002dcc:	4315      	orrs	r5, r2
 8002dce:	d100      	bne.n	8002dd2 <__aeabi_dsub+0x506>
 8002dd0:	e602      	b.n	80029d8 <__aeabi_dsub+0x10c>
 8002dd2:	4650      	mov	r0, sl
 8002dd4:	1a80      	subs	r0, r0, r2
 8002dd6:	4582      	cmp	sl, r0
 8002dd8:	41bf      	sbcs	r7, r7
 8002dda:	1a65      	subs	r5, r4, r1
 8002ddc:	427f      	negs	r7, r7
 8002dde:	1bed      	subs	r5, r5, r7
 8002de0:	4684      	mov	ip, r0
 8002de2:	0228      	lsls	r0, r5, #8
 8002de4:	d400      	bmi.n	8002de8 <__aeabi_dsub+0x51c>
 8002de6:	e68d      	b.n	8002b04 <__aeabi_dsub+0x238>
 8002de8:	4650      	mov	r0, sl
 8002dea:	1a17      	subs	r7, r2, r0
 8002dec:	42ba      	cmp	r2, r7
 8002dee:	4192      	sbcs	r2, r2
 8002df0:	1b0c      	subs	r4, r1, r4
 8002df2:	4252      	negs	r2, r2
 8002df4:	1aa4      	subs	r4, r4, r2
 8002df6:	4698      	mov	r8, r3
 8002df8:	e5ee      	b.n	80029d8 <__aeabi_dsub+0x10c>
 8002dfa:	000d      	movs	r5, r1
 8002dfc:	4315      	orrs	r5, r2
 8002dfe:	d100      	bne.n	8002e02 <__aeabi_dsub+0x536>
 8002e00:	e76b      	b.n	8002cda <__aeabi_dsub+0x40e>
 8002e02:	4650      	mov	r0, sl
 8002e04:	0767      	lsls	r7, r4, #29
 8002e06:	08c0      	lsrs	r0, r0, #3
 8002e08:	4307      	orrs	r7, r0
 8002e0a:	2080      	movs	r0, #128	; 0x80
 8002e0c:	08e4      	lsrs	r4, r4, #3
 8002e0e:	0300      	lsls	r0, r0, #12
 8002e10:	4204      	tst	r4, r0
 8002e12:	d007      	beq.n	8002e24 <__aeabi_dsub+0x558>
 8002e14:	08cd      	lsrs	r5, r1, #3
 8002e16:	4205      	tst	r5, r0
 8002e18:	d104      	bne.n	8002e24 <__aeabi_dsub+0x558>
 8002e1a:	002c      	movs	r4, r5
 8002e1c:	4698      	mov	r8, r3
 8002e1e:	08d7      	lsrs	r7, r2, #3
 8002e20:	0749      	lsls	r1, r1, #29
 8002e22:	430f      	orrs	r7, r1
 8002e24:	0f7b      	lsrs	r3, r7, #29
 8002e26:	00e4      	lsls	r4, r4, #3
 8002e28:	431c      	orrs	r4, r3
 8002e2a:	00ff      	lsls	r7, r7, #3
 8002e2c:	4e30      	ldr	r6, [pc, #192]	; (8002ef0 <__aeabi_dsub+0x624>)
 8002e2e:	e5d3      	b.n	80029d8 <__aeabi_dsub+0x10c>
 8002e30:	4e2f      	ldr	r6, [pc, #188]	; (8002ef0 <__aeabi_dsub+0x624>)
 8002e32:	45b4      	cmp	ip, r6
 8002e34:	d1b4      	bne.n	8002da0 <__aeabi_dsub+0x4d4>
 8002e36:	000c      	movs	r4, r1
 8002e38:	0017      	movs	r7, r2
 8002e3a:	4666      	mov	r6, ip
 8002e3c:	e5cc      	b.n	80029d8 <__aeabi_dsub+0x10c>
 8002e3e:	2700      	movs	r7, #0
 8002e40:	2400      	movs	r4, #0
 8002e42:	e5e8      	b.n	8002a16 <__aeabi_dsub+0x14a>
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d039      	beq.n	8002ebc <__aeabi_dsub+0x5f0>
 8002e48:	000b      	movs	r3, r1
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	d100      	bne.n	8002e50 <__aeabi_dsub+0x584>
 8002e4e:	e744      	b.n	8002cda <__aeabi_dsub+0x40e>
 8002e50:	08c0      	lsrs	r0, r0, #3
 8002e52:	0767      	lsls	r7, r4, #29
 8002e54:	4307      	orrs	r7, r0
 8002e56:	2080      	movs	r0, #128	; 0x80
 8002e58:	08e4      	lsrs	r4, r4, #3
 8002e5a:	0300      	lsls	r0, r0, #12
 8002e5c:	4204      	tst	r4, r0
 8002e5e:	d0e1      	beq.n	8002e24 <__aeabi_dsub+0x558>
 8002e60:	08cb      	lsrs	r3, r1, #3
 8002e62:	4203      	tst	r3, r0
 8002e64:	d1de      	bne.n	8002e24 <__aeabi_dsub+0x558>
 8002e66:	08d7      	lsrs	r7, r2, #3
 8002e68:	0749      	lsls	r1, r1, #29
 8002e6a:	430f      	orrs	r7, r1
 8002e6c:	001c      	movs	r4, r3
 8002e6e:	e7d9      	b.n	8002e24 <__aeabi_dsub+0x558>
 8002e70:	2100      	movs	r1, #0
 8002e72:	e771      	b.n	8002d58 <__aeabi_dsub+0x48c>
 8002e74:	2500      	movs	r5, #0
 8002e76:	2700      	movs	r7, #0
 8002e78:	e5e9      	b.n	8002a4e <__aeabi_dsub+0x182>
 8002e7a:	002e      	movs	r6, r5
 8002e7c:	0027      	movs	r7, r4
 8002e7e:	3e20      	subs	r6, #32
 8002e80:	40f7      	lsrs	r7, r6
 8002e82:	2d20      	cmp	r5, #32
 8002e84:	d02f      	beq.n	8002ee6 <__aeabi_dsub+0x61a>
 8002e86:	2640      	movs	r6, #64	; 0x40
 8002e88:	1b75      	subs	r5, r6, r5
 8002e8a:	40ac      	lsls	r4, r5
 8002e8c:	4650      	mov	r0, sl
 8002e8e:	4320      	orrs	r0, r4
 8002e90:	1e44      	subs	r4, r0, #1
 8002e92:	41a0      	sbcs	r0, r4
 8002e94:	2400      	movs	r4, #0
 8002e96:	4338      	orrs	r0, r7
 8002e98:	e6dc      	b.n	8002c54 <__aeabi_dsub+0x388>
 8002e9a:	2480      	movs	r4, #128	; 0x80
 8002e9c:	2500      	movs	r5, #0
 8002e9e:	0324      	lsls	r4, r4, #12
 8002ea0:	4e13      	ldr	r6, [pc, #76]	; (8002ef0 <__aeabi_dsub+0x624>)
 8002ea2:	2700      	movs	r7, #0
 8002ea4:	e5d3      	b.n	8002a4e <__aeabi_dsub+0x182>
 8002ea6:	4650      	mov	r0, sl
 8002ea8:	4320      	orrs	r0, r4
 8002eaa:	0007      	movs	r7, r0
 8002eac:	1e78      	subs	r0, r7, #1
 8002eae:	4187      	sbcs	r7, r0
 8002eb0:	2400      	movs	r4, #0
 8002eb2:	18bf      	adds	r7, r7, r2
 8002eb4:	e760      	b.n	8002d78 <__aeabi_dsub+0x4ac>
 8002eb6:	000c      	movs	r4, r1
 8002eb8:	0017      	movs	r7, r2
 8002eba:	e58d      	b.n	80029d8 <__aeabi_dsub+0x10c>
 8002ebc:	000c      	movs	r4, r1
 8002ebe:	0017      	movs	r7, r2
 8002ec0:	4e0b      	ldr	r6, [pc, #44]	; (8002ef0 <__aeabi_dsub+0x624>)
 8002ec2:	e589      	b.n	80029d8 <__aeabi_dsub+0x10c>
 8002ec4:	001e      	movs	r6, r3
 8002ec6:	0027      	movs	r7, r4
 8002ec8:	3e20      	subs	r6, #32
 8002eca:	40f7      	lsrs	r7, r6
 8002ecc:	2b20      	cmp	r3, #32
 8002ece:	d00c      	beq.n	8002eea <__aeabi_dsub+0x61e>
 8002ed0:	2640      	movs	r6, #64	; 0x40
 8002ed2:	1af3      	subs	r3, r6, r3
 8002ed4:	409c      	lsls	r4, r3
 8002ed6:	4650      	mov	r0, sl
 8002ed8:	4320      	orrs	r0, r4
 8002eda:	1e44      	subs	r4, r0, #1
 8002edc:	41a0      	sbcs	r0, r4
 8002ede:	4307      	orrs	r7, r0
 8002ee0:	2400      	movs	r4, #0
 8002ee2:	18bf      	adds	r7, r7, r2
 8002ee4:	e748      	b.n	8002d78 <__aeabi_dsub+0x4ac>
 8002ee6:	2400      	movs	r4, #0
 8002ee8:	e7d0      	b.n	8002e8c <__aeabi_dsub+0x5c0>
 8002eea:	2400      	movs	r4, #0
 8002eec:	e7f3      	b.n	8002ed6 <__aeabi_dsub+0x60a>
 8002eee:	46c0      	nop			; (mov r8, r8)
 8002ef0:	000007ff 	.word	0x000007ff
 8002ef4:	ff7fffff 	.word	0xff7fffff

08002ef8 <__aeabi_dcmpun>:
 8002ef8:	b570      	push	{r4, r5, r6, lr}
 8002efa:	4e0e      	ldr	r6, [pc, #56]	; (8002f34 <__aeabi_dcmpun+0x3c>)
 8002efc:	030d      	lsls	r5, r1, #12
 8002efe:	031c      	lsls	r4, r3, #12
 8002f00:	0049      	lsls	r1, r1, #1
 8002f02:	005b      	lsls	r3, r3, #1
 8002f04:	0b2d      	lsrs	r5, r5, #12
 8002f06:	0d49      	lsrs	r1, r1, #21
 8002f08:	0b24      	lsrs	r4, r4, #12
 8002f0a:	0d5b      	lsrs	r3, r3, #21
 8002f0c:	42b1      	cmp	r1, r6
 8002f0e:	d004      	beq.n	8002f1a <__aeabi_dcmpun+0x22>
 8002f10:	4908      	ldr	r1, [pc, #32]	; (8002f34 <__aeabi_dcmpun+0x3c>)
 8002f12:	2000      	movs	r0, #0
 8002f14:	428b      	cmp	r3, r1
 8002f16:	d008      	beq.n	8002f2a <__aeabi_dcmpun+0x32>
 8002f18:	bd70      	pop	{r4, r5, r6, pc}
 8002f1a:	4305      	orrs	r5, r0
 8002f1c:	2001      	movs	r0, #1
 8002f1e:	2d00      	cmp	r5, #0
 8002f20:	d1fa      	bne.n	8002f18 <__aeabi_dcmpun+0x20>
 8002f22:	4904      	ldr	r1, [pc, #16]	; (8002f34 <__aeabi_dcmpun+0x3c>)
 8002f24:	2000      	movs	r0, #0
 8002f26:	428b      	cmp	r3, r1
 8002f28:	d1f6      	bne.n	8002f18 <__aeabi_dcmpun+0x20>
 8002f2a:	4314      	orrs	r4, r2
 8002f2c:	0020      	movs	r0, r4
 8002f2e:	1e44      	subs	r4, r0, #1
 8002f30:	41a0      	sbcs	r0, r4
 8002f32:	e7f1      	b.n	8002f18 <__aeabi_dcmpun+0x20>
 8002f34:	000007ff 	.word	0x000007ff

08002f38 <__aeabi_d2iz>:
 8002f38:	b530      	push	{r4, r5, lr}
 8002f3a:	4d13      	ldr	r5, [pc, #76]	; (8002f88 <__aeabi_d2iz+0x50>)
 8002f3c:	030a      	lsls	r2, r1, #12
 8002f3e:	004b      	lsls	r3, r1, #1
 8002f40:	0b12      	lsrs	r2, r2, #12
 8002f42:	0d5b      	lsrs	r3, r3, #21
 8002f44:	0fc9      	lsrs	r1, r1, #31
 8002f46:	2400      	movs	r4, #0
 8002f48:	42ab      	cmp	r3, r5
 8002f4a:	dd10      	ble.n	8002f6e <__aeabi_d2iz+0x36>
 8002f4c:	4c0f      	ldr	r4, [pc, #60]	; (8002f8c <__aeabi_d2iz+0x54>)
 8002f4e:	42a3      	cmp	r3, r4
 8002f50:	dc0f      	bgt.n	8002f72 <__aeabi_d2iz+0x3a>
 8002f52:	2480      	movs	r4, #128	; 0x80
 8002f54:	4d0e      	ldr	r5, [pc, #56]	; (8002f90 <__aeabi_d2iz+0x58>)
 8002f56:	0364      	lsls	r4, r4, #13
 8002f58:	4322      	orrs	r2, r4
 8002f5a:	1aed      	subs	r5, r5, r3
 8002f5c:	2d1f      	cmp	r5, #31
 8002f5e:	dd0b      	ble.n	8002f78 <__aeabi_d2iz+0x40>
 8002f60:	480c      	ldr	r0, [pc, #48]	; (8002f94 <__aeabi_d2iz+0x5c>)
 8002f62:	1ac3      	subs	r3, r0, r3
 8002f64:	40da      	lsrs	r2, r3
 8002f66:	4254      	negs	r4, r2
 8002f68:	2900      	cmp	r1, #0
 8002f6a:	d100      	bne.n	8002f6e <__aeabi_d2iz+0x36>
 8002f6c:	0014      	movs	r4, r2
 8002f6e:	0020      	movs	r0, r4
 8002f70:	bd30      	pop	{r4, r5, pc}
 8002f72:	4b09      	ldr	r3, [pc, #36]	; (8002f98 <__aeabi_d2iz+0x60>)
 8002f74:	18cc      	adds	r4, r1, r3
 8002f76:	e7fa      	b.n	8002f6e <__aeabi_d2iz+0x36>
 8002f78:	4c08      	ldr	r4, [pc, #32]	; (8002f9c <__aeabi_d2iz+0x64>)
 8002f7a:	40e8      	lsrs	r0, r5
 8002f7c:	46a4      	mov	ip, r4
 8002f7e:	4463      	add	r3, ip
 8002f80:	409a      	lsls	r2, r3
 8002f82:	4302      	orrs	r2, r0
 8002f84:	e7ef      	b.n	8002f66 <__aeabi_d2iz+0x2e>
 8002f86:	46c0      	nop			; (mov r8, r8)
 8002f88:	000003fe 	.word	0x000003fe
 8002f8c:	0000041d 	.word	0x0000041d
 8002f90:	00000433 	.word	0x00000433
 8002f94:	00000413 	.word	0x00000413
 8002f98:	7fffffff 	.word	0x7fffffff
 8002f9c:	fffffbed 	.word	0xfffffbed

08002fa0 <__aeabi_i2d>:
 8002fa0:	b570      	push	{r4, r5, r6, lr}
 8002fa2:	2800      	cmp	r0, #0
 8002fa4:	d030      	beq.n	8003008 <__aeabi_i2d+0x68>
 8002fa6:	17c3      	asrs	r3, r0, #31
 8002fa8:	18c4      	adds	r4, r0, r3
 8002faa:	405c      	eors	r4, r3
 8002fac:	0fc5      	lsrs	r5, r0, #31
 8002fae:	0020      	movs	r0, r4
 8002fb0:	f000 f94c 	bl	800324c <__clzsi2>
 8002fb4:	4b17      	ldr	r3, [pc, #92]	; (8003014 <__aeabi_i2d+0x74>)
 8002fb6:	4a18      	ldr	r2, [pc, #96]	; (8003018 <__aeabi_i2d+0x78>)
 8002fb8:	1a1b      	subs	r3, r3, r0
 8002fba:	1ad2      	subs	r2, r2, r3
 8002fbc:	2a1f      	cmp	r2, #31
 8002fbe:	dd18      	ble.n	8002ff2 <__aeabi_i2d+0x52>
 8002fc0:	4a16      	ldr	r2, [pc, #88]	; (800301c <__aeabi_i2d+0x7c>)
 8002fc2:	1ad2      	subs	r2, r2, r3
 8002fc4:	4094      	lsls	r4, r2
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	0324      	lsls	r4, r4, #12
 8002fca:	055b      	lsls	r3, r3, #21
 8002fcc:	0b24      	lsrs	r4, r4, #12
 8002fce:	0d5b      	lsrs	r3, r3, #21
 8002fd0:	2100      	movs	r1, #0
 8002fd2:	0010      	movs	r0, r2
 8002fd4:	0324      	lsls	r4, r4, #12
 8002fd6:	0d0a      	lsrs	r2, r1, #20
 8002fd8:	0b24      	lsrs	r4, r4, #12
 8002fda:	0512      	lsls	r2, r2, #20
 8002fdc:	4322      	orrs	r2, r4
 8002fde:	4c10      	ldr	r4, [pc, #64]	; (8003020 <__aeabi_i2d+0x80>)
 8002fe0:	051b      	lsls	r3, r3, #20
 8002fe2:	4022      	ands	r2, r4
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	07ed      	lsls	r5, r5, #31
 8002fea:	085b      	lsrs	r3, r3, #1
 8002fec:	432b      	orrs	r3, r5
 8002fee:	0019      	movs	r1, r3
 8002ff0:	bd70      	pop	{r4, r5, r6, pc}
 8002ff2:	0021      	movs	r1, r4
 8002ff4:	4091      	lsls	r1, r2
 8002ff6:	000a      	movs	r2, r1
 8002ff8:	210b      	movs	r1, #11
 8002ffa:	1a08      	subs	r0, r1, r0
 8002ffc:	40c4      	lsrs	r4, r0
 8002ffe:	055b      	lsls	r3, r3, #21
 8003000:	0324      	lsls	r4, r4, #12
 8003002:	0b24      	lsrs	r4, r4, #12
 8003004:	0d5b      	lsrs	r3, r3, #21
 8003006:	e7e3      	b.n	8002fd0 <__aeabi_i2d+0x30>
 8003008:	2500      	movs	r5, #0
 800300a:	2300      	movs	r3, #0
 800300c:	2400      	movs	r4, #0
 800300e:	2200      	movs	r2, #0
 8003010:	e7de      	b.n	8002fd0 <__aeabi_i2d+0x30>
 8003012:	46c0      	nop			; (mov r8, r8)
 8003014:	0000041e 	.word	0x0000041e
 8003018:	00000433 	.word	0x00000433
 800301c:	00000413 	.word	0x00000413
 8003020:	800fffff 	.word	0x800fffff

08003024 <__aeabi_ui2d>:
 8003024:	b510      	push	{r4, lr}
 8003026:	1e04      	subs	r4, r0, #0
 8003028:	d028      	beq.n	800307c <__aeabi_ui2d+0x58>
 800302a:	f000 f90f 	bl	800324c <__clzsi2>
 800302e:	4b15      	ldr	r3, [pc, #84]	; (8003084 <__aeabi_ui2d+0x60>)
 8003030:	4a15      	ldr	r2, [pc, #84]	; (8003088 <__aeabi_ui2d+0x64>)
 8003032:	1a1b      	subs	r3, r3, r0
 8003034:	1ad2      	subs	r2, r2, r3
 8003036:	2a1f      	cmp	r2, #31
 8003038:	dd15      	ble.n	8003066 <__aeabi_ui2d+0x42>
 800303a:	4a14      	ldr	r2, [pc, #80]	; (800308c <__aeabi_ui2d+0x68>)
 800303c:	1ad2      	subs	r2, r2, r3
 800303e:	4094      	lsls	r4, r2
 8003040:	2200      	movs	r2, #0
 8003042:	0324      	lsls	r4, r4, #12
 8003044:	055b      	lsls	r3, r3, #21
 8003046:	0b24      	lsrs	r4, r4, #12
 8003048:	0d5b      	lsrs	r3, r3, #21
 800304a:	2100      	movs	r1, #0
 800304c:	0010      	movs	r0, r2
 800304e:	0324      	lsls	r4, r4, #12
 8003050:	0d0a      	lsrs	r2, r1, #20
 8003052:	0b24      	lsrs	r4, r4, #12
 8003054:	0512      	lsls	r2, r2, #20
 8003056:	4322      	orrs	r2, r4
 8003058:	4c0d      	ldr	r4, [pc, #52]	; (8003090 <__aeabi_ui2d+0x6c>)
 800305a:	051b      	lsls	r3, r3, #20
 800305c:	4022      	ands	r2, r4
 800305e:	4313      	orrs	r3, r2
 8003060:	005b      	lsls	r3, r3, #1
 8003062:	0859      	lsrs	r1, r3, #1
 8003064:	bd10      	pop	{r4, pc}
 8003066:	0021      	movs	r1, r4
 8003068:	4091      	lsls	r1, r2
 800306a:	000a      	movs	r2, r1
 800306c:	210b      	movs	r1, #11
 800306e:	1a08      	subs	r0, r1, r0
 8003070:	40c4      	lsrs	r4, r0
 8003072:	055b      	lsls	r3, r3, #21
 8003074:	0324      	lsls	r4, r4, #12
 8003076:	0b24      	lsrs	r4, r4, #12
 8003078:	0d5b      	lsrs	r3, r3, #21
 800307a:	e7e6      	b.n	800304a <__aeabi_ui2d+0x26>
 800307c:	2300      	movs	r3, #0
 800307e:	2400      	movs	r4, #0
 8003080:	2200      	movs	r2, #0
 8003082:	e7e2      	b.n	800304a <__aeabi_ui2d+0x26>
 8003084:	0000041e 	.word	0x0000041e
 8003088:	00000433 	.word	0x00000433
 800308c:	00000413 	.word	0x00000413
 8003090:	800fffff 	.word	0x800fffff

08003094 <__aeabi_f2d>:
 8003094:	0041      	lsls	r1, r0, #1
 8003096:	0e09      	lsrs	r1, r1, #24
 8003098:	1c4b      	adds	r3, r1, #1
 800309a:	b570      	push	{r4, r5, r6, lr}
 800309c:	b2db      	uxtb	r3, r3
 800309e:	0246      	lsls	r6, r0, #9
 80030a0:	0a75      	lsrs	r5, r6, #9
 80030a2:	0fc4      	lsrs	r4, r0, #31
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	dd14      	ble.n	80030d2 <__aeabi_f2d+0x3e>
 80030a8:	23e0      	movs	r3, #224	; 0xe0
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	076d      	lsls	r5, r5, #29
 80030ae:	0b36      	lsrs	r6, r6, #12
 80030b0:	18cb      	adds	r3, r1, r3
 80030b2:	2100      	movs	r1, #0
 80030b4:	0d0a      	lsrs	r2, r1, #20
 80030b6:	0028      	movs	r0, r5
 80030b8:	0512      	lsls	r2, r2, #20
 80030ba:	4d1c      	ldr	r5, [pc, #112]	; (800312c <__aeabi_f2d+0x98>)
 80030bc:	4332      	orrs	r2, r6
 80030be:	055b      	lsls	r3, r3, #21
 80030c0:	402a      	ands	r2, r5
 80030c2:	085b      	lsrs	r3, r3, #1
 80030c4:	4313      	orrs	r3, r2
 80030c6:	005b      	lsls	r3, r3, #1
 80030c8:	07e4      	lsls	r4, r4, #31
 80030ca:	085b      	lsrs	r3, r3, #1
 80030cc:	4323      	orrs	r3, r4
 80030ce:	0019      	movs	r1, r3
 80030d0:	bd70      	pop	{r4, r5, r6, pc}
 80030d2:	2900      	cmp	r1, #0
 80030d4:	d114      	bne.n	8003100 <__aeabi_f2d+0x6c>
 80030d6:	2d00      	cmp	r5, #0
 80030d8:	d01e      	beq.n	8003118 <__aeabi_f2d+0x84>
 80030da:	0028      	movs	r0, r5
 80030dc:	f000 f8b6 	bl	800324c <__clzsi2>
 80030e0:	280a      	cmp	r0, #10
 80030e2:	dc1c      	bgt.n	800311e <__aeabi_f2d+0x8a>
 80030e4:	230b      	movs	r3, #11
 80030e6:	002a      	movs	r2, r5
 80030e8:	1a1b      	subs	r3, r3, r0
 80030ea:	40da      	lsrs	r2, r3
 80030ec:	0003      	movs	r3, r0
 80030ee:	3315      	adds	r3, #21
 80030f0:	409d      	lsls	r5, r3
 80030f2:	4b0f      	ldr	r3, [pc, #60]	; (8003130 <__aeabi_f2d+0x9c>)
 80030f4:	0312      	lsls	r2, r2, #12
 80030f6:	1a1b      	subs	r3, r3, r0
 80030f8:	055b      	lsls	r3, r3, #21
 80030fa:	0b16      	lsrs	r6, r2, #12
 80030fc:	0d5b      	lsrs	r3, r3, #21
 80030fe:	e7d8      	b.n	80030b2 <__aeabi_f2d+0x1e>
 8003100:	2d00      	cmp	r5, #0
 8003102:	d006      	beq.n	8003112 <__aeabi_f2d+0x7e>
 8003104:	0b32      	lsrs	r2, r6, #12
 8003106:	2680      	movs	r6, #128	; 0x80
 8003108:	0336      	lsls	r6, r6, #12
 800310a:	076d      	lsls	r5, r5, #29
 800310c:	4316      	orrs	r6, r2
 800310e:	4b09      	ldr	r3, [pc, #36]	; (8003134 <__aeabi_f2d+0xa0>)
 8003110:	e7cf      	b.n	80030b2 <__aeabi_f2d+0x1e>
 8003112:	4b08      	ldr	r3, [pc, #32]	; (8003134 <__aeabi_f2d+0xa0>)
 8003114:	2600      	movs	r6, #0
 8003116:	e7cc      	b.n	80030b2 <__aeabi_f2d+0x1e>
 8003118:	2300      	movs	r3, #0
 800311a:	2600      	movs	r6, #0
 800311c:	e7c9      	b.n	80030b2 <__aeabi_f2d+0x1e>
 800311e:	0003      	movs	r3, r0
 8003120:	002a      	movs	r2, r5
 8003122:	3b0b      	subs	r3, #11
 8003124:	409a      	lsls	r2, r3
 8003126:	2500      	movs	r5, #0
 8003128:	e7e3      	b.n	80030f2 <__aeabi_f2d+0x5e>
 800312a:	46c0      	nop			; (mov r8, r8)
 800312c:	800fffff 	.word	0x800fffff
 8003130:	00000389 	.word	0x00000389
 8003134:	000007ff 	.word	0x000007ff

08003138 <__aeabi_d2f>:
 8003138:	b5f0      	push	{r4, r5, r6, r7, lr}
 800313a:	004c      	lsls	r4, r1, #1
 800313c:	0d64      	lsrs	r4, r4, #21
 800313e:	030b      	lsls	r3, r1, #12
 8003140:	1c62      	adds	r2, r4, #1
 8003142:	0f45      	lsrs	r5, r0, #29
 8003144:	0a5b      	lsrs	r3, r3, #9
 8003146:	0552      	lsls	r2, r2, #21
 8003148:	432b      	orrs	r3, r5
 800314a:	0fc9      	lsrs	r1, r1, #31
 800314c:	00c5      	lsls	r5, r0, #3
 800314e:	0d52      	lsrs	r2, r2, #21
 8003150:	2a01      	cmp	r2, #1
 8003152:	dd28      	ble.n	80031a6 <__aeabi_d2f+0x6e>
 8003154:	4a3a      	ldr	r2, [pc, #232]	; (8003240 <__aeabi_d2f+0x108>)
 8003156:	18a6      	adds	r6, r4, r2
 8003158:	2efe      	cmp	r6, #254	; 0xfe
 800315a:	dc1b      	bgt.n	8003194 <__aeabi_d2f+0x5c>
 800315c:	2e00      	cmp	r6, #0
 800315e:	dd3e      	ble.n	80031de <__aeabi_d2f+0xa6>
 8003160:	0180      	lsls	r0, r0, #6
 8003162:	0002      	movs	r2, r0
 8003164:	1e50      	subs	r0, r2, #1
 8003166:	4182      	sbcs	r2, r0
 8003168:	0f6d      	lsrs	r5, r5, #29
 800316a:	432a      	orrs	r2, r5
 800316c:	00db      	lsls	r3, r3, #3
 800316e:	4313      	orrs	r3, r2
 8003170:	075a      	lsls	r2, r3, #29
 8003172:	d004      	beq.n	800317e <__aeabi_d2f+0x46>
 8003174:	220f      	movs	r2, #15
 8003176:	401a      	ands	r2, r3
 8003178:	2a04      	cmp	r2, #4
 800317a:	d000      	beq.n	800317e <__aeabi_d2f+0x46>
 800317c:	3304      	adds	r3, #4
 800317e:	2280      	movs	r2, #128	; 0x80
 8003180:	04d2      	lsls	r2, r2, #19
 8003182:	401a      	ands	r2, r3
 8003184:	d05a      	beq.n	800323c <__aeabi_d2f+0x104>
 8003186:	3601      	adds	r6, #1
 8003188:	2eff      	cmp	r6, #255	; 0xff
 800318a:	d003      	beq.n	8003194 <__aeabi_d2f+0x5c>
 800318c:	019b      	lsls	r3, r3, #6
 800318e:	0a5b      	lsrs	r3, r3, #9
 8003190:	b2f4      	uxtb	r4, r6
 8003192:	e001      	b.n	8003198 <__aeabi_d2f+0x60>
 8003194:	24ff      	movs	r4, #255	; 0xff
 8003196:	2300      	movs	r3, #0
 8003198:	0258      	lsls	r0, r3, #9
 800319a:	05e4      	lsls	r4, r4, #23
 800319c:	0a40      	lsrs	r0, r0, #9
 800319e:	07c9      	lsls	r1, r1, #31
 80031a0:	4320      	orrs	r0, r4
 80031a2:	4308      	orrs	r0, r1
 80031a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031a6:	2c00      	cmp	r4, #0
 80031a8:	d007      	beq.n	80031ba <__aeabi_d2f+0x82>
 80031aa:	431d      	orrs	r5, r3
 80031ac:	d0f2      	beq.n	8003194 <__aeabi_d2f+0x5c>
 80031ae:	2080      	movs	r0, #128	; 0x80
 80031b0:	00db      	lsls	r3, r3, #3
 80031b2:	0480      	lsls	r0, r0, #18
 80031b4:	4303      	orrs	r3, r0
 80031b6:	26ff      	movs	r6, #255	; 0xff
 80031b8:	e7da      	b.n	8003170 <__aeabi_d2f+0x38>
 80031ba:	432b      	orrs	r3, r5
 80031bc:	d003      	beq.n	80031c6 <__aeabi_d2f+0x8e>
 80031be:	2305      	movs	r3, #5
 80031c0:	08db      	lsrs	r3, r3, #3
 80031c2:	2cff      	cmp	r4, #255	; 0xff
 80031c4:	d003      	beq.n	80031ce <__aeabi_d2f+0x96>
 80031c6:	025b      	lsls	r3, r3, #9
 80031c8:	0a5b      	lsrs	r3, r3, #9
 80031ca:	b2e4      	uxtb	r4, r4
 80031cc:	e7e4      	b.n	8003198 <__aeabi_d2f+0x60>
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d032      	beq.n	8003238 <__aeabi_d2f+0x100>
 80031d2:	2080      	movs	r0, #128	; 0x80
 80031d4:	03c0      	lsls	r0, r0, #15
 80031d6:	4303      	orrs	r3, r0
 80031d8:	025b      	lsls	r3, r3, #9
 80031da:	0a5b      	lsrs	r3, r3, #9
 80031dc:	e7dc      	b.n	8003198 <__aeabi_d2f+0x60>
 80031de:	0032      	movs	r2, r6
 80031e0:	3217      	adds	r2, #23
 80031e2:	db14      	blt.n	800320e <__aeabi_d2f+0xd6>
 80031e4:	2280      	movs	r2, #128	; 0x80
 80031e6:	271e      	movs	r7, #30
 80031e8:	0412      	lsls	r2, r2, #16
 80031ea:	4313      	orrs	r3, r2
 80031ec:	1bbf      	subs	r7, r7, r6
 80031ee:	2f1f      	cmp	r7, #31
 80031f0:	dc0f      	bgt.n	8003212 <__aeabi_d2f+0xda>
 80031f2:	4a14      	ldr	r2, [pc, #80]	; (8003244 <__aeabi_d2f+0x10c>)
 80031f4:	4694      	mov	ip, r2
 80031f6:	4464      	add	r4, ip
 80031f8:	002a      	movs	r2, r5
 80031fa:	40a5      	lsls	r5, r4
 80031fc:	002e      	movs	r6, r5
 80031fe:	40a3      	lsls	r3, r4
 8003200:	1e75      	subs	r5, r6, #1
 8003202:	41ae      	sbcs	r6, r5
 8003204:	40fa      	lsrs	r2, r7
 8003206:	4333      	orrs	r3, r6
 8003208:	4313      	orrs	r3, r2
 800320a:	2600      	movs	r6, #0
 800320c:	e7b0      	b.n	8003170 <__aeabi_d2f+0x38>
 800320e:	2400      	movs	r4, #0
 8003210:	e7d5      	b.n	80031be <__aeabi_d2f+0x86>
 8003212:	2202      	movs	r2, #2
 8003214:	4252      	negs	r2, r2
 8003216:	1b96      	subs	r6, r2, r6
 8003218:	001a      	movs	r2, r3
 800321a:	40f2      	lsrs	r2, r6
 800321c:	2f20      	cmp	r7, #32
 800321e:	d009      	beq.n	8003234 <__aeabi_d2f+0xfc>
 8003220:	4809      	ldr	r0, [pc, #36]	; (8003248 <__aeabi_d2f+0x110>)
 8003222:	4684      	mov	ip, r0
 8003224:	4464      	add	r4, ip
 8003226:	40a3      	lsls	r3, r4
 8003228:	432b      	orrs	r3, r5
 800322a:	1e5d      	subs	r5, r3, #1
 800322c:	41ab      	sbcs	r3, r5
 800322e:	2600      	movs	r6, #0
 8003230:	4313      	orrs	r3, r2
 8003232:	e79d      	b.n	8003170 <__aeabi_d2f+0x38>
 8003234:	2300      	movs	r3, #0
 8003236:	e7f7      	b.n	8003228 <__aeabi_d2f+0xf0>
 8003238:	2300      	movs	r3, #0
 800323a:	e7ad      	b.n	8003198 <__aeabi_d2f+0x60>
 800323c:	0034      	movs	r4, r6
 800323e:	e7bf      	b.n	80031c0 <__aeabi_d2f+0x88>
 8003240:	fffffc80 	.word	0xfffffc80
 8003244:	fffffc82 	.word	0xfffffc82
 8003248:	fffffca2 	.word	0xfffffca2

0800324c <__clzsi2>:
 800324c:	211c      	movs	r1, #28
 800324e:	2301      	movs	r3, #1
 8003250:	041b      	lsls	r3, r3, #16
 8003252:	4298      	cmp	r0, r3
 8003254:	d301      	bcc.n	800325a <__clzsi2+0xe>
 8003256:	0c00      	lsrs	r0, r0, #16
 8003258:	3910      	subs	r1, #16
 800325a:	0a1b      	lsrs	r3, r3, #8
 800325c:	4298      	cmp	r0, r3
 800325e:	d301      	bcc.n	8003264 <__clzsi2+0x18>
 8003260:	0a00      	lsrs	r0, r0, #8
 8003262:	3908      	subs	r1, #8
 8003264:	091b      	lsrs	r3, r3, #4
 8003266:	4298      	cmp	r0, r3
 8003268:	d301      	bcc.n	800326e <__clzsi2+0x22>
 800326a:	0900      	lsrs	r0, r0, #4
 800326c:	3904      	subs	r1, #4
 800326e:	a202      	add	r2, pc, #8	; (adr r2, 8003278 <__clzsi2+0x2c>)
 8003270:	5c10      	ldrb	r0, [r2, r0]
 8003272:	1840      	adds	r0, r0, r1
 8003274:	4770      	bx	lr
 8003276:	46c0      	nop			; (mov r8, r8)
 8003278:	02020304 	.word	0x02020304
 800327c:	01010101 	.word	0x01010101
	...

08003288 <__clzdi2>:
 8003288:	b510      	push	{r4, lr}
 800328a:	2900      	cmp	r1, #0
 800328c:	d103      	bne.n	8003296 <__clzdi2+0xe>
 800328e:	f7ff ffdd 	bl	800324c <__clzsi2>
 8003292:	3020      	adds	r0, #32
 8003294:	e002      	b.n	800329c <__clzdi2+0x14>
 8003296:	1c08      	adds	r0, r1, #0
 8003298:	f7ff ffd8 	bl	800324c <__clzsi2>
 800329c:	bd10      	pop	{r4, pc}
 800329e:	46c0      	nop			; (mov r8, r8)

080032a0 <HAL_InitTick>:
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 80032a0:	21fa      	movs	r1, #250	; 0xfa
 80032a2:	4b0a      	ldr	r3, [pc, #40]	; (80032cc <HAL_InitTick+0x2c>)
{
 80032a4:	b570      	push	{r4, r5, r6, lr}
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 80032a6:	0089      	lsls	r1, r1, #2
{
 80032a8:	0005      	movs	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 80032aa:	6818      	ldr	r0, [r3, #0]
 80032ac:	f7fc ff52 	bl	8000154 <__udivsi3>
 80032b0:	f000 fcb4 	bl	8003c1c <HAL_SYSTICK_Config>
 80032b4:	0004      	movs	r4, r0
  {
    status = HAL_ERROR;
 80032b6:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 80032b8:	2c00      	cmp	r4, #0
 80032ba:	d105      	bne.n	80032c8 <HAL_InitTick+0x28>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 80032bc:	3802      	subs	r0, #2
 80032be:	0022      	movs	r2, r4
 80032c0:	0029      	movs	r1, r5
 80032c2:	f000 fc5f 	bl	8003b84 <HAL_NVIC_SetPriority>
 80032c6:	0020      	movs	r0, r4
  }

  /* Return function status */
  return status;
}
 80032c8:	bd70      	pop	{r4, r5, r6, pc}
 80032ca:	46c0      	nop			; (mov r8, r8)
 80032cc:	20000004 	.word	0x20000004

080032d0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032d0:	2302      	movs	r3, #2
 80032d2:	4a08      	ldr	r2, [pc, #32]	; (80032f4 <HAL_Init+0x24>)
{
 80032d4:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032d6:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80032d8:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032da:	430b      	orrs	r3, r1
 80032dc:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80032de:	f7ff ffdf 	bl	80032a0 <HAL_InitTick>
 80032e2:	1e04      	subs	r4, r0, #0
 80032e4:	d103      	bne.n	80032ee <HAL_Init+0x1e>
    HAL_MspInit();
 80032e6:	f004 ffc3 	bl	8008270 <HAL_MspInit>
}
 80032ea:	0020      	movs	r0, r4
 80032ec:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80032ee:	2401      	movs	r4, #1
 80032f0:	e7fb      	b.n	80032ea <HAL_Init+0x1a>
 80032f2:	46c0      	nop			; (mov r8, r8)
 80032f4:	40022000 	.word	0x40022000

080032f8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80032f8:	4a02      	ldr	r2, [pc, #8]	; (8003304 <HAL_IncTick+0xc>)
 80032fa:	6813      	ldr	r3, [r2, #0]
 80032fc:	3301      	adds	r3, #1
 80032fe:	6013      	str	r3, [r2, #0]
}
 8003300:	4770      	bx	lr
 8003302:	46c0      	nop			; (mov r8, r8)
 8003304:	2000022c 	.word	0x2000022c

08003308 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003308:	4b01      	ldr	r3, [pc, #4]	; (8003310 <HAL_GetTick+0x8>)
 800330a:	6818      	ldr	r0, [r3, #0]
}
 800330c:	4770      	bx	lr
 800330e:	46c0      	nop			; (mov r8, r8)
 8003310:	2000022c 	.word	0x2000022c

08003314 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003314:	b570      	push	{r4, r5, r6, lr}
 8003316:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003318:	f7ff fff6 	bl	8003308 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
    wait++;
 800331c:	1c63      	adds	r3, r4, #1
 800331e:	1e5a      	subs	r2, r3, #1
 8003320:	4193      	sbcs	r3, r2
  uint32_t tickstart = HAL_GetTick();
 8003322:	0005      	movs	r5, r0
    wait++;
 8003324:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003326:	f7ff ffef 	bl	8003308 <HAL_GetTick>
 800332a:	1b40      	subs	r0, r0, r5
 800332c:	4284      	cmp	r4, r0
 800332e:	d8fa      	bhi.n	8003326 <HAL_Delay+0x12>
  {
  }
}
 8003330:	bd70      	pop	{r4, r5, r6, pc}
	...

08003334 <ADC_DelayMicroSecond>:
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8003334:	4b08      	ldr	r3, [pc, #32]	; (8003358 <ADC_DelayMicroSecond+0x24>)
{
 8003336:	b513      	push	{r0, r1, r4, lr}
 8003338:	0004      	movs	r4, r0
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 800333a:	4908      	ldr	r1, [pc, #32]	; (800335c <ADC_DelayMicroSecond+0x28>)
 800333c:	6818      	ldr	r0, [r3, #0]
 800333e:	f7fc ff09 	bl	8000154 <__udivsi3>
 8003342:	4344      	muls	r4, r0
 8003344:	9401      	str	r4, [sp, #4]

  while(waitLoopIndex != 0U)
 8003346:	9b01      	ldr	r3, [sp, #4]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d100      	bne.n	800334e <ADC_DelayMicroSecond+0x1a>
  {
    waitLoopIndex--;
  } 
}
 800334c:	bd13      	pop	{r0, r1, r4, pc}
    waitLoopIndex--;
 800334e:	9b01      	ldr	r3, [sp, #4]
 8003350:	3b01      	subs	r3, #1
 8003352:	9301      	str	r3, [sp, #4]
 8003354:	e7f7      	b.n	8003346 <ADC_DelayMicroSecond+0x12>
 8003356:	46c0      	nop			; (mov r8, r8)
 8003358:	20000004 	.word	0x20000004
 800335c:	000f4240 	.word	0x000f4240

08003360 <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003360:	2103      	movs	r1, #3
 8003362:	6803      	ldr	r3, [r0, #0]
{
 8003364:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003366:	689a      	ldr	r2, [r3, #8]
{
 8003368:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 800336a:	400a      	ands	r2, r1
 800336c:	2a01      	cmp	r2, #1
 800336e:	d10d      	bne.n	800338c <ADC_Enable+0x2c>
 8003370:	6819      	ldr	r1, [r3, #0]
 8003372:	4211      	tst	r1, r2
 8003374:	d00a      	beq.n	800338c <ADC_Enable+0x2c>
  return HAL_OK;
 8003376:	2000      	movs	r0, #0
}
 8003378:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800337a:	2310      	movs	r3, #16
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800337c:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800337e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003380:	4313      	orrs	r3, r2
 8003382:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003384:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003386:	4303      	orrs	r3, r0
 8003388:	65a3      	str	r3, [r4, #88]	; 0x58
      return HAL_ERROR;
 800338a:	e7f5      	b.n	8003378 <ADC_Enable+0x18>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800338c:	6899      	ldr	r1, [r3, #8]
 800338e:	4a0f      	ldr	r2, [pc, #60]	; (80033cc <ADC_Enable+0x6c>)
 8003390:	4211      	tst	r1, r2
 8003392:	d1f2      	bne.n	800337a <ADC_Enable+0x1a>
    __HAL_ADC_ENABLE(hadc);
 8003394:	2501      	movs	r5, #1
 8003396:	689a      	ldr	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8003398:	0028      	movs	r0, r5
    __HAL_ADC_ENABLE(hadc);
 800339a:	432a      	orrs	r2, r5
 800339c:	609a      	str	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 800339e:	f7ff ffc9 	bl	8003334 <ADC_DelayMicroSecond>
    tickstart = HAL_GetTick();
 80033a2:	f7ff ffb1 	bl	8003308 <HAL_GetTick>
 80033a6:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80033a8:	6823      	ldr	r3, [r4, #0]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	422b      	tst	r3, r5
 80033ae:	d1e2      	bne.n	8003376 <ADC_Enable+0x16>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80033b0:	f7ff ffaa 	bl	8003308 <HAL_GetTick>
 80033b4:	1b80      	subs	r0, r0, r6
 80033b6:	280a      	cmp	r0, #10
 80033b8:	d9f6      	bls.n	80033a8 <ADC_Enable+0x48>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033ba:	2310      	movs	r3, #16
 80033bc:	6d62      	ldr	r2, [r4, #84]	; 0x54
        return HAL_ERROR;
 80033be:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033c0:	4313      	orrs	r3, r2
 80033c2:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033c4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80033c6:	431d      	orrs	r5, r3
 80033c8:	65a5      	str	r5, [r4, #88]	; 0x58
        return HAL_ERROR;
 80033ca:	e7d5      	b.n	8003378 <ADC_Enable+0x18>
 80033cc:	80000017 	.word	0x80000017

080033d0 <HAL_ADC_Init>:
{
 80033d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80033d2:	0004      	movs	r4, r0
    return HAL_ERROR;
 80033d4:	2001      	movs	r0, #1
  if(hadc == NULL)
 80033d6:	2c00      	cmp	r4, #0
 80033d8:	d100      	bne.n	80033dc <HAL_ADC_Init+0xc>
 80033da:	e0d1      	b.n	8003580 <HAL_ADC_Init+0x1b0>
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80033dc:	4b69      	ldr	r3, [pc, #420]	; (8003584 <HAL_ADC_Init+0x1b4>)
 80033de:	6822      	ldr	r2, [r4, #0]
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d004      	beq.n	80033ee <HAL_ADC_Init+0x1e>
 80033e4:	21ce      	movs	r1, #206	; 0xce
 80033e6:	4868      	ldr	r0, [pc, #416]	; (8003588 <HAL_ADC_Init+0x1b8>)
 80033e8:	0049      	lsls	r1, r1, #1
 80033ea:	f004 f952 	bl	8007692 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 80033ee:	6862      	ldr	r2, [r4, #4]
 80033f0:	4b66      	ldr	r3, [pc, #408]	; (800358c <HAL_ADC_Init+0x1bc>)
 80033f2:	4013      	ands	r3, r2
 80033f4:	d016      	beq.n	8003424 <HAL_ADC_Init+0x54>
 80033f6:	2080      	movs	r0, #128	; 0x80
 80033f8:	0051      	lsls	r1, r2, #1
 80033fa:	0849      	lsrs	r1, r1, #1
 80033fc:	05c0      	lsls	r0, r0, #23
 80033fe:	4281      	cmp	r1, r0
 8003400:	d010      	beq.n	8003424 <HAL_ADC_Init+0x54>
 8003402:	2180      	movs	r1, #128	; 0x80
 8003404:	0609      	lsls	r1, r1, #24
 8003406:	428a      	cmp	r2, r1
 8003408:	d00c      	beq.n	8003424 <HAL_ADC_Init+0x54>
 800340a:	2280      	movs	r2, #128	; 0x80
 800340c:	0352      	lsls	r2, r2, #13
 800340e:	4293      	cmp	r3, r2
 8003410:	d008      	beq.n	8003424 <HAL_ADC_Init+0x54>
 8003412:	2280      	movs	r2, #128	; 0x80
 8003414:	0392      	lsls	r2, r2, #14
 8003416:	4293      	cmp	r3, r2
 8003418:	d004      	beq.n	8003424 <HAL_ADC_Init+0x54>
 800341a:	219e      	movs	r1, #158	; 0x9e
 800341c:	485a      	ldr	r0, [pc, #360]	; (8003588 <HAL_ADC_Init+0x1b8>)
 800341e:	31ff      	adds	r1, #255	; 0xff
 8003420:	f004 f937 	bl	8007692 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8003424:	2318      	movs	r3, #24
 8003426:	68a2      	ldr	r2, [r4, #8]
 8003428:	439a      	bics	r2, r3
 800342a:	d004      	beq.n	8003436 <HAL_ADC_Init+0x66>
 800342c:	21cf      	movs	r1, #207	; 0xcf
 800342e:	4856      	ldr	r0, [pc, #344]	; (8003588 <HAL_ADC_Init+0x1b8>)
 8003430:	0049      	lsls	r1, r1, #1
 8003432:	f004 f92e 	bl	8007692 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8003436:	2320      	movs	r3, #32
 8003438:	68e2      	ldr	r2, [r4, #12]
 800343a:	439a      	bics	r2, r3
 800343c:	d004      	beq.n	8003448 <HAL_ADC_Init+0x78>
 800343e:	21a0      	movs	r1, #160	; 0xa0
 8003440:	4851      	ldr	r0, [pc, #324]	; (8003588 <HAL_ADC_Init+0x1b8>)
 8003442:	31ff      	adds	r1, #255	; 0xff
 8003444:	f004 f925 	bl	8007692 <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8003448:	6923      	ldr	r3, [r4, #16]
 800344a:	3b01      	subs	r3, #1
 800344c:	2b01      	cmp	r3, #1
 800344e:	d904      	bls.n	800345a <HAL_ADC_Init+0x8a>
 8003450:	21d0      	movs	r1, #208	; 0xd0
 8003452:	484d      	ldr	r0, [pc, #308]	; (8003588 <HAL_ADC_Init+0x1b8>)
 8003454:	0049      	lsls	r1, r1, #1
 8003456:	f004 f91c 	bl	8007692 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800345a:	1c66      	adds	r6, r4, #1
 800345c:	7ff3      	ldrb	r3, [r6, #31]
 800345e:	2b01      	cmp	r3, #1
 8003460:	d904      	bls.n	800346c <HAL_ADC_Init+0x9c>
 8003462:	21a2      	movs	r1, #162	; 0xa2
 8003464:	4848      	ldr	r0, [pc, #288]	; (8003588 <HAL_ADC_Init+0x1b8>)
 8003466:	31ff      	adds	r1, #255	; 0xff
 8003468:	f004 f913 	bl	8007692 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 800346c:	1ca3      	adds	r3, r4, #2
 800346e:	9301      	str	r3, [sp, #4]
 8003470:	7fdb      	ldrb	r3, [r3, #31]
 8003472:	2b01      	cmp	r3, #1
 8003474:	d904      	bls.n	8003480 <HAL_ADC_Init+0xb0>
 8003476:	21d1      	movs	r1, #209	; 0xd1
 8003478:	4843      	ldr	r0, [pc, #268]	; (8003588 <HAL_ADC_Init+0x1b8>)
 800347a:	0049      	lsls	r1, r1, #1
 800347c:	f004 f909 	bl	8007692 <assert_failed>
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8003480:	4b43      	ldr	r3, [pc, #268]	; (8003590 <HAL_ADC_Init+0x1c0>)
 8003482:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003484:	421a      	tst	r2, r3
 8003486:	d004      	beq.n	8003492 <HAL_ADC_Init+0xc2>
 8003488:	21a4      	movs	r1, #164	; 0xa4
 800348a:	483f      	ldr	r0, [pc, #252]	; (8003588 <HAL_ADC_Init+0x1b8>)
 800348c:	31ff      	adds	r1, #255	; 0xff
 800348e:	f004 f900 	bl	8007692 <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 8003492:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003494:	2240      	movs	r2, #64	; 0x40
 8003496:	0019      	movs	r1, r3
 8003498:	0018      	movs	r0, r3
 800349a:	4391      	bics	r1, r2
 800349c:	3280      	adds	r2, #128	; 0x80
 800349e:	4390      	bics	r0, r2
 80034a0:	d00f      	beq.n	80034c2 <HAL_ADC_Init+0xf2>
 80034a2:	2280      	movs	r2, #128	; 0x80
 80034a4:	0052      	lsls	r2, r2, #1
 80034a6:	4291      	cmp	r1, r2
 80034a8:	d00b      	beq.n	80034c2 <HAL_ADC_Init+0xf2>
 80034aa:	3280      	adds	r2, #128	; 0x80
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d008      	beq.n	80034c2 <HAL_ADC_Init+0xf2>
 80034b0:	3bc1      	subs	r3, #193	; 0xc1
 80034b2:	3bff      	subs	r3, #255	; 0xff
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d904      	bls.n	80034c2 <HAL_ADC_Init+0xf2>
 80034b8:	21d2      	movs	r1, #210	; 0xd2
 80034ba:	4833      	ldr	r0, [pc, #204]	; (8003588 <HAL_ADC_Init+0x1b8>)
 80034bc:	0049      	lsls	r1, r1, #1
 80034be:	f004 f8e8 	bl	8007692 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 80034c2:	0023      	movs	r3, r4
 80034c4:	332c      	adds	r3, #44	; 0x2c
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d904      	bls.n	80034d6 <HAL_ADC_Init+0x106>
 80034cc:	21a6      	movs	r1, #166	; 0xa6
 80034ce:	482e      	ldr	r0, [pc, #184]	; (8003588 <HAL_ADC_Init+0x1b8>)
 80034d0:	31ff      	adds	r1, #255	; 0xff
 80034d2:	f004 f8de 	bl	8007692 <assert_failed>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 80034d6:	2204      	movs	r2, #4
 80034d8:	6963      	ldr	r3, [r4, #20]
 80034da:	3b04      	subs	r3, #4
 80034dc:	4393      	bics	r3, r2
 80034de:	d004      	beq.n	80034ea <HAL_ADC_Init+0x11a>
 80034e0:	21d3      	movs	r1, #211	; 0xd3
 80034e2:	4829      	ldr	r0, [pc, #164]	; (8003588 <HAL_ADC_Init+0x1b8>)
 80034e4:	0049      	lsls	r1, r1, #1
 80034e6:	f004 f8d4 	bl	8007692 <assert_failed>
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
 80034ea:	4b2a      	ldr	r3, [pc, #168]	; (8003594 <HAL_ADC_Init+0x1c4>)
 80034ec:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80034ee:	421a      	tst	r2, r3
 80034f0:	d004      	beq.n	80034fc <HAL_ADC_Init+0x12c>
 80034f2:	21a8      	movs	r1, #168	; 0xa8
 80034f4:	4824      	ldr	r0, [pc, #144]	; (8003588 <HAL_ADC_Init+0x1b8>)
 80034f6:	31ff      	adds	r1, #255	; 0xff
 80034f8:	f004 f8cb 	bl	8007692 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
 80034fc:	69a3      	ldr	r3, [r4, #24]
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d904      	bls.n	800350c <HAL_ADC_Init+0x13c>
 8003502:	21d4      	movs	r1, #212	; 0xd4
 8003504:	4820      	ldr	r0, [pc, #128]	; (8003588 <HAL_ADC_Init+0x1b8>)
 8003506:	0049      	lsls	r1, r1, #1
 8003508:	f004 f8c3 	bl	8007692 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerFrequencyMode));
 800350c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800350e:	2b01      	cmp	r3, #1
 8003510:	d904      	bls.n	800351c <HAL_ADC_Init+0x14c>
 8003512:	21aa      	movs	r1, #170	; 0xaa
 8003514:	481c      	ldr	r0, [pc, #112]	; (8003588 <HAL_ADC_Init+0x1b8>)
 8003516:	31ff      	adds	r1, #255	; 0xff
 8003518:	f004 f8bb 	bl	8007692 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoPowerOff));
 800351c:	69e3      	ldr	r3, [r4, #28]
 800351e:	2b01      	cmp	r3, #1
 8003520:	d904      	bls.n	800352c <HAL_ADC_Init+0x15c>
 8003522:	21d5      	movs	r1, #213	; 0xd5
 8003524:	4818      	ldr	r0, [pc, #96]	; (8003588 <HAL_ADC_Init+0x1b8>)
 8003526:	0049      	lsls	r1, r1, #1
 8003528:	f004 f8b3 	bl	8007692 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTime));
 800352c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800352e:	2b07      	cmp	r3, #7
 8003530:	d904      	bls.n	800353c <HAL_ADC_Init+0x16c>
 8003532:	21ac      	movs	r1, #172	; 0xac
 8003534:	4814      	ldr	r0, [pc, #80]	; (8003588 <HAL_ADC_Init+0x1b8>)
 8003536:	31ff      	adds	r1, #255	; 0xff
 8003538:	f004 f8ab 	bl	8007692 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));
 800353c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800353e:	2b01      	cmp	r3, #1
 8003540:	d904      	bls.n	800354c <HAL_ADC_Init+0x17c>
 8003542:	21d6      	movs	r1, #214	; 0xd6
 8003544:	4810      	ldr	r0, [pc, #64]	; (8003588 <HAL_ADC_Init+0x1b8>)
 8003546:	0049      	lsls	r1, r1, #1
 8003548:	f004 f8a3 	bl	8007692 <assert_failed>
  if(hadc->State == HAL_ADC_STATE_RESET)
 800354c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800354e:	2b00      	cmp	r3, #0
 8003550:	d106      	bne.n	8003560 <HAL_ADC_Init+0x190>
    hadc->Lock = HAL_UNLOCKED;
 8003552:	0022      	movs	r2, r4
 8003554:	3250      	adds	r2, #80	; 0x50
    ADC_CLEAR_ERRORCODE(hadc);
 8003556:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_ADC_MspInit(hadc);
 8003558:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 800355a:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 800355c:	f004 fe96 	bl	800828c <HAL_ADC_MspInit>
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003560:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003562:	06db      	lsls	r3, r3, #27
 8003564:	d404      	bmi.n	8003570 <HAL_ADC_Init+0x1a0>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8003566:	2304      	movs	r3, #4
 8003568:	6822      	ldr	r2, [r4, #0]
 800356a:	6891      	ldr	r1, [r2, #8]
 800356c:	4019      	ands	r1, r3
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 800356e:	d013      	beq.n	8003598 <HAL_ADC_Init+0x1c8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003570:	2310      	movs	r3, #16
 8003572:	6d62      	ldr	r2, [r4, #84]	; 0x54
    return HAL_ERROR;
 8003574:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003576:	4313      	orrs	r3, r2
 8003578:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 800357a:	2300      	movs	r3, #0
 800357c:	3450      	adds	r4, #80	; 0x50
 800357e:	7023      	strb	r3, [r4, #0]
}
 8003580:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003582:	46c0      	nop			; (mov r8, r8)
 8003584:	40012400 	.word	0x40012400
 8003588:	0800be60 	.word	0x0800be60
 800358c:	fff3ffff 	.word	0xfff3ffff
 8003590:	fffff3ff 	.word	0xfffff3ff
 8003594:	ffffefff 	.word	0xffffefff
  ADC_STATE_CLR_SET(hadc->State,
 8003598:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800359a:	486a      	ldr	r0, [pc, #424]	; (8003744 <HAL_ADC_Init+0x374>)
 800359c:	4018      	ands	r0, r3
 800359e:	2302      	movs	r3, #2
 80035a0:	4303      	orrs	r3, r0
 80035a2:	6563      	str	r3, [r4, #84]	; 0x54
  if (ADC_IS_ENABLE(hadc) == RESET)
 80035a4:	2303      	movs	r3, #3
 80035a6:	6890      	ldr	r0, [r2, #8]
 80035a8:	4018      	ands	r0, r3
 80035aa:	4b67      	ldr	r3, [pc, #412]	; (8003748 <HAL_ADC_Init+0x378>)
 80035ac:	2801      	cmp	r0, #1
 80035ae:	d102      	bne.n	80035b6 <HAL_ADC_Init+0x1e6>
 80035b0:	6817      	ldr	r7, [r2, #0]
 80035b2:	4207      	tst	r7, r0
 80035b4:	d11a      	bne.n	80035ec <HAL_ADC_Init+0x21c>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 80035b6:	2580      	movs	r5, #128	; 0x80
 80035b8:	6867      	ldr	r7, [r4, #4]
 80035ba:	05ed      	lsls	r5, r5, #23
 80035bc:	0078      	lsls	r0, r7, #1
 80035be:	0840      	lsrs	r0, r0, #1
 80035c0:	42a8      	cmp	r0, r5
 80035c2:	d004      	beq.n	80035ce <HAL_ADC_Init+0x1fe>
 80035c4:	2080      	movs	r0, #128	; 0x80
 80035c6:	0600      	lsls	r0, r0, #24
 80035c8:	4287      	cmp	r7, r0
 80035ca:	d000      	beq.n	80035ce <HAL_ADC_Init+0x1fe>
 80035cc:	e09e      	b.n	800370c <HAL_ADC_Init+0x33c>
 80035ce:	6910      	ldr	r0, [r2, #16]
 80035d0:	0080      	lsls	r0, r0, #2
 80035d2:	0880      	lsrs	r0, r0, #2
 80035d4:	6110      	str	r0, [r2, #16]
 80035d6:	6910      	ldr	r0, [r2, #16]
 80035d8:	4307      	orrs	r7, r0
 80035da:	6117      	str	r7, [r2, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 80035dc:	2718      	movs	r7, #24
 80035de:	68d0      	ldr	r0, [r2, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 80035e0:	68a5      	ldr	r5, [r4, #8]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 80035e2:	43b8      	bics	r0, r7
 80035e4:	60d0      	str	r0, [r2, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 80035e6:	68d0      	ldr	r0, [r2, #12]
 80035e8:	4328      	orrs	r0, r5
 80035ea:	60d0      	str	r0, [r2, #12]
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	4857      	ldr	r0, [pc, #348]	; (800374c <HAL_ADC_Init+0x37c>)
 80035f0:	4002      	ands	r2, r0
 80035f2:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 80035f4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80035f6:	6818      	ldr	r0, [r3, #0]
 80035f8:	0652      	lsls	r2, r2, #25
 80035fa:	4302      	orrs	r2, r0
 80035fc:	601a      	str	r2, [r3, #0]
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80035fe:	2380      	movs	r3, #128	; 0x80
 8003600:	6822      	ldr	r2, [r4, #0]
 8003602:	055b      	lsls	r3, r3, #21
 8003604:	6890      	ldr	r0, [r2, #8]
 8003606:	4218      	tst	r0, r3
 8003608:	d102      	bne.n	8003610 <HAL_ADC_Init+0x240>
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 800360a:	6890      	ldr	r0, [r2, #8]
 800360c:	4303      	orrs	r3, r0
 800360e:	6093      	str	r3, [r2, #8]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8003610:	68d3      	ldr	r3, [r2, #12]
 8003612:	484f      	ldr	r0, [pc, #316]	; (8003750 <HAL_ADC_Init+0x380>)
 8003614:	4003      	ands	r3, r0
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8003616:	6920      	ldr	r0, [r4, #16]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8003618:	60d3      	str	r3, [r2, #12]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800361a:	68d7      	ldr	r7, [r2, #12]
 800361c:	68e3      	ldr	r3, [r4, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 800361e:	2802      	cmp	r0, #2
 8003620:	d100      	bne.n	8003624 <HAL_ADC_Init+0x254>
 8003622:	2104      	movs	r1, #4
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003624:	6b25      	ldr	r5, [r4, #48]	; 0x30
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003626:	7ff0      	ldrb	r0, [r6, #31]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003628:	432b      	orrs	r3, r5
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800362a:	69a5      	ldr	r5, [r4, #24]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800362c:	433b      	orrs	r3, r7
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800362e:	03ae      	lsls	r6, r5, #14
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8003630:	69e5      	ldr	r5, [r4, #28]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003632:	4333      	orrs	r3, r6
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8003634:	03ee      	lsls	r6, r5, #15
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003636:	4333      	orrs	r3, r6
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003638:	0346      	lsls	r6, r0, #13
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800363a:	4333      	orrs	r3, r6
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800363c:	0026      	movs	r6, r4
 800363e:	362c      	adds	r6, #44	; 0x2c
 8003640:	7836      	ldrb	r6, [r6, #0]
 8003642:	0076      	lsls	r6, r6, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003644:	4333      	orrs	r3, r6
 8003646:	430b      	orrs	r3, r1
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003648:	21c2      	movs	r1, #194	; 0xc2
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800364a:	60d3      	str	r3, [r2, #12]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800364c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800364e:	31ff      	adds	r1, #255	; 0xff
 8003650:	428b      	cmp	r3, r1
 8003652:	d004      	beq.n	800365e <HAL_ADC_Init+0x28e>
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8003654:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8003656:	68d1      	ldr	r1, [r2, #12]
 8003658:	432b      	orrs	r3, r5
 800365a:	430b      	orrs	r3, r1
 800365c:	60d3      	str	r3, [r2, #12]
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800365e:	1ca3      	adds	r3, r4, #2
 8003660:	7fdb      	ldrb	r3, [r3, #31]
 8003662:	2b01      	cmp	r3, #1
 8003664:	d106      	bne.n	8003674 <HAL_ADC_Init+0x2a4>
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8003666:	2800      	cmp	r0, #0
 8003668:	d15c      	bne.n	8003724 <HAL_ADC_Init+0x354>
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 800366a:	2380      	movs	r3, #128	; 0x80
 800366c:	68d1      	ldr	r1, [r2, #12]
 800366e:	025b      	lsls	r3, r3, #9
 8003670:	430b      	orrs	r3, r1
 8003672:	60d3      	str	r3, [r2, #12]
  if (hadc->Init.OversamplingMode == ENABLE)
 8003674:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003676:	2b01      	cmp	r3, #1
 8003678:	d15c      	bne.n	8003734 <HAL_ADC_Init+0x364>
    assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversample.Ratio));
 800367a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800367c:	291c      	cmp	r1, #28
 800367e:	d805      	bhi.n	800368c <HAL_ADC_Init+0x2bc>
 8003680:	4a34      	ldr	r2, [pc, #208]	; (8003754 <HAL_ADC_Init+0x384>)
 8003682:	40ca      	lsrs	r2, r1
 8003684:	4393      	bics	r3, r2
 8003686:	b2db      	uxtb	r3, r3
 8003688:	2b00      	cmp	r3, #0
 800368a:	d004      	beq.n	8003696 <HAL_ADC_Init+0x2c6>
 800368c:	2193      	movs	r1, #147	; 0x93
 800368e:	4832      	ldr	r0, [pc, #200]	; (8003758 <HAL_ADC_Init+0x388>)
 8003690:	0089      	lsls	r1, r1, #2
 8003692:	f003 fffe 	bl	8007692 <assert_failed>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversample.RightBitShift));
 8003696:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003698:	2260      	movs	r2, #96	; 0x60
 800369a:	0019      	movs	r1, r3
 800369c:	4391      	bics	r1, r2
 800369e:	d009      	beq.n	80036b4 <HAL_ADC_Init+0x2e4>
 80036a0:	2980      	cmp	r1, #128	; 0x80
 80036a2:	d007      	beq.n	80036b4 <HAL_ADC_Init+0x2e4>
 80036a4:	2280      	movs	r2, #128	; 0x80
 80036a6:	0052      	lsls	r2, r2, #1
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d003      	beq.n	80036b4 <HAL_ADC_Init+0x2e4>
 80036ac:	492b      	ldr	r1, [pc, #172]	; (800375c <HAL_ADC_Init+0x38c>)
 80036ae:	482a      	ldr	r0, [pc, #168]	; (8003758 <HAL_ADC_Init+0x388>)
 80036b0:	f003 ffef 	bl	8007692 <assert_failed>
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversample.TriggeredMode));
 80036b4:	4b2a      	ldr	r3, [pc, #168]	; (8003760 <HAL_ADC_Init+0x390>)
 80036b6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80036b8:	421a      	tst	r2, r3
 80036ba:	d003      	beq.n	80036c4 <HAL_ADC_Init+0x2f4>
 80036bc:	4929      	ldr	r1, [pc, #164]	; (8003764 <HAL_ADC_Init+0x394>)
 80036be:	4826      	ldr	r0, [pc, #152]	; (8003758 <HAL_ADC_Init+0x388>)
 80036c0:	f003 ffe7 	bl	8007692 <assert_failed>
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 80036c4:	6822      	ldr	r2, [r4, #0]
 80036c6:	4928      	ldr	r1, [pc, #160]	; (8003768 <HAL_ADC_Init+0x398>)
 80036c8:	6913      	ldr	r3, [r2, #16]
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80036ca:	6c60      	ldr	r0, [r4, #68]	; 0x44
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 80036cc:	400b      	ands	r3, r1
 80036ce:	6113      	str	r3, [r2, #16]
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80036d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80036d2:	6911      	ldr	r1, [r2, #16]
 80036d4:	4303      	orrs	r3, r0
                               hadc->Init.Oversample.RightBitShift             |
 80036d6:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80036d8:	4303      	orrs	r3, r0
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80036da:	430b      	orrs	r3, r1
 80036dc:	6113      	str	r3, [r2, #16]
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80036de:	2301      	movs	r3, #1
 80036e0:	6911      	ldr	r1, [r2, #16]
 80036e2:	430b      	orrs	r3, r1
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80036e4:	6113      	str	r3, [r2, #16]
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80036e6:	2107      	movs	r1, #7
 80036e8:	6823      	ldr	r3, [r4, #0]
  ADC_CLEAR_ERRORCODE(hadc);
 80036ea:	2000      	movs	r0, #0
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80036ec:	695a      	ldr	r2, [r3, #20]
 80036ee:	438a      	bics	r2, r1
 80036f0:	615a      	str	r2, [r3, #20]
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80036f2:	695a      	ldr	r2, [r3, #20]
 80036f4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80036f6:	430a      	orrs	r2, r1
 80036f8:	615a      	str	r2, [r3, #20]
  ADC_STATE_CLR_SET(hadc->State,
 80036fa:	2203      	movs	r2, #3
  ADC_CLEAR_ERRORCODE(hadc);
 80036fc:	65a0      	str	r0, [r4, #88]	; 0x58
  ADC_STATE_CLR_SET(hadc->State,
 80036fe:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003700:	4393      	bics	r3, r2
 8003702:	001a      	movs	r2, r3
 8003704:	2301      	movs	r3, #1
 8003706:	4313      	orrs	r3, r2
 8003708:	6563      	str	r3, [r4, #84]	; 0x54
  return HAL_OK;
 800370a:	e739      	b.n	8003580 <HAL_ADC_Init+0x1b0>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 800370c:	6910      	ldr	r0, [r2, #16]
 800370e:	4d17      	ldr	r5, [pc, #92]	; (800376c <HAL_ADC_Init+0x39c>)
 8003710:	0080      	lsls	r0, r0, #2
 8003712:	0880      	lsrs	r0, r0, #2
 8003714:	6110      	str	r0, [r2, #16]
 8003716:	6818      	ldr	r0, [r3, #0]
 8003718:	4028      	ands	r0, r5
 800371a:	6018      	str	r0, [r3, #0]
 800371c:	6818      	ldr	r0, [r3, #0]
 800371e:	4307      	orrs	r7, r0
 8003720:	601f      	str	r7, [r3, #0]
 8003722:	e75b      	b.n	80035dc <HAL_ADC_Init+0x20c>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003724:	2120      	movs	r1, #32
 8003726:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003728:	4301      	orrs	r1, r0
 800372a:	6561      	str	r1, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800372c:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800372e:	430b      	orrs	r3, r1
 8003730:	65a3      	str	r3, [r4, #88]	; 0x58
 8003732:	e79f      	b.n	8003674 <HAL_ADC_Init+0x2a4>
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8003734:	2101      	movs	r1, #1
 8003736:	6913      	ldr	r3, [r2, #16]
 8003738:	420b      	tst	r3, r1
 800373a:	d0d4      	beq.n	80036e6 <HAL_ADC_Init+0x316>
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 800373c:	6913      	ldr	r3, [r2, #16]
 800373e:	438b      	bics	r3, r1
 8003740:	e7d0      	b.n	80036e4 <HAL_ADC_Init+0x314>
 8003742:	46c0      	nop			; (mov r8, r8)
 8003744:	fffffefd 	.word	0xfffffefd
 8003748:	40012708 	.word	0x40012708
 800374c:	fdffffff 	.word	0xfdffffff
 8003750:	fffe0219 	.word	0xfffe0219
 8003754:	11111111 	.word	0x11111111
 8003758:	0800be60 	.word	0x0800be60
 800375c:	0000024d 	.word	0x0000024d
 8003760:	fffffdff 	.word	0xfffffdff
 8003764:	0000024e 	.word	0x0000024e
 8003768:	fffffc03 	.word	0xfffffc03
 800376c:	ffc3ffff 	.word	0xffc3ffff

08003770 <HAL_ADC_Start_DMA>:
{
 8003770:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8003772:	4b24      	ldr	r3, [pc, #144]	; (8003804 <HAL_ADC_Start_DMA+0x94>)
{
 8003774:	9201      	str	r2, [sp, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8003776:	6802      	ldr	r2, [r0, #0]
{
 8003778:	0004      	movs	r4, r0
 800377a:	000f      	movs	r7, r1
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 800377c:	429a      	cmp	r2, r3
 800377e:	d003      	beq.n	8003788 <HAL_ADC_Start_DMA+0x18>
 8003780:	4921      	ldr	r1, [pc, #132]	; (8003808 <HAL_ADC_Start_DMA+0x98>)
 8003782:	4822      	ldr	r0, [pc, #136]	; (800380c <HAL_ADC_Start_DMA+0x9c>)
 8003784:	f003 ff85 	bl	8007692 <assert_failed>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003788:	6823      	ldr	r3, [r4, #0]
    tmp_hal_status = HAL_BUSY;
 800378a:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	075b      	lsls	r3, r3, #29
 8003790:	d430      	bmi.n	80037f4 <HAL_ADC_Start_DMA+0x84>
    __HAL_LOCK(hadc);
 8003792:	0026      	movs	r6, r4
 8003794:	3650      	adds	r6, #80	; 0x50
 8003796:	7833      	ldrb	r3, [r6, #0]
 8003798:	2b01      	cmp	r3, #1
 800379a:	d02b      	beq.n	80037f4 <HAL_ADC_Start_DMA+0x84>
 800379c:	2301      	movs	r3, #1
 800379e:	7033      	strb	r3, [r6, #0]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80037a0:	69e3      	ldr	r3, [r4, #28]
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	d127      	bne.n	80037f6 <HAL_ADC_Start_DMA+0x86>
      ADC_STATE_CLR_SET(hadc->State,
 80037a6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80037a8:	4a19      	ldr	r2, [pc, #100]	; (8003810 <HAL_ADC_Start_DMA+0xa0>)
      ADC_CLEAR_ERRORCODE(hadc);
 80037aa:	2500      	movs	r5, #0
      ADC_STATE_CLR_SET(hadc->State,
 80037ac:	401a      	ands	r2, r3
 80037ae:	2380      	movs	r3, #128	; 0x80
 80037b0:	005b      	lsls	r3, r3, #1
 80037b2:	4313      	orrs	r3, r2
 80037b4:	6563      	str	r3, [r4, #84]	; 0x54
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80037b6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80037b8:	4b16      	ldr	r3, [pc, #88]	; (8003814 <HAL_ADC_Start_DMA+0xa4>)
      ADC_CLEAR_ERRORCODE(hadc);
 80037ba:	65a5      	str	r5, [r4, #88]	; 0x58
      __HAL_UNLOCK(hadc);
 80037bc:	7035      	strb	r5, [r6, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80037be:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80037c0:	4b15      	ldr	r3, [pc, #84]	; (8003818 <HAL_ADC_Start_DMA+0xa8>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80037c2:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80037c4:	6303      	str	r3, [r0, #48]	; 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80037c6:	4b15      	ldr	r3, [pc, #84]	; (800381c <HAL_ADC_Start_DMA+0xac>)
 80037c8:	6343      	str	r3, [r0, #52]	; 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80037ca:	231c      	movs	r3, #28
 80037cc:	600b      	str	r3, [r1, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80037ce:	684a      	ldr	r2, [r1, #4]
 80037d0:	3b0c      	subs	r3, #12
 80037d2:	4313      	orrs	r3, r2
 80037d4:	604b      	str	r3, [r1, #4]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80037d6:	2301      	movs	r3, #1
 80037d8:	68ca      	ldr	r2, [r1, #12]
 80037da:	4313      	orrs	r3, r2
 80037dc:	60cb      	str	r3, [r1, #12]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80037de:	003a      	movs	r2, r7
 80037e0:	3140      	adds	r1, #64	; 0x40
 80037e2:	9b01      	ldr	r3, [sp, #4]
 80037e4:	f000 faf8 	bl	8003dd8 <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80037e8:	2304      	movs	r3, #4
 80037ea:	0028      	movs	r0, r5
 80037ec:	6822      	ldr	r2, [r4, #0]
 80037ee:	6891      	ldr	r1, [r2, #8]
 80037f0:	430b      	orrs	r3, r1
 80037f2:	6093      	str	r3, [r2, #8]
}
 80037f4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      tmp_hal_status = ADC_Enable(hadc);
 80037f6:	0020      	movs	r0, r4
 80037f8:	f7ff fdb2 	bl	8003360 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80037fc:	2800      	cmp	r0, #0
 80037fe:	d1f9      	bne.n	80037f4 <HAL_ADC_Start_DMA+0x84>
 8003800:	e7d1      	b.n	80037a6 <HAL_ADC_Start_DMA+0x36>
 8003802:	46c0      	nop			; (mov r8, r8)
 8003804:	40012400 	.word	0x40012400
 8003808:	000005d9 	.word	0x000005d9
 800380c:	0800be60 	.word	0x0800be60
 8003810:	fffff0fe 	.word	0xfffff0fe
 8003814:	08003825 	.word	0x08003825
 8003818:	08003897 	.word	0x08003897
 800381c:	080038a5 	.word	0x080038a5

08003820 <HAL_ADC_ConvCpltCallback>:
 8003820:	4770      	bx	lr
	...

08003824 <ADC_DMAConvCplt>:
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003824:	2250      	movs	r2, #80	; 0x50
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003826:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
 8003828:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800382a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800382c:	4211      	tst	r1, r2
 800382e:	d12b      	bne.n	8003888 <ADC_DMAConvCplt+0x64>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003830:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003832:	32b1      	adds	r2, #177	; 0xb1
 8003834:	32ff      	adds	r2, #255	; 0xff
 8003836:	430a      	orrs	r2, r1
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003838:	21c0      	movs	r1, #192	; 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800383a:	655a      	str	r2, [r3, #84]	; 0x54
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	0109      	lsls	r1, r1, #4
 8003840:	68d0      	ldr	r0, [r2, #12]
 8003842:	4208      	tst	r0, r1
 8003844:	d113      	bne.n	800386e <ADC_DMAConvCplt+0x4a>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003846:	1c59      	adds	r1, r3, #1
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003848:	7fc9      	ldrb	r1, [r1, #31]
 800384a:	2900      	cmp	r1, #0
 800384c:	d10f      	bne.n	800386e <ADC_DMAConvCplt+0x4a>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800384e:	6811      	ldr	r1, [r2, #0]
 8003850:	0709      	lsls	r1, r1, #28
 8003852:	d50c      	bpl.n	800386e <ADC_DMAConvCplt+0x4a>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003854:	6891      	ldr	r1, [r2, #8]
 8003856:	0749      	lsls	r1, r1, #29
 8003858:	d40d      	bmi.n	8003876 <ADC_DMAConvCplt+0x52>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800385a:	200c      	movs	r0, #12
 800385c:	6851      	ldr	r1, [r2, #4]
 800385e:	4381      	bics	r1, r0
 8003860:	6051      	str	r1, [r2, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8003862:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003864:	490a      	ldr	r1, [pc, #40]	; (8003890 <ADC_DMAConvCplt+0x6c>)
 8003866:	4011      	ands	r1, r2
 8003868:	2201      	movs	r2, #1
 800386a:	430a      	orrs	r2, r1
 800386c:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 800386e:	0018      	movs	r0, r3
 8003870:	f7ff ffd6 	bl	8003820 <HAL_ADC_ConvCpltCallback>
}
 8003874:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003876:	2220      	movs	r2, #32
 8003878:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800387a:	430a      	orrs	r2, r1
 800387c:	655a      	str	r2, [r3, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800387e:	2201      	movs	r2, #1
 8003880:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8003882:	430a      	orrs	r2, r1
 8003884:	659a      	str	r2, [r3, #88]	; 0x58
 8003886:	e7f2      	b.n	800386e <ADC_DMAConvCplt+0x4a>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003888:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800388a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800388c:	4798      	blx	r3
}
 800388e:	e7f1      	b.n	8003874 <ADC_DMAConvCplt+0x50>
 8003890:	fffffefe 	.word	0xfffffefe

08003894 <HAL_ADC_ConvHalfCpltCallback>:
 8003894:	4770      	bx	lr

08003896 <ADC_DMAHalfConvCplt>:
{
 8003896:	b510      	push	{r4, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8003898:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800389a:	f7ff fffb 	bl	8003894 <HAL_ADC_ConvHalfCpltCallback>
}
 800389e:	bd10      	pop	{r4, pc}

080038a0 <HAL_ADC_LevelOutOfWindowCallback>:
 80038a0:	4770      	bx	lr

080038a2 <HAL_ADC_ErrorCallback>:
}
 80038a2:	4770      	bx	lr

080038a4 <ADC_DMAError>:
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80038a4:	2340      	movs	r3, #64	; 0x40
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80038a6:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 80038a8:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80038aa:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80038ac:	4313      	orrs	r3, r2
 80038ae:	6543      	str	r3, [r0, #84]	; 0x54
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80038b0:	2304      	movs	r3, #4
 80038b2:	6d82      	ldr	r2, [r0, #88]	; 0x58
 80038b4:	4313      	orrs	r3, r2
 80038b6:	6583      	str	r3, [r0, #88]	; 0x58
  HAL_ADC_ErrorCallback(hadc); 
 80038b8:	f7ff fff3 	bl	80038a2 <HAL_ADC_ErrorCallback>
}
 80038bc:	bd10      	pop	{r4, pc}
	...

080038c0 <HAL_ADC_IRQHandler>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80038c0:	4b44      	ldr	r3, [pc, #272]	; (80039d4 <HAL_ADC_IRQHandler+0x114>)
 80038c2:	6802      	ldr	r2, [r0, #0]
{
 80038c4:	b570      	push	{r4, r5, r6, lr}
 80038c6:	0004      	movs	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d003      	beq.n	80038d4 <HAL_ADC_IRQHandler+0x14>
 80038cc:	4942      	ldr	r1, [pc, #264]	; (80039d8 <HAL_ADC_IRQHandler+0x118>)
 80038ce:	4843      	ldr	r0, [pc, #268]	; (80039dc <HAL_ADC_IRQHandler+0x11c>)
 80038d0:	f003 fedf 	bl	8007692 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80038d4:	1c65      	adds	r5, r4, #1
 80038d6:	7feb      	ldrb	r3, [r5, #31]
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d903      	bls.n	80038e4 <HAL_ADC_IRQHandler+0x24>
 80038dc:	4940      	ldr	r1, [pc, #256]	; (80039e0 <HAL_ADC_IRQHandler+0x120>)
 80038de:	483f      	ldr	r0, [pc, #252]	; (80039dc <HAL_ADC_IRQHandler+0x11c>)
 80038e0:	f003 fed7 	bl	8007692 <assert_failed>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 80038e4:	2204      	movs	r2, #4
 80038e6:	6963      	ldr	r3, [r4, #20]
 80038e8:	3b04      	subs	r3, #4
 80038ea:	4393      	bics	r3, r2
 80038ec:	d003      	beq.n	80038f6 <HAL_ADC_IRQHandler+0x36>
 80038ee:	493d      	ldr	r1, [pc, #244]	; (80039e4 <HAL_ADC_IRQHandler+0x124>)
 80038f0:	483a      	ldr	r0, [pc, #232]	; (80039dc <HAL_ADC_IRQHandler+0x11c>)
 80038f2:	f003 fece 	bl	8007692 <assert_failed>
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80038f6:	2204      	movs	r2, #4
 80038f8:	6823      	ldr	r3, [r4, #0]
 80038fa:	6819      	ldr	r1, [r3, #0]
 80038fc:	4211      	tst	r1, r2
 80038fe:	d002      	beq.n	8003906 <HAL_ADC_IRQHandler+0x46>
 8003900:	6859      	ldr	r1, [r3, #4]
 8003902:	4211      	tst	r1, r2
 8003904:	d106      	bne.n	8003914 <HAL_ADC_IRQHandler+0x54>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8003906:	2208      	movs	r2, #8
 8003908:	6819      	ldr	r1, [r3, #0]
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 800390a:	4211      	tst	r1, r2
 800390c:	d02b      	beq.n	8003966 <HAL_ADC_IRQHandler+0xa6>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 800390e:	6859      	ldr	r1, [r3, #4]
 8003910:	4211      	tst	r1, r2
 8003912:	d028      	beq.n	8003966 <HAL_ADC_IRQHandler+0xa6>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003914:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003916:	06d2      	lsls	r2, r2, #27
 8003918:	d404      	bmi.n	8003924 <HAL_ADC_IRQHandler+0x64>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800391a:	2280      	movs	r2, #128	; 0x80
 800391c:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800391e:	0092      	lsls	r2, r2, #2
 8003920:	430a      	orrs	r2, r1
 8003922:	6562      	str	r2, [r4, #84]	; 0x54
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003924:	22c0      	movs	r2, #192	; 0xc0
 8003926:	68d9      	ldr	r1, [r3, #12]
 8003928:	0112      	lsls	r2, r2, #4
 800392a:	4211      	tst	r1, r2
 800392c:	d112      	bne.n	8003954 <HAL_ADC_IRQHandler+0x94>
 800392e:	7fea      	ldrb	r2, [r5, #31]
 8003930:	2a00      	cmp	r2, #0
 8003932:	d10f      	bne.n	8003954 <HAL_ADC_IRQHandler+0x94>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	0712      	lsls	r2, r2, #28
 8003938:	d50c      	bpl.n	8003954 <HAL_ADC_IRQHandler+0x94>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800393a:	689a      	ldr	r2, [r3, #8]
 800393c:	0752      	lsls	r2, r2, #29
 800393e:	d43f      	bmi.n	80039c0 <HAL_ADC_IRQHandler+0x100>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003940:	210c      	movs	r1, #12
 8003942:	685a      	ldr	r2, [r3, #4]
 8003944:	438a      	bics	r2, r1
 8003946:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8003948:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800394a:	4a27      	ldr	r2, [pc, #156]	; (80039e8 <HAL_ADC_IRQHandler+0x128>)
 800394c:	401a      	ands	r2, r3
 800394e:	2301      	movs	r3, #1
 8003950:	4313      	orrs	r3, r2
 8003952:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8003954:	0020      	movs	r0, r4
 8003956:	f7ff ff63 	bl	8003820 <HAL_ADC_ConvCpltCallback>
    if (hadc->Init.LowPowerAutoWait != ENABLE)
 800395a:	69a3      	ldr	r3, [r4, #24]
 800395c:	2b01      	cmp	r3, #1
 800395e:	d002      	beq.n	8003966 <HAL_ADC_IRQHandler+0xa6>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003960:	220c      	movs	r2, #12
 8003962:	6823      	ldr	r3, [r4, #0]
 8003964:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8003966:	2580      	movs	r5, #128	; 0x80
 8003968:	6823      	ldr	r3, [r4, #0]
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	422a      	tst	r2, r5
 800396e:	d00c      	beq.n	800398a <HAL_ADC_IRQHandler+0xca>
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	422b      	tst	r3, r5
 8003974:	d009      	beq.n	800398a <HAL_ADC_IRQHandler+0xca>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003976:	2380      	movs	r3, #128	; 0x80
 8003978:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800397a:	025b      	lsls	r3, r3, #9
 800397c:	4313      	orrs	r3, r2
 800397e:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003980:	0020      	movs	r0, r4
 8003982:	f7ff ff8d 	bl	80038a0 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003986:	6823      	ldr	r3, [r4, #0]
 8003988:	601d      	str	r5, [r3, #0]
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 800398a:	2210      	movs	r2, #16
 800398c:	6823      	ldr	r3, [r4, #0]
 800398e:	6819      	ldr	r1, [r3, #0]
 8003990:	4211      	tst	r1, r2
 8003992:	d014      	beq.n	80039be <HAL_ADC_IRQHandler+0xfe>
 8003994:	6859      	ldr	r1, [r3, #4]
 8003996:	4211      	tst	r1, r2
 8003998:	d011      	beq.n	80039be <HAL_ADC_IRQHandler+0xfe>
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 800399a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800399c:	2a00      	cmp	r2, #0
 800399e:	d002      	beq.n	80039a6 <HAL_ADC_IRQHandler+0xe6>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 80039a0:	68da      	ldr	r2, [r3, #12]
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 80039a2:	07d2      	lsls	r2, r2, #31
 80039a4:	d508      	bpl.n	80039b8 <HAL_ADC_IRQHandler+0xf8>
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80039a6:	2202      	movs	r2, #2
 80039a8:	6da1      	ldr	r1, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 80039aa:	0020      	movs	r0, r4
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80039ac:	430a      	orrs	r2, r1
 80039ae:	65a2      	str	r2, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80039b0:	2210      	movs	r2, #16
 80039b2:	601a      	str	r2, [r3, #0]
      HAL_ADC_ErrorCallback(hadc);
 80039b4:	f7ff ff75 	bl	80038a2 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80039b8:	2210      	movs	r2, #16
 80039ba:	6823      	ldr	r3, [r4, #0]
 80039bc:	601a      	str	r2, [r3, #0]
}
 80039be:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039c0:	2320      	movs	r3, #32
 80039c2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80039c4:	4313      	orrs	r3, r2
 80039c6:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039c8:	2301      	movs	r3, #1
 80039ca:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80039cc:	4313      	orrs	r3, r2
 80039ce:	65a3      	str	r3, [r4, #88]	; 0x58
 80039d0:	e7c0      	b.n	8003954 <HAL_ADC_IRQHandler+0x94>
 80039d2:	46c0      	nop			; (mov r8, r8)
 80039d4:	40012400 	.word	0x40012400
 80039d8:	00000694 	.word	0x00000694
 80039dc:	0800be60 	.word	0x0800be60
 80039e0:	00000695 	.word	0x00000695
 80039e4:	00000696 	.word	0x00000696
 80039e8:	fffffefe 	.word	0xfffffefe

080039ec <HAL_ADC_ConfigChannel>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80039ec:	4b4b      	ldr	r3, [pc, #300]	; (8003b1c <HAL_ADC_ConfigChannel+0x130>)
 80039ee:	6802      	ldr	r2, [r0, #0]
{
 80039f0:	b570      	push	{r4, r5, r6, lr}
 80039f2:	0005      	movs	r5, r0
 80039f4:	000c      	movs	r4, r1
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d003      	beq.n	8003a02 <HAL_ADC_ConfigChannel+0x16>
 80039fa:	4949      	ldr	r1, [pc, #292]	; (8003b20 <HAL_ADC_ConfigChannel+0x134>)
 80039fc:	4849      	ldr	r0, [pc, #292]	; (8003b24 <HAL_ADC_ConfigChannel+0x138>)
 80039fe:	f003 fe48 	bl	8007692 <assert_failed>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8003a02:	6823      	ldr	r3, [r4, #0]
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d036      	beq.n	8003a76 <HAL_ADC_ConfigChannel+0x8a>
 8003a08:	4a47      	ldr	r2, [pc, #284]	; (8003b28 <HAL_ADC_ConfigChannel+0x13c>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d033      	beq.n	8003a76 <HAL_ADC_ConfigChannel+0x8a>
 8003a0e:	4a47      	ldr	r2, [pc, #284]	; (8003b2c <HAL_ADC_ConfigChannel+0x140>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d030      	beq.n	8003a76 <HAL_ADC_ConfigChannel+0x8a>
 8003a14:	4a46      	ldr	r2, [pc, #280]	; (8003b30 <HAL_ADC_ConfigChannel+0x144>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d02d      	beq.n	8003a76 <HAL_ADC_ConfigChannel+0x8a>
 8003a1a:	4a46      	ldr	r2, [pc, #280]	; (8003b34 <HAL_ADC_ConfigChannel+0x148>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d02a      	beq.n	8003a76 <HAL_ADC_ConfigChannel+0x8a>
 8003a20:	4a45      	ldr	r2, [pc, #276]	; (8003b38 <HAL_ADC_ConfigChannel+0x14c>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d027      	beq.n	8003a76 <HAL_ADC_ConfigChannel+0x8a>
 8003a26:	4a45      	ldr	r2, [pc, #276]	; (8003b3c <HAL_ADC_ConfigChannel+0x150>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d024      	beq.n	8003a76 <HAL_ADC_ConfigChannel+0x8a>
 8003a2c:	4a44      	ldr	r2, [pc, #272]	; (8003b40 <HAL_ADC_ConfigChannel+0x154>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d021      	beq.n	8003a76 <HAL_ADC_ConfigChannel+0x8a>
 8003a32:	4a44      	ldr	r2, [pc, #272]	; (8003b44 <HAL_ADC_ConfigChannel+0x158>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d01e      	beq.n	8003a76 <HAL_ADC_ConfigChannel+0x8a>
 8003a38:	4a43      	ldr	r2, [pc, #268]	; (8003b48 <HAL_ADC_ConfigChannel+0x15c>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d01b      	beq.n	8003a76 <HAL_ADC_ConfigChannel+0x8a>
 8003a3e:	4a43      	ldr	r2, [pc, #268]	; (8003b4c <HAL_ADC_ConfigChannel+0x160>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d018      	beq.n	8003a76 <HAL_ADC_ConfigChannel+0x8a>
 8003a44:	4a42      	ldr	r2, [pc, #264]	; (8003b50 <HAL_ADC_ConfigChannel+0x164>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d015      	beq.n	8003a76 <HAL_ADC_ConfigChannel+0x8a>
 8003a4a:	4a42      	ldr	r2, [pc, #264]	; (8003b54 <HAL_ADC_ConfigChannel+0x168>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d012      	beq.n	8003a76 <HAL_ADC_ConfigChannel+0x8a>
 8003a50:	4a41      	ldr	r2, [pc, #260]	; (8003b58 <HAL_ADC_ConfigChannel+0x16c>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d00f      	beq.n	8003a76 <HAL_ADC_ConfigChannel+0x8a>
 8003a56:	4a41      	ldr	r2, [pc, #260]	; (8003b5c <HAL_ADC_ConfigChannel+0x170>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d00c      	beq.n	8003a76 <HAL_ADC_ConfigChannel+0x8a>
 8003a5c:	4a40      	ldr	r2, [pc, #256]	; (8003b60 <HAL_ADC_ConfigChannel+0x174>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d009      	beq.n	8003a76 <HAL_ADC_ConfigChannel+0x8a>
 8003a62:	4a40      	ldr	r2, [pc, #256]	; (8003b64 <HAL_ADC_ConfigChannel+0x178>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d006      	beq.n	8003a76 <HAL_ADC_ConfigChannel+0x8a>
 8003a68:	4a3f      	ldr	r2, [pc, #252]	; (8003b68 <HAL_ADC_ConfigChannel+0x17c>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d003      	beq.n	8003a76 <HAL_ADC_ConfigChannel+0x8a>
 8003a6e:	493f      	ldr	r1, [pc, #252]	; (8003b6c <HAL_ADC_ConfigChannel+0x180>)
 8003a70:	482c      	ldr	r0, [pc, #176]	; (8003b24 <HAL_ADC_ConfigChannel+0x138>)
 8003a72:	f003 fe0e 	bl	8007692 <assert_failed>
  assert_param(IS_ADC_RANK(sConfig->Rank));
 8003a76:	6863      	ldr	r3, [r4, #4]
 8003a78:	4a3d      	ldr	r2, [pc, #244]	; (8003b70 <HAL_ADC_ConfigChannel+0x184>)
 8003a7a:	189b      	adds	r3, r3, r2
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d904      	bls.n	8003a8a <HAL_ADC_ConfigChannel+0x9e>
 8003a80:	21f0      	movs	r1, #240	; 0xf0
 8003a82:	4828      	ldr	r0, [pc, #160]	; (8003b24 <HAL_ADC_ConfigChannel+0x138>)
 8003a84:	00c9      	lsls	r1, r1, #3
 8003a86:	f003 fe04 	bl	8007692 <assert_failed>
  __HAL_LOCK(hadc);
 8003a8a:	002e      	movs	r6, r5
 8003a8c:	3650      	adds	r6, #80	; 0x50
 8003a8e:	7833      	ldrb	r3, [r6, #0]
 8003a90:	2002      	movs	r0, #2
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d00b      	beq.n	8003aae <HAL_ADC_ConfigChannel+0xc2>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8003a96:	682a      	ldr	r2, [r5, #0]
  __HAL_LOCK(hadc);
 8003a98:	3801      	subs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8003a9a:	6893      	ldr	r3, [r2, #8]
  __HAL_LOCK(hadc);
 8003a9c:	7030      	strb	r0, [r6, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8003a9e:	075b      	lsls	r3, r3, #29
 8003aa0:	d506      	bpl.n	8003ab0 <HAL_ADC_ConfigChannel+0xc4>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003aa2:	2320      	movs	r3, #32
 8003aa4:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	656b      	str	r3, [r5, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 8003aaa:	2300      	movs	r3, #0
 8003aac:	7033      	strb	r3, [r6, #0]
}
 8003aae:	bd70      	pop	{r4, r5, r6, pc}
 8003ab0:	2080      	movs	r0, #128	; 0x80
  if (sConfig->Rank != ADC_RANK_NONE)
 8003ab2:	4930      	ldr	r1, [pc, #192]	; (8003b74 <HAL_ADC_ConfigChannel+0x188>)
 8003ab4:	6865      	ldr	r5, [r4, #4]
 8003ab6:	6823      	ldr	r3, [r4, #0]
 8003ab8:	02c0      	lsls	r0, r0, #11
 8003aba:	428d      	cmp	r5, r1
 8003abc:	d01b      	beq.n	8003af6 <HAL_ADC_ConfigChannel+0x10a>
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8003abe:	6a95      	ldr	r5, [r2, #40]	; 0x28
 8003ac0:	0359      	lsls	r1, r3, #13
 8003ac2:	0b49      	lsrs	r1, r1, #13
 8003ac4:	4329      	orrs	r1, r5
 8003ac6:	6291      	str	r1, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8003ac8:	4203      	tst	r3, r0
 8003aca:	d008      	beq.n	8003ade <HAL_ADC_ConfigChannel+0xf2>
      ADC->CCR |= ADC_CCR_TSEN;   
 8003acc:	2380      	movs	r3, #128	; 0x80
 8003ace:	4a2a      	ldr	r2, [pc, #168]	; (8003b78 <HAL_ADC_ConfigChannel+0x18c>)
 8003ad0:	041b      	lsls	r3, r3, #16
 8003ad2:	6811      	ldr	r1, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8003ad4:	200a      	movs	r0, #10
      ADC->CCR |= ADC_CCR_TSEN;   
 8003ad6:	430b      	orrs	r3, r1
 8003ad8:	6013      	str	r3, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8003ada:	f7ff fc2b 	bl	8003334 <ADC_DelayMicroSecond>
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8003ade:	6823      	ldr	r3, [r4, #0]
 8003ae0:	039b      	lsls	r3, r3, #14
 8003ae2:	d505      	bpl.n	8003af0 <HAL_ADC_ConfigChannel+0x104>
      ADC->CCR |= ADC_CCR_VREFEN;   
 8003ae4:	2380      	movs	r3, #128	; 0x80
 8003ae6:	4a24      	ldr	r2, [pc, #144]	; (8003b78 <HAL_ADC_ConfigChannel+0x18c>)
 8003ae8:	03db      	lsls	r3, r3, #15
 8003aea:	6811      	ldr	r1, [r2, #0]
 8003aec:	430b      	orrs	r3, r1
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8003aee:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hadc);
 8003af0:	2000      	movs	r0, #0
 8003af2:	7030      	strb	r0, [r6, #0]
  return HAL_OK;
 8003af4:	e7db      	b.n	8003aae <HAL_ADC_ConfigChannel+0xc2>
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8003af6:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8003af8:	035c      	lsls	r4, r3, #13
 8003afa:	0b64      	lsrs	r4, r4, #13
 8003afc:	43a1      	bics	r1, r4
 8003afe:	6291      	str	r1, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8003b00:	4203      	tst	r3, r0
 8003b02:	d004      	beq.n	8003b0e <HAL_ADC_ConfigChannel+0x122>
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8003b04:	491c      	ldr	r1, [pc, #112]	; (8003b78 <HAL_ADC_ConfigChannel+0x18c>)
 8003b06:	481d      	ldr	r0, [pc, #116]	; (8003b7c <HAL_ADC_ConfigChannel+0x190>)
 8003b08:	680a      	ldr	r2, [r1, #0]
 8003b0a:	4002      	ands	r2, r0
 8003b0c:	600a      	str	r2, [r1, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8003b0e:	039b      	lsls	r3, r3, #14
 8003b10:	d5ee      	bpl.n	8003af0 <HAL_ADC_ConfigChannel+0x104>
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8003b12:	4a19      	ldr	r2, [pc, #100]	; (8003b78 <HAL_ADC_ConfigChannel+0x18c>)
 8003b14:	491a      	ldr	r1, [pc, #104]	; (8003b80 <HAL_ADC_ConfigChannel+0x194>)
 8003b16:	6813      	ldr	r3, [r2, #0]
 8003b18:	400b      	ands	r3, r1
 8003b1a:	e7e8      	b.n	8003aee <HAL_ADC_ConfigChannel+0x102>
 8003b1c:	40012400 	.word	0x40012400
 8003b20:	0000077e 	.word	0x0000077e
 8003b24:	0800be60 	.word	0x0800be60
 8003b28:	04000002 	.word	0x04000002
 8003b2c:	08000004 	.word	0x08000004
 8003b30:	0c000008 	.word	0x0c000008
 8003b34:	10000010 	.word	0x10000010
 8003b38:	14000020 	.word	0x14000020
 8003b3c:	18000040 	.word	0x18000040
 8003b40:	1c000080 	.word	0x1c000080
 8003b44:	20000100 	.word	0x20000100
 8003b48:	24000200 	.word	0x24000200
 8003b4c:	28000400 	.word	0x28000400
 8003b50:	2c000800 	.word	0x2c000800
 8003b54:	30001000 	.word	0x30001000
 8003b58:	34002000 	.word	0x34002000
 8003b5c:	38004000 	.word	0x38004000
 8003b60:	3c008000 	.word	0x3c008000
 8003b64:	48040000 	.word	0x48040000
 8003b68:	44020000 	.word	0x44020000
 8003b6c:	0000077f 	.word	0x0000077f
 8003b70:	fffff000 	.word	0xfffff000
 8003b74:	00001001 	.word	0x00001001
 8003b78:	40012708 	.word	0x40012708
 8003b7c:	ff7fffff 	.word	0xff7fffff
 8003b80:	ffbfffff 	.word	0xffbfffff

08003b84 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b84:	b570      	push	{r4, r5, r6, lr}
 8003b86:	0004      	movs	r4, r0
 8003b88:	000d      	movs	r5, r1
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8003b8a:	2903      	cmp	r1, #3
 8003b8c:	d903      	bls.n	8003b96 <HAL_NVIC_SetPriority+0x12>
 8003b8e:	2187      	movs	r1, #135	; 0x87
 8003b90:	4816      	ldr	r0, [pc, #88]	; (8003bec <HAL_NVIC_SetPriority+0x68>)
 8003b92:	f003 fd7e 	bl	8007692 <assert_failed>
 8003b96:	01a9      	lsls	r1, r5, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8003b98:	2c00      	cmp	r4, #0
 8003b9a:	da14      	bge.n	8003bc6 <HAL_NVIC_SetPriority+0x42>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b9c:	230f      	movs	r3, #15
 8003b9e:	b2e4      	uxtb	r4, r4
 8003ba0:	4023      	ands	r3, r4
 8003ba2:	3b08      	subs	r3, #8
 8003ba4:	4a12      	ldr	r2, [pc, #72]	; (8003bf0 <HAL_NVIC_SetPriority+0x6c>)
 8003ba6:	089b      	lsrs	r3, r3, #2
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	189b      	adds	r3, r3, r2
 8003bac:	2203      	movs	r2, #3
 8003bae:	4014      	ands	r4, r2
 8003bb0:	4094      	lsls	r4, r2
 8003bb2:	32fc      	adds	r2, #252	; 0xfc
 8003bb4:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003bb6:	400a      	ands	r2, r1
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003bb8:	40a5      	lsls	r5, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003bba:	40a2      	lsls	r2, r4
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003bbc:	69d8      	ldr	r0, [r3, #28]
 8003bbe:	43a8      	bics	r0, r5
 8003bc0:	4302      	orrs	r2, r0
 8003bc2:	61da      	str	r2, [r3, #28]
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8003bc4:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003bc6:	2503      	movs	r5, #3
 8003bc8:	08a3      	lsrs	r3, r4, #2
 8003bca:	402c      	ands	r4, r5
 8003bcc:	40ac      	lsls	r4, r5
 8003bce:	35fc      	adds	r5, #252	; 0xfc
 8003bd0:	002e      	movs	r6, r5
 8003bd2:	4a08      	ldr	r2, [pc, #32]	; (8003bf4 <HAL_NVIC_SetPriority+0x70>)
 8003bd4:	009b      	lsls	r3, r3, #2
 8003bd6:	189b      	adds	r3, r3, r2
 8003bd8:	22c0      	movs	r2, #192	; 0xc0
 8003bda:	40a6      	lsls	r6, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003bdc:	4029      	ands	r1, r5
 8003bde:	40a1      	lsls	r1, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003be0:	0092      	lsls	r2, r2, #2
 8003be2:	5898      	ldr	r0, [r3, r2]
 8003be4:	43b0      	bics	r0, r6
 8003be6:	4301      	orrs	r1, r0
 8003be8:	5099      	str	r1, [r3, r2]
 8003bea:	e7eb      	b.n	8003bc4 <HAL_NVIC_SetPriority+0x40>
 8003bec:	0800be98 	.word	0x0800be98
 8003bf0:	e000ed00 	.word	0xe000ed00
 8003bf4:	e000e100 	.word	0xe000e100

08003bf8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bf8:	b510      	push	{r4, lr}
 8003bfa:	1e04      	subs	r4, r0, #0
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8003bfc:	da03      	bge.n	8003c06 <HAL_NVIC_EnableIRQ+0xe>
 8003bfe:	2197      	movs	r1, #151	; 0x97
 8003c00:	4804      	ldr	r0, [pc, #16]	; (8003c14 <HAL_NVIC_EnableIRQ+0x1c>)
 8003c02:	f003 fd46 	bl	8007692 <assert_failed>
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003c06:	231f      	movs	r3, #31
 8003c08:	401c      	ands	r4, r3
 8003c0a:	3b1e      	subs	r3, #30
 8003c0c:	40a3      	lsls	r3, r4
 8003c0e:	4a02      	ldr	r2, [pc, #8]	; (8003c18 <HAL_NVIC_EnableIRQ+0x20>)
 8003c10:	6013      	str	r3, [r2, #0]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003c12:	bd10      	pop	{r4, pc}
 8003c14:	0800be98 	.word	0x0800be98
 8003c18:	e000e100 	.word	0xe000e100

08003c1c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c1c:	4a09      	ldr	r2, [pc, #36]	; (8003c44 <HAL_SYSTICK_Config+0x28>)
 8003c1e:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c20:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d80d      	bhi.n	8003c42 <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c26:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c28:	4a07      	ldr	r2, [pc, #28]	; (8003c48 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c2a:	4808      	ldr	r0, [pc, #32]	; (8003c4c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c2c:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c2e:	6a03      	ldr	r3, [r0, #32]
 8003c30:	0609      	lsls	r1, r1, #24
 8003c32:	021b      	lsls	r3, r3, #8
 8003c34:	0a1b      	lsrs	r3, r3, #8
 8003c36:	430b      	orrs	r3, r1
 8003c38:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c3a:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c3c:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c3e:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c40:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003c42:	4770      	bx	lr
 8003c44:	00ffffff 	.word	0x00ffffff
 8003c48:	e000e010 	.word	0xe000e010
 8003c4c:	e000ed00 	.word	0xe000ed00

08003c50 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c52:	0004      	movs	r4, r0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8003c54:	2001      	movs	r0, #1
  if(hdma == NULL)
 8003c56:	2c00      	cmp	r4, #0
 8003c58:	d100      	bne.n	8003c5c <HAL_DMA_Init+0xc>
 8003c5a:	e09e      	b.n	8003d9a <HAL_DMA_Init+0x14a>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8003c5c:	6823      	ldr	r3, [r4, #0]
 8003c5e:	4a4f      	ldr	r2, [pc, #316]	; (8003d9c <HAL_DMA_Init+0x14c>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d015      	beq.n	8003c90 <HAL_DMA_Init+0x40>
 8003c64:	4a4e      	ldr	r2, [pc, #312]	; (8003da0 <HAL_DMA_Init+0x150>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d012      	beq.n	8003c90 <HAL_DMA_Init+0x40>
 8003c6a:	4a4e      	ldr	r2, [pc, #312]	; (8003da4 <HAL_DMA_Init+0x154>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d00f      	beq.n	8003c90 <HAL_DMA_Init+0x40>
 8003c70:	4a4d      	ldr	r2, [pc, #308]	; (8003da8 <HAL_DMA_Init+0x158>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d00c      	beq.n	8003c90 <HAL_DMA_Init+0x40>
 8003c76:	4a4d      	ldr	r2, [pc, #308]	; (8003dac <HAL_DMA_Init+0x15c>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d009      	beq.n	8003c90 <HAL_DMA_Init+0x40>
 8003c7c:	4a4c      	ldr	r2, [pc, #304]	; (8003db0 <HAL_DMA_Init+0x160>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d006      	beq.n	8003c90 <HAL_DMA_Init+0x40>
 8003c82:	4a4c      	ldr	r2, [pc, #304]	; (8003db4 <HAL_DMA_Init+0x164>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d003      	beq.n	8003c90 <HAL_DMA_Init+0x40>
 8003c88:	2196      	movs	r1, #150	; 0x96
 8003c8a:	484b      	ldr	r0, [pc, #300]	; (8003db8 <HAL_DMA_Init+0x168>)
 8003c8c:	f003 fd01 	bl	8007692 <assert_failed>
  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
 8003c90:	6863      	ldr	r3, [r4, #4]
 8003c92:	2b0a      	cmp	r3, #10
 8003c94:	d906      	bls.n	8003ca4 <HAL_DMA_Init+0x54>
 8003c96:	3b0c      	subs	r3, #12
 8003c98:	2b03      	cmp	r3, #3
 8003c9a:	d903      	bls.n	8003ca4 <HAL_DMA_Init+0x54>
 8003c9c:	2197      	movs	r1, #151	; 0x97
 8003c9e:	4846      	ldr	r0, [pc, #280]	; (8003db8 <HAL_DMA_Init+0x168>)
 8003ca0:	f003 fcf7 	bl	8007692 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8003ca4:	68a3      	ldr	r3, [r4, #8]
 8003ca6:	2210      	movs	r2, #16
 8003ca8:	0019      	movs	r1, r3
 8003caa:	4391      	bics	r1, r2
 8003cac:	d007      	beq.n	8003cbe <HAL_DMA_Init+0x6e>
 8003cae:	2280      	movs	r2, #128	; 0x80
 8003cb0:	01d2      	lsls	r2, r2, #7
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d003      	beq.n	8003cbe <HAL_DMA_Init+0x6e>
 8003cb6:	2198      	movs	r1, #152	; 0x98
 8003cb8:	483f      	ldr	r0, [pc, #252]	; (8003db8 <HAL_DMA_Init+0x168>)
 8003cba:	f003 fcea 	bl	8007692 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8003cbe:	2340      	movs	r3, #64	; 0x40
 8003cc0:	68e2      	ldr	r2, [r4, #12]
 8003cc2:	439a      	bics	r2, r3
 8003cc4:	d003      	beq.n	8003cce <HAL_DMA_Init+0x7e>
 8003cc6:	2199      	movs	r1, #153	; 0x99
 8003cc8:	483b      	ldr	r0, [pc, #236]	; (8003db8 <HAL_DMA_Init+0x168>)
 8003cca:	f003 fce2 	bl	8007692 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8003cce:	2380      	movs	r3, #128	; 0x80
 8003cd0:	6922      	ldr	r2, [r4, #16]
 8003cd2:	439a      	bics	r2, r3
 8003cd4:	d003      	beq.n	8003cde <HAL_DMA_Init+0x8e>
 8003cd6:	219a      	movs	r1, #154	; 0x9a
 8003cd8:	4837      	ldr	r0, [pc, #220]	; (8003db8 <HAL_DMA_Init+0x168>)
 8003cda:	f003 fcda 	bl	8007692 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8003cde:	6963      	ldr	r3, [r4, #20]
 8003ce0:	4a36      	ldr	r2, [pc, #216]	; (8003dbc <HAL_DMA_Init+0x16c>)
 8003ce2:	4213      	tst	r3, r2
 8003ce4:	d007      	beq.n	8003cf6 <HAL_DMA_Init+0xa6>
 8003ce6:	2280      	movs	r2, #128	; 0x80
 8003ce8:	0092      	lsls	r2, r2, #2
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d003      	beq.n	8003cf6 <HAL_DMA_Init+0xa6>
 8003cee:	219b      	movs	r1, #155	; 0x9b
 8003cf0:	4831      	ldr	r0, [pc, #196]	; (8003db8 <HAL_DMA_Init+0x168>)
 8003cf2:	f003 fcce 	bl	8007692 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8003cf6:	69a3      	ldr	r3, [r4, #24]
 8003cf8:	4a31      	ldr	r2, [pc, #196]	; (8003dc0 <HAL_DMA_Init+0x170>)
 8003cfa:	4213      	tst	r3, r2
 8003cfc:	d007      	beq.n	8003d0e <HAL_DMA_Init+0xbe>
 8003cfe:	2280      	movs	r2, #128	; 0x80
 8003d00:	0112      	lsls	r2, r2, #4
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d003      	beq.n	8003d0e <HAL_DMA_Init+0xbe>
 8003d06:	219c      	movs	r1, #156	; 0x9c
 8003d08:	482b      	ldr	r0, [pc, #172]	; (8003db8 <HAL_DMA_Init+0x168>)
 8003d0a:	f003 fcc2 	bl	8007692 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8003d0e:	2320      	movs	r3, #32
 8003d10:	69e2      	ldr	r2, [r4, #28]
 8003d12:	439a      	bics	r2, r3
 8003d14:	d003      	beq.n	8003d1e <HAL_DMA_Init+0xce>
 8003d16:	219d      	movs	r1, #157	; 0x9d
 8003d18:	4827      	ldr	r0, [pc, #156]	; (8003db8 <HAL_DMA_Init+0x168>)
 8003d1a:	f003 fcba 	bl	8007692 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8003d1e:	4b29      	ldr	r3, [pc, #164]	; (8003dc4 <HAL_DMA_Init+0x174>)
 8003d20:	6a22      	ldr	r2, [r4, #32]
 8003d22:	421a      	tst	r2, r3
 8003d24:	d003      	beq.n	8003d2e <HAL_DMA_Init+0xde>
 8003d26:	219e      	movs	r1, #158	; 0x9e
 8003d28:	4823      	ldr	r0, [pc, #140]	; (8003db8 <HAL_DMA_Init+0x168>)
 8003d2a:	f003 fcb2 	bl	8007692 <assert_failed>

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003d2e:	6825      	ldr	r5, [r4, #0]
 8003d30:	4b25      	ldr	r3, [pc, #148]	; (8003dc8 <HAL_DMA_Init+0x178>)
 8003d32:	2114      	movs	r1, #20
 8003d34:	18e8      	adds	r0, r5, r3
 8003d36:	f7fc fa0d 	bl	8000154 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8003d3a:	4b24      	ldr	r3, [pc, #144]	; (8003dcc <HAL_DMA_Init+0x17c>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003d3c:	0080      	lsls	r0, r0, #2
  hdma->DmaBaseAddress = DMA1;
 8003d3e:	6423      	str	r3, [r4, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d40:	2302      	movs	r3, #2
 8003d42:	1da2      	adds	r2, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003d44:	6460      	str	r0, [r4, #68]	; 0x44
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d46:	77d3      	strb	r3, [r2, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003d48:	682e      	ldr	r6, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003d4a:	4b21      	ldr	r3, [pc, #132]	; (8003dd0 <HAL_DMA_Init+0x180>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003d4c:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003d4e:	401e      	ands	r6, r3
  tmp |=  hdma->Init.Direction        |
 8003d50:	68e3      	ldr	r3, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d52:	6927      	ldr	r7, [r4, #16]
  tmp |=  hdma->Init.Direction        |
 8003d54:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d56:	433b      	orrs	r3, r7
 8003d58:	6967      	ldr	r7, [r4, #20]
 8003d5a:	433b      	orrs	r3, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d5c:	69a7      	ldr	r7, [r4, #24]
 8003d5e:	433b      	orrs	r3, r7
 8003d60:	69e7      	ldr	r7, [r4, #28]
 8003d62:	433b      	orrs	r3, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d64:	6a27      	ldr	r7, [r4, #32]
 8003d66:	433b      	orrs	r3, r7
  tmp |=  hdma->Init.Direction        |
 8003d68:	4333      	orrs	r3, r6

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003d6a:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003d6c:	2380      	movs	r3, #128	; 0x80
 8003d6e:	01db      	lsls	r3, r3, #7
 8003d70:	4299      	cmp	r1, r3
 8003d72:	d00c      	beq.n	8003d8e <HAL_DMA_Init+0x13e>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003d74:	251c      	movs	r5, #28
 8003d76:	4028      	ands	r0, r5
 8003d78:	3d0d      	subs	r5, #13
 8003d7a:	4085      	lsls	r5, r0
 8003d7c:	4915      	ldr	r1, [pc, #84]	; (8003dd4 <HAL_DMA_Init+0x184>)
 8003d7e:	680b      	ldr	r3, [r1, #0]
 8003d80:	43ab      	bics	r3, r5
 8003d82:	600b      	str	r3, [r1, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003d84:	6863      	ldr	r3, [r4, #4]
 8003d86:	680d      	ldr	r5, [r1, #0]
 8003d88:	4083      	lsls	r3, r0
 8003d8a:	432b      	orrs	r3, r5
 8003d8c:	600b      	str	r3, [r1, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d8e:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003d90:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d92:	63e0      	str	r0, [r4, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003d94:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 8003d96:	77d3      	strb	r3, [r2, #31]
  hdma->Lock = HAL_UNLOCKED;
 8003d98:	77e0      	strb	r0, [r4, #31]

  return HAL_OK;
}
 8003d9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d9c:	40020008 	.word	0x40020008
 8003da0:	4002001c 	.word	0x4002001c
 8003da4:	40020030 	.word	0x40020030
 8003da8:	40020044 	.word	0x40020044
 8003dac:	40020058 	.word	0x40020058
 8003db0:	4002006c 	.word	0x4002006c
 8003db4:	40020080 	.word	0x40020080
 8003db8:	0800bed3 	.word	0x0800bed3
 8003dbc:	fffffeff 	.word	0xfffffeff
 8003dc0:	fffffbff 	.word	0xfffffbff
 8003dc4:	ffffcfff 	.word	0xffffcfff
 8003dc8:	bffdfff8 	.word	0xbffdfff8
 8003dcc:	40020000 	.word	0x40020000
 8003dd0:	ffff800f 	.word	0xffff800f
 8003dd4:	400200a8 	.word	0x400200a8

08003dd8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003dd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003dda:	0015      	movs	r5, r2
 8003ddc:	001f      	movs	r7, r3
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8003dde:	1e5a      	subs	r2, r3, #1
 8003de0:	4b23      	ldr	r3, [pc, #140]	; (8003e70 <HAL_DMA_Start_IT+0x98>)
{
 8003de2:	0004      	movs	r4, r0
 8003de4:	000e      	movs	r6, r1
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8003de6:	429a      	cmp	r2, r3
 8003de8:	d904      	bls.n	8003df4 <HAL_DMA_Start_IT+0x1c>
 8003dea:	21ab      	movs	r1, #171	; 0xab
 8003dec:	4821      	ldr	r0, [pc, #132]	; (8003e74 <HAL_DMA_Start_IT+0x9c>)
 8003dee:	0049      	lsls	r1, r1, #1
 8003df0:	f003 fc4f 	bl	8007692 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 8003df4:	1d63      	adds	r3, r4, #5
 8003df6:	7fda      	ldrb	r2, [r3, #31]
 8003df8:	2002      	movs	r0, #2
 8003dfa:	2a01      	cmp	r2, #1
 8003dfc:	d02a      	beq.n	8003e54 <HAL_DMA_Start_IT+0x7c>
 8003dfe:	2201      	movs	r2, #1
 8003e00:	77da      	strb	r2, [r3, #31]

  if(HAL_DMA_STATE_READY == hdma->State)
 8003e02:	1da2      	adds	r2, r4, #6
 8003e04:	4694      	mov	ip, r2
 8003e06:	7fd2      	ldrb	r2, [r2, #31]
 8003e08:	2100      	movs	r1, #0
 8003e0a:	b2d2      	uxtb	r2, r2
 8003e0c:	2a01      	cmp	r2, #1
 8003e0e:	d12c      	bne.n	8003e6a <HAL_DMA_Start_IT+0x92>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e10:	4663      	mov	r3, ip
 8003e12:	77d8      	strb	r0, [r3, #31]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003e14:	6823      	ldr	r3, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e16:	63e1      	str	r1, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8003e18:	6819      	ldr	r1, [r3, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003e1a:	301a      	adds	r0, #26
    __HAL_DMA_DISABLE(hdma);
 8003e1c:	4391      	bics	r1, r2
 8003e1e:	6019      	str	r1, [r3, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003e20:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003e22:	9101      	str	r1, [sp, #4]
 8003e24:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8003e26:	4008      	ands	r0, r1
 8003e28:	4082      	lsls	r2, r0
 8003e2a:	9901      	ldr	r1, [sp, #4]
 8003e2c:	604a      	str	r2, [r1, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e2e:	68a2      	ldr	r2, [r4, #8]
  hdma->Instance->CNDTR = DataLength;
 8003e30:	605f      	str	r7, [r3, #4]
 8003e32:	6821      	ldr	r1, [r4, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e34:	2a10      	cmp	r2, #16
 8003e36:	d10e      	bne.n	8003e56 <HAL_DMA_Start_IT+0x7e>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003e38:	609d      	str	r5, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003e3a:	60de      	str	r6, [r3, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8003e3c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003e3e:	2a00      	cmp	r2, #0
 8003e40:	d00c      	beq.n	8003e5c <HAL_DMA_Start_IT+0x84>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e42:	220e      	movs	r2, #14
 8003e44:	6818      	ldr	r0, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003e46:	4302      	orrs	r2, r0
 8003e48:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8003e4a:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8003e4c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8003e4e:	680a      	ldr	r2, [r1, #0]
 8003e50:	4313      	orrs	r3, r2
 8003e52:	600b      	str	r3, [r1, #0]
}
 8003e54:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003e56:	609e      	str	r6, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8003e58:	60dd      	str	r5, [r3, #12]
 8003e5a:	e7ef      	b.n	8003e3c <HAL_DMA_Start_IT+0x64>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e5c:	2004      	movs	r0, #4
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	4382      	bics	r2, r0
 8003e62:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003e64:	6818      	ldr	r0, [r3, #0]
 8003e66:	220a      	movs	r2, #10
 8003e68:	e7ed      	b.n	8003e46 <HAL_DMA_Start_IT+0x6e>
    __HAL_UNLOCK(hdma);
 8003e6a:	77d9      	strb	r1, [r3, #31]
 8003e6c:	e7f2      	b.n	8003e54 <HAL_DMA_Start_IT+0x7c>
 8003e6e:	46c0      	nop			; (mov r8, r8)
 8003e70:	0000fffe 	.word	0x0000fffe
 8003e74:	0800bed3 	.word	0x0800bed3

08003e78 <HAL_DMA_Abort_IT>:
{
 8003e78:	b570      	push	{r4, r5, r6, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003e7a:	1d84      	adds	r4, r0, #6
 8003e7c:	7fe3      	ldrb	r3, [r4, #31]
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d004      	beq.n	8003e8c <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e82:	2304      	movs	r3, #4
 8003e84:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8003e86:	3b03      	subs	r3, #3
}
 8003e88:	0018      	movs	r0, r3
 8003e8a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e8c:	210e      	movs	r1, #14
 8003e8e:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003e90:	6c45      	ldr	r5, [r0, #68]	; 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	438a      	bics	r2, r1
 8003e96:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8003e98:	2201      	movs	r2, #1
 8003e9a:	6819      	ldr	r1, [r3, #0]
 8003e9c:	4391      	bics	r1, r2
 8003e9e:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003ea0:	231c      	movs	r3, #28
 8003ea2:	402b      	ands	r3, r5
 8003ea4:	0015      	movs	r5, r2
 8003ea6:	409d      	lsls	r5, r3
 8003ea8:	6c01      	ldr	r1, [r0, #64]	; 0x40
    __HAL_UNLOCK(hdma);
 8003eaa:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003eac:	604d      	str	r5, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003eae:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8003eb0:	2400      	movs	r4, #0
    if(hdma->XferAbortCallback != NULL)
 8003eb2:	6b82      	ldr	r2, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8003eb4:	77dc      	strb	r4, [r3, #31]
  HAL_StatusTypeDef status = HAL_OK;
 8003eb6:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 8003eb8:	42a2      	cmp	r2, r4
 8003eba:	d0e5      	beq.n	8003e88 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 8003ebc:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8003ebe:	0023      	movs	r3, r4
 8003ec0:	e7e2      	b.n	8003e88 <HAL_DMA_Abort_IT+0x10>

08003ec2 <HAL_DMA_IRQHandler>:
{
 8003ec2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8003ec4:	221c      	movs	r2, #28
 8003ec6:	2704      	movs	r7, #4
 8003ec8:	6c46      	ldr	r6, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003eca:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8003ecc:	4032      	ands	r2, r6
 8003ece:	003e      	movs	r6, r7
 8003ed0:	4096      	lsls	r6, r2
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003ed2:	680d      	ldr	r5, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003ed4:	6803      	ldr	r3, [r0, #0]
 8003ed6:	681c      	ldr	r4, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8003ed8:	422e      	tst	r6, r5
 8003eda:	d00d      	beq.n	8003ef8 <HAL_DMA_IRQHandler+0x36>
 8003edc:	423c      	tst	r4, r7
 8003ede:	d00b      	beq.n	8003ef8 <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	0692      	lsls	r2, r2, #26
 8003ee4:	d402      	bmi.n	8003eec <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	43ba      	bics	r2, r7
 8003eea:	601a      	str	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 8003eec:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8003eee:	604e      	str	r6, [r1, #4]
     if(hdma->XferHalfCpltCallback != NULL)
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d019      	beq.n	8003f28 <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 8003ef4:	4798      	blx	r3
  return;
 8003ef6:	e017      	b.n	8003f28 <HAL_DMA_IRQHandler+0x66>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8003ef8:	2702      	movs	r7, #2
 8003efa:	003e      	movs	r6, r7
 8003efc:	4096      	lsls	r6, r2
 8003efe:	422e      	tst	r6, r5
 8003f00:	d013      	beq.n	8003f2a <HAL_DMA_IRQHandler+0x68>
 8003f02:	423c      	tst	r4, r7
 8003f04:	d011      	beq.n	8003f2a <HAL_DMA_IRQHandler+0x68>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	0692      	lsls	r2, r2, #26
 8003f0a:	d406      	bmi.n	8003f1a <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003f0c:	240a      	movs	r4, #10
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	43a2      	bics	r2, r4
 8003f12:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8003f14:	2201      	movs	r2, #1
 8003f16:	1d83      	adds	r3, r0, #6
 8003f18:	77da      	strb	r2, [r3, #31]
    __HAL_UNLOCK(hdma);
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8003f1e:	604e      	str	r6, [r1, #4]
    __HAL_UNLOCK(hdma);
 8003f20:	77da      	strb	r2, [r3, #31]
    if(hdma->XferCpltCallback != NULL)
 8003f22:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d1e5      	bne.n	8003ef4 <HAL_DMA_IRQHandler+0x32>
}
 8003f28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8003f2a:	2608      	movs	r6, #8
 8003f2c:	0037      	movs	r7, r6
 8003f2e:	4097      	lsls	r7, r2
 8003f30:	423d      	tst	r5, r7
 8003f32:	d0f9      	beq.n	8003f28 <HAL_DMA_IRQHandler+0x66>
 8003f34:	4234      	tst	r4, r6
 8003f36:	d0f7      	beq.n	8003f28 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f38:	250e      	movs	r5, #14
 8003f3a:	681c      	ldr	r4, [r3, #0]
 8003f3c:	43ac      	bics	r4, r5
 8003f3e:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003f40:	2301      	movs	r3, #1
 8003f42:	001c      	movs	r4, r3
 8003f44:	4094      	lsls	r4, r2
    hdma->State = HAL_DMA_STATE_READY;
 8003f46:	1d82      	adds	r2, r0, #6
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003f48:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003f4a:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8003f4c:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8003f4e:	2200      	movs	r2, #0
 8003f50:	1d43      	adds	r3, r0, #5
 8003f52:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8003f54:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003f56:	e7e5      	b.n	8003f24 <HAL_DMA_IRQHandler+0x62>

08003f58 <HAL_GPIO_Init>:
  uint32_t position = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
 
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8003f58:	684b      	ldr	r3, [r1, #4]
{
 8003f5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f5c:	0004      	movs	r4, r0
 8003f5e:	000d      	movs	r5, r1
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8003f60:	2b03      	cmp	r3, #3
 8003f62:	d912      	bls.n	8003f8a <HAL_GPIO_Init+0x32>
 8003f64:	001a      	movs	r2, r3
 8003f66:	3a11      	subs	r2, #17
 8003f68:	2a01      	cmp	r2, #1
 8003f6a:	d90e      	bls.n	8003f8a <HAL_GPIO_Init+0x32>
 8003f6c:	4a85      	ldr	r2, [pc, #532]	; (8004184 <HAL_GPIO_Init+0x22c>)
 8003f6e:	4986      	ldr	r1, [pc, #536]	; (8004188 <HAL_GPIO_Init+0x230>)
 8003f70:	401a      	ands	r2, r3
 8003f72:	1852      	adds	r2, r2, r1
 8003f74:	4985      	ldr	r1, [pc, #532]	; (800418c <HAL_GPIO_Init+0x234>)
 8003f76:	420a      	tst	r2, r1
 8003f78:	d007      	beq.n	8003f8a <HAL_GPIO_Init+0x32>
 8003f7a:	4a85      	ldr	r2, [pc, #532]	; (8004190 <HAL_GPIO_Init+0x238>)
 8003f7c:	189b      	adds	r3, r3, r2
 8003f7e:	420b      	tst	r3, r1
 8003f80:	d003      	beq.n	8003f8a <HAL_GPIO_Init+0x32>
 8003f82:	21ae      	movs	r1, #174	; 0xae
 8003f84:	4883      	ldr	r0, [pc, #524]	; (8004194 <HAL_GPIO_Init+0x23c>)
 8003f86:	f003 fb84 	bl	8007692 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003f8a:	68ab      	ldr	r3, [r5, #8]
 8003f8c:	2b02      	cmp	r3, #2
 8003f8e:	d903      	bls.n	8003f98 <HAL_GPIO_Init+0x40>
 8003f90:	21af      	movs	r1, #175	; 0xaf
 8003f92:	4880      	ldr	r0, [pc, #512]	; (8004194 <HAL_GPIO_Init+0x23c>)
 8003f94:	f003 fb7d 	bl	8007692 <assert_failed>
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));
 8003f98:	23a0      	movs	r3, #160	; 0xa0
 8003f9a:	05db      	lsls	r3, r3, #23
 8003f9c:	429c      	cmp	r4, r3
 8003f9e:	d00b      	beq.n	8003fb8 <HAL_GPIO_Init+0x60>
 8003fa0:	4b7d      	ldr	r3, [pc, #500]	; (8004198 <HAL_GPIO_Init+0x240>)
 8003fa2:	429c      	cmp	r4, r3
 8003fa4:	d008      	beq.n	8003fb8 <HAL_GPIO_Init+0x60>
 8003fa6:	4b7d      	ldr	r3, [pc, #500]	; (800419c <HAL_GPIO_Init+0x244>)
 8003fa8:	429c      	cmp	r4, r3
 8003faa:	d005      	beq.n	8003fb8 <HAL_GPIO_Init+0x60>
 8003fac:	4b7c      	ldr	r3, [pc, #496]	; (80041a0 <HAL_GPIO_Init+0x248>)
 8003fae:	429c      	cmp	r4, r3
 8003fb0:	d002      	beq.n	8003fb8 <HAL_GPIO_Init+0x60>
 8003fb2:	4b7c      	ldr	r3, [pc, #496]	; (80041a4 <HAL_GPIO_Init+0x24c>)
 8003fb4:	429c      	cmp	r4, r3
 8003fb6:	d107      	bne.n	8003fc8 <HAL_GPIO_Init+0x70>
 8003fb8:	682b      	ldr	r3, [r5, #0]
 8003fba:	b29a      	uxth	r2, r3
 8003fbc:	2a00      	cmp	r2, #0
 8003fbe:	d003      	beq.n	8003fc8 <HAL_GPIO_Init+0x70>
 8003fc0:	4a79      	ldr	r2, [pc, #484]	; (80041a8 <HAL_GPIO_Init+0x250>)
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d00d      	beq.n	8003fe4 <HAL_GPIO_Init+0x8c>
 8003fc8:	4b78      	ldr	r3, [pc, #480]	; (80041ac <HAL_GPIO_Init+0x254>)
 8003fca:	429c      	cmp	r4, r3
 8003fcc:	d106      	bne.n	8003fdc <HAL_GPIO_Init+0x84>
 8003fce:	682b      	ldr	r3, [r5, #0]
 8003fd0:	4a77      	ldr	r2, [pc, #476]	; (80041b0 <HAL_GPIO_Init+0x258>)
 8003fd2:	4213      	tst	r3, r2
 8003fd4:	d002      	beq.n	8003fdc <HAL_GPIO_Init+0x84>
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d003      	beq.n	8003fe4 <HAL_GPIO_Init+0x8c>
 8003fdc:	21b0      	movs	r1, #176	; 0xb0
 8003fde:	486d      	ldr	r0, [pc, #436]	; (8004194 <HAL_GPIO_Init+0x23c>)
 8003fe0:	f003 fb57 	bl	8007692 <assert_failed>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
        
        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003fe4:	2700      	movs	r7, #0
  while (((GPIO_Init->Pin) >> position) != 0)
 8003fe6:	682b      	ldr	r3, [r5, #0]
 8003fe8:	001a      	movs	r2, r3
 8003fea:	40fa      	lsrs	r2, r7
 8003fec:	d100      	bne.n	8003ff0 <HAL_GPIO_Init+0x98>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 8003fee:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	40ba      	lsls	r2, r7
 8003ff4:	9201      	str	r2, [sp, #4]
 8003ff6:	401a      	ands	r2, r3
 8003ff8:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 8003ffa:	d100      	bne.n	8003ffe <HAL_GPIO_Init+0xa6>
 8003ffc:	e0c0      	b.n	8004180 <HAL_GPIO_Init+0x228>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8003ffe:	2210      	movs	r2, #16
 8004000:	686b      	ldr	r3, [r5, #4]
 8004002:	4393      	bics	r3, r2
 8004004:	2b02      	cmp	r3, #2
 8004006:	d12c      	bne.n	8004062 <HAL_GPIO_Init+0x10a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8004008:	23a0      	movs	r3, #160	; 0xa0
 800400a:	05db      	lsls	r3, r3, #23
 800400c:	429c      	cmp	r4, r3
 800400e:	d012      	beq.n	8004036 <HAL_GPIO_Init+0xde>
 8004010:	4b61      	ldr	r3, [pc, #388]	; (8004198 <HAL_GPIO_Init+0x240>)
 8004012:	429c      	cmp	r4, r3
 8004014:	d00f      	beq.n	8004036 <HAL_GPIO_Init+0xde>
 8004016:	4b61      	ldr	r3, [pc, #388]	; (800419c <HAL_GPIO_Init+0x244>)
 8004018:	429c      	cmp	r4, r3
 800401a:	d00c      	beq.n	8004036 <HAL_GPIO_Init+0xde>
 800401c:	4b60      	ldr	r3, [pc, #384]	; (80041a0 <HAL_GPIO_Init+0x248>)
 800401e:	429c      	cmp	r4, r3
 8004020:	d009      	beq.n	8004036 <HAL_GPIO_Init+0xde>
 8004022:	4b60      	ldr	r3, [pc, #384]	; (80041a4 <HAL_GPIO_Init+0x24c>)
 8004024:	429c      	cmp	r4, r3
 8004026:	d006      	beq.n	8004036 <HAL_GPIO_Init+0xde>
 8004028:	4b60      	ldr	r3, [pc, #384]	; (80041ac <HAL_GPIO_Init+0x254>)
 800402a:	429c      	cmp	r4, r3
 800402c:	d003      	beq.n	8004036 <HAL_GPIO_Init+0xde>
 800402e:	21bf      	movs	r1, #191	; 0xbf
 8004030:	4858      	ldr	r0, [pc, #352]	; (8004194 <HAL_GPIO_Init+0x23c>)
 8004032:	f003 fb2e 	bl	8007692 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8004036:	692b      	ldr	r3, [r5, #16]
 8004038:	2b07      	cmp	r3, #7
 800403a:	d903      	bls.n	8004044 <HAL_GPIO_Init+0xec>
 800403c:	21c0      	movs	r1, #192	; 0xc0
 800403e:	4855      	ldr	r0, [pc, #340]	; (8004194 <HAL_GPIO_Init+0x23c>)
 8004040:	f003 fb27 	bl	8007692 <assert_failed>
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8004044:	2207      	movs	r2, #7
 8004046:	200f      	movs	r0, #15
 8004048:	403a      	ands	r2, r7
 800404a:	0092      	lsls	r2, r2, #2
 800404c:	4090      	lsls	r0, r2
        temp = GPIOx->AFR[position >> 3U];
 800404e:	08fb      	lsrs	r3, r7, #3
 8004050:	009b      	lsls	r3, r3, #2
 8004052:	18e3      	adds	r3, r4, r3
 8004054:	6a19      	ldr	r1, [r3, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8004056:	4381      	bics	r1, r0
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8004058:	6928      	ldr	r0, [r5, #16]
 800405a:	4090      	lsls	r0, r2
 800405c:	0002      	movs	r2, r0
 800405e:	430a      	orrs	r2, r1
        GPIOx->AFR[position >> 3U] = temp;
 8004060:	621a      	str	r2, [r3, #32]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004062:	2210      	movs	r2, #16
 8004064:	686b      	ldr	r3, [r5, #4]
 8004066:	007e      	lsls	r6, r7, #1
 8004068:	4393      	bics	r3, r2
 800406a:	3b01      	subs	r3, #1
 800406c:	2b01      	cmp	r3, #1
 800406e:	d819      	bhi.n	80040a4 <HAL_GPIO_Init+0x14c>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8004070:	68eb      	ldr	r3, [r5, #12]
 8004072:	2b03      	cmp	r3, #3
 8004074:	d903      	bls.n	800407e <HAL_GPIO_Init+0x126>
 8004076:	21ce      	movs	r1, #206	; 0xce
 8004078:	4846      	ldr	r0, [pc, #280]	; (8004194 <HAL_GPIO_Init+0x23c>)
 800407a:	f003 fb0a 	bl	8007692 <assert_failed>
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800407e:	2203      	movs	r2, #3
 8004080:	40b2      	lsls	r2, r6
        temp = GPIOx->OSPEEDR;
 8004082:	68a3      	ldr	r3, [r4, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004084:	2101      	movs	r1, #1
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8004086:	4393      	bics	r3, r2
 8004088:	001a      	movs	r2, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 800408a:	68eb      	ldr	r3, [r5, #12]
 800408c:	40b3      	lsls	r3, r6
 800408e:	4313      	orrs	r3, r2
        GPIOx->OSPEEDR = temp;
 8004090:	60a3      	str	r3, [r4, #8]
        temp= GPIOx->OTYPER;
 8004092:	6862      	ldr	r2, [r4, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004094:	9b01      	ldr	r3, [sp, #4]
 8004096:	439a      	bics	r2, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004098:	686b      	ldr	r3, [r5, #4]
 800409a:	091b      	lsrs	r3, r3, #4
 800409c:	400b      	ands	r3, r1
 800409e:	40bb      	lsls	r3, r7
 80040a0:	4313      	orrs	r3, r2
        GPIOx->OTYPER = temp;
 80040a2:	6063      	str	r3, [r4, #4]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80040a4:	2303      	movs	r3, #3
 80040a6:	469c      	mov	ip, r3
 80040a8:	40b3      	lsls	r3, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80040aa:	4661      	mov	r1, ip
 80040ac:	686a      	ldr	r2, [r5, #4]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80040ae:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80040b0:	4011      	ands	r1, r2
 80040b2:	40b1      	lsls	r1, r6
      temp = GPIOx->MODER;
 80040b4:	6820      	ldr	r0, [r4, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80040b6:	4018      	ands	r0, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80040b8:	4301      	orrs	r1, r0
      GPIOx->MODER = temp;
 80040ba:	6021      	str	r1, [r4, #0]
      temp = GPIOx->PUPDR;
 80040bc:	68e1      	ldr	r1, [r4, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80040be:	4019      	ands	r1, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 80040c0:	68ab      	ldr	r3, [r5, #8]
 80040c2:	40b3      	lsls	r3, r6
 80040c4:	430b      	orrs	r3, r1
      GPIOx->PUPDR = temp;
 80040c6:	60e3      	str	r3, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80040c8:	00d3      	lsls	r3, r2, #3
 80040ca:	d559      	bpl.n	8004180 <HAL_GPIO_Init+0x228>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040cc:	2001      	movs	r0, #1
 80040ce:	4939      	ldr	r1, [pc, #228]	; (80041b4 <HAL_GPIO_Init+0x25c>)
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80040d0:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040d2:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80040d4:	4303      	orrs	r3, r0
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80040d6:	4660      	mov	r0, ip
 80040d8:	4038      	ands	r0, r7
 80040da:	0080      	lsls	r0, r0, #2
 80040dc:	4086      	lsls	r6, r0
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040de:	634b      	str	r3, [r1, #52]	; 0x34
 80040e0:	4b35      	ldr	r3, [pc, #212]	; (80041b8 <HAL_GPIO_Init+0x260>)
        temp = SYSCFG->EXTICR[position >> 2U];
 80040e2:	08b9      	lsrs	r1, r7, #2
 80040e4:	0089      	lsls	r1, r1, #2
 80040e6:	18c9      	adds	r1, r1, r3
 80040e8:	688b      	ldr	r3, [r1, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80040ea:	43b3      	bics	r3, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80040ec:	26a0      	movs	r6, #160	; 0xa0
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80040ee:	9301      	str	r3, [sp, #4]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80040f0:	05f6      	lsls	r6, r6, #23
 80040f2:	2300      	movs	r3, #0
 80040f4:	42b4      	cmp	r4, r6
 80040f6:	d014      	beq.n	8004122 <HAL_GPIO_Init+0x1ca>
 80040f8:	4e27      	ldr	r6, [pc, #156]	; (8004198 <HAL_GPIO_Init+0x240>)
 80040fa:	3301      	adds	r3, #1
 80040fc:	42b4      	cmp	r4, r6
 80040fe:	d010      	beq.n	8004122 <HAL_GPIO_Init+0x1ca>
 8004100:	4e26      	ldr	r6, [pc, #152]	; (800419c <HAL_GPIO_Init+0x244>)
 8004102:	3301      	adds	r3, #1
 8004104:	42b4      	cmp	r4, r6
 8004106:	d00c      	beq.n	8004122 <HAL_GPIO_Init+0x1ca>
 8004108:	4e25      	ldr	r6, [pc, #148]	; (80041a0 <HAL_GPIO_Init+0x248>)
 800410a:	4663      	mov	r3, ip
 800410c:	42b4      	cmp	r4, r6
 800410e:	d008      	beq.n	8004122 <HAL_GPIO_Init+0x1ca>
 8004110:	4e24      	ldr	r6, [pc, #144]	; (80041a4 <HAL_GPIO_Init+0x24c>)
 8004112:	3301      	adds	r3, #1
 8004114:	42b4      	cmp	r4, r6
 8004116:	d004      	beq.n	8004122 <HAL_GPIO_Init+0x1ca>
 8004118:	4b28      	ldr	r3, [pc, #160]	; (80041bc <HAL_GPIO_Init+0x264>)
 800411a:	18e3      	adds	r3, r4, r3
 800411c:	1e5e      	subs	r6, r3, #1
 800411e:	41b3      	sbcs	r3, r6
 8004120:	3305      	adds	r3, #5
 8004122:	4083      	lsls	r3, r0
 8004124:	9801      	ldr	r0, [sp, #4]
 8004126:	4303      	orrs	r3, r0
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004128:	608b      	str	r3, [r1, #8]
        temp = EXTI->IMR;
 800412a:	4925      	ldr	r1, [pc, #148]	; (80041c0 <HAL_GPIO_Init+0x268>)
        temp &= ~((uint32_t)iocurrent);
 800412c:	9b00      	ldr	r3, [sp, #0]
        temp = EXTI->IMR;
 800412e:	680e      	ldr	r6, [r1, #0]
        temp &= ~((uint32_t)iocurrent);
 8004130:	43d8      	mvns	r0, r3
          temp |= iocurrent;
 8004132:	4333      	orrs	r3, r6
 8004134:	469c      	mov	ip, r3
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004136:	03d3      	lsls	r3, r2, #15
 8004138:	d402      	bmi.n	8004140 <HAL_GPIO_Init+0x1e8>
        temp &= ~((uint32_t)iocurrent);
 800413a:	0033      	movs	r3, r6
 800413c:	4003      	ands	r3, r0
 800413e:	469c      	mov	ip, r3
        EXTI->IMR = temp;
 8004140:	4663      	mov	r3, ip
 8004142:	600b      	str	r3, [r1, #0]
        temp = EXTI->EMR;
 8004144:	684e      	ldr	r6, [r1, #4]
          temp |= iocurrent;
 8004146:	9b00      	ldr	r3, [sp, #0]
 8004148:	4333      	orrs	r3, r6
 800414a:	469c      	mov	ip, r3
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800414c:	0393      	lsls	r3, r2, #14
 800414e:	d402      	bmi.n	8004156 <HAL_GPIO_Init+0x1fe>
        temp &= ~((uint32_t)iocurrent);
 8004150:	0033      	movs	r3, r6
 8004152:	4003      	ands	r3, r0
 8004154:	469c      	mov	ip, r3
        EXTI->EMR = temp;
 8004156:	4663      	mov	r3, ip
 8004158:	604b      	str	r3, [r1, #4]
        temp = EXTI->RTSR;
 800415a:	688e      	ldr	r6, [r1, #8]
          temp |= iocurrent;
 800415c:	9b00      	ldr	r3, [sp, #0]
 800415e:	4333      	orrs	r3, r6
 8004160:	469c      	mov	ip, r3
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004162:	02d3      	lsls	r3, r2, #11
 8004164:	d402      	bmi.n	800416c <HAL_GPIO_Init+0x214>
        temp &= ~((uint32_t)iocurrent);
 8004166:	0033      	movs	r3, r6
 8004168:	4003      	ands	r3, r0
 800416a:	469c      	mov	ip, r3
        EXTI->RTSR = temp;
 800416c:	4663      	mov	r3, ip
 800416e:	608b      	str	r3, [r1, #8]
        temp = EXTI->FTSR;
 8004170:	68ce      	ldr	r6, [r1, #12]
          temp |= iocurrent;
 8004172:	9b00      	ldr	r3, [sp, #0]
 8004174:	4333      	orrs	r3, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004176:	0292      	lsls	r2, r2, #10
 8004178:	d401      	bmi.n	800417e <HAL_GPIO_Init+0x226>
        temp &= ~((uint32_t)iocurrent);
 800417a:	0033      	movs	r3, r6
 800417c:	4003      	ands	r3, r0
        EXTI->FTSR = temp;
 800417e:	60cb      	str	r3, [r1, #12]
    position++;
 8004180:	3701      	adds	r7, #1
 8004182:	e730      	b.n	8003fe6 <HAL_GPIO_Init+0x8e>
 8004184:	ffdfffff 	.word	0xffdfffff
 8004188:	efef0000 	.word	0xefef0000
 800418c:	fffeffff 	.word	0xfffeffff
 8004190:	efdf0000 	.word	0xefdf0000
 8004194:	0800bf0b 	.word	0x0800bf0b
 8004198:	50000400 	.word	0x50000400
 800419c:	50000800 	.word	0x50000800
 80041a0:	50000c00 	.word	0x50000c00
 80041a4:	50001000 	.word	0x50001000
 80041a8:	0000ffff 	.word	0x0000ffff
 80041ac:	50001c00 	.word	0x50001c00
 80041b0:	00000603 	.word	0x00000603
 80041b4:	40021000 	.word	0x40021000
 80041b8:	40010000 	.word	0x40010000
 80041bc:	afffe400 	.word	0xafffe400
 80041c0:	40010400 	.word	0x40010400

080041c4 <HAL_GPIO_ReadPin>:
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  GPIO_PinState bitstatus;
  
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
 80041c4:	23a0      	movs	r3, #160	; 0xa0
{
 80041c6:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
 80041c8:	05db      	lsls	r3, r3, #23
{
 80041ca:	0004      	movs	r4, r0
 80041cc:	000d      	movs	r5, r1
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
 80041ce:	4298      	cmp	r0, r3
 80041d0:	d00b      	beq.n	80041ea <HAL_GPIO_ReadPin+0x26>
 80041d2:	4b12      	ldr	r3, [pc, #72]	; (800421c <HAL_GPIO_ReadPin+0x58>)
 80041d4:	4298      	cmp	r0, r3
 80041d6:	d008      	beq.n	80041ea <HAL_GPIO_ReadPin+0x26>
 80041d8:	4b11      	ldr	r3, [pc, #68]	; (8004220 <HAL_GPIO_ReadPin+0x5c>)
 80041da:	4298      	cmp	r0, r3
 80041dc:	d005      	beq.n	80041ea <HAL_GPIO_ReadPin+0x26>
 80041de:	4b11      	ldr	r3, [pc, #68]	; (8004224 <HAL_GPIO_ReadPin+0x60>)
 80041e0:	4298      	cmp	r0, r3
 80041e2:	d002      	beq.n	80041ea <HAL_GPIO_ReadPin+0x26>
 80041e4:	4b10      	ldr	r3, [pc, #64]	; (8004228 <HAL_GPIO_ReadPin+0x64>)
 80041e6:	4298      	cmp	r0, r3
 80041e8:	d107      	bne.n	80041fa <HAL_GPIO_ReadPin+0x36>
 80041ea:	2d00      	cmp	r5, #0
 80041ec:	d00f      	beq.n	800420e <HAL_GPIO_ReadPin+0x4a>
  
  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80041ee:	6920      	ldr	r0, [r4, #16]
 80041f0:	4028      	ands	r0, r5
 80041f2:	1e43      	subs	r3, r0, #1
 80041f4:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 80041f6:	b2c0      	uxtb	r0, r0
}
 80041f8:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
 80041fa:	4b0c      	ldr	r3, [pc, #48]	; (800422c <HAL_GPIO_ReadPin+0x68>)
 80041fc:	4298      	cmp	r0, r3
 80041fe:	d106      	bne.n	800420e <HAL_GPIO_ReadPin+0x4a>
 8004200:	4b0b      	ldr	r3, [pc, #44]	; (8004230 <HAL_GPIO_ReadPin+0x6c>)
 8004202:	4219      	tst	r1, r3
 8004204:	d003      	beq.n	800420e <HAL_GPIO_ReadPin+0x4a>
 8004206:	001a      	movs	r2, r3
 8004208:	430a      	orrs	r2, r1
 800420a:	429a      	cmp	r2, r3
 800420c:	d0ef      	beq.n	80041ee <HAL_GPIO_ReadPin+0x2a>
 800420e:	21bd      	movs	r1, #189	; 0xbd
 8004210:	4808      	ldr	r0, [pc, #32]	; (8004234 <HAL_GPIO_ReadPin+0x70>)
 8004212:	0049      	lsls	r1, r1, #1
 8004214:	f003 fa3d 	bl	8007692 <assert_failed>
 8004218:	e7e9      	b.n	80041ee <HAL_GPIO_ReadPin+0x2a>
 800421a:	46c0      	nop			; (mov r8, r8)
 800421c:	50000400 	.word	0x50000400
 8004220:	50000800 	.word	0x50000800
 8004224:	50000c00 	.word	0x50000c00
 8004228:	50001000 	.word	0x50001000
 800422c:	50001c00 	.word	0x50001c00
 8004230:	00000603 	.word	0x00000603
 8004234:	0800bf0b 	.word	0x0800bf0b

08004238 <HAL_GPIO_WritePin>:
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
 8004238:	23a0      	movs	r3, #160	; 0xa0
{
 800423a:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
 800423c:	05db      	lsls	r3, r3, #23
{
 800423e:	0004      	movs	r4, r0
 8004240:	000d      	movs	r5, r1
 8004242:	0016      	movs	r6, r2
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
 8004244:	4298      	cmp	r0, r3
 8004246:	d00b      	beq.n	8004260 <HAL_GPIO_WritePin+0x28>
 8004248:	4b15      	ldr	r3, [pc, #84]	; (80042a0 <HAL_GPIO_WritePin+0x68>)
 800424a:	4298      	cmp	r0, r3
 800424c:	d008      	beq.n	8004260 <HAL_GPIO_WritePin+0x28>
 800424e:	4b15      	ldr	r3, [pc, #84]	; (80042a4 <HAL_GPIO_WritePin+0x6c>)
 8004250:	4298      	cmp	r0, r3
 8004252:	d005      	beq.n	8004260 <HAL_GPIO_WritePin+0x28>
 8004254:	4b14      	ldr	r3, [pc, #80]	; (80042a8 <HAL_GPIO_WritePin+0x70>)
 8004256:	4298      	cmp	r0, r3
 8004258:	d002      	beq.n	8004260 <HAL_GPIO_WritePin+0x28>
 800425a:	4b14      	ldr	r3, [pc, #80]	; (80042ac <HAL_GPIO_WritePin+0x74>)
 800425c:	4298      	cmp	r0, r3
 800425e:	d10a      	bne.n	8004276 <HAL_GPIO_WritePin+0x3e>
 8004260:	2d00      	cmp	r5, #0
 8004262:	d012      	beq.n	800428a <HAL_GPIO_WritePin+0x52>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8004264:	2e01      	cmp	r6, #1
 8004266:	d916      	bls.n	8004296 <HAL_GPIO_WritePin+0x5e>
 8004268:	219e      	movs	r1, #158	; 0x9e
 800426a:	4811      	ldr	r0, [pc, #68]	; (80042b0 <HAL_GPIO_WritePin+0x78>)
 800426c:	31ff      	adds	r1, #255	; 0xff
 800426e:	f003 fa10 	bl	8007692 <assert_failed>
  
  if(PinState != GPIO_PIN_RESET)
  {
    GPIOx->BSRR = GPIO_Pin;
 8004272:	61a5      	str	r5, [r4, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8004274:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
 8004276:	4b0f      	ldr	r3, [pc, #60]	; (80042b4 <HAL_GPIO_WritePin+0x7c>)
 8004278:	4298      	cmp	r0, r3
 800427a:	d106      	bne.n	800428a <HAL_GPIO_WritePin+0x52>
 800427c:	4b0e      	ldr	r3, [pc, #56]	; (80042b8 <HAL_GPIO_WritePin+0x80>)
 800427e:	4219      	tst	r1, r3
 8004280:	d003      	beq.n	800428a <HAL_GPIO_WritePin+0x52>
 8004282:	001a      	movs	r2, r3
 8004284:	430a      	orrs	r2, r1
 8004286:	429a      	cmp	r2, r3
 8004288:	d0ec      	beq.n	8004264 <HAL_GPIO_WritePin+0x2c>
 800428a:	21ce      	movs	r1, #206	; 0xce
 800428c:	4808      	ldr	r0, [pc, #32]	; (80042b0 <HAL_GPIO_WritePin+0x78>)
 800428e:	0049      	lsls	r1, r1, #1
 8004290:	f003 f9ff 	bl	8007692 <assert_failed>
 8004294:	e7e6      	b.n	8004264 <HAL_GPIO_WritePin+0x2c>
  if(PinState != GPIO_PIN_RESET)
 8004296:	2e00      	cmp	r6, #0
 8004298:	d1eb      	bne.n	8004272 <HAL_GPIO_WritePin+0x3a>
    GPIOx->BRR = GPIO_Pin ;
 800429a:	62a5      	str	r5, [r4, #40]	; 0x28
}
 800429c:	e7ea      	b.n	8004274 <HAL_GPIO_WritePin+0x3c>
 800429e:	46c0      	nop			; (mov r8, r8)
 80042a0:	50000400 	.word	0x50000400
 80042a4:	50000800 	.word	0x50000800
 80042a8:	50000c00 	.word	0x50000c00
 80042ac:	50001000 	.word	0x50001000
 80042b0:	0800bf0b 	.word	0x0800bf0b
 80042b4:	50001c00 	.word	0x50001c00
 80042b8:	00000603 	.word	0x00000603

080042bc <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80042bc:	6803      	ldr	r3, [r0, #0]
 80042be:	699a      	ldr	r2, [r3, #24]
 80042c0:	0792      	lsls	r2, r2, #30
 80042c2:	d501      	bpl.n	80042c8 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 80042c4:	2200      	movs	r2, #0
 80042c6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80042c8:	2201      	movs	r2, #1
 80042ca:	6999      	ldr	r1, [r3, #24]
 80042cc:	4211      	tst	r1, r2
 80042ce:	d102      	bne.n	80042d6 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80042d0:	6999      	ldr	r1, [r3, #24]
 80042d2:	430a      	orrs	r2, r1
 80042d4:	619a      	str	r2, [r3, #24]
  }
}
 80042d6:	4770      	bx	lr

080042d8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80042d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80042da:	001e      	movs	r6, r3
 80042dc:	9201      	str	r2, [sp, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80042de:	6803      	ldr	r3, [r0, #0]
 80042e0:	4a1d      	ldr	r2, [pc, #116]	; (8004358 <I2C_TransferConfig+0x80>)
{
 80042e2:	0007      	movs	r7, r0
 80042e4:	000c      	movs	r4, r1
 80042e6:	9d08      	ldr	r5, [sp, #32]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d009      	beq.n	8004300 <I2C_TransferConfig+0x28>
 80042ec:	4a1b      	ldr	r2, [pc, #108]	; (800435c <I2C_TransferConfig+0x84>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d006      	beq.n	8004300 <I2C_TransferConfig+0x28>
 80042f2:	4a1b      	ldr	r2, [pc, #108]	; (8004360 <I2C_TransferConfig+0x88>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d003      	beq.n	8004300 <I2C_TransferConfig+0x28>
 80042f8:	491a      	ldr	r1, [pc, #104]	; (8004364 <I2C_TransferConfig+0x8c>)
 80042fa:	481b      	ldr	r0, [pc, #108]	; (8004368 <I2C_TransferConfig+0x90>)
 80042fc:	f003 f9c9 	bl	8007692 <assert_failed>
  assert_param(IS_TRANSFER_MODE(Mode));
 8004300:	2380      	movs	r3, #128	; 0x80
 8004302:	049b      	lsls	r3, r3, #18
 8004304:	429e      	cmp	r6, r3
 8004306:	d006      	beq.n	8004316 <I2C_TransferConfig+0x3e>
 8004308:	4b18      	ldr	r3, [pc, #96]	; (800436c <I2C_TransferConfig+0x94>)
 800430a:	421e      	tst	r6, r3
 800430c:	d003      	beq.n	8004316 <I2C_TransferConfig+0x3e>
 800430e:	4918      	ldr	r1, [pc, #96]	; (8004370 <I2C_TransferConfig+0x98>)
 8004310:	4815      	ldr	r0, [pc, #84]	; (8004368 <I2C_TransferConfig+0x90>)
 8004312:	f003 f9be 	bl	8007692 <assert_failed>
  assert_param(IS_TRANSFER_REQUEST(Request));
 8004316:	4b17      	ldr	r3, [pc, #92]	; (8004374 <I2C_TransferConfig+0x9c>)
 8004318:	429d      	cmp	r5, r3
 800431a:	d00a      	beq.n	8004332 <I2C_TransferConfig+0x5a>
 800431c:	4b16      	ldr	r3, [pc, #88]	; (8004378 <I2C_TransferConfig+0xa0>)
 800431e:	4a17      	ldr	r2, [pc, #92]	; (800437c <I2C_TransferConfig+0xa4>)
 8004320:	402b      	ands	r3, r5
 8004322:	4293      	cmp	r3, r2
 8004324:	d005      	beq.n	8004332 <I2C_TransferConfig+0x5a>
 8004326:	2d00      	cmp	r5, #0
 8004328:	d003      	beq.n	8004332 <I2C_TransferConfig+0x5a>
 800432a:	4915      	ldr	r1, [pc, #84]	; (8004380 <I2C_TransferConfig+0xa8>)
 800432c:	480e      	ldr	r0, [pc, #56]	; (8004368 <I2C_TransferConfig+0x90>)
 800432e:	f003 f9b0 	bl	8007692 <assert_failed>

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8004332:	9901      	ldr	r1, [sp, #4]
 8004334:	05a4      	lsls	r4, r4, #22
 8004336:	0da4      	lsrs	r4, r4, #22
 8004338:	4326      	orrs	r6, r4
 800433a:	040c      	lsls	r4, r1, #16
 800433c:	2180      	movs	r1, #128	; 0x80
 800433e:	683a      	ldr	r2, [r7, #0]
 8004340:	432e      	orrs	r6, r5
 8004342:	00c9      	lsls	r1, r1, #3
 8004344:	0d6d      	lsrs	r5, r5, #21
 8004346:	400d      	ands	r5, r1
 8004348:	490e      	ldr	r1, [pc, #56]	; (8004384 <I2C_TransferConfig+0xac>)
 800434a:	6853      	ldr	r3, [r2, #4]
 800434c:	430d      	orrs	r5, r1
 800434e:	43ab      	bics	r3, r5
 8004350:	4326      	orrs	r6, r4
 8004352:	431e      	orrs	r6, r3
 8004354:	6056      	str	r6, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8004356:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8004358:	40005400 	.word	0x40005400
 800435c:	40005800 	.word	0x40005800
 8004360:	40007800 	.word	0x40007800
 8004364:	000018ac 	.word	0x000018ac
 8004368:	0800bf44 	.word	0x0800bf44
 800436c:	feffffff 	.word	0xfeffffff
 8004370:	000018ad 	.word	0x000018ad
 8004374:	80004000 	.word	0x80004000
 8004378:	fffffbff 	.word	0xfffffbff
 800437c:	80002000 	.word	0x80002000
 8004380:	000018ae 	.word	0x000018ae
 8004384:	03ff63ff 	.word	0x03ff63ff

08004388 <I2C_WaitOnFlagUntilTimeout>:
{
 8004388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800438a:	0004      	movs	r4, r0
 800438c:	000e      	movs	r6, r1
 800438e:	0017      	movs	r7, r2
 8004390:	001d      	movs	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004392:	6822      	ldr	r2, [r4, #0]
 8004394:	6993      	ldr	r3, [r2, #24]
 8004396:	4033      	ands	r3, r6
 8004398:	1b9b      	subs	r3, r3, r6
 800439a:	4259      	negs	r1, r3
 800439c:	414b      	adcs	r3, r1
 800439e:	42bb      	cmp	r3, r7
 80043a0:	d001      	beq.n	80043a6 <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 80043a2:	2000      	movs	r0, #0
 80043a4:	e017      	b.n	80043d6 <I2C_WaitOnFlagUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 80043a6:	1c6b      	adds	r3, r5, #1
 80043a8:	d0f4      	beq.n	8004394 <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043aa:	f7fe ffad 	bl	8003308 <HAL_GetTick>
 80043ae:	9b06      	ldr	r3, [sp, #24]
 80043b0:	1ac0      	subs	r0, r0, r3
 80043b2:	4285      	cmp	r5, r0
 80043b4:	d301      	bcc.n	80043ba <I2C_WaitOnFlagUntilTimeout+0x32>
 80043b6:	2d00      	cmp	r5, #0
 80043b8:	d1eb      	bne.n	8004392 <I2C_WaitOnFlagUntilTimeout+0xa>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80043ba:	2220      	movs	r2, #32
 80043bc:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80043be:	2001      	movs	r0, #1
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80043c0:	4313      	orrs	r3, r2
 80043c2:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80043c4:	0023      	movs	r3, r4
 80043c6:	3341      	adds	r3, #65	; 0x41
 80043c8:	701a      	strb	r2, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80043ca:	0022      	movs	r2, r4
 80043cc:	2300      	movs	r3, #0
 80043ce:	3242      	adds	r2, #66	; 0x42
      __HAL_UNLOCK(hi2c);
 80043d0:	3440      	adds	r4, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80043d2:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 80043d4:	7023      	strb	r3, [r4, #0]
}
 80043d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080043d8 <I2C_IsAcknowledgeFailed>:
{
 80043d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80043da:	6803      	ldr	r3, [r0, #0]
{
 80043dc:	0004      	movs	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80043de:	6998      	ldr	r0, [r3, #24]
 80043e0:	2310      	movs	r3, #16
{
 80043e2:	000e      	movs	r6, r1
 80043e4:	0017      	movs	r7, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80043e6:	4018      	ands	r0, r3
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043e8:	2520      	movs	r5, #32
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80043ea:	2800      	cmp	r0, #0
 80043ec:	d118      	bne.n	8004420 <I2C_IsAcknowledgeFailed+0x48>
}
 80043ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (Timeout != HAL_MAX_DELAY)
 80043f0:	1c72      	adds	r2, r6, #1
 80043f2:	d016      	beq.n	8004422 <I2C_IsAcknowledgeFailed+0x4a>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043f4:	f7fe ff88 	bl	8003308 <HAL_GetTick>
 80043f8:	1bc0      	subs	r0, r0, r7
 80043fa:	4286      	cmp	r6, r0
 80043fc:	d301      	bcc.n	8004402 <I2C_IsAcknowledgeFailed+0x2a>
 80043fe:	2e00      	cmp	r6, #0
 8004400:	d10e      	bne.n	8004420 <I2C_IsAcknowledgeFailed+0x48>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004402:	2220      	movs	r2, #32
 8004404:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004406:	4313      	orrs	r3, r2
 8004408:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800440a:	0023      	movs	r3, r4
 800440c:	3341      	adds	r3, #65	; 0x41
 800440e:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004410:	0022      	movs	r2, r4
 8004412:	2300      	movs	r3, #0
 8004414:	3242      	adds	r2, #66	; 0x42
    __HAL_UNLOCK(hi2c);
 8004416:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004418:	7013      	strb	r3, [r2, #0]
    return HAL_ERROR;
 800441a:	2001      	movs	r0, #1
    __HAL_UNLOCK(hi2c);
 800441c:	7023      	strb	r3, [r4, #0]
    return HAL_ERROR;
 800441e:	e7e6      	b.n	80043ee <I2C_IsAcknowledgeFailed+0x16>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004420:	6823      	ldr	r3, [r4, #0]
 8004422:	699a      	ldr	r2, [r3, #24]
 8004424:	422a      	tst	r2, r5
 8004426:	d0e3      	beq.n	80043f0 <I2C_IsAcknowledgeFailed+0x18>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004428:	2210      	movs	r2, #16
    I2C_Flush_TXDR(hi2c);
 800442a:	0020      	movs	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800442c:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800442e:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8004430:	f7ff ff44 	bl	80042bc <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8004434:	6822      	ldr	r2, [r4, #0]
 8004436:	4906      	ldr	r1, [pc, #24]	; (8004450 <I2C_IsAcknowledgeFailed+0x78>)
 8004438:	6853      	ldr	r3, [r2, #4]
 800443a:	400b      	ands	r3, r1
 800443c:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800443e:	2304      	movs	r3, #4
 8004440:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004442:	4313      	orrs	r3, r2
 8004444:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004446:	0023      	movs	r3, r4
 8004448:	3341      	adds	r3, #65	; 0x41
 800444a:	701d      	strb	r5, [r3, #0]
 800444c:	e7e0      	b.n	8004410 <I2C_IsAcknowledgeFailed+0x38>
 800444e:	46c0      	nop			; (mov r8, r8)
 8004450:	fe00e800 	.word	0xfe00e800

08004454 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8004454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004456:	0004      	movs	r4, r0
 8004458:	000d      	movs	r5, r1
 800445a:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800445c:	2702      	movs	r7, #2
 800445e:	6823      	ldr	r3, [r4, #0]
 8004460:	699b      	ldr	r3, [r3, #24]
 8004462:	423b      	tst	r3, r7
 8004464:	d001      	beq.n	800446a <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 8004466:	2000      	movs	r0, #0
}
 8004468:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800446a:	0032      	movs	r2, r6
 800446c:	0029      	movs	r1, r5
 800446e:	0020      	movs	r0, r4
 8004470:	f7ff ffb2 	bl	80043d8 <I2C_IsAcknowledgeFailed>
 8004474:	2800      	cmp	r0, #0
 8004476:	d115      	bne.n	80044a4 <I2C_WaitOnTXISFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8004478:	1c6b      	adds	r3, r5, #1
 800447a:	d0f0      	beq.n	800445e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800447c:	f7fe ff44 	bl	8003308 <HAL_GetTick>
 8004480:	1b80      	subs	r0, r0, r6
 8004482:	4285      	cmp	r5, r0
 8004484:	d301      	bcc.n	800448a <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 8004486:	2d00      	cmp	r5, #0
 8004488:	d1e9      	bne.n	800445e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800448a:	2220      	movs	r2, #32
 800448c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800448e:	4313      	orrs	r3, r2
 8004490:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004492:	0023      	movs	r3, r4
 8004494:	3341      	adds	r3, #65	; 0x41
 8004496:	701a      	strb	r2, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004498:	0022      	movs	r2, r4
 800449a:	2300      	movs	r3, #0
 800449c:	3242      	adds	r2, #66	; 0x42
      __HAL_UNLOCK(hi2c);
 800449e:	3440      	adds	r4, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80044a0:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 80044a2:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 80044a4:	2001      	movs	r0, #1
 80044a6:	e7df      	b.n	8004468 <I2C_WaitOnTXISFlagUntilTimeout+0x14>

080044a8 <I2C_RequestMemoryWrite>:
{
 80044a8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80044aa:	0014      	movs	r4, r2
 80044ac:	001e      	movs	r6, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80044ae:	b2da      	uxtb	r2, r3
 80044b0:	4b15      	ldr	r3, [pc, #84]	; (8004508 <I2C_RequestMemoryWrite+0x60>)
{
 80044b2:	0005      	movs	r5, r0
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80044b4:	9300      	str	r3, [sp, #0]
 80044b6:	2380      	movs	r3, #128	; 0x80
 80044b8:	045b      	lsls	r3, r3, #17
 80044ba:	f7ff ff0d 	bl	80042d8 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044be:	9a07      	ldr	r2, [sp, #28]
 80044c0:	9906      	ldr	r1, [sp, #24]
 80044c2:	0028      	movs	r0, r5
 80044c4:	f7ff ffc6 	bl	8004454 <I2C_WaitOnTXISFlagUntilTimeout>
 80044c8:	2800      	cmp	r0, #0
 80044ca:	d001      	beq.n	80044d0 <I2C_RequestMemoryWrite+0x28>
    return HAL_ERROR;
 80044cc:	2001      	movs	r0, #1
}
 80044ce:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 80044d0:	682b      	ldr	r3, [r5, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80044d2:	2e01      	cmp	r6, #1
 80044d4:	d10d      	bne.n	80044f2 <I2C_RequestMemoryWrite+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80044d6:	b2e4      	uxtb	r4, r4
 80044d8:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80044da:	9b07      	ldr	r3, [sp, #28]
 80044dc:	2200      	movs	r2, #0
 80044de:	9300      	str	r3, [sp, #0]
 80044e0:	2180      	movs	r1, #128	; 0x80
 80044e2:	9b06      	ldr	r3, [sp, #24]
 80044e4:	0028      	movs	r0, r5
 80044e6:	f7ff ff4f 	bl	8004388 <I2C_WaitOnFlagUntilTimeout>
 80044ea:	1e43      	subs	r3, r0, #1
 80044ec:	4198      	sbcs	r0, r3
    return HAL_ERROR;
 80044ee:	b2c0      	uxtb	r0, r0
 80044f0:	e7ed      	b.n	80044ce <I2C_RequestMemoryWrite+0x26>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80044f2:	0a22      	lsrs	r2, r4, #8
 80044f4:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044f6:	9906      	ldr	r1, [sp, #24]
 80044f8:	9a07      	ldr	r2, [sp, #28]
 80044fa:	0028      	movs	r0, r5
 80044fc:	f7ff ffaa 	bl	8004454 <I2C_WaitOnTXISFlagUntilTimeout>
 8004500:	2800      	cmp	r0, #0
 8004502:	d1e3      	bne.n	80044cc <I2C_RequestMemoryWrite+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004504:	682b      	ldr	r3, [r5, #0]
 8004506:	e7e6      	b.n	80044d6 <I2C_RequestMemoryWrite+0x2e>
 8004508:	80002000 	.word	0x80002000

0800450c <I2C_RequestMemoryRead>:
{
 800450c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800450e:	0005      	movs	r5, r0
 8004510:	0014      	movs	r4, r2
 8004512:	001e      	movs	r6, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004514:	b2da      	uxtb	r2, r3
 8004516:	4b15      	ldr	r3, [pc, #84]	; (800456c <I2C_RequestMemoryRead+0x60>)
 8004518:	9300      	str	r3, [sp, #0]
 800451a:	2300      	movs	r3, #0
 800451c:	f7ff fedc 	bl	80042d8 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004520:	9a07      	ldr	r2, [sp, #28]
 8004522:	9906      	ldr	r1, [sp, #24]
 8004524:	0028      	movs	r0, r5
 8004526:	f7ff ff95 	bl	8004454 <I2C_WaitOnTXISFlagUntilTimeout>
 800452a:	2800      	cmp	r0, #0
 800452c:	d001      	beq.n	8004532 <I2C_RequestMemoryRead+0x26>
    return HAL_ERROR;
 800452e:	2001      	movs	r0, #1
}
 8004530:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8004532:	682b      	ldr	r3, [r5, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004534:	2e01      	cmp	r6, #1
 8004536:	d10d      	bne.n	8004554 <I2C_RequestMemoryRead+0x48>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004538:	b2e4      	uxtb	r4, r4
 800453a:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800453c:	9b07      	ldr	r3, [sp, #28]
 800453e:	2200      	movs	r2, #0
 8004540:	9300      	str	r3, [sp, #0]
 8004542:	2140      	movs	r1, #64	; 0x40
 8004544:	9b06      	ldr	r3, [sp, #24]
 8004546:	0028      	movs	r0, r5
 8004548:	f7ff ff1e 	bl	8004388 <I2C_WaitOnFlagUntilTimeout>
 800454c:	1e43      	subs	r3, r0, #1
 800454e:	4198      	sbcs	r0, r3
    return HAL_ERROR;
 8004550:	b2c0      	uxtb	r0, r0
 8004552:	e7ed      	b.n	8004530 <I2C_RequestMemoryRead+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004554:	0a22      	lsrs	r2, r4, #8
 8004556:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004558:	9906      	ldr	r1, [sp, #24]
 800455a:	9a07      	ldr	r2, [sp, #28]
 800455c:	0028      	movs	r0, r5
 800455e:	f7ff ff79 	bl	8004454 <I2C_WaitOnTXISFlagUntilTimeout>
 8004562:	2800      	cmp	r0, #0
 8004564:	d1e3      	bne.n	800452e <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004566:	682b      	ldr	r3, [r5, #0]
 8004568:	e7e6      	b.n	8004538 <I2C_RequestMemoryRead+0x2c>
 800456a:	46c0      	nop			; (mov r8, r8)
 800456c:	80002000 	.word	0x80002000

08004570 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8004570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004572:	0004      	movs	r4, r0
 8004574:	000d      	movs	r5, r1
 8004576:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004578:	2720      	movs	r7, #32
 800457a:	6823      	ldr	r3, [r4, #0]
 800457c:	699b      	ldr	r3, [r3, #24]
 800457e:	423b      	tst	r3, r7
 8004580:	d001      	beq.n	8004586 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8004582:	2000      	movs	r0, #0
}
 8004584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004586:	0032      	movs	r2, r6
 8004588:	0029      	movs	r1, r5
 800458a:	0020      	movs	r0, r4
 800458c:	f7ff ff24 	bl	80043d8 <I2C_IsAcknowledgeFailed>
 8004590:	2800      	cmp	r0, #0
 8004592:	d113      	bne.n	80045bc <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004594:	f7fe feb8 	bl	8003308 <HAL_GetTick>
 8004598:	1b80      	subs	r0, r0, r6
 800459a:	4285      	cmp	r5, r0
 800459c:	d301      	bcc.n	80045a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 800459e:	2d00      	cmp	r5, #0
 80045a0:	d1eb      	bne.n	800457a <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045a2:	2220      	movs	r2, #32
 80045a4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80045a6:	4313      	orrs	r3, r2
 80045a8:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80045aa:	0023      	movs	r3, r4
 80045ac:	3341      	adds	r3, #65	; 0x41
 80045ae:	701a      	strb	r2, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80045b0:	0022      	movs	r2, r4
 80045b2:	2300      	movs	r3, #0
 80045b4:	3242      	adds	r2, #66	; 0x42
      __HAL_UNLOCK(hi2c);
 80045b6:	3440      	adds	r4, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80045b8:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 80045ba:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 80045bc:	2001      	movs	r0, #1
 80045be:	e7e1      	b.n	8004584 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>

080045c0 <HAL_I2C_Init>:
{
 80045c0:	b570      	push	{r4, r5, r6, lr}
 80045c2:	0004      	movs	r4, r0
    return HAL_ERROR;
 80045c4:	2001      	movs	r0, #1
  if (hi2c == NULL)
 80045c6:	2c00      	cmp	r4, #0
 80045c8:	d100      	bne.n	80045cc <HAL_I2C_Init+0xc>
 80045ca:	e08a      	b.n	80046e2 <HAL_I2C_Init+0x122>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80045cc:	6823      	ldr	r3, [r4, #0]
 80045ce:	4a4a      	ldr	r2, [pc, #296]	; (80046f8 <HAL_I2C_Init+0x138>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d00a      	beq.n	80045ea <HAL_I2C_Init+0x2a>
 80045d4:	4a49      	ldr	r2, [pc, #292]	; (80046fc <HAL_I2C_Init+0x13c>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d007      	beq.n	80045ea <HAL_I2C_Init+0x2a>
 80045da:	4a49      	ldr	r2, [pc, #292]	; (8004700 <HAL_I2C_Init+0x140>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d004      	beq.n	80045ea <HAL_I2C_Init+0x2a>
 80045e0:	21ef      	movs	r1, #239	; 0xef
 80045e2:	4848      	ldr	r0, [pc, #288]	; (8004704 <HAL_I2C_Init+0x144>)
 80045e4:	0049      	lsls	r1, r1, #1
 80045e6:	f003 f854 	bl	8007692 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 80045ea:	4b47      	ldr	r3, [pc, #284]	; (8004708 <HAL_I2C_Init+0x148>)
 80045ec:	68a2      	ldr	r2, [r4, #8]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d904      	bls.n	80045fc <HAL_I2C_Init+0x3c>
 80045f2:	21e0      	movs	r1, #224	; 0xe0
 80045f4:	4843      	ldr	r0, [pc, #268]	; (8004704 <HAL_I2C_Init+0x144>)
 80045f6:	31ff      	adds	r1, #255	; 0xff
 80045f8:	f003 f84b 	bl	8007692 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 80045fc:	68e3      	ldr	r3, [r4, #12]
 80045fe:	3b01      	subs	r3, #1
 8004600:	2b01      	cmp	r3, #1
 8004602:	d904      	bls.n	800460e <HAL_I2C_Init+0x4e>
 8004604:	21f0      	movs	r1, #240	; 0xf0
 8004606:	483f      	ldr	r0, [pc, #252]	; (8004704 <HAL_I2C_Init+0x144>)
 8004608:	0049      	lsls	r1, r1, #1
 800460a:	f003 f842 	bl	8007692 <assert_failed>
 800460e:	4e3f      	ldr	r6, [pc, #252]	; (800470c <HAL_I2C_Init+0x14c>)
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8004610:	6923      	ldr	r3, [r4, #16]
 8004612:	4233      	tst	r3, r6
 8004614:	d004      	beq.n	8004620 <HAL_I2C_Init+0x60>
 8004616:	21e2      	movs	r1, #226	; 0xe2
 8004618:	483a      	ldr	r0, [pc, #232]	; (8004704 <HAL_I2C_Init+0x144>)
 800461a:	31ff      	adds	r1, #255	; 0xff
 800461c:	f003 f839 	bl	8007692 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8004620:	6963      	ldr	r3, [r4, #20]
 8004622:	2bff      	cmp	r3, #255	; 0xff
 8004624:	d904      	bls.n	8004630 <HAL_I2C_Init+0x70>
 8004626:	21f1      	movs	r1, #241	; 0xf1
 8004628:	4836      	ldr	r0, [pc, #216]	; (8004704 <HAL_I2C_Init+0x144>)
 800462a:	0049      	lsls	r1, r1, #1
 800462c:	f003 f831 	bl	8007692 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 8004630:	69a3      	ldr	r3, [r4, #24]
 8004632:	2b07      	cmp	r3, #7
 8004634:	d904      	bls.n	8004640 <HAL_I2C_Init+0x80>
 8004636:	21e4      	movs	r1, #228	; 0xe4
 8004638:	4832      	ldr	r0, [pc, #200]	; (8004704 <HAL_I2C_Init+0x144>)
 800463a:	31ff      	adds	r1, #255	; 0xff
 800463c:	f003 f829 	bl	8007692 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8004640:	4b33      	ldr	r3, [pc, #204]	; (8004710 <HAL_I2C_Init+0x150>)
 8004642:	69e2      	ldr	r2, [r4, #28]
 8004644:	421a      	tst	r2, r3
 8004646:	d004      	beq.n	8004652 <HAL_I2C_Init+0x92>
 8004648:	21f2      	movs	r1, #242	; 0xf2
 800464a:	482e      	ldr	r0, [pc, #184]	; (8004704 <HAL_I2C_Init+0x144>)
 800464c:	0049      	lsls	r1, r1, #1
 800464e:	f003 f820 	bl	8007692 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8004652:	4b30      	ldr	r3, [pc, #192]	; (8004714 <HAL_I2C_Init+0x154>)
 8004654:	6a22      	ldr	r2, [r4, #32]
 8004656:	421a      	tst	r2, r3
 8004658:	d004      	beq.n	8004664 <HAL_I2C_Init+0xa4>
 800465a:	21e6      	movs	r1, #230	; 0xe6
 800465c:	4829      	ldr	r0, [pc, #164]	; (8004704 <HAL_I2C_Init+0x144>)
 800465e:	31ff      	adds	r1, #255	; 0xff
 8004660:	f003 f817 	bl	8007692 <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004664:	0025      	movs	r5, r4
 8004666:	3541      	adds	r5, #65	; 0x41
 8004668:	782b      	ldrb	r3, [r5, #0]
 800466a:	b2db      	uxtb	r3, r3
 800466c:	2b00      	cmp	r3, #0
 800466e:	d105      	bne.n	800467c <HAL_I2C_Init+0xbc>
    hi2c->Lock = HAL_UNLOCKED;
 8004670:	0022      	movs	r2, r4
 8004672:	3240      	adds	r2, #64	; 0x40
 8004674:	7013      	strb	r3, [r2, #0]
    HAL_I2C_MspInit(hi2c);
 8004676:	0020      	movs	r0, r4
 8004678:	f003 fe58 	bl	800832c <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800467c:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 800467e:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004680:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8004682:	6823      	ldr	r3, [r4, #0]
 8004684:	68a0      	ldr	r0, [r4, #8]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	438a      	bics	r2, r1
 800468a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800468c:	6861      	ldr	r1, [r4, #4]
 800468e:	4a22      	ldr	r2, [pc, #136]	; (8004718 <HAL_I2C_Init+0x158>)
 8004690:	400a      	ands	r2, r1
 8004692:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004694:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004696:	68e1      	ldr	r1, [r4, #12]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004698:	4032      	ands	r2, r6
 800469a:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800469c:	2901      	cmp	r1, #1
 800469e:	d121      	bne.n	80046e4 <HAL_I2C_Init+0x124>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80046a0:	2280      	movs	r2, #128	; 0x80
 80046a2:	0212      	lsls	r2, r2, #8
 80046a4:	4302      	orrs	r2, r0
 80046a6:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80046a8:	6859      	ldr	r1, [r3, #4]
 80046aa:	4a1c      	ldr	r2, [pc, #112]	; (800471c <HAL_I2C_Init+0x15c>)
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046ac:	2000      	movs	r0, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80046ae:	430a      	orrs	r2, r1
 80046b0:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80046b2:	68da      	ldr	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80046b4:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80046b6:	4016      	ands	r6, r2
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80046b8:	6922      	ldr	r2, [r4, #16]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80046ba:	60de      	str	r6, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80046bc:	430a      	orrs	r2, r1
 80046be:	69a1      	ldr	r1, [r4, #24]
 80046c0:	0209      	lsls	r1, r1, #8
 80046c2:	430a      	orrs	r2, r1
 80046c4:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80046c6:	6a21      	ldr	r1, [r4, #32]
 80046c8:	69e2      	ldr	r2, [r4, #28]
 80046ca:	430a      	orrs	r2, r1
 80046cc:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80046ce:	2201      	movs	r2, #1
 80046d0:	6819      	ldr	r1, [r3, #0]
 80046d2:	430a      	orrs	r2, r1
 80046d4:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80046d6:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046d8:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80046da:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 80046dc:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046de:	3442      	adds	r4, #66	; 0x42
 80046e0:	7020      	strb	r0, [r4, #0]
}
 80046e2:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80046e4:	2284      	movs	r2, #132	; 0x84
 80046e6:	0212      	lsls	r2, r2, #8
 80046e8:	4302      	orrs	r2, r0
 80046ea:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80046ec:	2902      	cmp	r1, #2
 80046ee:	d1db      	bne.n	80046a8 <HAL_I2C_Init+0xe8>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80046f0:	2280      	movs	r2, #128	; 0x80
 80046f2:	0112      	lsls	r2, r2, #4
 80046f4:	605a      	str	r2, [r3, #4]
 80046f6:	e7d7      	b.n	80046a8 <HAL_I2C_Init+0xe8>
 80046f8:	40005400 	.word	0x40005400
 80046fc:	40005800 	.word	0x40005800
 8004700:	40007800 	.word	0x40007800
 8004704:	0800bf44 	.word	0x0800bf44
 8004708:	000003ff 	.word	0x000003ff
 800470c:	ffff7fff 	.word	0xffff7fff
 8004710:	fff7ffff 	.word	0xfff7ffff
 8004714:	fffdffff 	.word	0xfffdffff
 8004718:	f0ffffff 	.word	0xf0ffffff
 800471c:	02008000 	.word	0x02008000

08004720 <HAL_I2C_Mem_Write>:
{
 8004720:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004722:	b089      	sub	sp, #36	; 0x24
 8004724:	9303      	str	r3, [sp, #12]
 8004726:	ab0e      	add	r3, sp, #56	; 0x38
 8004728:	9207      	str	r2, [sp, #28]
 800472a:	cb04      	ldmia	r3!, {r2}
 800472c:	0004      	movs	r4, r0
 800472e:	881b      	ldrh	r3, [r3, #0]
 8004730:	000d      	movs	r5, r1
 8004732:	9305      	str	r3, [sp, #20]
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8004734:	9b03      	ldr	r3, [sp, #12]
{
 8004736:	9204      	str	r2, [sp, #16]
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8004738:	3b01      	subs	r3, #1
 800473a:	2b01      	cmp	r3, #1
 800473c:	d903      	bls.n	8004746 <HAL_I2C_Mem_Write+0x26>
 800473e:	4959      	ldr	r1, [pc, #356]	; (80048a4 <HAL_I2C_Mem_Write+0x184>)
 8004740:	4859      	ldr	r0, [pc, #356]	; (80048a8 <HAL_I2C_Mem_Write+0x188>)
 8004742:	f002 ffa6 	bl	8007692 <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004746:	0023      	movs	r3, r4
 8004748:	3341      	adds	r3, #65	; 0x41
 800474a:	9306      	str	r3, [sp, #24]
 800474c:	781b      	ldrb	r3, [r3, #0]
    return HAL_BUSY;
 800474e:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004750:	2b20      	cmp	r3, #32
 8004752:	d109      	bne.n	8004768 <HAL_I2C_Mem_Write+0x48>
    if ((pData == NULL) || (Size == 0U))
 8004754:	9b04      	ldr	r3, [sp, #16]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d002      	beq.n	8004760 <HAL_I2C_Mem_Write+0x40>
 800475a:	9b05      	ldr	r3, [sp, #20]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d105      	bne.n	800476c <HAL_I2C_Mem_Write+0x4c>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004760:	2380      	movs	r3, #128	; 0x80
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8004766:	2001      	movs	r0, #1
}
 8004768:	b009      	add	sp, #36	; 0x24
 800476a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 800476c:	0023      	movs	r3, r4
 800476e:	3340      	adds	r3, #64	; 0x40
 8004770:	9302      	str	r3, [sp, #8]
 8004772:	781b      	ldrb	r3, [r3, #0]
 8004774:	2b01      	cmp	r3, #1
 8004776:	d0f7      	beq.n	8004768 <HAL_I2C_Mem_Write+0x48>
 8004778:	2201      	movs	r2, #1
 800477a:	9b02      	ldr	r3, [sp, #8]
 800477c:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800477e:	f7fe fdc3 	bl	8003308 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004782:	2180      	movs	r1, #128	; 0x80
 8004784:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8004786:	0007      	movs	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004788:	2319      	movs	r3, #25
 800478a:	2201      	movs	r2, #1
 800478c:	0209      	lsls	r1, r1, #8
 800478e:	0020      	movs	r0, r4
 8004790:	f7ff fdfa 	bl	8004388 <I2C_WaitOnFlagUntilTimeout>
 8004794:	1e06      	subs	r6, r0, #0
 8004796:	d1e6      	bne.n	8004766 <HAL_I2C_Mem_Write+0x46>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004798:	2321      	movs	r3, #33	; 0x21
 800479a:	9a06      	ldr	r2, [sp, #24]
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800479c:	0029      	movs	r1, r5
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800479e:	7013      	strb	r3, [r2, #0]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80047a0:	0023      	movs	r3, r4
 80047a2:	3342      	adds	r3, #66	; 0x42
 80047a4:	9306      	str	r3, [sp, #24]
 80047a6:	2340      	movs	r3, #64	; 0x40
 80047a8:	9a06      	ldr	r2, [sp, #24]
 80047aa:	7013      	strb	r3, [r2, #0]
    hi2c->pBuffPtr  = pData;
 80047ac:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047ae:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 80047b0:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 80047b2:	466b      	mov	r3, sp
 80047b4:	8a9b      	ldrh	r3, [r3, #20]
    hi2c->XferISR   = NULL;
 80047b6:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 80047b8:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80047ba:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80047bc:	9701      	str	r7, [sp, #4]
 80047be:	9300      	str	r3, [sp, #0]
 80047c0:	9a07      	ldr	r2, [sp, #28]
 80047c2:	9b03      	ldr	r3, [sp, #12]
 80047c4:	0020      	movs	r0, r4
 80047c6:	f7ff fe6f 	bl	80044a8 <I2C_RequestMemoryWrite>
 80047ca:	2800      	cmp	r0, #0
 80047cc:	d002      	beq.n	80047d4 <HAL_I2C_Mem_Write+0xb4>
      __HAL_UNLOCK(hi2c);
 80047ce:	9b02      	ldr	r3, [sp, #8]
 80047d0:	701e      	strb	r6, [r3, #0]
 80047d2:	e7c8      	b.n	8004766 <HAL_I2C_Mem_Write+0x46>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80047d4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80047d6:	2bff      	cmp	r3, #255	; 0xff
 80047d8:	d954      	bls.n	8004884 <HAL_I2C_Mem_Write+0x164>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80047da:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80047dc:	2380      	movs	r3, #128	; 0x80
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80047de:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80047e0:	045b      	lsls	r3, r3, #17
 80047e2:	9000      	str	r0, [sp, #0]
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80047e4:	0029      	movs	r1, r5
 80047e6:	0020      	movs	r0, r4
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80047e8:	2680      	movs	r6, #128	; 0x80
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80047ea:	f7ff fd75 	bl	80042d8 <I2C_TransferConfig>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80047ee:	04b6      	lsls	r6, r6, #18
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047f0:	003a      	movs	r2, r7
 80047f2:	9910      	ldr	r1, [sp, #64]	; 0x40
 80047f4:	0020      	movs	r0, r4
 80047f6:	f7ff fe2d 	bl	8004454 <I2C_WaitOnTXISFlagUntilTimeout>
 80047fa:	2800      	cmp	r0, #0
 80047fc:	d1b3      	bne.n	8004766 <HAL_I2C_Mem_Write+0x46>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80047fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004800:	6822      	ldr	r2, [r4, #0]
 8004802:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8004804:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004806:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8004808:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800480a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800480c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800480e:	3b01      	subs	r3, #1
 8004810:	b29b      	uxth	r3, r3
 8004812:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8004814:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004816:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8004818:	b292      	uxth	r2, r2
 800481a:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800481c:	2b00      	cmp	r3, #0
 800481e:	d017      	beq.n	8004850 <HAL_I2C_Mem_Write+0x130>
 8004820:	2a00      	cmp	r2, #0
 8004822:	d115      	bne.n	8004850 <HAL_I2C_Mem_Write+0x130>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004824:	9700      	str	r7, [sp, #0]
 8004826:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004828:	2180      	movs	r1, #128	; 0x80
 800482a:	0020      	movs	r0, r4
 800482c:	f7ff fdac 	bl	8004388 <I2C_WaitOnFlagUntilTimeout>
 8004830:	2800      	cmp	r0, #0
 8004832:	d000      	beq.n	8004836 <HAL_I2C_Mem_Write+0x116>
 8004834:	e797      	b.n	8004766 <HAL_I2C_Mem_Write+0x46>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004836:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004838:	2bff      	cmp	r3, #255	; 0xff
 800483a:	d92b      	bls.n	8004894 <HAL_I2C_Mem_Write+0x174>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800483c:	23ff      	movs	r3, #255	; 0xff
 800483e:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004840:	2380      	movs	r3, #128	; 0x80
 8004842:	22ff      	movs	r2, #255	; 0xff
 8004844:	9000      	str	r0, [sp, #0]
 8004846:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004848:	0029      	movs	r1, r5
 800484a:	0020      	movs	r0, r4
 800484c:	f7ff fd44 	bl	80042d8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8004850:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004852:	2b00      	cmp	r3, #0
 8004854:	d1cc      	bne.n	80047f0 <HAL_I2C_Mem_Write+0xd0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004856:	003a      	movs	r2, r7
 8004858:	9910      	ldr	r1, [sp, #64]	; 0x40
 800485a:	0020      	movs	r0, r4
 800485c:	f7ff fe88 	bl	8004570 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004860:	2800      	cmp	r0, #0
 8004862:	d000      	beq.n	8004866 <HAL_I2C_Mem_Write+0x146>
 8004864:	e77f      	b.n	8004766 <HAL_I2C_Mem_Write+0x46>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004866:	2120      	movs	r1, #32
 8004868:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 800486a:	4d10      	ldr	r5, [pc, #64]	; (80048ac <HAL_I2C_Mem_Write+0x18c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800486c:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800486e:	685a      	ldr	r2, [r3, #4]
 8004870:	402a      	ands	r2, r5
 8004872:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004874:	0023      	movs	r3, r4
 8004876:	3341      	adds	r3, #65	; 0x41
 8004878:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800487a:	9b06      	ldr	r3, [sp, #24]
    __HAL_UNLOCK(hi2c);
 800487c:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800487e:	7018      	strb	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8004880:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8004882:	e771      	b.n	8004768 <HAL_I2C_Mem_Write+0x48>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004884:	2380      	movs	r3, #128	; 0x80
      hi2c->XferSize = hi2c->XferCount;
 8004886:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004888:	049b      	lsls	r3, r3, #18
      hi2c->XferSize = hi2c->XferCount;
 800488a:	b292      	uxth	r2, r2
 800488c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800488e:	b2d2      	uxtb	r2, r2
 8004890:	9000      	str	r0, [sp, #0]
 8004892:	e7a7      	b.n	80047e4 <HAL_I2C_Mem_Write+0xc4>
          hi2c->XferSize = hi2c->XferCount;
 8004894:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004896:	0033      	movs	r3, r6
          hi2c->XferSize = hi2c->XferCount;
 8004898:	b292      	uxth	r2, r2
 800489a:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800489c:	b2d2      	uxtb	r2, r2
 800489e:	9000      	str	r0, [sp, #0]
 80048a0:	e7d2      	b.n	8004848 <HAL_I2C_Mem_Write+0x128>
 80048a2:	46c0      	nop			; (mov r8, r8)
 80048a4:	000008ed 	.word	0x000008ed
 80048a8:	0800bf44 	.word	0x0800bf44
 80048ac:	fe00e800 	.word	0xfe00e800

080048b0 <HAL_I2C_Mem_Read>:
{
 80048b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048b2:	b089      	sub	sp, #36	; 0x24
 80048b4:	9303      	str	r3, [sp, #12]
 80048b6:	ab0e      	add	r3, sp, #56	; 0x38
 80048b8:	9207      	str	r2, [sp, #28]
 80048ba:	cb04      	ldmia	r3!, {r2}
 80048bc:	0004      	movs	r4, r0
 80048be:	881b      	ldrh	r3, [r3, #0]
 80048c0:	000d      	movs	r5, r1
 80048c2:	9305      	str	r3, [sp, #20]
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 80048c4:	9b03      	ldr	r3, [sp, #12]
{
 80048c6:	9204      	str	r2, [sp, #16]
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 80048c8:	3b01      	subs	r3, #1
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d903      	bls.n	80048d6 <HAL_I2C_Mem_Read+0x26>
 80048ce:	495b      	ldr	r1, [pc, #364]	; (8004a3c <HAL_I2C_Mem_Read+0x18c>)
 80048d0:	485b      	ldr	r0, [pc, #364]	; (8004a40 <HAL_I2C_Mem_Read+0x190>)
 80048d2:	f002 fede 	bl	8007692 <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_READY)
 80048d6:	0023      	movs	r3, r4
 80048d8:	3341      	adds	r3, #65	; 0x41
 80048da:	9306      	str	r3, [sp, #24]
 80048dc:	781b      	ldrb	r3, [r3, #0]
    return HAL_BUSY;
 80048de:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80048e0:	2b20      	cmp	r3, #32
 80048e2:	d109      	bne.n	80048f8 <HAL_I2C_Mem_Read+0x48>
    if ((pData == NULL) || (Size == 0U))
 80048e4:	9b04      	ldr	r3, [sp, #16]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d002      	beq.n	80048f0 <HAL_I2C_Mem_Read+0x40>
 80048ea:	9b05      	ldr	r3, [sp, #20]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d105      	bne.n	80048fc <HAL_I2C_Mem_Read+0x4c>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80048f0:	2380      	movs	r3, #128	; 0x80
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 80048f6:	2001      	movs	r0, #1
}
 80048f8:	b009      	add	sp, #36	; 0x24
 80048fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 80048fc:	0023      	movs	r3, r4
 80048fe:	3340      	adds	r3, #64	; 0x40
 8004900:	9302      	str	r3, [sp, #8]
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	2b01      	cmp	r3, #1
 8004906:	d0f7      	beq.n	80048f8 <HAL_I2C_Mem_Read+0x48>
 8004908:	2201      	movs	r2, #1
 800490a:	9b02      	ldr	r3, [sp, #8]
 800490c:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800490e:	f7fe fcfb 	bl	8003308 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004912:	2180      	movs	r1, #128	; 0x80
 8004914:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8004916:	0007      	movs	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004918:	2319      	movs	r3, #25
 800491a:	2201      	movs	r2, #1
 800491c:	0209      	lsls	r1, r1, #8
 800491e:	0020      	movs	r0, r4
 8004920:	f7ff fd32 	bl	8004388 <I2C_WaitOnFlagUntilTimeout>
 8004924:	1e06      	subs	r6, r0, #0
 8004926:	d1e6      	bne.n	80048f6 <HAL_I2C_Mem_Read+0x46>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004928:	2322      	movs	r3, #34	; 0x22
 800492a:	9a06      	ldr	r2, [sp, #24]
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800492c:	0029      	movs	r1, r5
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800492e:	7013      	strb	r3, [r2, #0]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004930:	0023      	movs	r3, r4
 8004932:	3342      	adds	r3, #66	; 0x42
 8004934:	9306      	str	r3, [sp, #24]
 8004936:	2340      	movs	r3, #64	; 0x40
 8004938:	9a06      	ldr	r2, [sp, #24]
 800493a:	7013      	strb	r3, [r2, #0]
    hi2c->pBuffPtr  = pData;
 800493c:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800493e:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8004940:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8004942:	466b      	mov	r3, sp
 8004944:	8a9b      	ldrh	r3, [r3, #20]
    hi2c->XferISR   = NULL;
 8004946:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8004948:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800494a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800494c:	9701      	str	r7, [sp, #4]
 800494e:	9300      	str	r3, [sp, #0]
 8004950:	9a07      	ldr	r2, [sp, #28]
 8004952:	9b03      	ldr	r3, [sp, #12]
 8004954:	0020      	movs	r0, r4
 8004956:	f7ff fdd9 	bl	800450c <I2C_RequestMemoryRead>
 800495a:	2800      	cmp	r0, #0
 800495c:	d002      	beq.n	8004964 <HAL_I2C_Mem_Read+0xb4>
      __HAL_UNLOCK(hi2c);
 800495e:	9b02      	ldr	r3, [sp, #8]
 8004960:	701e      	strb	r6, [r3, #0]
 8004962:	e7c8      	b.n	80048f6 <HAL_I2C_Mem_Read+0x46>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004964:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004966:	4b37      	ldr	r3, [pc, #220]	; (8004a44 <HAL_I2C_Mem_Read+0x194>)
 8004968:	2aff      	cmp	r2, #255	; 0xff
 800496a:	d957      	bls.n	8004a1c <HAL_I2C_Mem_Read+0x16c>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800496c:	22ff      	movs	r2, #255	; 0xff
 800496e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8004970:	9300      	str	r3, [sp, #0]
 8004972:	2380      	movs	r3, #128	; 0x80
 8004974:	045b      	lsls	r3, r3, #17
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8004976:	0029      	movs	r1, r5
 8004978:	0020      	movs	r0, r4
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800497a:	2680      	movs	r6, #128	; 0x80
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800497c:	f7ff fcac 	bl	80042d8 <I2C_TransferConfig>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004980:	04b6      	lsls	r6, r6, #18
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004982:	9700      	str	r7, [sp, #0]
 8004984:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004986:	2200      	movs	r2, #0
 8004988:	2104      	movs	r1, #4
 800498a:	0020      	movs	r0, r4
 800498c:	f7ff fcfc 	bl	8004388 <I2C_WaitOnFlagUntilTimeout>
 8004990:	2800      	cmp	r0, #0
 8004992:	d1b0      	bne.n	80048f6 <HAL_I2C_Mem_Read+0x46>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004994:	6823      	ldr	r3, [r4, #0]
 8004996:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499a:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 800499c:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800499e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 80049a0:	3301      	adds	r3, #1
 80049a2:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80049a4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80049a6:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80049a8:	3b01      	subs	r3, #1
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80049ae:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80049b0:	b292      	uxth	r2, r2
 80049b2:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d017      	beq.n	80049e8 <HAL_I2C_Mem_Read+0x138>
 80049b8:	2a00      	cmp	r2, #0
 80049ba:	d115      	bne.n	80049e8 <HAL_I2C_Mem_Read+0x138>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80049bc:	9700      	str	r7, [sp, #0]
 80049be:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80049c0:	2180      	movs	r1, #128	; 0x80
 80049c2:	0020      	movs	r0, r4
 80049c4:	f7ff fce0 	bl	8004388 <I2C_WaitOnFlagUntilTimeout>
 80049c8:	2800      	cmp	r0, #0
 80049ca:	d000      	beq.n	80049ce <HAL_I2C_Mem_Read+0x11e>
 80049cc:	e793      	b.n	80048f6 <HAL_I2C_Mem_Read+0x46>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049ce:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80049d0:	2bff      	cmp	r3, #255	; 0xff
 80049d2:	d92b      	bls.n	8004a2c <HAL_I2C_Mem_Read+0x17c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80049d4:	23ff      	movs	r3, #255	; 0xff
 80049d6:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80049d8:	2380      	movs	r3, #128	; 0x80
 80049da:	22ff      	movs	r2, #255	; 0xff
 80049dc:	9000      	str	r0, [sp, #0]
 80049de:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80049e0:	0029      	movs	r1, r5
 80049e2:	0020      	movs	r0, r4
 80049e4:	f7ff fc78 	bl	80042d8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 80049e8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d1c9      	bne.n	8004982 <HAL_I2C_Mem_Read+0xd2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049ee:	003a      	movs	r2, r7
 80049f0:	9910      	ldr	r1, [sp, #64]	; 0x40
 80049f2:	0020      	movs	r0, r4
 80049f4:	f7ff fdbc 	bl	8004570 <I2C_WaitOnSTOPFlagUntilTimeout>
 80049f8:	2800      	cmp	r0, #0
 80049fa:	d000      	beq.n	80049fe <HAL_I2C_Mem_Read+0x14e>
 80049fc:	e77b      	b.n	80048f6 <HAL_I2C_Mem_Read+0x46>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049fe:	2120      	movs	r1, #32
 8004a00:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8004a02:	4d11      	ldr	r5, [pc, #68]	; (8004a48 <HAL_I2C_Mem_Read+0x198>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a04:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8004a06:	685a      	ldr	r2, [r3, #4]
 8004a08:	402a      	ands	r2, r5
 8004a0a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004a0c:	0023      	movs	r3, r4
 8004a0e:	3341      	adds	r3, #65	; 0x41
 8004a10:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004a12:	9b06      	ldr	r3, [sp, #24]
    __HAL_UNLOCK(hi2c);
 8004a14:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004a16:	7018      	strb	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8004a18:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8004a1a:	e76d      	b.n	80048f8 <HAL_I2C_Mem_Read+0x48>
      hi2c->XferSize = hi2c->XferCount;
 8004a1c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004a1e:	b292      	uxth	r2, r2
 8004a20:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8004a22:	9300      	str	r3, [sp, #0]
 8004a24:	2380      	movs	r3, #128	; 0x80
 8004a26:	b2d2      	uxtb	r2, r2
 8004a28:	049b      	lsls	r3, r3, #18
 8004a2a:	e7a4      	b.n	8004976 <HAL_I2C_Mem_Read+0xc6>
          hi2c->XferSize = hi2c->XferCount;
 8004a2c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004a2e:	0033      	movs	r3, r6
          hi2c->XferSize = hi2c->XferCount;
 8004a30:	b292      	uxth	r2, r2
 8004a32:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004a34:	b2d2      	uxtb	r2, r2
 8004a36:	9000      	str	r0, [sp, #0]
 8004a38:	e7d2      	b.n	80049e0 <HAL_I2C_Mem_Read+0x130>
 8004a3a:	46c0      	nop			; (mov r8, r8)
 8004a3c:	00000974 	.word	0x00000974
 8004a40:	0800bf44 	.word	0x0800bf44
 8004a44:	80002400 	.word	0x80002400
 8004a48:	fe00e800 	.word	0xfe00e800

08004a4c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8004a4e:	4a1d      	ldr	r2, [pc, #116]	; (8004ac4 <HAL_I2CEx_ConfigAnalogFilter+0x78>)
 8004a50:	6803      	ldr	r3, [r0, #0]
{
 8004a52:	0006      	movs	r6, r0
 8004a54:	000c      	movs	r4, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d009      	beq.n	8004a6e <HAL_I2CEx_ConfigAnalogFilter+0x22>
 8004a5a:	4a1b      	ldr	r2, [pc, #108]	; (8004ac8 <HAL_I2CEx_ConfigAnalogFilter+0x7c>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d006      	beq.n	8004a6e <HAL_I2CEx_ConfigAnalogFilter+0x22>
 8004a60:	4a1a      	ldr	r2, [pc, #104]	; (8004acc <HAL_I2CEx_ConfigAnalogFilter+0x80>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d003      	beq.n	8004a6e <HAL_I2CEx_ConfigAnalogFilter+0x22>
 8004a66:	2164      	movs	r1, #100	; 0x64
 8004a68:	4819      	ldr	r0, [pc, #100]	; (8004ad0 <HAL_I2CEx_ConfigAnalogFilter+0x84>)
 8004a6a:	f002 fe12 	bl	8007692 <assert_failed>
 8004a6e:	4d19      	ldr	r5, [pc, #100]	; (8004ad4 <HAL_I2CEx_ConfigAnalogFilter+0x88>)
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 8004a70:	422c      	tst	r4, r5
 8004a72:	d003      	beq.n	8004a7c <HAL_I2CEx_ConfigAnalogFilter+0x30>
 8004a74:	2165      	movs	r1, #101	; 0x65
 8004a76:	4816      	ldr	r0, [pc, #88]	; (8004ad0 <HAL_I2CEx_ConfigAnalogFilter+0x84>)
 8004a78:	f002 fe0b 	bl	8007692 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a7c:	2341      	movs	r3, #65	; 0x41
 8004a7e:	469c      	mov	ip, r3
 8004a80:	44b4      	add	ip, r6
 8004a82:	4663      	mov	r3, ip
 8004a84:	781a      	ldrb	r2, [r3, #0]

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8004a86:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a88:	b2d2      	uxtb	r2, r2
 8004a8a:	2a20      	cmp	r2, #32
 8004a8c:	d119      	bne.n	8004ac2 <HAL_I2CEx_ConfigAnalogFilter+0x76>
    __HAL_LOCK(hi2c);
 8004a8e:	0037      	movs	r7, r6
 8004a90:	3740      	adds	r7, #64	; 0x40
 8004a92:	783b      	ldrb	r3, [r7, #0]
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d014      	beq.n	8004ac2 <HAL_I2CEx_ConfigAnalogFilter+0x76>
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a98:	2324      	movs	r3, #36	; 0x24
 8004a9a:	4661      	mov	r1, ip
 8004a9c:	700b      	strb	r3, [r1, #0]
    __HAL_I2C_DISABLE(hi2c);
 8004a9e:	2101      	movs	r1, #1
 8004aa0:	6833      	ldr	r3, [r6, #0]
 8004aa2:	6818      	ldr	r0, [r3, #0]
 8004aa4:	4388      	bics	r0, r1
 8004aa6:	6018      	str	r0, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004aa8:	6818      	ldr	r0, [r3, #0]
 8004aaa:	4005      	ands	r5, r0
 8004aac:	601d      	str	r5, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8004aae:	6818      	ldr	r0, [r3, #0]
 8004ab0:	4304      	orrs	r4, r0
 8004ab2:	601c      	str	r4, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8004ab4:	6818      	ldr	r0, [r3, #0]
 8004ab6:	4301      	orrs	r1, r0
 8004ab8:	6019      	str	r1, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8004aba:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8004abc:	4663      	mov	r3, ip
 8004abe:	701a      	strb	r2, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8004ac0:	7038      	strb	r0, [r7, #0]
  }
}
 8004ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ac4:	40005400 	.word	0x40005400
 8004ac8:	40005800 	.word	0x40005800
 8004acc:	40007800 	.word	0x40007800
 8004ad0:	0800bf7c 	.word	0x0800bf7c
 8004ad4:	ffffefff 	.word	0xffffefff

08004ad8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8004ada:	4a1b      	ldr	r2, [pc, #108]	; (8004b48 <HAL_I2CEx_ConfigDigitalFilter+0x70>)
 8004adc:	6803      	ldr	r3, [r0, #0]
{
 8004ade:	0005      	movs	r5, r0
 8004ae0:	000c      	movs	r4, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d009      	beq.n	8004afa <HAL_I2CEx_ConfigDigitalFilter+0x22>
 8004ae6:	4a19      	ldr	r2, [pc, #100]	; (8004b4c <HAL_I2CEx_ConfigDigitalFilter+0x74>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d006      	beq.n	8004afa <HAL_I2CEx_ConfigDigitalFilter+0x22>
 8004aec:	4a18      	ldr	r2, [pc, #96]	; (8004b50 <HAL_I2CEx_ConfigDigitalFilter+0x78>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d003      	beq.n	8004afa <HAL_I2CEx_ConfigDigitalFilter+0x22>
 8004af2:	2192      	movs	r1, #146	; 0x92
 8004af4:	4817      	ldr	r0, [pc, #92]	; (8004b54 <HAL_I2CEx_ConfigDigitalFilter+0x7c>)
 8004af6:	f002 fdcc 	bl	8007692 <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 8004afa:	2c0f      	cmp	r4, #15
 8004afc:	d903      	bls.n	8004b06 <HAL_I2CEx_ConfigDigitalFilter+0x2e>
 8004afe:	2193      	movs	r1, #147	; 0x93
 8004b00:	4814      	ldr	r0, [pc, #80]	; (8004b54 <HAL_I2CEx_ConfigDigitalFilter+0x7c>)
 8004b02:	f002 fdc6 	bl	8007692 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b06:	002e      	movs	r6, r5
 8004b08:	3641      	adds	r6, #65	; 0x41
 8004b0a:	7832      	ldrb	r2, [r6, #0]

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8004b0c:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b0e:	b2d2      	uxtb	r2, r2
 8004b10:	2a20      	cmp	r2, #32
 8004b12:	d117      	bne.n	8004b44 <HAL_I2CEx_ConfigDigitalFilter+0x6c>
    __HAL_LOCK(hi2c);
 8004b14:	0029      	movs	r1, r5
 8004b16:	3140      	adds	r1, #64	; 0x40
 8004b18:	780b      	ldrb	r3, [r1, #0]
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d012      	beq.n	8004b44 <HAL_I2CEx_ConfigDigitalFilter+0x6c>
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004b1e:	2324      	movs	r3, #36	; 0x24
 8004b20:	7033      	strb	r3, [r6, #0]
    __HAL_I2C_DISABLE(hi2c);
 8004b22:	682b      	ldr	r3, [r5, #0]
 8004b24:	3801      	subs	r0, #1
 8004b26:	681d      	ldr	r5, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8004b28:	4f0b      	ldr	r7, [pc, #44]	; (8004b58 <HAL_I2CEx_ConfigDigitalFilter+0x80>)
    __HAL_I2C_DISABLE(hi2c);
 8004b2a:	4385      	bics	r5, r0
 8004b2c:	601d      	str	r5, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8004b2e:	681d      	ldr	r5, [r3, #0]
    tmpreg |= DigitalFilter << 8U;
 8004b30:	0224      	lsls	r4, r4, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8004b32:	403d      	ands	r5, r7
    tmpreg |= DigitalFilter << 8U;
 8004b34:	432c      	orrs	r4, r5
    hi2c->Instance->CR1 = tmpreg;
 8004b36:	601c      	str	r4, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8004b38:	681c      	ldr	r4, [r3, #0]
 8004b3a:	4320      	orrs	r0, r4
 8004b3c:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8004b3e:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8004b40:	7032      	strb	r2, [r6, #0]
    __HAL_UNLOCK(hi2c);
 8004b42:	7008      	strb	r0, [r1, #0]
  }
}
 8004b44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b46:	46c0      	nop			; (mov r8, r8)
 8004b48:	40005400 	.word	0x40005400
 8004b4c:	40005800 	.word	0x40005800
 8004b50:	40007800 	.word	0x40007800
 8004b54:	0800bf7c 	.word	0x0800bf7c
 8004b58:	fffff0ff 	.word	0xfffff0ff

08004b5c <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004b5c:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8004b5e:	4b18      	ldr	r3, [pc, #96]	; (8004bc0 <HAL_RCC_GetSysClockFreq+0x64>)
{
 8004b60:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 8004b62:	68d9      	ldr	r1, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8004b64:	400a      	ands	r2, r1
 8004b66:	2a08      	cmp	r2, #8
 8004b68:	d026      	beq.n	8004bb8 <HAL_RCC_GetSysClockFreq+0x5c>
 8004b6a:	2a0c      	cmp	r2, #12
 8004b6c:	d006      	beq.n	8004b7c <HAL_RCC_GetSysClockFreq+0x20>
 8004b6e:	2a04      	cmp	r2, #4
 8004b70:	d11a      	bne.n	8004ba8 <HAL_RCC_GetSysClockFreq+0x4c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	06db      	lsls	r3, r3, #27
 8004b76:	d421      	bmi.n	8004bbc <HAL_RCC_GetSysClockFreq+0x60>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 8004b78:	4812      	ldr	r0, [pc, #72]	; (8004bc4 <HAL_RCC_GetSysClockFreq+0x68>)
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 8004b7a:	bd10      	pop	{r4, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004b7c:	028a      	lsls	r2, r1, #10
 8004b7e:	4812      	ldr	r0, [pc, #72]	; (8004bc8 <HAL_RCC_GetSysClockFreq+0x6c>)
 8004b80:	0f12      	lsrs	r2, r2, #28
 8004b82:	5c82      	ldrb	r2, [r0, r2]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004b84:	0209      	lsls	r1, r1, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b86:	68d8      	ldr	r0, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004b88:	0f89      	lsrs	r1, r1, #30
 8004b8a:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b8c:	03c0      	lsls	r0, r0, #15
 8004b8e:	d504      	bpl.n	8004b9a <HAL_RCC_GetSysClockFreq+0x3e>
        pllvco = (HSE_VALUE * pllm) / plld;
 8004b90:	480e      	ldr	r0, [pc, #56]	; (8004bcc <HAL_RCC_GetSysClockFreq+0x70>)
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8004b92:	4350      	muls	r0, r2
 8004b94:	f7fb fade 	bl	8000154 <__udivsi3>
 8004b98:	e7ef      	b.n	8004b7a <HAL_RCC_GetSysClockFreq+0x1e>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	06db      	lsls	r3, r3, #27
 8004b9e:	d501      	bpl.n	8004ba4 <HAL_RCC_GetSysClockFreq+0x48>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8004ba0:	480b      	ldr	r0, [pc, #44]	; (8004bd0 <HAL_RCC_GetSysClockFreq+0x74>)
 8004ba2:	e7f6      	b.n	8004b92 <HAL_RCC_GetSysClockFreq+0x36>
         pllvco = (HSI_VALUE * pllm) / plld;
 8004ba4:	4807      	ldr	r0, [pc, #28]	; (8004bc4 <HAL_RCC_GetSysClockFreq+0x68>)
 8004ba6:	e7f4      	b.n	8004b92 <HAL_RCC_GetSysClockFreq+0x36>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004ba8:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004baa:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004bac:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004bae:	041b      	lsls	r3, r3, #16
 8004bb0:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	4098      	lsls	r0, r3
 8004bb6:	e7e0      	b.n	8004b7a <HAL_RCC_GetSysClockFreq+0x1e>
      sysclockfreq = HSE_VALUE;
 8004bb8:	4804      	ldr	r0, [pc, #16]	; (8004bcc <HAL_RCC_GetSysClockFreq+0x70>)
 8004bba:	e7de      	b.n	8004b7a <HAL_RCC_GetSysClockFreq+0x1e>
        sysclockfreq =  (HSI_VALUE >> 2);
 8004bbc:	4804      	ldr	r0, [pc, #16]	; (8004bd0 <HAL_RCC_GetSysClockFreq+0x74>)
  return sysclockfreq;
 8004bbe:	e7dc      	b.n	8004b7a <HAL_RCC_GetSysClockFreq+0x1e>
 8004bc0:	40021000 	.word	0x40021000
 8004bc4:	00f42400 	.word	0x00f42400
 8004bc8:	0800c2bc 	.word	0x0800c2bc
 8004bcc:	007a1200 	.word	0x007a1200
 8004bd0:	003d0900 	.word	0x003d0900

08004bd4 <HAL_RCC_OscConfig>:
{
 8004bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004bd6:	0005      	movs	r5, r0
 8004bd8:	b087      	sub	sp, #28
  if(RCC_OscInitStruct == NULL)
 8004bda:	2800      	cmp	r0, #0
 8004bdc:	d102      	bne.n	8004be4 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8004bde:	2001      	movs	r0, #1
}
 8004be0:	b007      	add	sp, #28
 8004be2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8004be4:	6803      	ldr	r3, [r0, #0]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d006      	beq.n	8004bf8 <HAL_RCC_OscConfig+0x24>
 8004bea:	069b      	lsls	r3, r3, #26
 8004bec:	d104      	bne.n	8004bf8 <HAL_RCC_OscConfig+0x24>
 8004bee:	21b0      	movs	r1, #176	; 0xb0
 8004bf0:	48c7      	ldr	r0, [pc, #796]	; (8004f10 <HAL_RCC_OscConfig+0x33c>)
 8004bf2:	0049      	lsls	r1, r1, #1
 8004bf4:	f002 fd4d 	bl	8007692 <assert_failed>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004bf8:	230c      	movs	r3, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004bfa:	2780      	movs	r7, #128	; 0x80
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004bfc:	4cc5      	ldr	r4, [pc, #788]	; (8004f14 <HAL_RCC_OscConfig+0x340>)
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004bfe:	027f      	lsls	r7, r7, #9
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c00:	68e2      	ldr	r2, [r4, #12]
 8004c02:	401a      	ands	r2, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c04:	68e3      	ldr	r3, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c06:	9201      	str	r2, [sp, #4]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c08:	401f      	ands	r7, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c0a:	682b      	ldr	r3, [r5, #0]
 8004c0c:	07db      	lsls	r3, r3, #31
 8004c0e:	d464      	bmi.n	8004cda <HAL_RCC_OscConfig+0x106>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c10:	682b      	ldr	r3, [r5, #0]
 8004c12:	079b      	lsls	r3, r3, #30
 8004c14:	d500      	bpl.n	8004c18 <HAL_RCC_OscConfig+0x44>
 8004c16:	e0c0      	b.n	8004d9a <HAL_RCC_OscConfig+0x1c6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004c18:	682b      	ldr	r3, [r5, #0]
 8004c1a:	06db      	lsls	r3, r3, #27
 8004c1c:	d543      	bpl.n	8004ca6 <HAL_RCC_OscConfig+0xd2>
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8004c1e:	9b01      	ldr	r3, [sp, #4]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d000      	beq.n	8004c26 <HAL_RCC_OscConfig+0x52>
 8004c24:	e12d      	b.n	8004e82 <HAL_RCC_OscConfig+0x2ae>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004c26:	6823      	ldr	r3, [r4, #0]
 8004c28:	059b      	lsls	r3, r3, #22
 8004c2a:	d502      	bpl.n	8004c32 <HAL_RCC_OscConfig+0x5e>
 8004c2c:	69eb      	ldr	r3, [r5, #28]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d0d5      	beq.n	8004bde <HAL_RCC_OscConfig+0xa>
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 8004c32:	6a2b      	ldr	r3, [r5, #32]
 8004c34:	2bff      	cmp	r3, #255	; 0xff
 8004c36:	d904      	bls.n	8004c42 <HAL_RCC_OscConfig+0x6e>
 8004c38:	2180      	movs	r1, #128	; 0x80
 8004c3a:	48b5      	ldr	r0, [pc, #724]	; (8004f10 <HAL_RCC_OscConfig+0x33c>)
 8004c3c:	0089      	lsls	r1, r1, #2
 8004c3e:	f002 fd28 	bl	8007692 <assert_failed>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 8004c42:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004c44:	4ab4      	ldr	r2, [pc, #720]	; (8004f18 <HAL_RCC_OscConfig+0x344>)
 8004c46:	49b5      	ldr	r1, [pc, #724]	; (8004f1c <HAL_RCC_OscConfig+0x348>)
 8004c48:	401a      	ands	r2, r3
 8004c4a:	420b      	tst	r3, r1
 8004c4c:	d00b      	beq.n	8004c66 <HAL_RCC_OscConfig+0x92>
 8004c4e:	2180      	movs	r1, #128	; 0x80
 8004c50:	0209      	lsls	r1, r1, #8
 8004c52:	428a      	cmp	r2, r1
 8004c54:	d007      	beq.n	8004c66 <HAL_RCC_OscConfig+0x92>
 8004c56:	22c0      	movs	r2, #192	; 0xc0
 8004c58:	0212      	lsls	r2, r2, #8
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d003      	beq.n	8004c66 <HAL_RCC_OscConfig+0x92>
 8004c5e:	49b0      	ldr	r1, [pc, #704]	; (8004f20 <HAL_RCC_OscConfig+0x34c>)
 8004c60:	48ab      	ldr	r0, [pc, #684]	; (8004f10 <HAL_RCC_OscConfig+0x33c>)
 8004c62:	f002 fd16 	bl	8007692 <assert_failed>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c66:	6862      	ldr	r2, [r4, #4]
 8004c68:	49ae      	ldr	r1, [pc, #696]	; (8004f24 <HAL_RCC_OscConfig+0x350>)
 8004c6a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004c6c:	400a      	ands	r2, r1
 8004c6e:	431a      	orrs	r2, r3
 8004c70:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c72:	6861      	ldr	r1, [r4, #4]
 8004c74:	6a2a      	ldr	r2, [r5, #32]
 8004c76:	0209      	lsls	r1, r1, #8
 8004c78:	0a09      	lsrs	r1, r1, #8
 8004c7a:	0612      	lsls	r2, r2, #24
 8004c7c:	430a      	orrs	r2, r1
 8004c7e:	6062      	str	r2, [r4, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004c80:	2280      	movs	r2, #128	; 0x80
 8004c82:	0b5b      	lsrs	r3, r3, #13
 8004c84:	3301      	adds	r3, #1
 8004c86:	0212      	lsls	r2, r2, #8
 8004c88:	409a      	lsls	r2, r3
 8004c8a:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004c8c:	68e1      	ldr	r1, [r4, #12]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8004c8e:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004c90:	060a      	lsls	r2, r1, #24
 8004c92:	49a5      	ldr	r1, [pc, #660]	; (8004f28 <HAL_RCC_OscConfig+0x354>)
 8004c94:	0f12      	lsrs	r2, r2, #28
 8004c96:	5c8a      	ldrb	r2, [r1, r2]
 8004c98:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004c9a:	4aa4      	ldr	r2, [pc, #656]	; (8004f2c <HAL_RCC_OscConfig+0x358>)
 8004c9c:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8004c9e:	f7fe faff 	bl	80032a0 <HAL_InitTick>
        if(status != HAL_OK)
 8004ca2:	2800      	cmp	r0, #0
 8004ca4:	d19c      	bne.n	8004be0 <HAL_RCC_OscConfig+0xc>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ca6:	682b      	ldr	r3, [r5, #0]
 8004ca8:	071b      	lsls	r3, r3, #28
 8004caa:	d500      	bpl.n	8004cae <HAL_RCC_OscConfig+0xda>
 8004cac:	e15b      	b.n	8004f66 <HAL_RCC_OscConfig+0x392>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cae:	682b      	ldr	r3, [r5, #0]
 8004cb0:	075b      	lsls	r3, r3, #29
 8004cb2:	d500      	bpl.n	8004cb6 <HAL_RCC_OscConfig+0xe2>
 8004cb4:	e184      	b.n	8004fc0 <HAL_RCC_OscConfig+0x3ec>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004cb6:	682b      	ldr	r3, [r5, #0]
 8004cb8:	069b      	lsls	r3, r3, #26
 8004cba:	d500      	bpl.n	8004cbe <HAL_RCC_OscConfig+0xea>
 8004cbc:	e1fd      	b.n	80050ba <HAL_RCC_OscConfig+0x4e6>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8004cbe:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8004cc0:	2b02      	cmp	r3, #2
 8004cc2:	d904      	bls.n	8004cce <HAL_RCC_OscConfig+0xfa>
 8004cc4:	21ba      	movs	r1, #186	; 0xba
 8004cc6:	4892      	ldr	r0, [pc, #584]	; (8004f10 <HAL_RCC_OscConfig+0x33c>)
 8004cc8:	0089      	lsls	r1, r1, #2
 8004cca:	f002 fce2 	bl	8007692 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cce:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d000      	beq.n	8004cd6 <HAL_RCC_OscConfig+0x102>
 8004cd4:	e22b      	b.n	800512e <HAL_RCC_OscConfig+0x55a>
  return HAL_OK;
 8004cd6:	2000      	movs	r0, #0
 8004cd8:	e782      	b.n	8004be0 <HAL_RCC_OscConfig+0xc>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8004cda:	686b      	ldr	r3, [r5, #4]
 8004cdc:	4e94      	ldr	r6, [pc, #592]	; (8004f30 <HAL_RCC_OscConfig+0x35c>)
 8004cde:	4233      	tst	r3, r6
 8004ce0:	d008      	beq.n	8004cf4 <HAL_RCC_OscConfig+0x120>
 8004ce2:	22a0      	movs	r2, #160	; 0xa0
 8004ce4:	02d2      	lsls	r2, r2, #11
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d004      	beq.n	8004cf4 <HAL_RCC_OscConfig+0x120>
 8004cea:	216a      	movs	r1, #106	; 0x6a
 8004cec:	4888      	ldr	r0, [pc, #544]	; (8004f10 <HAL_RCC_OscConfig+0x33c>)
 8004cee:	31ff      	adds	r1, #255	; 0xff
 8004cf0:	f002 fccf 	bl	8007692 <assert_failed>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004cf4:	9b01      	ldr	r3, [sp, #4]
 8004cf6:	2b08      	cmp	r3, #8
 8004cf8:	d003      	beq.n	8004d02 <HAL_RCC_OscConfig+0x12e>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004cfa:	2b0c      	cmp	r3, #12
 8004cfc:	d108      	bne.n	8004d10 <HAL_RCC_OscConfig+0x13c>
 8004cfe:	2f00      	cmp	r7, #0
 8004d00:	d006      	beq.n	8004d10 <HAL_RCC_OscConfig+0x13c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d02:	6823      	ldr	r3, [r4, #0]
 8004d04:	039b      	lsls	r3, r3, #14
 8004d06:	d583      	bpl.n	8004c10 <HAL_RCC_OscConfig+0x3c>
 8004d08:	686b      	ldr	r3, [r5, #4]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d180      	bne.n	8004c10 <HAL_RCC_OscConfig+0x3c>
 8004d0e:	e766      	b.n	8004bde <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d10:	2180      	movs	r1, #128	; 0x80
 8004d12:	686b      	ldr	r3, [r5, #4]
 8004d14:	0249      	lsls	r1, r1, #9
 8004d16:	428b      	cmp	r3, r1
 8004d18:	d114      	bne.n	8004d44 <HAL_RCC_OscConfig+0x170>
 8004d1a:	6822      	ldr	r2, [r4, #0]
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004d20:	f7fe faf2 	bl	8003308 <HAL_GetTick>
 8004d24:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004d26:	2280      	movs	r2, #128	; 0x80
 8004d28:	6823      	ldr	r3, [r4, #0]
 8004d2a:	0292      	lsls	r2, r2, #10
 8004d2c:	4213      	tst	r3, r2
 8004d2e:	d000      	beq.n	8004d32 <HAL_RCC_OscConfig+0x15e>
 8004d30:	e76e      	b.n	8004c10 <HAL_RCC_OscConfig+0x3c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d32:	f7fe fae9 	bl	8003308 <HAL_GetTick>
 8004d36:	23fa      	movs	r3, #250	; 0xfa
 8004d38:	1b80      	subs	r0, r0, r6
 8004d3a:	009b      	lsls	r3, r3, #2
 8004d3c:	4298      	cmp	r0, r3
 8004d3e:	d9f2      	bls.n	8004d26 <HAL_RCC_OscConfig+0x152>
            return HAL_TIMEOUT;
 8004d40:	2003      	movs	r0, #3
 8004d42:	e74d      	b.n	8004be0 <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d44:	22a0      	movs	r2, #160	; 0xa0
 8004d46:	02d2      	lsls	r2, r2, #11
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d108      	bne.n	8004d5e <HAL_RCC_OscConfig+0x18a>
 8004d4c:	2380      	movs	r3, #128	; 0x80
 8004d4e:	6822      	ldr	r2, [r4, #0]
 8004d50:	02db      	lsls	r3, r3, #11
 8004d52:	4313      	orrs	r3, r2
 8004d54:	6023      	str	r3, [r4, #0]
 8004d56:	6822      	ldr	r2, [r4, #0]
 8004d58:	430a      	orrs	r2, r1
 8004d5a:	6022      	str	r2, [r4, #0]
 8004d5c:	e7e0      	b.n	8004d20 <HAL_RCC_OscConfig+0x14c>
 8004d5e:	6822      	ldr	r2, [r4, #0]
 8004d60:	4016      	ands	r6, r2
 8004d62:	6026      	str	r6, [r4, #0]
 8004d64:	6822      	ldr	r2, [r4, #0]
 8004d66:	400a      	ands	r2, r1
 8004d68:	9205      	str	r2, [sp, #20]
 8004d6a:	9a05      	ldr	r2, [sp, #20]
 8004d6c:	4971      	ldr	r1, [pc, #452]	; (8004f34 <HAL_RCC_OscConfig+0x360>)
 8004d6e:	6822      	ldr	r2, [r4, #0]
 8004d70:	400a      	ands	r2, r1
 8004d72:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d1d3      	bne.n	8004d20 <HAL_RCC_OscConfig+0x14c>
        tickstart = HAL_GetTick();
 8004d78:	f7fe fac6 	bl	8003308 <HAL_GetTick>
 8004d7c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004d7e:	2280      	movs	r2, #128	; 0x80
 8004d80:	6823      	ldr	r3, [r4, #0]
 8004d82:	0292      	lsls	r2, r2, #10
 8004d84:	4213      	tst	r3, r2
 8004d86:	d100      	bne.n	8004d8a <HAL_RCC_OscConfig+0x1b6>
 8004d88:	e742      	b.n	8004c10 <HAL_RCC_OscConfig+0x3c>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d8a:	f7fe fabd 	bl	8003308 <HAL_GetTick>
 8004d8e:	23fa      	movs	r3, #250	; 0xfa
 8004d90:	1b80      	subs	r0, r0, r6
 8004d92:	009b      	lsls	r3, r3, #2
 8004d94:	4298      	cmp	r0, r3
 8004d96:	d9f2      	bls.n	8004d7e <HAL_RCC_OscConfig+0x1aa>
 8004d98:	e7d2      	b.n	8004d40 <HAL_RCC_OscConfig+0x16c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8004d9a:	2320      	movs	r3, #32
 8004d9c:	68ea      	ldr	r2, [r5, #12]
 8004d9e:	439a      	bics	r2, r3
 8004da0:	2a01      	cmp	r2, #1
 8004da2:	d906      	bls.n	8004db2 <HAL_RCC_OscConfig+0x1de>
 8004da4:	2a09      	cmp	r2, #9
 8004da6:	d004      	beq.n	8004db2 <HAL_RCC_OscConfig+0x1de>
 8004da8:	21ce      	movs	r1, #206	; 0xce
 8004daa:	4859      	ldr	r0, [pc, #356]	; (8004f10 <HAL_RCC_OscConfig+0x33c>)
 8004dac:	0049      	lsls	r1, r1, #1
 8004dae:	f002 fc70 	bl	8007692 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8004db2:	692b      	ldr	r3, [r5, #16]
 8004db4:	2b1f      	cmp	r3, #31
 8004db6:	d904      	bls.n	8004dc2 <HAL_RCC_OscConfig+0x1ee>
 8004db8:	219e      	movs	r1, #158	; 0x9e
 8004dba:	4855      	ldr	r0, [pc, #340]	; (8004f10 <HAL_RCC_OscConfig+0x33c>)
 8004dbc:	31ff      	adds	r1, #255	; 0xff
 8004dbe:	f002 fc68 	bl	8007692 <assert_failed>
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8004dc2:	2220      	movs	r2, #32
    hsi_state = RCC_OscInitStruct->HSIState;
 8004dc4:	68eb      	ldr	r3, [r5, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8004dc6:	4213      	tst	r3, r2
 8004dc8:	d003      	beq.n	8004dd2 <HAL_RCC_OscConfig+0x1fe>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8004dca:	6821      	ldr	r1, [r4, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 8004dcc:	4393      	bics	r3, r2
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8004dce:	4311      	orrs	r1, r2
 8004dd0:	6021      	str	r1, [r4, #0]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004dd2:	9a01      	ldr	r2, [sp, #4]
 8004dd4:	2a04      	cmp	r2, #4
 8004dd6:	d003      	beq.n	8004de0 <HAL_RCC_OscConfig+0x20c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004dd8:	2a0c      	cmp	r2, #12
 8004dda:	d124      	bne.n	8004e26 <HAL_RCC_OscConfig+0x252>
 8004ddc:	2f00      	cmp	r7, #0
 8004dde:	d122      	bne.n	8004e26 <HAL_RCC_OscConfig+0x252>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8004de0:	6822      	ldr	r2, [r4, #0]
 8004de2:	0752      	lsls	r2, r2, #29
 8004de4:	d502      	bpl.n	8004dec <HAL_RCC_OscConfig+0x218>
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d100      	bne.n	8004dec <HAL_RCC_OscConfig+0x218>
 8004dea:	e6f8      	b.n	8004bde <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dec:	6861      	ldr	r1, [r4, #4]
 8004dee:	692a      	ldr	r2, [r5, #16]
 8004df0:	4851      	ldr	r0, [pc, #324]	; (8004f38 <HAL_RCC_OscConfig+0x364>)
 8004df2:	0212      	lsls	r2, r2, #8
 8004df4:	4001      	ands	r1, r0
 8004df6:	430a      	orrs	r2, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004df8:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dfa:	6062      	str	r2, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004dfc:	6822      	ldr	r2, [r4, #0]
 8004dfe:	438a      	bics	r2, r1
 8004e00:	4313      	orrs	r3, r2
 8004e02:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004e04:	f7ff feaa 	bl	8004b5c <HAL_RCC_GetSysClockFreq>
 8004e08:	68e3      	ldr	r3, [r4, #12]
 8004e0a:	4a47      	ldr	r2, [pc, #284]	; (8004f28 <HAL_RCC_OscConfig+0x354>)
 8004e0c:	061b      	lsls	r3, r3, #24
 8004e0e:	0f1b      	lsrs	r3, r3, #28
 8004e10:	5cd3      	ldrb	r3, [r2, r3]
 8004e12:	40d8      	lsrs	r0, r3
 8004e14:	4b45      	ldr	r3, [pc, #276]	; (8004f2c <HAL_RCC_OscConfig+0x358>)
 8004e16:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8004e18:	2000      	movs	r0, #0
 8004e1a:	f7fe fa41 	bl	80032a0 <HAL_InitTick>
      if(status != HAL_OK)
 8004e1e:	2800      	cmp	r0, #0
 8004e20:	d100      	bne.n	8004e24 <HAL_RCC_OscConfig+0x250>
 8004e22:	e6f9      	b.n	8004c18 <HAL_RCC_OscConfig+0x44>
 8004e24:	e6dc      	b.n	8004be0 <HAL_RCC_OscConfig+0xc>
      if(hsi_state != RCC_HSI_OFF)
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d019      	beq.n	8004e5e <HAL_RCC_OscConfig+0x28a>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004e2a:	2109      	movs	r1, #9
 8004e2c:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004e2e:	2704      	movs	r7, #4
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004e30:	438a      	bics	r2, r1
 8004e32:	4313      	orrs	r3, r2
 8004e34:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004e36:	f7fe fa67 	bl	8003308 <HAL_GetTick>
 8004e3a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004e3c:	6823      	ldr	r3, [r4, #0]
 8004e3e:	423b      	tst	r3, r7
 8004e40:	d007      	beq.n	8004e52 <HAL_RCC_OscConfig+0x27e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e42:	6862      	ldr	r2, [r4, #4]
 8004e44:	692b      	ldr	r3, [r5, #16]
 8004e46:	493c      	ldr	r1, [pc, #240]	; (8004f38 <HAL_RCC_OscConfig+0x364>)
 8004e48:	021b      	lsls	r3, r3, #8
 8004e4a:	400a      	ands	r2, r1
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	6063      	str	r3, [r4, #4]
 8004e50:	e6e2      	b.n	8004c18 <HAL_RCC_OscConfig+0x44>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e52:	f7fe fa59 	bl	8003308 <HAL_GetTick>
 8004e56:	1b80      	subs	r0, r0, r6
 8004e58:	2802      	cmp	r0, #2
 8004e5a:	d9ef      	bls.n	8004e3c <HAL_RCC_OscConfig+0x268>
 8004e5c:	e770      	b.n	8004d40 <HAL_RCC_OscConfig+0x16c>
        __HAL_RCC_HSI_DISABLE();
 8004e5e:	2201      	movs	r2, #1
 8004e60:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004e62:	2704      	movs	r7, #4
        __HAL_RCC_HSI_DISABLE();
 8004e64:	4393      	bics	r3, r2
 8004e66:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004e68:	f7fe fa4e 	bl	8003308 <HAL_GetTick>
 8004e6c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004e6e:	6823      	ldr	r3, [r4, #0]
 8004e70:	423b      	tst	r3, r7
 8004e72:	d100      	bne.n	8004e76 <HAL_RCC_OscConfig+0x2a2>
 8004e74:	e6d0      	b.n	8004c18 <HAL_RCC_OscConfig+0x44>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e76:	f7fe fa47 	bl	8003308 <HAL_GetTick>
 8004e7a:	1b80      	subs	r0, r0, r6
 8004e7c:	2802      	cmp	r0, #2
 8004e7e:	d9f6      	bls.n	8004e6e <HAL_RCC_OscConfig+0x29a>
 8004e80:	e75e      	b.n	8004d40 <HAL_RCC_OscConfig+0x16c>
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 8004e82:	69eb      	ldr	r3, [r5, #28]
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	d904      	bls.n	8004e92 <HAL_RCC_OscConfig+0x2be>
 8004e88:	2186      	movs	r1, #134	; 0x86
 8004e8a:	4821      	ldr	r0, [pc, #132]	; (8004f10 <HAL_RCC_OscConfig+0x33c>)
 8004e8c:	0089      	lsls	r1, r1, #2
 8004e8e:	f002 fc00 	bl	8007692 <assert_failed>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004e92:	69eb      	ldr	r3, [r5, #28]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d053      	beq.n	8004f40 <HAL_RCC_OscConfig+0x36c>
        __HAL_RCC_MSI_ENABLE();
 8004e98:	2380      	movs	r3, #128	; 0x80
 8004e9a:	6822      	ldr	r2, [r4, #0]
 8004e9c:	005b      	lsls	r3, r3, #1
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004ea2:	f7fe fa31 	bl	8003308 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004ea6:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8004ea8:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004eaa:	00bf      	lsls	r7, r7, #2
 8004eac:	6823      	ldr	r3, [r4, #0]
 8004eae:	423b      	tst	r3, r7
 8004eb0:	d027      	beq.n	8004f02 <HAL_RCC_OscConfig+0x32e>
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 8004eb2:	6a2b      	ldr	r3, [r5, #32]
 8004eb4:	2bff      	cmp	r3, #255	; 0xff
 8004eb6:	d904      	bls.n	8004ec2 <HAL_RCC_OscConfig+0x2ee>
 8004eb8:	218b      	movs	r1, #139	; 0x8b
 8004eba:	4815      	ldr	r0, [pc, #84]	; (8004f10 <HAL_RCC_OscConfig+0x33c>)
 8004ebc:	0089      	lsls	r1, r1, #2
 8004ebe:	f002 fbe8 	bl	8007692 <assert_failed>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 8004ec2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004ec4:	4a14      	ldr	r2, [pc, #80]	; (8004f18 <HAL_RCC_OscConfig+0x344>)
 8004ec6:	4915      	ldr	r1, [pc, #84]	; (8004f1c <HAL_RCC_OscConfig+0x348>)
 8004ec8:	401a      	ands	r2, r3
 8004eca:	420b      	tst	r3, r1
 8004ecc:	d00b      	beq.n	8004ee6 <HAL_RCC_OscConfig+0x312>
 8004ece:	2180      	movs	r1, #128	; 0x80
 8004ed0:	0209      	lsls	r1, r1, #8
 8004ed2:	428a      	cmp	r2, r1
 8004ed4:	d007      	beq.n	8004ee6 <HAL_RCC_OscConfig+0x312>
 8004ed6:	22c0      	movs	r2, #192	; 0xc0
 8004ed8:	0212      	lsls	r2, r2, #8
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d003      	beq.n	8004ee6 <HAL_RCC_OscConfig+0x312>
 8004ede:	4917      	ldr	r1, [pc, #92]	; (8004f3c <HAL_RCC_OscConfig+0x368>)
 8004ee0:	480b      	ldr	r0, [pc, #44]	; (8004f10 <HAL_RCC_OscConfig+0x33c>)
 8004ee2:	f002 fbd6 	bl	8007692 <assert_failed>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ee6:	6863      	ldr	r3, [r4, #4]
 8004ee8:	4a0e      	ldr	r2, [pc, #56]	; (8004f24 <HAL_RCC_OscConfig+0x350>)
 8004eea:	4013      	ands	r3, r2
 8004eec:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004ef2:	6862      	ldr	r2, [r4, #4]
 8004ef4:	6a2b      	ldr	r3, [r5, #32]
 8004ef6:	0212      	lsls	r2, r2, #8
 8004ef8:	061b      	lsls	r3, r3, #24
 8004efa:	0a12      	lsrs	r2, r2, #8
 8004efc:	4313      	orrs	r3, r2
 8004efe:	6063      	str	r3, [r4, #4]
 8004f00:	e6d1      	b.n	8004ca6 <HAL_RCC_OscConfig+0xd2>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004f02:	f7fe fa01 	bl	8003308 <HAL_GetTick>
 8004f06:	1b80      	subs	r0, r0, r6
 8004f08:	2802      	cmp	r0, #2
 8004f0a:	d9cf      	bls.n	8004eac <HAL_RCC_OscConfig+0x2d8>
 8004f0c:	e718      	b.n	8004d40 <HAL_RCC_OscConfig+0x16c>
 8004f0e:	46c0      	nop			; (mov r8, r8)
 8004f10:	0800bfb7 	.word	0x0800bfb7
 8004f14:	40021000 	.word	0x40021000
 8004f18:	ffffdfff 	.word	0xffffdfff
 8004f1c:	ffff9fff 	.word	0xffff9fff
 8004f20:	00000201 	.word	0x00000201
 8004f24:	ffff1fff 	.word	0xffff1fff
 8004f28:	0800c2a4 	.word	0x0800c2a4
 8004f2c:	20000004 	.word	0x20000004
 8004f30:	fffeffff 	.word	0xfffeffff
 8004f34:	fffbffff 	.word	0xfffbffff
 8004f38:	ffffe0ff 	.word	0xffffe0ff
 8004f3c:	0000022d 	.word	0x0000022d
        __HAL_RCC_MSI_DISABLE();
 8004f40:	6823      	ldr	r3, [r4, #0]
 8004f42:	4ac0      	ldr	r2, [pc, #768]	; (8005244 <HAL_RCC_OscConfig+0x670>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004f44:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_MSI_DISABLE();
 8004f46:	4013      	ands	r3, r2
 8004f48:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004f4a:	f7fe f9dd 	bl	8003308 <HAL_GetTick>
 8004f4e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004f50:	00bf      	lsls	r7, r7, #2
 8004f52:	6823      	ldr	r3, [r4, #0]
 8004f54:	423b      	tst	r3, r7
 8004f56:	d100      	bne.n	8004f5a <HAL_RCC_OscConfig+0x386>
 8004f58:	e6a5      	b.n	8004ca6 <HAL_RCC_OscConfig+0xd2>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004f5a:	f7fe f9d5 	bl	8003308 <HAL_GetTick>
 8004f5e:	1b80      	subs	r0, r0, r6
 8004f60:	2802      	cmp	r0, #2
 8004f62:	d9f6      	bls.n	8004f52 <HAL_RCC_OscConfig+0x37e>
 8004f64:	e6ec      	b.n	8004d40 <HAL_RCC_OscConfig+0x16c>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8004f66:	696b      	ldr	r3, [r5, #20]
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d903      	bls.n	8004f74 <HAL_RCC_OscConfig+0x3a0>
 8004f6c:	49b6      	ldr	r1, [pc, #728]	; (8005248 <HAL_RCC_OscConfig+0x674>)
 8004f6e:	48b7      	ldr	r0, [pc, #732]	; (800524c <HAL_RCC_OscConfig+0x678>)
 8004f70:	f002 fb8f 	bl	8007692 <assert_failed>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f74:	696a      	ldr	r2, [r5, #20]
 8004f76:	2301      	movs	r3, #1
 8004f78:	2a00      	cmp	r2, #0
 8004f7a:	d010      	beq.n	8004f9e <HAL_RCC_OscConfig+0x3ca>
      __HAL_RCC_LSI_ENABLE();
 8004f7c:	6d22      	ldr	r2, [r4, #80]	; 0x50
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004f7e:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8004f80:	4313      	orrs	r3, r2
 8004f82:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8004f84:	f7fe f9c0 	bl	8003308 <HAL_GetTick>
 8004f88:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004f8a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004f8c:	423b      	tst	r3, r7
 8004f8e:	d000      	beq.n	8004f92 <HAL_RCC_OscConfig+0x3be>
 8004f90:	e68d      	b.n	8004cae <HAL_RCC_OscConfig+0xda>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f92:	f7fe f9b9 	bl	8003308 <HAL_GetTick>
 8004f96:	1b80      	subs	r0, r0, r6
 8004f98:	2802      	cmp	r0, #2
 8004f9a:	d9f6      	bls.n	8004f8a <HAL_RCC_OscConfig+0x3b6>
 8004f9c:	e6d0      	b.n	8004d40 <HAL_RCC_OscConfig+0x16c>
      __HAL_RCC_LSI_DISABLE();
 8004f9e:	6d22      	ldr	r2, [r4, #80]	; 0x50
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004fa0:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 8004fa2:	439a      	bics	r2, r3
 8004fa4:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8004fa6:	f7fe f9af 	bl	8003308 <HAL_GetTick>
 8004faa:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004fac:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004fae:	423b      	tst	r3, r7
 8004fb0:	d100      	bne.n	8004fb4 <HAL_RCC_OscConfig+0x3e0>
 8004fb2:	e67c      	b.n	8004cae <HAL_RCC_OscConfig+0xda>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004fb4:	f7fe f9a8 	bl	8003308 <HAL_GetTick>
 8004fb8:	1b80      	subs	r0, r0, r6
 8004fba:	2802      	cmp	r0, #2
 8004fbc:	d9f6      	bls.n	8004fac <HAL_RCC_OscConfig+0x3d8>
 8004fbe:	e6bf      	b.n	8004d40 <HAL_RCC_OscConfig+0x16c>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8004fc0:	68ab      	ldr	r3, [r5, #8]
 8004fc2:	4aa0      	ldr	r2, [pc, #640]	; (8005244 <HAL_RCC_OscConfig+0x670>)
 8004fc4:	4213      	tst	r3, r2
 8004fc6:	d007      	beq.n	8004fd8 <HAL_RCC_OscConfig+0x404>
 8004fc8:	22a0      	movs	r2, #160	; 0xa0
 8004fca:	00d2      	lsls	r2, r2, #3
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d003      	beq.n	8004fd8 <HAL_RCC_OscConfig+0x404>
 8004fd0:	499f      	ldr	r1, [pc, #636]	; (8005250 <HAL_RCC_OscConfig+0x67c>)
 8004fd2:	489e      	ldr	r0, [pc, #632]	; (800524c <HAL_RCC_OscConfig+0x678>)
 8004fd4:	f002 fb5d 	bl	8007692 <assert_failed>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fd8:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8004fda:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fdc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004fde:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8004fe0:	9102      	str	r1, [sp, #8]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fe2:	421a      	tst	r2, r3
 8004fe4:	d104      	bne.n	8004ff0 <HAL_RCC_OscConfig+0x41c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fe6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8004fec:	2301      	movs	r3, #1
 8004fee:	9302      	str	r3, [sp, #8]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ff0:	2780      	movs	r7, #128	; 0x80
 8004ff2:	4e98      	ldr	r6, [pc, #608]	; (8005254 <HAL_RCC_OscConfig+0x680>)
 8004ff4:	007f      	lsls	r7, r7, #1
 8004ff6:	6833      	ldr	r3, [r6, #0]
 8004ff8:	423b      	tst	r3, r7
 8004ffa:	d008      	beq.n	800500e <HAL_RCC_OscConfig+0x43a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ffc:	2280      	movs	r2, #128	; 0x80
 8004ffe:	68ab      	ldr	r3, [r5, #8]
 8005000:	0052      	lsls	r2, r2, #1
 8005002:	4293      	cmp	r3, r2
 8005004:	d113      	bne.n	800502e <HAL_RCC_OscConfig+0x45a>
 8005006:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8005008:	4313      	orrs	r3, r2
 800500a:	6523      	str	r3, [r4, #80]	; 0x50
 800500c:	e034      	b.n	8005078 <HAL_RCC_OscConfig+0x4a4>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800500e:	6833      	ldr	r3, [r6, #0]
 8005010:	433b      	orrs	r3, r7
 8005012:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8005014:	f7fe f978 	bl	8003308 <HAL_GetTick>
 8005018:	9003      	str	r0, [sp, #12]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800501a:	6833      	ldr	r3, [r6, #0]
 800501c:	423b      	tst	r3, r7
 800501e:	d1ed      	bne.n	8004ffc <HAL_RCC_OscConfig+0x428>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005020:	f7fe f972 	bl	8003308 <HAL_GetTick>
 8005024:	9b03      	ldr	r3, [sp, #12]
 8005026:	1ac0      	subs	r0, r0, r3
 8005028:	2864      	cmp	r0, #100	; 0x64
 800502a:	d9f6      	bls.n	800501a <HAL_RCC_OscConfig+0x446>
 800502c:	e688      	b.n	8004d40 <HAL_RCC_OscConfig+0x16c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800502e:	2b00      	cmp	r3, #0
 8005030:	d116      	bne.n	8005060 <HAL_RCC_OscConfig+0x48c>
 8005032:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8005034:	4a83      	ldr	r2, [pc, #524]	; (8005244 <HAL_RCC_OscConfig+0x670>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005036:	2780      	movs	r7, #128	; 0x80
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005038:	4013      	ands	r3, r2
 800503a:	6523      	str	r3, [r4, #80]	; 0x50
 800503c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800503e:	4a86      	ldr	r2, [pc, #536]	; (8005258 <HAL_RCC_OscConfig+0x684>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005040:	00bf      	lsls	r7, r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005042:	4013      	ands	r3, r2
 8005044:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8005046:	f7fe f95f 	bl	8003308 <HAL_GetTick>
 800504a:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800504c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800504e:	423b      	tst	r3, r7
 8005050:	d02a      	beq.n	80050a8 <HAL_RCC_OscConfig+0x4d4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005052:	f7fe f959 	bl	8003308 <HAL_GetTick>
 8005056:	4b81      	ldr	r3, [pc, #516]	; (800525c <HAL_RCC_OscConfig+0x688>)
 8005058:	1b80      	subs	r0, r0, r6
 800505a:	4298      	cmp	r0, r3
 800505c:	d9f6      	bls.n	800504c <HAL_RCC_OscConfig+0x478>
 800505e:	e66f      	b.n	8004d40 <HAL_RCC_OscConfig+0x16c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005060:	21a0      	movs	r1, #160	; 0xa0
 8005062:	00c9      	lsls	r1, r1, #3
 8005064:	428b      	cmp	r3, r1
 8005066:	d10d      	bne.n	8005084 <HAL_RCC_OscConfig+0x4b0>
 8005068:	2380      	movs	r3, #128	; 0x80
 800506a:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800506c:	00db      	lsls	r3, r3, #3
 800506e:	430b      	orrs	r3, r1
 8005070:	6523      	str	r3, [r4, #80]	; 0x50
 8005072:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8005074:	431a      	orrs	r2, r3
 8005076:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8005078:	f7fe f946 	bl	8003308 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800507c:	2780      	movs	r7, #128	; 0x80
      tickstart = HAL_GetTick();
 800507e:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005080:	00bf      	lsls	r7, r7, #2
 8005082:	e00e      	b.n	80050a2 <HAL_RCC_OscConfig+0x4ce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005084:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8005086:	4a6f      	ldr	r2, [pc, #444]	; (8005244 <HAL_RCC_OscConfig+0x670>)
 8005088:	4013      	ands	r3, r2
 800508a:	6523      	str	r3, [r4, #80]	; 0x50
 800508c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800508e:	4a72      	ldr	r2, [pc, #456]	; (8005258 <HAL_RCC_OscConfig+0x684>)
 8005090:	4013      	ands	r3, r2
 8005092:	e7ba      	b.n	800500a <HAL_RCC_OscConfig+0x436>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005094:	f7fe f938 	bl	8003308 <HAL_GetTick>
 8005098:	4b70      	ldr	r3, [pc, #448]	; (800525c <HAL_RCC_OscConfig+0x688>)
 800509a:	1b80      	subs	r0, r0, r6
 800509c:	4298      	cmp	r0, r3
 800509e:	d900      	bls.n	80050a2 <HAL_RCC_OscConfig+0x4ce>
 80050a0:	e64e      	b.n	8004d40 <HAL_RCC_OscConfig+0x16c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80050a2:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80050a4:	423b      	tst	r3, r7
 80050a6:	d0f5      	beq.n	8005094 <HAL_RCC_OscConfig+0x4c0>
    if(pwrclkchanged == SET)
 80050a8:	9b02      	ldr	r3, [sp, #8]
 80050aa:	2b01      	cmp	r3, #1
 80050ac:	d000      	beq.n	80050b0 <HAL_RCC_OscConfig+0x4dc>
 80050ae:	e602      	b.n	8004cb6 <HAL_RCC_OscConfig+0xe2>
      __HAL_RCC_PWR_CLK_DISABLE();
 80050b0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80050b2:	4a6b      	ldr	r2, [pc, #428]	; (8005260 <HAL_RCC_OscConfig+0x68c>)
 80050b4:	4013      	ands	r3, r2
 80050b6:	63a3      	str	r3, [r4, #56]	; 0x38
 80050b8:	e5fd      	b.n	8004cb6 <HAL_RCC_OscConfig+0xe2>
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 80050ba:	69ab      	ldr	r3, [r5, #24]
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d903      	bls.n	80050c8 <HAL_RCC_OscConfig+0x4f4>
 80050c0:	4968      	ldr	r1, [pc, #416]	; (8005264 <HAL_RCC_OscConfig+0x690>)
 80050c2:	4862      	ldr	r0, [pc, #392]	; (800524c <HAL_RCC_OscConfig+0x678>)
 80050c4:	f002 fae5 	bl	8007692 <assert_failed>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80050c8:	69a9      	ldr	r1, [r5, #24]
 80050ca:	2301      	movs	r3, #1
 80050cc:	4a66      	ldr	r2, [pc, #408]	; (8005268 <HAL_RCC_OscConfig+0x694>)
 80050ce:	2900      	cmp	r1, #0
 80050d0:	d018      	beq.n	8005104 <HAL_RCC_OscConfig+0x530>
        __HAL_RCC_HSI48_ENABLE();
 80050d2:	68a1      	ldr	r1, [r4, #8]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80050d4:	2702      	movs	r7, #2
        __HAL_RCC_HSI48_ENABLE();
 80050d6:	4319      	orrs	r1, r3
 80050d8:	60a1      	str	r1, [r4, #8]
 80050da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80050dc:	430b      	orrs	r3, r1
 80050de:	6363      	str	r3, [r4, #52]	; 0x34
 80050e0:	2380      	movs	r3, #128	; 0x80
 80050e2:	6a11      	ldr	r1, [r2, #32]
 80050e4:	019b      	lsls	r3, r3, #6
 80050e6:	430b      	orrs	r3, r1
 80050e8:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 80050ea:	f7fe f90d 	bl	8003308 <HAL_GetTick>
 80050ee:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80050f0:	68a3      	ldr	r3, [r4, #8]
 80050f2:	423b      	tst	r3, r7
 80050f4:	d000      	beq.n	80050f8 <HAL_RCC_OscConfig+0x524>
 80050f6:	e5e2      	b.n	8004cbe <HAL_RCC_OscConfig+0xea>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80050f8:	f7fe f906 	bl	8003308 <HAL_GetTick>
 80050fc:	1b80      	subs	r0, r0, r6
 80050fe:	2802      	cmp	r0, #2
 8005100:	d9f6      	bls.n	80050f0 <HAL_RCC_OscConfig+0x51c>
 8005102:	e61d      	b.n	8004d40 <HAL_RCC_OscConfig+0x16c>
        __HAL_RCC_HSI48_DISABLE();
 8005104:	68a1      	ldr	r1, [r4, #8]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005106:	2702      	movs	r7, #2
        __HAL_RCC_HSI48_DISABLE();
 8005108:	4399      	bics	r1, r3
 800510a:	60a1      	str	r1, [r4, #8]
 800510c:	6a13      	ldr	r3, [r2, #32]
 800510e:	4957      	ldr	r1, [pc, #348]	; (800526c <HAL_RCC_OscConfig+0x698>)
 8005110:	400b      	ands	r3, r1
 8005112:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8005114:	f7fe f8f8 	bl	8003308 <HAL_GetTick>
 8005118:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800511a:	68a3      	ldr	r3, [r4, #8]
 800511c:	423b      	tst	r3, r7
 800511e:	d100      	bne.n	8005122 <HAL_RCC_OscConfig+0x54e>
 8005120:	e5cd      	b.n	8004cbe <HAL_RCC_OscConfig+0xea>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005122:	f7fe f8f1 	bl	8003308 <HAL_GetTick>
 8005126:	1b80      	subs	r0, r0, r6
 8005128:	2802      	cmp	r0, #2
 800512a:	d9f6      	bls.n	800511a <HAL_RCC_OscConfig+0x546>
 800512c:	e608      	b.n	8004d40 <HAL_RCC_OscConfig+0x16c>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800512e:	9a01      	ldr	r2, [sp, #4]
 8005130:	2a0c      	cmp	r2, #12
 8005132:	d06a      	beq.n	800520a <HAL_RCC_OscConfig+0x636>
 8005134:	4e4e      	ldr	r6, [pc, #312]	; (8005270 <HAL_RCC_OscConfig+0x69c>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005136:	2b02      	cmp	r3, #2
 8005138:	d155      	bne.n	80051e6 <HAL_RCC_OscConfig+0x612>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800513a:	4b4e      	ldr	r3, [pc, #312]	; (8005274 <HAL_RCC_OscConfig+0x6a0>)
 800513c:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800513e:	421a      	tst	r2, r3
 8005140:	d003      	beq.n	800514a <HAL_RCC_OscConfig+0x576>
 8005142:	494d      	ldr	r1, [pc, #308]	; (8005278 <HAL_RCC_OscConfig+0x6a4>)
 8005144:	4841      	ldr	r0, [pc, #260]	; (800524c <HAL_RCC_OscConfig+0x678>)
 8005146:	f002 faa4 	bl	8007692 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 800514a:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800514c:	4b4b      	ldr	r3, [pc, #300]	; (800527c <HAL_RCC_OscConfig+0x6a8>)
 800514e:	4013      	ands	r3, r2
 8005150:	d00b      	beq.n	800516a <HAL_RCC_OscConfig+0x596>
 8005152:	2180      	movs	r1, #128	; 0x80
 8005154:	0349      	lsls	r1, r1, #13
 8005156:	428b      	cmp	r3, r1
 8005158:	d007      	beq.n	800516a <HAL_RCC_OscConfig+0x596>
 800515a:	2380      	movs	r3, #128	; 0x80
 800515c:	039b      	lsls	r3, r3, #14
 800515e:	429a      	cmp	r2, r3
 8005160:	d003      	beq.n	800516a <HAL_RCC_OscConfig+0x596>
 8005162:	4947      	ldr	r1, [pc, #284]	; (8005280 <HAL_RCC_OscConfig+0x6ac>)
 8005164:	4839      	ldr	r0, [pc, #228]	; (800524c <HAL_RCC_OscConfig+0x678>)
 8005166:	f002 fa94 	bl	8007692 <assert_failed>
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));
 800516a:	2180      	movs	r1, #128	; 0x80
 800516c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800516e:	4b45      	ldr	r3, [pc, #276]	; (8005284 <HAL_RCC_OscConfig+0x6b0>)
 8005170:	03c9      	lsls	r1, r1, #15
 8005172:	4013      	ands	r3, r2
 8005174:	428b      	cmp	r3, r1
 8005176:	d007      	beq.n	8005188 <HAL_RCC_OscConfig+0x5b4>
 8005178:	2380      	movs	r3, #128	; 0x80
 800517a:	041b      	lsls	r3, r3, #16
 800517c:	429a      	cmp	r2, r3
 800517e:	d003      	beq.n	8005188 <HAL_RCC_OscConfig+0x5b4>
 8005180:	4941      	ldr	r1, [pc, #260]	; (8005288 <HAL_RCC_OscConfig+0x6b4>)
 8005182:	4832      	ldr	r0, [pc, #200]	; (800524c <HAL_RCC_OscConfig+0x678>)
 8005184:	f002 fa85 	bl	8007692 <assert_failed>
        __HAL_RCC_PLL_DISABLE();
 8005188:	6823      	ldr	r3, [r4, #0]
 800518a:	401e      	ands	r6, r3
 800518c:	6026      	str	r6, [r4, #0]
        tickstart = HAL_GetTick();
 800518e:	f7fe f8bb 	bl	8003308 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005192:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8005194:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005196:	04b6      	lsls	r6, r6, #18
 8005198:	6823      	ldr	r3, [r4, #0]
 800519a:	4233      	tst	r3, r6
 800519c:	d11d      	bne.n	80051da <HAL_RCC_OscConfig+0x606>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800519e:	6b29      	ldr	r1, [r5, #48]	; 0x30
 80051a0:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80051a2:	68e2      	ldr	r2, [r4, #12]
 80051a4:	430b      	orrs	r3, r1
 80051a6:	4939      	ldr	r1, [pc, #228]	; (800528c <HAL_RCC_OscConfig+0x6b8>)
 80051a8:	400a      	ands	r2, r1
 80051aa:	4313      	orrs	r3, r2
 80051ac:	6b6a      	ldr	r2, [r5, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80051ae:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80051b0:	4313      	orrs	r3, r2
 80051b2:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 80051b4:	2380      	movs	r3, #128	; 0x80
 80051b6:	6822      	ldr	r2, [r4, #0]
 80051b8:	045b      	lsls	r3, r3, #17
 80051ba:	4313      	orrs	r3, r2
 80051bc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80051be:	f7fe f8a3 	bl	8003308 <HAL_GetTick>
 80051c2:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80051c4:	04ad      	lsls	r5, r5, #18
 80051c6:	6823      	ldr	r3, [r4, #0]
 80051c8:	422b      	tst	r3, r5
 80051ca:	d000      	beq.n	80051ce <HAL_RCC_OscConfig+0x5fa>
 80051cc:	e583      	b.n	8004cd6 <HAL_RCC_OscConfig+0x102>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051ce:	f7fe f89b 	bl	8003308 <HAL_GetTick>
 80051d2:	1b80      	subs	r0, r0, r6
 80051d4:	2802      	cmp	r0, #2
 80051d6:	d9f6      	bls.n	80051c6 <HAL_RCC_OscConfig+0x5f2>
 80051d8:	e5b2      	b.n	8004d40 <HAL_RCC_OscConfig+0x16c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051da:	f7fe f895 	bl	8003308 <HAL_GetTick>
 80051de:	1bc0      	subs	r0, r0, r7
 80051e0:	2802      	cmp	r0, #2
 80051e2:	d9d9      	bls.n	8005198 <HAL_RCC_OscConfig+0x5c4>
 80051e4:	e5ac      	b.n	8004d40 <HAL_RCC_OscConfig+0x16c>
        __HAL_RCC_PLL_DISABLE();
 80051e6:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80051e8:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80051ea:	401e      	ands	r6, r3
 80051ec:	6026      	str	r6, [r4, #0]
        tickstart = HAL_GetTick();
 80051ee:	f7fe f88b 	bl	8003308 <HAL_GetTick>
 80051f2:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80051f4:	04ad      	lsls	r5, r5, #18
 80051f6:	6823      	ldr	r3, [r4, #0]
 80051f8:	422b      	tst	r3, r5
 80051fa:	d100      	bne.n	80051fe <HAL_RCC_OscConfig+0x62a>
 80051fc:	e56b      	b.n	8004cd6 <HAL_RCC_OscConfig+0x102>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051fe:	f7fe f883 	bl	8003308 <HAL_GetTick>
 8005202:	1b80      	subs	r0, r0, r6
 8005204:	2802      	cmp	r0, #2
 8005206:	d9f6      	bls.n	80051f6 <HAL_RCC_OscConfig+0x622>
 8005208:	e59a      	b.n	8004d40 <HAL_RCC_OscConfig+0x16c>
        return HAL_ERROR;
 800520a:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800520c:	2b01      	cmp	r3, #1
 800520e:	d100      	bne.n	8005212 <HAL_RCC_OscConfig+0x63e>
 8005210:	e4e6      	b.n	8004be0 <HAL_RCC_OscConfig+0xc>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005212:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 8005214:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005216:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8005218:	0252      	lsls	r2, r2, #9
 800521a:	401a      	ands	r2, r3
        return HAL_ERROR;
 800521c:	2001      	movs	r0, #1
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800521e:	428a      	cmp	r2, r1
 8005220:	d000      	beq.n	8005224 <HAL_RCC_OscConfig+0x650>
 8005222:	e4dd      	b.n	8004be0 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005224:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005226:	6b29      	ldr	r1, [r5, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005228:	0392      	lsls	r2, r2, #14
 800522a:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800522c:	428a      	cmp	r2, r1
 800522e:	d000      	beq.n	8005232 <HAL_RCC_OscConfig+0x65e>
 8005230:	e4d6      	b.n	8004be0 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8005232:	20c0      	movs	r0, #192	; 0xc0
 8005234:	0400      	lsls	r0, r0, #16
 8005236:	4003      	ands	r3, r0
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005238:	6b68      	ldr	r0, [r5, #52]	; 0x34
 800523a:	1a18      	subs	r0, r3, r0
 800523c:	1e43      	subs	r3, r0, #1
 800523e:	4198      	sbcs	r0, r3
    return HAL_ERROR;
 8005240:	b2c0      	uxtb	r0, r0
 8005242:	e4cd      	b.n	8004be0 <HAL_RCC_OscConfig+0xc>
 8005244:	fffffeff 	.word	0xfffffeff
 8005248:	0000024b 	.word	0x0000024b
 800524c:	0800bfb7 	.word	0x0800bfb7
 8005250:	00000277 	.word	0x00000277
 8005254:	40007000 	.word	0x40007000
 8005258:	fffffbff 	.word	0xfffffbff
 800525c:	00001388 	.word	0x00001388
 8005260:	efffffff 	.word	0xefffffff
 8005264:	000002be 	.word	0x000002be
 8005268:	40010000 	.word	0x40010000
 800526c:	ffffdfff 	.word	0xffffdfff
 8005270:	feffffff 	.word	0xfeffffff
 8005274:	fffeffff 	.word	0xfffeffff
 8005278:	000002f1 	.word	0x000002f1
 800527c:	fff3ffff 	.word	0xfff3ffff
 8005280:	000002f2 	.word	0x000002f2
 8005284:	ff7fffff 	.word	0xff7fffff
 8005288:	000002f3 	.word	0x000002f3
 800528c:	ff02ffff 	.word	0xff02ffff

08005290 <HAL_RCC_ClockConfig>:
{
 8005290:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005292:	0004      	movs	r4, r0
 8005294:	000f      	movs	r7, r1
  if(RCC_ClkInitStruct == NULL)
 8005296:	2800      	cmp	r0, #0
 8005298:	d101      	bne.n	800529e <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 800529a:	2001      	movs	r0, #1
}
 800529c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800529e:	6803      	ldr	r3, [r0, #0]
 80052a0:	071b      	lsls	r3, r3, #28
 80052a2:	d103      	bne.n	80052ac <HAL_RCC_ClockConfig+0x1c>
 80052a4:	497c      	ldr	r1, [pc, #496]	; (8005498 <HAL_RCC_ClockConfig+0x208>)
 80052a6:	487d      	ldr	r0, [pc, #500]	; (800549c <HAL_RCC_ClockConfig+0x20c>)
 80052a8:	f002 f9f3 	bl	8007692 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80052ac:	2f01      	cmp	r7, #1
 80052ae:	d903      	bls.n	80052b8 <HAL_RCC_ClockConfig+0x28>
 80052b0:	497b      	ldr	r1, [pc, #492]	; (80054a0 <HAL_RCC_ClockConfig+0x210>)
 80052b2:	487a      	ldr	r0, [pc, #488]	; (800549c <HAL_RCC_ClockConfig+0x20c>)
 80052b4:	f002 f9ed 	bl	8007692 <assert_failed>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80052b8:	2201      	movs	r2, #1
 80052ba:	4d7a      	ldr	r5, [pc, #488]	; (80054a4 <HAL_RCC_ClockConfig+0x214>)
 80052bc:	682b      	ldr	r3, [r5, #0]
 80052be:	4013      	ands	r3, r2
 80052c0:	429f      	cmp	r7, r3
 80052c2:	d83a      	bhi.n	800533a <HAL_RCC_ClockConfig+0xaa>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052c4:	6823      	ldr	r3, [r4, #0]
 80052c6:	079b      	lsls	r3, r3, #30
 80052c8:	d440      	bmi.n	800534c <HAL_RCC_ClockConfig+0xbc>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052ca:	6823      	ldr	r3, [r4, #0]
 80052cc:	07db      	lsls	r3, r3, #31
 80052ce:	d45f      	bmi.n	8005390 <HAL_RCC_ClockConfig+0x100>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80052d0:	2301      	movs	r3, #1
 80052d2:	682a      	ldr	r2, [r5, #0]
 80052d4:	401a      	ands	r2, r3
 80052d6:	4297      	cmp	r7, r2
 80052d8:	d200      	bcs.n	80052dc <HAL_RCC_ClockConfig+0x4c>
 80052da:	e0bb      	b.n	8005454 <HAL_RCC_ClockConfig+0x1c4>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052dc:	6823      	ldr	r3, [r4, #0]
 80052de:	4d72      	ldr	r5, [pc, #456]	; (80054a8 <HAL_RCC_ClockConfig+0x218>)
 80052e0:	075b      	lsls	r3, r3, #29
 80052e2:	d500      	bpl.n	80052e6 <HAL_RCC_ClockConfig+0x56>
 80052e4:	e0be      	b.n	8005464 <HAL_RCC_ClockConfig+0x1d4>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052e6:	6823      	ldr	r3, [r4, #0]
 80052e8:	071b      	lsls	r3, r3, #28
 80052ea:	d518      	bpl.n	800531e <HAL_RCC_ClockConfig+0x8e>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80052ec:	6923      	ldr	r3, [r4, #16]
 80052ee:	4a6f      	ldr	r2, [pc, #444]	; (80054ac <HAL_RCC_ClockConfig+0x21c>)
 80052f0:	4213      	tst	r3, r2
 80052f2:	d00d      	beq.n	8005310 <HAL_RCC_ClockConfig+0x80>
 80052f4:	21a0      	movs	r1, #160	; 0xa0
 80052f6:	4a6e      	ldr	r2, [pc, #440]	; (80054b0 <HAL_RCC_ClockConfig+0x220>)
 80052f8:	00c9      	lsls	r1, r1, #3
 80052fa:	401a      	ands	r2, r3
 80052fc:	428a      	cmp	r2, r1
 80052fe:	d007      	beq.n	8005310 <HAL_RCC_ClockConfig+0x80>
 8005300:	22c0      	movs	r2, #192	; 0xc0
 8005302:	00d2      	lsls	r2, r2, #3
 8005304:	4293      	cmp	r3, r2
 8005306:	d003      	beq.n	8005310 <HAL_RCC_ClockConfig+0x80>
 8005308:	496a      	ldr	r1, [pc, #424]	; (80054b4 <HAL_RCC_ClockConfig+0x224>)
 800530a:	4864      	ldr	r0, [pc, #400]	; (800549c <HAL_RCC_ClockConfig+0x20c>)
 800530c:	f002 f9c1 	bl	8007692 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005310:	68ea      	ldr	r2, [r5, #12]
 8005312:	6923      	ldr	r3, [r4, #16]
 8005314:	4968      	ldr	r1, [pc, #416]	; (80054b8 <HAL_RCC_ClockConfig+0x228>)
 8005316:	00db      	lsls	r3, r3, #3
 8005318:	400a      	ands	r2, r1
 800531a:	4313      	orrs	r3, r2
 800531c:	60eb      	str	r3, [r5, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800531e:	f7ff fc1d 	bl	8004b5c <HAL_RCC_GetSysClockFreq>
 8005322:	68eb      	ldr	r3, [r5, #12]
 8005324:	4a65      	ldr	r2, [pc, #404]	; (80054bc <HAL_RCC_ClockConfig+0x22c>)
 8005326:	061b      	lsls	r3, r3, #24
 8005328:	0f1b      	lsrs	r3, r3, #28
 800532a:	5cd3      	ldrb	r3, [r2, r3]
 800532c:	40d8      	lsrs	r0, r3
 800532e:	4b64      	ldr	r3, [pc, #400]	; (80054c0 <HAL_RCC_ClockConfig+0x230>)
 8005330:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8005332:	2000      	movs	r0, #0
 8005334:	f7fd ffb4 	bl	80032a0 <HAL_InitTick>
 8005338:	e7b0      	b.n	800529c <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800533a:	682b      	ldr	r3, [r5, #0]
 800533c:	4393      	bics	r3, r2
 800533e:	433b      	orrs	r3, r7
 8005340:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005342:	682b      	ldr	r3, [r5, #0]
 8005344:	4013      	ands	r3, r2
 8005346:	429f      	cmp	r7, r3
 8005348:	d1a7      	bne.n	800529a <HAL_RCC_ClockConfig+0xa>
 800534a:	e7bb      	b.n	80052c4 <HAL_RCC_ClockConfig+0x34>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800534c:	68a3      	ldr	r3, [r4, #8]
 800534e:	2280      	movs	r2, #128	; 0x80
 8005350:	0019      	movs	r1, r3
 8005352:	4391      	bics	r1, r2
 8005354:	d014      	beq.n	8005380 <HAL_RCC_ClockConfig+0xf0>
 8005356:	2220      	movs	r2, #32
 8005358:	0019      	movs	r1, r3
 800535a:	4391      	bics	r1, r2
 800535c:	2990      	cmp	r1, #144	; 0x90
 800535e:	d00f      	beq.n	8005380 <HAL_RCC_ClockConfig+0xf0>
 8005360:	2240      	movs	r2, #64	; 0x40
 8005362:	0019      	movs	r1, r3
 8005364:	4391      	bics	r1, r2
 8005366:	29a0      	cmp	r1, #160	; 0xa0
 8005368:	d00a      	beq.n	8005380 <HAL_RCC_ClockConfig+0xf0>
 800536a:	2210      	movs	r2, #16
 800536c:	0019      	movs	r1, r3
 800536e:	4391      	bics	r1, r2
 8005370:	29c0      	cmp	r1, #192	; 0xc0
 8005372:	d005      	beq.n	8005380 <HAL_RCC_ClockConfig+0xf0>
 8005374:	2bf0      	cmp	r3, #240	; 0xf0
 8005376:	d003      	beq.n	8005380 <HAL_RCC_ClockConfig+0xf0>
 8005378:	4952      	ldr	r1, [pc, #328]	; (80054c4 <HAL_RCC_ClockConfig+0x234>)
 800537a:	4848      	ldr	r0, [pc, #288]	; (800549c <HAL_RCC_ClockConfig+0x20c>)
 800537c:	f002 f989 	bl	8007692 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005380:	21f0      	movs	r1, #240	; 0xf0
 8005382:	4a49      	ldr	r2, [pc, #292]	; (80054a8 <HAL_RCC_ClockConfig+0x218>)
 8005384:	68d3      	ldr	r3, [r2, #12]
 8005386:	438b      	bics	r3, r1
 8005388:	68a1      	ldr	r1, [r4, #8]
 800538a:	430b      	orrs	r3, r1
 800538c:	60d3      	str	r3, [r2, #12]
 800538e:	e79c      	b.n	80052ca <HAL_RCC_ClockConfig+0x3a>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8005390:	6863      	ldr	r3, [r4, #4]
 8005392:	2b03      	cmp	r3, #3
 8005394:	d903      	bls.n	800539e <HAL_RCC_ClockConfig+0x10e>
 8005396:	494c      	ldr	r1, [pc, #304]	; (80054c8 <HAL_RCC_ClockConfig+0x238>)
 8005398:	4840      	ldr	r0, [pc, #256]	; (800549c <HAL_RCC_ClockConfig+0x20c>)
 800539a:	f002 f97a 	bl	8007692 <assert_failed>
 800539e:	4e42      	ldr	r6, [pc, #264]	; (80054a8 <HAL_RCC_ClockConfig+0x218>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053a0:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80053a2:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053a4:	2a02      	cmp	r2, #2
 80053a6:	d11c      	bne.n	80053e2 <HAL_RCC_ClockConfig+0x152>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80053a8:	039b      	lsls	r3, r3, #14
 80053aa:	d400      	bmi.n	80053ae <HAL_RCC_ClockConfig+0x11e>
 80053ac:	e775      	b.n	800529a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80053ae:	2103      	movs	r1, #3
 80053b0:	68f3      	ldr	r3, [r6, #12]
 80053b2:	438b      	bics	r3, r1
 80053b4:	4313      	orrs	r3, r2
 80053b6:	60f3      	str	r3, [r6, #12]
    tickstart = HAL_GetTick();
 80053b8:	f7fd ffa6 	bl	8003308 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053bc:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80053be:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053c0:	2b02      	cmp	r3, #2
 80053c2:	d11b      	bne.n	80053fc <HAL_RCC_ClockConfig+0x16c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80053c4:	220c      	movs	r2, #12
 80053c6:	68f3      	ldr	r3, [r6, #12]
 80053c8:	4013      	ands	r3, r2
 80053ca:	2b08      	cmp	r3, #8
 80053cc:	d100      	bne.n	80053d0 <HAL_RCC_ClockConfig+0x140>
 80053ce:	e77f      	b.n	80052d0 <HAL_RCC_ClockConfig+0x40>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053d0:	f7fd ff9a 	bl	8003308 <HAL_GetTick>
 80053d4:	9b01      	ldr	r3, [sp, #4]
 80053d6:	1ac0      	subs	r0, r0, r3
 80053d8:	4b3c      	ldr	r3, [pc, #240]	; (80054cc <HAL_RCC_ClockConfig+0x23c>)
 80053da:	4298      	cmp	r0, r3
 80053dc:	d9f2      	bls.n	80053c4 <HAL_RCC_ClockConfig+0x134>
          return HAL_TIMEOUT;
 80053de:	2003      	movs	r0, #3
 80053e0:	e75c      	b.n	800529c <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053e2:	2a03      	cmp	r2, #3
 80053e4:	d102      	bne.n	80053ec <HAL_RCC_ClockConfig+0x15c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80053e6:	019b      	lsls	r3, r3, #6
 80053e8:	d4e1      	bmi.n	80053ae <HAL_RCC_ClockConfig+0x11e>
 80053ea:	e756      	b.n	800529a <HAL_RCC_ClockConfig+0xa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80053ec:	2a01      	cmp	r2, #1
 80053ee:	d102      	bne.n	80053f6 <HAL_RCC_ClockConfig+0x166>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80053f0:	075b      	lsls	r3, r3, #29
 80053f2:	d4dc      	bmi.n	80053ae <HAL_RCC_ClockConfig+0x11e>
 80053f4:	e751      	b.n	800529a <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80053f6:	059b      	lsls	r3, r3, #22
 80053f8:	d4d9      	bmi.n	80053ae <HAL_RCC_ClockConfig+0x11e>
 80053fa:	e74e      	b.n	800529a <HAL_RCC_ClockConfig+0xa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053fc:	2b03      	cmp	r3, #3
 80053fe:	d10d      	bne.n	800541c <HAL_RCC_ClockConfig+0x18c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005400:	220c      	movs	r2, #12
 8005402:	68f3      	ldr	r3, [r6, #12]
 8005404:	4013      	ands	r3, r2
 8005406:	4293      	cmp	r3, r2
 8005408:	d100      	bne.n	800540c <HAL_RCC_ClockConfig+0x17c>
 800540a:	e761      	b.n	80052d0 <HAL_RCC_ClockConfig+0x40>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800540c:	f7fd ff7c 	bl	8003308 <HAL_GetTick>
 8005410:	9b01      	ldr	r3, [sp, #4]
 8005412:	1ac0      	subs	r0, r0, r3
 8005414:	4b2d      	ldr	r3, [pc, #180]	; (80054cc <HAL_RCC_ClockConfig+0x23c>)
 8005416:	4298      	cmp	r0, r3
 8005418:	d9f2      	bls.n	8005400 <HAL_RCC_ClockConfig+0x170>
 800541a:	e7e0      	b.n	80053de <HAL_RCC_ClockConfig+0x14e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800541c:	2b01      	cmp	r3, #1
 800541e:	d013      	beq.n	8005448 <HAL_RCC_ClockConfig+0x1b8>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005420:	220c      	movs	r2, #12
 8005422:	68f3      	ldr	r3, [r6, #12]
 8005424:	4213      	tst	r3, r2
 8005426:	d100      	bne.n	800542a <HAL_RCC_ClockConfig+0x19a>
 8005428:	e752      	b.n	80052d0 <HAL_RCC_ClockConfig+0x40>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800542a:	f7fd ff6d 	bl	8003308 <HAL_GetTick>
 800542e:	9b01      	ldr	r3, [sp, #4]
 8005430:	1ac0      	subs	r0, r0, r3
 8005432:	4b26      	ldr	r3, [pc, #152]	; (80054cc <HAL_RCC_ClockConfig+0x23c>)
 8005434:	4298      	cmp	r0, r3
 8005436:	d9f3      	bls.n	8005420 <HAL_RCC_ClockConfig+0x190>
 8005438:	e7d1      	b.n	80053de <HAL_RCC_ClockConfig+0x14e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800543a:	f7fd ff65 	bl	8003308 <HAL_GetTick>
 800543e:	9b01      	ldr	r3, [sp, #4]
 8005440:	1ac0      	subs	r0, r0, r3
 8005442:	4b22      	ldr	r3, [pc, #136]	; (80054cc <HAL_RCC_ClockConfig+0x23c>)
 8005444:	4298      	cmp	r0, r3
 8005446:	d8ca      	bhi.n	80053de <HAL_RCC_ClockConfig+0x14e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005448:	220c      	movs	r2, #12
 800544a:	68f3      	ldr	r3, [r6, #12]
 800544c:	4013      	ands	r3, r2
 800544e:	2b04      	cmp	r3, #4
 8005450:	d1f3      	bne.n	800543a <HAL_RCC_ClockConfig+0x1aa>
 8005452:	e73d      	b.n	80052d0 <HAL_RCC_ClockConfig+0x40>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005454:	682a      	ldr	r2, [r5, #0]
 8005456:	439a      	bics	r2, r3
 8005458:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800545a:	682a      	ldr	r2, [r5, #0]
 800545c:	421a      	tst	r2, r3
 800545e:	d000      	beq.n	8005462 <HAL_RCC_ClockConfig+0x1d2>
 8005460:	e71b      	b.n	800529a <HAL_RCC_ClockConfig+0xa>
 8005462:	e73b      	b.n	80052dc <HAL_RCC_ClockConfig+0x4c>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8005464:	68e3      	ldr	r3, [r4, #12]
 8005466:	4a11      	ldr	r2, [pc, #68]	; (80054ac <HAL_RCC_ClockConfig+0x21c>)
 8005468:	4213      	tst	r3, r2
 800546a:	d00d      	beq.n	8005488 <HAL_RCC_ClockConfig+0x1f8>
 800546c:	21a0      	movs	r1, #160	; 0xa0
 800546e:	4a10      	ldr	r2, [pc, #64]	; (80054b0 <HAL_RCC_ClockConfig+0x220>)
 8005470:	00c9      	lsls	r1, r1, #3
 8005472:	401a      	ands	r2, r3
 8005474:	428a      	cmp	r2, r1
 8005476:	d007      	beq.n	8005488 <HAL_RCC_ClockConfig+0x1f8>
 8005478:	22c0      	movs	r2, #192	; 0xc0
 800547a:	00d2      	lsls	r2, r2, #3
 800547c:	4293      	cmp	r3, r2
 800547e:	d003      	beq.n	8005488 <HAL_RCC_ClockConfig+0x1f8>
 8005480:	4913      	ldr	r1, [pc, #76]	; (80054d0 <HAL_RCC_ClockConfig+0x240>)
 8005482:	4806      	ldr	r0, [pc, #24]	; (800549c <HAL_RCC_ClockConfig+0x20c>)
 8005484:	f002 f905 	bl	8007692 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005488:	68eb      	ldr	r3, [r5, #12]
 800548a:	4a12      	ldr	r2, [pc, #72]	; (80054d4 <HAL_RCC_ClockConfig+0x244>)
 800548c:	4013      	ands	r3, r2
 800548e:	68e2      	ldr	r2, [r4, #12]
 8005490:	4313      	orrs	r3, r2
 8005492:	60eb      	str	r3, [r5, #12]
 8005494:	e727      	b.n	80052e6 <HAL_RCC_ClockConfig+0x56>
 8005496:	46c0      	nop			; (mov r8, r8)
 8005498:	00000366 	.word	0x00000366
 800549c:	0800bfb7 	.word	0x0800bfb7
 80054a0:	00000367 	.word	0x00000367
 80054a4:	40022000 	.word	0x40022000
 80054a8:	40021000 	.word	0x40021000
 80054ac:	fffffbff 	.word	0xfffffbff
 80054b0:	fffffdff 	.word	0xfffffdff
 80054b4:	000003f1 	.word	0x000003f1
 80054b8:	ffffc7ff 	.word	0xffffc7ff
 80054bc:	0800c2a4 	.word	0x0800c2a4
 80054c0:	20000004 	.word	0x20000004
 80054c4:	0000037e 	.word	0x0000037e
 80054c8:	00000385 	.word	0x00000385
 80054cc:	00001388 	.word	0x00001388
 80054d0:	000003ea 	.word	0x000003ea
 80054d4:	fffff8ff 	.word	0xfffff8ff

080054d8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80054d8:	4b04      	ldr	r3, [pc, #16]	; (80054ec <HAL_RCC_GetPCLK1Freq+0x14>)
 80054da:	4a05      	ldr	r2, [pc, #20]	; (80054f0 <HAL_RCC_GetPCLK1Freq+0x18>)
 80054dc:	68db      	ldr	r3, [r3, #12]
 80054de:	055b      	lsls	r3, r3, #21
 80054e0:	0f5b      	lsrs	r3, r3, #29
 80054e2:	5cd3      	ldrb	r3, [r2, r3]
 80054e4:	4a03      	ldr	r2, [pc, #12]	; (80054f4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80054e6:	6810      	ldr	r0, [r2, #0]
 80054e8:	40d8      	lsrs	r0, r3
}
 80054ea:	4770      	bx	lr
 80054ec:	40021000 	.word	0x40021000
 80054f0:	0800c2b4 	.word	0x0800c2b4
 80054f4:	20000004 	.word	0x20000004

080054f8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80054f8:	4b04      	ldr	r3, [pc, #16]	; (800550c <HAL_RCC_GetPCLK2Freq+0x14>)
 80054fa:	4a05      	ldr	r2, [pc, #20]	; (8005510 <HAL_RCC_GetPCLK2Freq+0x18>)
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	049b      	lsls	r3, r3, #18
 8005500:	0f5b      	lsrs	r3, r3, #29
 8005502:	5cd3      	ldrb	r3, [r2, r3]
 8005504:	4a03      	ldr	r2, [pc, #12]	; (8005514 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8005506:	6810      	ldr	r0, [r2, #0]
 8005508:	40d8      	lsrs	r0, r3
}
 800550a:	4770      	bx	lr
 800550c:	40021000 	.word	0x40021000
 8005510:	0800c2b4 	.word	0x0800c2b4
 8005514:	20000004 	.word	0x20000004

08005518 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005518:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  uint32_t temp_reg;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800551a:	4b93      	ldr	r3, [pc, #588]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800551c:	6802      	ldr	r2, [r0, #0]
{
 800551e:	0004      	movs	r4, r0
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8005520:	429a      	cmp	r2, r3
 8005522:	d903      	bls.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x14>
 8005524:	2167      	movs	r1, #103	; 0x67
 8005526:	4891      	ldr	r0, [pc, #580]	; (800576c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005528:	f002 f8b3 	bl	8007692 <assert_failed>

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800552c:	6823      	ldr	r3, [r4, #0]
 800552e:	069b      	lsls	r3, r3, #26
 8005530:	d54d      	bpl.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0xb6>
     )
  {
    /* check for RTC Parameters used to output RTCCLK */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8005532:	6863      	ldr	r3, [r4, #4]
 8005534:	4a8e      	ldr	r2, [pc, #568]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005536:	4213      	tst	r3, r2
 8005538:	d00d      	beq.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 800553a:	2198      	movs	r1, #152	; 0x98
 800553c:	4a8d      	ldr	r2, [pc, #564]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800553e:	0349      	lsls	r1, r1, #13
 8005540:	401a      	ands	r2, r3
 8005542:	428a      	cmp	r2, r1
 8005544:	d007      	beq.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 8005546:	228c      	movs	r2, #140	; 0x8c
 8005548:	0392      	lsls	r2, r2, #14
 800554a:	4293      	cmp	r3, r2
 800554c:	d003      	beq.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 800554e:	2173      	movs	r1, #115	; 0x73
 8005550:	4886      	ldr	r0, [pc, #536]	; (800576c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005552:	f002 f89e 	bl	8007692 <assert_failed>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005556:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8005558:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800555a:	4d87      	ldr	r5, [pc, #540]	; (8005778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800555c:	055b      	lsls	r3, r3, #21
 800555e:	6baa      	ldr	r2, [r5, #56]	; 0x38
    FlagStatus       pwrclkchanged = RESET;
 8005560:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005562:	421a      	tst	r2, r3
 8005564:	d104      	bne.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x58>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005566:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8005568:	4313      	orrs	r3, r2
 800556a:	63ab      	str	r3, [r5, #56]	; 0x38
      pwrclkchanged = SET;
 800556c:	2301      	movs	r3, #1
 800556e:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005570:	2780      	movs	r7, #128	; 0x80
 8005572:	4e82      	ldr	r6, [pc, #520]	; (800577c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005574:	007f      	lsls	r7, r7, #1
 8005576:	6833      	ldr	r3, [r6, #0]
 8005578:	423b      	tst	r3, r7
 800557a:	d100      	bne.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x66>
 800557c:	e0af      	b.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x1c6>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800557e:	22c0      	movs	r2, #192	; 0xc0
 8005580:	21c0      	movs	r1, #192	; 0xc0
 8005582:	6828      	ldr	r0, [r5, #0]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8005584:	6863      	ldr	r3, [r4, #4]
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8005586:	0392      	lsls	r2, r2, #14
 8005588:	4010      	ands	r0, r2
 800558a:	0289      	lsls	r1, r1, #10
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800558c:	401a      	ands	r2, r3
 800558e:	4290      	cmp	r0, r2
 8005590:	d000      	beq.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005592:	e0b6      	b.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005594:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 8005596:	400a      	ands	r2, r1

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8005598:	d000      	beq.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x84>
 800559a:	e0bd      	b.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x200>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800559c:	6861      	ldr	r1, [r4, #4]
 800559e:	23c0      	movs	r3, #192	; 0xc0
 80055a0:	000a      	movs	r2, r1
 80055a2:	029b      	lsls	r3, r3, #10
 80055a4:	401a      	ands	r2, r3
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d107      	bne.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80055aa:	682b      	ldr	r3, [r5, #0]
 80055ac:	4874      	ldr	r0, [pc, #464]	; (8005780 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80055ae:	4003      	ands	r3, r0
 80055b0:	20c0      	movs	r0, #192	; 0xc0
 80055b2:	0380      	lsls	r0, r0, #14
 80055b4:	4001      	ands	r1, r0
 80055b6:	430b      	orrs	r3, r1
 80055b8:	602b      	str	r3, [r5, #0]
 80055ba:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80055bc:	431a      	orrs	r2, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80055be:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80055c0:	652a      	str	r2, [r5, #80]	; 0x50
    if(pwrclkchanged == SET)
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d103      	bne.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055c6:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80055c8:	4a6e      	ldr	r2, [pc, #440]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80055ca:	4013      	ands	r3, r2
 80055cc:	63ab      	str	r3, [r5, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80055ce:	6823      	ldr	r3, [r4, #0]
 80055d0:	07db      	lsls	r3, r3, #31
 80055d2:	d50d      	bpl.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 80055d4:	68a3      	ldr	r3, [r4, #8]
 80055d6:	2b03      	cmp	r3, #3
 80055d8:	d903      	bls.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0xca>
 80055da:	21de      	movs	r1, #222	; 0xde
 80055dc:	4863      	ldr	r0, [pc, #396]	; (800576c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80055de:	f002 f858 	bl	8007692 <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80055e2:	2103      	movs	r1, #3
 80055e4:	4a64      	ldr	r2, [pc, #400]	; (8005778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055e6:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80055e8:	438b      	bics	r3, r1
 80055ea:	68a1      	ldr	r1, [r4, #8]
 80055ec:	430b      	orrs	r3, r1
 80055ee:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80055f0:	6823      	ldr	r3, [r4, #0]
 80055f2:	079b      	lsls	r3, r3, #30
 80055f4:	d50e      	bpl.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 80055f6:	230c      	movs	r3, #12
 80055f8:	68e2      	ldr	r2, [r4, #12]
 80055fa:	439a      	bics	r2, r3
 80055fc:	d003      	beq.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0xee>
 80055fe:	21e9      	movs	r1, #233	; 0xe9
 8005600:	485a      	ldr	r0, [pc, #360]	; (800576c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005602:	f002 f846 	bl	8007692 <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005606:	210c      	movs	r1, #12
 8005608:	4a5b      	ldr	r2, [pc, #364]	; (8005778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800560a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800560c:	438b      	bics	r3, r1
 800560e:	68e1      	ldr	r1, [r4, #12]
 8005610:	430b      	orrs	r3, r1
 8005612:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005614:	6823      	ldr	r3, [r4, #0]
 8005616:	075b      	lsls	r3, r3, #29
 8005618:	d50d      	bpl.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x11e>
 800561a:	4d5b      	ldr	r5, [pc, #364]	; (8005788 <HAL_RCCEx_PeriphCLKConfig+0x270>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 800561c:	6923      	ldr	r3, [r4, #16]
 800561e:	422b      	tst	r3, r5
 8005620:	d003      	beq.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x112>
 8005622:	21f3      	movs	r1, #243	; 0xf3
 8005624:	4851      	ldr	r0, [pc, #324]	; (800576c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005626:	f002 f834 	bl	8007692 <assert_failed>

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800562a:	4a53      	ldr	r2, [pc, #332]	; (8005778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800562c:	6921      	ldr	r1, [r4, #16]
 800562e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8005630:	402b      	ands	r3, r5
 8005632:	430b      	orrs	r3, r1
 8005634:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005636:	6823      	ldr	r3, [r4, #0]
 8005638:	071b      	lsls	r3, r3, #28
 800563a:	d512      	bpl.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800563c:	6963      	ldr	r3, [r4, #20]
 800563e:	4a53      	ldr	r2, [pc, #332]	; (800578c <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8005640:	4213      	tst	r3, r2
 8005642:	d007      	beq.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005644:	2280      	movs	r2, #128	; 0x80
 8005646:	0192      	lsls	r2, r2, #6
 8005648:	4293      	cmp	r3, r2
 800564a:	d003      	beq.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800564c:	21fd      	movs	r1, #253	; 0xfd
 800564e:	4847      	ldr	r0, [pc, #284]	; (800576c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005650:	f002 f81f 	bl	8007692 <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005654:	4a48      	ldr	r2, [pc, #288]	; (8005778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005656:	494e      	ldr	r1, [pc, #312]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8005658:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800565a:	400b      	ands	r3, r1
 800565c:	6961      	ldr	r1, [r4, #20]
 800565e:	430b      	orrs	r3, r1
 8005660:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005662:	6823      	ldr	r3, [r4, #0]
 8005664:	05db      	lsls	r3, r3, #23
 8005666:	d513      	bpl.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 8005668:	69a3      	ldr	r3, [r4, #24]
 800566a:	4a4a      	ldr	r2, [pc, #296]	; (8005794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800566c:	4213      	tst	r3, r2
 800566e:	d008      	beq.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8005670:	2280      	movs	r2, #128	; 0x80
 8005672:	0292      	lsls	r2, r2, #10
 8005674:	4293      	cmp	r3, r2
 8005676:	d004      	beq.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8005678:	2184      	movs	r1, #132	; 0x84
 800567a:	483c      	ldr	r0, [pc, #240]	; (800576c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800567c:	0049      	lsls	r1, r1, #1
 800567e:	f002 f808 	bl	8007692 <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005682:	4a3d      	ldr	r2, [pc, #244]	; (8005778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005684:	493a      	ldr	r1, [pc, #232]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005686:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8005688:	400b      	ands	r3, r1
 800568a:	69a1      	ldr	r1, [r4, #24]
 800568c:	430b      	orrs	r3, r1
 800568e:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005690:	6823      	ldr	r3, [r4, #0]
 8005692:	065b      	lsls	r3, r3, #25
 8005694:	d50e      	bpl.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8005696:	4d40      	ldr	r5, [pc, #256]	; (8005798 <HAL_RCCEx_PeriphCLKConfig+0x280>)
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 8005698:	6a23      	ldr	r3, [r4, #32]
 800569a:	422b      	tst	r3, r5
 800569c:	d004      	beq.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x190>
 800569e:	2114      	movs	r1, #20
 80056a0:	4832      	ldr	r0, [pc, #200]	; (800576c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80056a2:	31ff      	adds	r1, #255	; 0xff
 80056a4:	f001 fff5 	bl	8007692 <assert_failed>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80056a8:	4a33      	ldr	r2, [pc, #204]	; (8005778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056aa:	6a21      	ldr	r1, [r4, #32]
 80056ac:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80056ae:	402b      	ands	r3, r5
 80056b0:	430b      	orrs	r3, r1
 80056b2:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80056b4:	6823      	ldr	r3, [r4, #0]
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 80056b6:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80056b8:	061b      	lsls	r3, r3, #24
 80056ba:	d521      	bpl.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80056bc:	4d37      	ldr	r5, [pc, #220]	; (800579c <HAL_RCCEx_PeriphCLKConfig+0x284>)
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
 80056be:	69e3      	ldr	r3, [r4, #28]
 80056c0:	422b      	tst	r3, r5
 80056c2:	d004      	beq.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80056c4:	211c      	movs	r1, #28
 80056c6:	4829      	ldr	r0, [pc, #164]	; (800576c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80056c8:	31ff      	adds	r1, #255	; 0xff
 80056ca:	f001 ffe2 	bl	8007692 <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80056ce:	4a2a      	ldr	r2, [pc, #168]	; (8005778 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056d0:	69e1      	ldr	r1, [r4, #28]
 80056d2:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  return HAL_OK;
 80056d4:	2000      	movs	r0, #0
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80056d6:	402b      	ands	r3, r5
 80056d8:	430b      	orrs	r3, r1
 80056da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80056dc:	e010      	b.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80056de:	6833      	ldr	r3, [r6, #0]
 80056e0:	433b      	orrs	r3, r7
 80056e2:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80056e4:	f7fd fe10 	bl	8003308 <HAL_GetTick>
 80056e8:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056ea:	6833      	ldr	r3, [r6, #0]
 80056ec:	423b      	tst	r3, r7
 80056ee:	d000      	beq.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x1da>
 80056f0:	e745      	b.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x66>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056f2:	f7fd fe09 	bl	8003308 <HAL_GetTick>
 80056f6:	9b01      	ldr	r3, [sp, #4]
 80056f8:	1ac0      	subs	r0, r0, r3
 80056fa:	2864      	cmp	r0, #100	; 0x64
 80056fc:	d9f5      	bls.n	80056ea <HAL_RCCEx_PeriphCLKConfig+0x1d2>
          return HAL_TIMEOUT;
 80056fe:	2003      	movs	r0, #3
}
 8005700:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8005702:	001a      	movs	r2, r3
 8005704:	400a      	ands	r2, r1
 8005706:	428a      	cmp	r2, r1
 8005708:	d000      	beq.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x1f4>
 800570a:	e743      	b.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x7c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800570c:	682a      	ldr	r2, [r5, #0]
          return HAL_ERROR;
 800570e:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005710:	0392      	lsls	r2, r2, #14
 8005712:	d400      	bmi.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8005714:	e73e      	b.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005716:	e7f3      	b.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8005718:	400b      	ands	r3, r1
 800571a:	429a      	cmp	r2, r3
 800571c:	d100      	bne.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x208>
 800571e:	e73d      	b.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x84>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005720:	6823      	ldr	r3, [r4, #0]
 8005722:	069b      	lsls	r3, r3, #26
 8005724:	d400      	bmi.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8005726:	e739      	b.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x84>
      __HAL_RCC_BACKUPRESET_FORCE();
 8005728:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800572a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 800572c:	6d28      	ldr	r0, [r5, #80]	; 0x50
 800572e:	031b      	lsls	r3, r3, #12
 8005730:	4303      	orrs	r3, r0
 8005732:	652b      	str	r3, [r5, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005734:	6d2b      	ldr	r3, [r5, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8005736:	490e      	ldr	r1, [pc, #56]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x258>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005738:	4819      	ldr	r0, [pc, #100]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x288>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800573a:	4011      	ands	r1, r2
      __HAL_RCC_BACKUPRESET_RELEASE();
 800573c:	4003      	ands	r3, r0
 800573e:	652b      	str	r3, [r5, #80]	; 0x50
      RCC->CSR = temp_reg;
 8005740:	6529      	str	r1, [r5, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8005742:	05d3      	lsls	r3, r2, #23
 8005744:	d400      	bmi.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8005746:	e729      	b.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x84>
        tickstart = HAL_GetTick();
 8005748:	f7fd fdde 	bl	8003308 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800574c:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 800574e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005750:	00bf      	lsls	r7, r7, #2
 8005752:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8005754:	423b      	tst	r3, r7
 8005756:	d000      	beq.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x242>
 8005758:	e720      	b.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x84>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800575a:	f7fd fdd5 	bl	8003308 <HAL_GetTick>
 800575e:	4b11      	ldr	r3, [pc, #68]	; (80057a4 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005760:	1b80      	subs	r0, r0, r6
 8005762:	4298      	cmp	r0, r3
 8005764:	d9f5      	bls.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0x23a>
 8005766:	e7ca      	b.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0x1e6>
 8005768:	000001ff 	.word	0x000001ff
 800576c:	0800bfef 	.word	0x0800bfef
 8005770:	fffcffff 	.word	0xfffcffff
 8005774:	ffdfffff 	.word	0xffdfffff
 8005778:	40021000 	.word	0x40021000
 800577c:	40007000 	.word	0x40007000
 8005780:	ffcfffff 	.word	0xffcfffff
 8005784:	efffffff 	.word	0xefffffff
 8005788:	fffff3ff 	.word	0xfffff3ff
 800578c:	ffffefff 	.word	0xffffefff
 8005790:	ffffcfff 	.word	0xffffcfff
 8005794:	fffeffff 	.word	0xfffeffff
 8005798:	fbffffff 	.word	0xfbffffff
 800579c:	fff3ffff 	.word	0xfff3ffff
 80057a0:	fff7ffff 	.word	0xfff7ffff
 80057a4:	00001388 	.word	0x00001388

080057a8 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057a8:	6803      	ldr	r3, [r0, #0]
 80057aa:	4907      	ldr	r1, [pc, #28]	; (80057c8 <UART_EndRxTransfer+0x20>)
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	400a      	ands	r2, r1
 80057b0:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057b2:	689a      	ldr	r2, [r3, #8]
 80057b4:	3123      	adds	r1, #35	; 0x23
 80057b6:	31ff      	adds	r1, #255	; 0xff
 80057b8:	438a      	bics	r2, r1
 80057ba:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057bc:	2320      	movs	r3, #32
 80057be:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80057c0:	2300      	movs	r3, #0
 80057c2:	6603      	str	r3, [r0, #96]	; 0x60
}
 80057c4:	4770      	bx	lr
 80057c6:	46c0      	nop			; (mov r8, r8)
 80057c8:	fffffedf 	.word	0xfffffedf

080057cc <UART_TxISR_16BIT>:
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80057cc:	6f43      	ldr	r3, [r0, #116]	; 0x74
{
 80057ce:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80057d0:	2b21      	cmp	r3, #33	; 0x21
 80057d2:	d10d      	bne.n	80057f0 <UART_TxISR_16BIT+0x24>
  {
    if (huart->TxXferCount == 0U)
 80057d4:	0001      	movs	r1, r0
 80057d6:	3152      	adds	r1, #82	; 0x52
 80057d8:	880a      	ldrh	r2, [r1, #0]
 80057da:	6803      	ldr	r3, [r0, #0]
 80057dc:	2a00      	cmp	r2, #0
 80057de:	d108      	bne.n	80057f2 <UART_TxISR_16BIT+0x26>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80057e0:	2180      	movs	r1, #128	; 0x80
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	438a      	bics	r2, r1
 80057e6:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80057e8:	2240      	movs	r2, #64	; 0x40
 80057ea:	6819      	ldr	r1, [r3, #0]
 80057ec:	430a      	orrs	r2, r1
 80057ee:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (*tmp & (uint16_t)0x01FF);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80057f0:	bd10      	pop	{r4, pc}
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80057f2:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
      huart->Instance->TDR = (*tmp & (uint16_t)0x01FF);
 80057f4:	8822      	ldrh	r2, [r4, #0]
      huart->pTxBuffPtr += 2U;
 80057f6:	3402      	adds	r4, #2
      huart->Instance->TDR = (*tmp & (uint16_t)0x01FF);
 80057f8:	05d2      	lsls	r2, r2, #23
 80057fa:	0dd2      	lsrs	r2, r2, #23
 80057fc:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80057fe:	64c4      	str	r4, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 8005800:	880b      	ldrh	r3, [r1, #0]
 8005802:	3b01      	subs	r3, #1
 8005804:	b29b      	uxth	r3, r3
 8005806:	800b      	strh	r3, [r1, #0]
}
 8005808:	e7f2      	b.n	80057f0 <UART_TxISR_16BIT+0x24>

0800580a <UART_TxISR_8BIT>:
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800580a:	6f43      	ldr	r3, [r0, #116]	; 0x74
{
 800580c:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800580e:	2b21      	cmp	r3, #33	; 0x21
 8005810:	d10d      	bne.n	800582e <UART_TxISR_8BIT+0x24>
    if (huart->TxXferCount == 0U)
 8005812:	0001      	movs	r1, r0
 8005814:	3152      	adds	r1, #82	; 0x52
 8005816:	880a      	ldrh	r2, [r1, #0]
 8005818:	6803      	ldr	r3, [r0, #0]
 800581a:	2a00      	cmp	r2, #0
 800581c:	d108      	bne.n	8005830 <UART_TxISR_8BIT+0x26>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800581e:	2180      	movs	r1, #128	; 0x80
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	438a      	bics	r2, r1
 8005824:	601a      	str	r2, [r3, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005826:	2240      	movs	r2, #64	; 0x40
 8005828:	6819      	ldr	r1, [r3, #0]
 800582a:	430a      	orrs	r2, r1
 800582c:	601a      	str	r2, [r3, #0]
}
 800582e:	bd10      	pop	{r4, pc}
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005830:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8005832:	7814      	ldrb	r4, [r2, #0]
      huart->pTxBuffPtr++;
 8005834:	3201      	adds	r2, #1
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005836:	629c      	str	r4, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8005838:	64c2      	str	r2, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 800583a:	880b      	ldrh	r3, [r1, #0]
 800583c:	3b01      	subs	r3, #1
 800583e:	b29b      	uxth	r3, r3
 8005840:	800b      	strh	r3, [r1, #0]
}
 8005842:	e7f4      	b.n	800582e <UART_TxISR_8BIT+0x24>

08005844 <HAL_UART_Transmit_IT>:
{
 8005844:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 8005846:	6f44      	ldr	r4, [r0, #116]	; 0x74
{
 8005848:	0003      	movs	r3, r0
    return HAL_BUSY;
 800584a:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 800584c:	2c20      	cmp	r4, #32
 800584e:	d130      	bne.n	80058b2 <HAL_UART_Transmit_IT+0x6e>
      return HAL_ERROR;
 8005850:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8005852:	2900      	cmp	r1, #0
 8005854:	d02d      	beq.n	80058b2 <HAL_UART_Transmit_IT+0x6e>
 8005856:	2a00      	cmp	r2, #0
 8005858:	d02b      	beq.n	80058b2 <HAL_UART_Transmit_IT+0x6e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800585a:	2480      	movs	r4, #128	; 0x80
 800585c:	689d      	ldr	r5, [r3, #8]
 800585e:	0164      	lsls	r4, r4, #5
 8005860:	42a5      	cmp	r5, r4
 8005862:	d104      	bne.n	800586e <HAL_UART_Transmit_IT+0x2a>
 8005864:	691c      	ldr	r4, [r3, #16]
 8005866:	2c00      	cmp	r4, #0
 8005868:	d101      	bne.n	800586e <HAL_UART_Transmit_IT+0x2a>
      if ((((uint32_t)pData) & 1) != 0)
 800586a:	4201      	tst	r1, r0
 800586c:	d121      	bne.n	80058b2 <HAL_UART_Transmit_IT+0x6e>
    __HAL_LOCK(huart);
 800586e:	001c      	movs	r4, r3
 8005870:	3470      	adds	r4, #112	; 0x70
 8005872:	7826      	ldrb	r6, [r4, #0]
    return HAL_BUSY;
 8005874:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8005876:	2e01      	cmp	r6, #1
 8005878:	d01b      	beq.n	80058b2 <HAL_UART_Transmit_IT+0x6e>
 800587a:	3801      	subs	r0, #1
 800587c:	7020      	strb	r0, [r4, #0]
    huart->pTxBuffPtr  = pData;
 800587e:	64d9      	str	r1, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8005880:	0019      	movs	r1, r3
 8005882:	3150      	adds	r1, #80	; 0x50
 8005884:	800a      	strh	r2, [r1, #0]
    huart->TxXferCount = Size;
 8005886:	804a      	strh	r2, [r1, #2]
    huart->TxISR       = NULL;
 8005888:	2200      	movs	r2, #0
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800588a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->TxISR       = NULL;
 800588c:	665a      	str	r2, [r3, #100]	; 0x64
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800588e:	3221      	adds	r2, #33	; 0x21
 8005890:	675a      	str	r2, [r3, #116]	; 0x74
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005892:	2280      	movs	r2, #128	; 0x80
 8005894:	0152      	lsls	r2, r2, #5
 8005896:	4295      	cmp	r5, r2
 8005898:	d10c      	bne.n	80058b4 <HAL_UART_Transmit_IT+0x70>
 800589a:	691a      	ldr	r2, [r3, #16]
 800589c:	2a00      	cmp	r2, #0
 800589e:	d109      	bne.n	80058b4 <HAL_UART_Transmit_IT+0x70>
      huart->TxISR = UART_TxISR_16BIT;
 80058a0:	4a05      	ldr	r2, [pc, #20]	; (80058b8 <HAL_UART_Transmit_IT+0x74>)
      huart->TxISR = UART_TxISR_8BIT;
 80058a2:	665a      	str	r2, [r3, #100]	; 0x64
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	2380      	movs	r3, #128	; 0x80
    __HAL_UNLOCK(huart);
 80058a8:	2000      	movs	r0, #0
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80058aa:	6811      	ldr	r1, [r2, #0]
    __HAL_UNLOCK(huart);
 80058ac:	7020      	strb	r0, [r4, #0]
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80058ae:	430b      	orrs	r3, r1
 80058b0:	6013      	str	r3, [r2, #0]
}
 80058b2:	bd70      	pop	{r4, r5, r6, pc}
      huart->TxISR = UART_TxISR_8BIT;
 80058b4:	4a01      	ldr	r2, [pc, #4]	; (80058bc <HAL_UART_Transmit_IT+0x78>)
 80058b6:	e7f4      	b.n	80058a2 <HAL_UART_Transmit_IT+0x5e>
 80058b8:	080057cd 	.word	0x080057cd
 80058bc:	0800580b 	.word	0x0800580b

080058c0 <HAL_UART_Receive_IT>:
{
 80058c0:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 80058c2:	6f84      	ldr	r4, [r0, #120]	; 0x78
{
 80058c4:	0003      	movs	r3, r0
    return HAL_BUSY;
 80058c6:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 80058c8:	2c20      	cmp	r4, #32
 80058ca:	d141      	bne.n	8005950 <HAL_UART_Receive_IT+0x90>
      return HAL_ERROR;
 80058cc:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 80058ce:	2900      	cmp	r1, #0
 80058d0:	d03e      	beq.n	8005950 <HAL_UART_Receive_IT+0x90>
 80058d2:	2a00      	cmp	r2, #0
 80058d4:	d03c      	beq.n	8005950 <HAL_UART_Receive_IT+0x90>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058d6:	2580      	movs	r5, #128	; 0x80
 80058d8:	689c      	ldr	r4, [r3, #8]
 80058da:	016d      	lsls	r5, r5, #5
 80058dc:	42ac      	cmp	r4, r5
 80058de:	d104      	bne.n	80058ea <HAL_UART_Receive_IT+0x2a>
 80058e0:	691d      	ldr	r5, [r3, #16]
 80058e2:	2d00      	cmp	r5, #0
 80058e4:	d101      	bne.n	80058ea <HAL_UART_Receive_IT+0x2a>
      if ((((uint32_t)pData) & 1) != 0)
 80058e6:	4201      	tst	r1, r0
 80058e8:	d132      	bne.n	8005950 <HAL_UART_Receive_IT+0x90>
    __HAL_LOCK(huart);
 80058ea:	001d      	movs	r5, r3
 80058ec:	3570      	adds	r5, #112	; 0x70
 80058ee:	782e      	ldrb	r6, [r5, #0]
    return HAL_BUSY;
 80058f0:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 80058f2:	2e01      	cmp	r6, #1
 80058f4:	d02c      	beq.n	8005950 <HAL_UART_Receive_IT+0x90>
 80058f6:	3801      	subs	r0, #1
 80058f8:	7028      	strb	r0, [r5, #0]
    huart->pRxBuffPtr  = pData;
 80058fa:	6559      	str	r1, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 80058fc:	0019      	movs	r1, r3
 80058fe:	3158      	adds	r1, #88	; 0x58
 8005900:	800a      	strh	r2, [r1, #0]
    huart->RxXferCount = Size;
 8005902:	804a      	strh	r2, [r1, #2]
    UART_MASK_COMPUTATION(huart);
 8005904:	2080      	movs	r0, #128	; 0x80
    huart->RxISR       = NULL;
 8005906:	2100      	movs	r1, #0
 8005908:	001a      	movs	r2, r3
 800590a:	6619      	str	r1, [r3, #96]	; 0x60
    UART_MASK_COMPUTATION(huart);
 800590c:	0140      	lsls	r0, r0, #5
 800590e:	325c      	adds	r2, #92	; 0x5c
 8005910:	4284      	cmp	r4, r0
 8005912:	d120      	bne.n	8005956 <HAL_UART_Receive_IT+0x96>
 8005914:	6919      	ldr	r1, [r3, #16]
 8005916:	2900      	cmp	r1, #0
 8005918:	d11b      	bne.n	8005952 <HAL_UART_Receive_IT+0x92>
 800591a:	4918      	ldr	r1, [pc, #96]	; (800597c <HAL_UART_Receive_IT+0xbc>)
 800591c:	8011      	strh	r1, [r2, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800591e:	2200      	movs	r2, #0
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005920:	2101      	movs	r1, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005922:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005924:	3222      	adds	r2, #34	; 0x22
 8005926:	679a      	str	r2, [r3, #120]	; 0x78
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	6890      	ldr	r0, [r2, #8]
 800592c:	4301      	orrs	r1, r0
 800592e:	6091      	str	r1, [r2, #8]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005930:	2180      	movs	r1, #128	; 0x80
 8005932:	0149      	lsls	r1, r1, #5
 8005934:	428c      	cmp	r4, r1
 8005936:	d11e      	bne.n	8005976 <HAL_UART_Receive_IT+0xb6>
 8005938:	6919      	ldr	r1, [r3, #16]
 800593a:	2900      	cmp	r1, #0
 800593c:	d11b      	bne.n	8005976 <HAL_UART_Receive_IT+0xb6>
      huart->RxISR = UART_RxISR_16BIT;
 800593e:	4910      	ldr	r1, [pc, #64]	; (8005980 <HAL_UART_Receive_IT+0xc0>)
      huart->RxISR = UART_RxISR_8BIT;
 8005940:	6619      	str	r1, [r3, #96]	; 0x60
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005942:	2390      	movs	r3, #144	; 0x90
    __HAL_UNLOCK(huart);
 8005944:	2000      	movs	r0, #0
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005946:	6811      	ldr	r1, [r2, #0]
 8005948:	005b      	lsls	r3, r3, #1
 800594a:	430b      	orrs	r3, r1
    __HAL_UNLOCK(huart);
 800594c:	7028      	strb	r0, [r5, #0]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800594e:	6013      	str	r3, [r2, #0]
}
 8005950:	bd70      	pop	{r4, r5, r6, pc}
    UART_MASK_COMPUTATION(huart);
 8005952:	21ff      	movs	r1, #255	; 0xff
 8005954:	e7e2      	b.n	800591c <HAL_UART_Receive_IT+0x5c>
 8005956:	2c00      	cmp	r4, #0
 8005958:	d104      	bne.n	8005964 <HAL_UART_Receive_IT+0xa4>
 800595a:	6919      	ldr	r1, [r3, #16]
 800595c:	2900      	cmp	r1, #0
 800595e:	d0f8      	beq.n	8005952 <HAL_UART_Receive_IT+0x92>
 8005960:	217f      	movs	r1, #127	; 0x7f
 8005962:	e7db      	b.n	800591c <HAL_UART_Receive_IT+0x5c>
 8005964:	2080      	movs	r0, #128	; 0x80
 8005966:	0540      	lsls	r0, r0, #21
 8005968:	4284      	cmp	r4, r0
 800596a:	d1d7      	bne.n	800591c <HAL_UART_Receive_IT+0x5c>
 800596c:	6919      	ldr	r1, [r3, #16]
 800596e:	2900      	cmp	r1, #0
 8005970:	d0f6      	beq.n	8005960 <HAL_UART_Receive_IT+0xa0>
 8005972:	213f      	movs	r1, #63	; 0x3f
 8005974:	e7d2      	b.n	800591c <HAL_UART_Receive_IT+0x5c>
      huart->RxISR = UART_RxISR_8BIT;
 8005976:	4903      	ldr	r1, [pc, #12]	; (8005984 <HAL_UART_Receive_IT+0xc4>)
 8005978:	e7e2      	b.n	8005940 <HAL_UART_Receive_IT+0x80>
 800597a:	46c0      	nop			; (mov r8, r8)
 800597c:	000001ff 	.word	0x000001ff
 8005980:	080059e9 	.word	0x080059e9
 8005984:	08005989 	.word	0x08005989

08005988 <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005988:	6f82      	ldr	r2, [r0, #120]	; 0x78
{
 800598a:	b510      	push	{r4, lr}
 800598c:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800598e:	2a22      	cmp	r2, #34	; 0x22
 8005990:	d123      	bne.n	80059da <UART_RxISR_8BIT+0x52>
  uint16_t uhMask = huart->Mask;
 8005992:	0002      	movs	r2, r0
 8005994:	325c      	adds	r2, #92	; 0x5c
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005998:	8812      	ldrh	r2, [r2, #0]
 800599a:	4013      	ands	r3, r2
 800599c:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800599e:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
    huart->RxXferCount--;
 80059a0:	0002      	movs	r2, r0
    huart->pRxBuffPtr++;
 80059a2:	6d43      	ldr	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 80059a4:	325a      	adds	r2, #90	; 0x5a
    huart->pRxBuffPtr++;
 80059a6:	3301      	adds	r3, #1
 80059a8:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 80059aa:	8813      	ldrh	r3, [r2, #0]
 80059ac:	3b01      	subs	r3, #1
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	8013      	strh	r3, [r2, #0]

    if (huart->RxXferCount == 0U)
 80059b2:	8813      	ldrh	r3, [r2, #0]
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d10e      	bne.n	80059d8 <UART_RxISR_8BIT+0x50>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059ba:	6802      	ldr	r2, [r0, #0]
 80059bc:	4c09      	ldr	r4, [pc, #36]	; (80059e4 <UART_RxISR_8BIT+0x5c>)
 80059be:	6811      	ldr	r1, [r2, #0]
 80059c0:	4021      	ands	r1, r4
 80059c2:	6011      	str	r1, [r2, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059c4:	6891      	ldr	r1, [r2, #8]
 80059c6:	3423      	adds	r4, #35	; 0x23
 80059c8:	34ff      	adds	r4, #255	; 0xff
 80059ca:	43a1      	bics	r1, r4
 80059cc:	6091      	str	r1, [r2, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80059ce:	2220      	movs	r2, #32

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80059d0:	6603      	str	r3, [r0, #96]	; 0x60
      huart->RxState = HAL_UART_STATE_READY;
 80059d2:	6782      	str	r2, [r0, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80059d4:	f000 ff76 	bl	80068c4 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80059d8:	bd10      	pop	{r4, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80059da:	2208      	movs	r2, #8
 80059dc:	6999      	ldr	r1, [r3, #24]
 80059de:	430a      	orrs	r2, r1
 80059e0:	619a      	str	r2, [r3, #24]
}
 80059e2:	e7f9      	b.n	80059d8 <UART_RxISR_8BIT+0x50>
 80059e4:	fffffedf 	.word	0xfffffedf

080059e8 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80059e8:	6f82      	ldr	r2, [r0, #120]	; 0x78
{
 80059ea:	b510      	push	{r4, lr}
 80059ec:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80059ee:	2a22      	cmp	r2, #34	; 0x22
 80059f0:	d121      	bne.n	8005a36 <UART_RxISR_16BIT+0x4e>
  uint16_t uhMask = huart->Mask;
 80059f2:	0004      	movs	r4, r0
 80059f4:	345c      	adds	r4, #92	; 0x5c
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80059f6:	6a59      	ldr	r1, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 80059f8:	8824      	ldrh	r4, [r4, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80059fa:	6d42      	ldr	r2, [r0, #84]	; 0x54
    *tmp = (uint16_t)(uhdata & uhMask);
 80059fc:	4021      	ands	r1, r4
 80059fe:	8011      	strh	r1, [r2, #0]
    huart->pRxBuffPtr += 2U;
    huart->RxXferCount--;
 8005a00:	0001      	movs	r1, r0
    huart->pRxBuffPtr += 2U;
 8005a02:	3202      	adds	r2, #2
 8005a04:	6542      	str	r2, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8005a06:	315a      	adds	r1, #90	; 0x5a
 8005a08:	880a      	ldrh	r2, [r1, #0]
 8005a0a:	3a01      	subs	r2, #1
 8005a0c:	b292      	uxth	r2, r2
 8005a0e:	800a      	strh	r2, [r1, #0]

    if (huart->RxXferCount == 0U)
 8005a10:	880a      	ldrh	r2, [r1, #0]
 8005a12:	b292      	uxth	r2, r2
 8005a14:	2a00      	cmp	r2, #0
 8005a16:	d10d      	bne.n	8005a34 <UART_RxISR_16BIT+0x4c>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a18:	6819      	ldr	r1, [r3, #0]
 8005a1a:	4c09      	ldr	r4, [pc, #36]	; (8005a40 <UART_RxISR_16BIT+0x58>)
 8005a1c:	4021      	ands	r1, r4
 8005a1e:	6019      	str	r1, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a20:	6899      	ldr	r1, [r3, #8]
 8005a22:	3423      	adds	r4, #35	; 0x23
 8005a24:	34ff      	adds	r4, #255	; 0xff
 8005a26:	43a1      	bics	r1, r4
 8005a28:	6099      	str	r1, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a2a:	2320      	movs	r3, #32

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005a2c:	6602      	str	r2, [r0, #96]	; 0x60
      huart->RxState = HAL_UART_STATE_READY;
 8005a2e:	6783      	str	r3, [r0, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005a30:	f000 ff48 	bl	80068c4 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005a34:	bd10      	pop	{r4, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005a36:	2208      	movs	r2, #8
 8005a38:	6999      	ldr	r1, [r3, #24]
 8005a3a:	430a      	orrs	r2, r1
 8005a3c:	619a      	str	r2, [r3, #24]
}
 8005a3e:	e7f9      	b.n	8005a34 <UART_RxISR_16BIT+0x4c>
 8005a40:	fffffedf 	.word	0xfffffedf

08005a44 <HAL_UART_ErrorCallback>:
 8005a44:	4770      	bx	lr
	...

08005a48 <HAL_UART_IRQHandler>:
{
 8005a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005a4a:	6803      	ldr	r3, [r0, #0]
{
 8005a4c:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005a4e:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005a50:	6818      	ldr	r0, [r3, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005a52:	689e      	ldr	r6, [r3, #8]
  if (errorflags == 0U)
 8005a54:	0711      	lsls	r1, r2, #28
 8005a56:	d10a      	bne.n	8005a6e <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005a58:	2120      	movs	r1, #32
 8005a5a:	420a      	tst	r2, r1
 8005a5c:	d100      	bne.n	8005a60 <HAL_UART_IRQHandler+0x18>
 8005a5e:	e06a      	b.n	8005b36 <HAL_UART_IRQHandler+0xee>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005a60:	4208      	tst	r0, r1
 8005a62:	d068      	beq.n	8005b36 <HAL_UART_IRQHandler+0xee>
      if (huart->RxISR != NULL)
 8005a64:	6e23      	ldr	r3, [r4, #96]	; 0x60
      huart->TxISR(huart);
 8005a66:	0020      	movs	r0, r4
    if (huart->TxISR != NULL)
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d15a      	bne.n	8005b22 <HAL_UART_IRQHandler+0xda>
 8005a6c:	e05a      	b.n	8005b24 <HAL_UART_IRQHandler+0xdc>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005a6e:	2101      	movs	r1, #1
 8005a70:	0035      	movs	r5, r6
 8005a72:	400d      	ands	r5, r1
 8005a74:	d103      	bne.n	8005a7e <HAL_UART_IRQHandler+0x36>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8005a76:	2790      	movs	r7, #144	; 0x90
 8005a78:	007f      	lsls	r7, r7, #1
 8005a7a:	4238      	tst	r0, r7
 8005a7c:	d05b      	beq.n	8005b36 <HAL_UART_IRQHandler+0xee>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005a7e:	420a      	tst	r2, r1
 8005a80:	d005      	beq.n	8005a8e <HAL_UART_IRQHandler+0x46>
 8005a82:	05c6      	lsls	r6, r0, #23
 8005a84:	d503      	bpl.n	8005a8e <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005a86:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a88:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 8005a8a:	4331      	orrs	r1, r6
 8005a8c:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a8e:	2102      	movs	r1, #2
 8005a90:	420a      	tst	r2, r1
 8005a92:	d006      	beq.n	8005aa2 <HAL_UART_IRQHandler+0x5a>
 8005a94:	2d00      	cmp	r5, #0
 8005a96:	d004      	beq.n	8005aa2 <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005a98:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a9a:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 8005a9c:	1849      	adds	r1, r1, r1
 8005a9e:	4331      	orrs	r1, r6
 8005aa0:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005aa2:	2104      	movs	r1, #4
 8005aa4:	420a      	tst	r2, r1
 8005aa6:	d006      	beq.n	8005ab6 <HAL_UART_IRQHandler+0x6e>
 8005aa8:	2d00      	cmp	r5, #0
 8005aaa:	d004      	beq.n	8005ab6 <HAL_UART_IRQHandler+0x6e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005aac:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005aae:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 8005ab0:	3902      	subs	r1, #2
 8005ab2:	4331      	orrs	r1, r6
 8005ab4:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005ab6:	0711      	lsls	r1, r2, #28
 8005ab8:	d508      	bpl.n	8005acc <HAL_UART_IRQHandler+0x84>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005aba:	0681      	lsls	r1, r0, #26
 8005abc:	d401      	bmi.n	8005ac2 <HAL_UART_IRQHandler+0x7a>
 8005abe:	2d00      	cmp	r5, #0
 8005ac0:	d004      	beq.n	8005acc <HAL_UART_IRQHandler+0x84>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ac2:	2108      	movs	r1, #8
 8005ac4:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ac6:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8005ac8:	4319      	orrs	r1, r3
 8005aca:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005acc:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d028      	beq.n	8005b24 <HAL_UART_IRQHandler+0xdc>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005ad2:	2320      	movs	r3, #32
 8005ad4:	421a      	tst	r2, r3
 8005ad6:	d006      	beq.n	8005ae6 <HAL_UART_IRQHandler+0x9e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005ad8:	4218      	tst	r0, r3
 8005ada:	d004      	beq.n	8005ae6 <HAL_UART_IRQHandler+0x9e>
        if (huart->RxISR != NULL)
 8005adc:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d001      	beq.n	8005ae6 <HAL_UART_IRQHandler+0x9e>
          huart->RxISR(huart);
 8005ae2:	0020      	movs	r0, r4
 8005ae4:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005ae6:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 8005ae8:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005aea:	689b      	ldr	r3, [r3, #8]
        UART_EndRxTransfer(huart);
 8005aec:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005aee:	065b      	lsls	r3, r3, #25
 8005af0:	d402      	bmi.n	8005af8 <HAL_UART_IRQHandler+0xb0>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8005af2:	2308      	movs	r3, #8
 8005af4:	401d      	ands	r5, r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005af6:	d01a      	beq.n	8005b2e <HAL_UART_IRQHandler+0xe6>
        UART_EndRxTransfer(huart);
 8005af8:	f7ff fe56 	bl	80057a8 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005afc:	2140      	movs	r1, #64	; 0x40
 8005afe:	6823      	ldr	r3, [r4, #0]
 8005b00:	689a      	ldr	r2, [r3, #8]
 8005b02:	420a      	tst	r2, r1
 8005b04:	d00f      	beq.n	8005b26 <HAL_UART_IRQHandler+0xde>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b06:	689a      	ldr	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8005b08:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b0a:	438a      	bics	r2, r1
 8005b0c:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8005b0e:	2800      	cmp	r0, #0
 8005b10:	d009      	beq.n	8005b26 <HAL_UART_IRQHandler+0xde>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b12:	4b1a      	ldr	r3, [pc, #104]	; (8005b7c <HAL_UART_IRQHandler+0x134>)
 8005b14:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b16:	f7fe f9af 	bl	8003e78 <HAL_DMA_Abort_IT>
 8005b1a:	2800      	cmp	r0, #0
 8005b1c:	d002      	beq.n	8005b24 <HAL_UART_IRQHandler+0xdc>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b1e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8005b20:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005b22:	4798      	blx	r3
}
 8005b24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            HAL_UART_ErrorCallback(huart);
 8005b26:	0020      	movs	r0, r4
 8005b28:	f7ff ff8c 	bl	8005a44 <HAL_UART_ErrorCallback>
 8005b2c:	e7fa      	b.n	8005b24 <HAL_UART_IRQHandler+0xdc>
        HAL_UART_ErrorCallback(huart);
 8005b2e:	f7ff ff89 	bl	8005a44 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b32:	67e5      	str	r5, [r4, #124]	; 0x7c
 8005b34:	e7f6      	b.n	8005b24 <HAL_UART_IRQHandler+0xdc>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005b36:	2180      	movs	r1, #128	; 0x80
 8005b38:	0349      	lsls	r1, r1, #13
 8005b3a:	420a      	tst	r2, r1
 8005b3c:	d006      	beq.n	8005b4c <HAL_UART_IRQHandler+0x104>
 8005b3e:	0275      	lsls	r5, r6, #9
 8005b40:	d504      	bpl.n	8005b4c <HAL_UART_IRQHandler+0x104>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005b42:	6219      	str	r1, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8005b44:	0020      	movs	r0, r4
 8005b46:	f000 fc5d 	bl	8006404 <HAL_UARTEx_WakeupCallback>
    return;
 8005b4a:	e7eb      	b.n	8005b24 <HAL_UART_IRQHandler+0xdc>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005b4c:	2180      	movs	r1, #128	; 0x80
 8005b4e:	420a      	tst	r2, r1
 8005b50:	d003      	beq.n	8005b5a <HAL_UART_IRQHandler+0x112>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005b52:	4208      	tst	r0, r1
 8005b54:	d001      	beq.n	8005b5a <HAL_UART_IRQHandler+0x112>
    if (huart->TxISR != NULL)
 8005b56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b58:	e785      	b.n	8005a66 <HAL_UART_IRQHandler+0x1e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005b5a:	2140      	movs	r1, #64	; 0x40
 8005b5c:	420a      	tst	r2, r1
 8005b5e:	d0e1      	beq.n	8005b24 <HAL_UART_IRQHandler+0xdc>
 8005b60:	4208      	tst	r0, r1
 8005b62:	d0df      	beq.n	8005b24 <HAL_UART_IRQHandler+0xdc>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005b64:	681a      	ldr	r2, [r3, #0]
  HAL_UART_TxCpltCallback(huart);
 8005b66:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005b68:	438a      	bics	r2, r1
 8005b6a:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8005b6c:	2320      	movs	r3, #32
 8005b6e:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 8005b70:	2300      	movs	r3, #0
 8005b72:	6663      	str	r3, [r4, #100]	; 0x64
  HAL_UART_TxCpltCallback(huart);
 8005b74:	f001 fd1e 	bl	80075b4 <HAL_UART_TxCpltCallback>
 8005b78:	e7d4      	b.n	8005b24 <HAL_UART_IRQHandler+0xdc>
 8005b7a:	46c0      	nop			; (mov r8, r8)
 8005b7c:	08005b81 	.word	0x08005b81

08005b80 <UART_DMAAbortOnError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005b80:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8005b82:	2300      	movs	r3, #0
 8005b84:	0002      	movs	r2, r0
{
 8005b86:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 8005b88:	325a      	adds	r2, #90	; 0x5a
 8005b8a:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 8005b8c:	3a08      	subs	r2, #8
 8005b8e:	8013      	strh	r3, [r2, #0]
  HAL_UART_ErrorCallback(huart);
 8005b90:	f7ff ff58 	bl	8005a44 <HAL_UART_ErrorCallback>
}
 8005b94:	bd10      	pop	{r4, pc}
	...

08005b98 <UART_SetConfig>:
{
 8005b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8005b9a:	6842      	ldr	r2, [r0, #4]
 8005b9c:	4baf      	ldr	r3, [pc, #700]	; (8005e5c <UART_SetConfig+0x2c4>)
{
 8005b9e:	0004      	movs	r4, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d903      	bls.n	8005bac <UART_SetConfig+0x14>
 8005ba4:	49ae      	ldr	r1, [pc, #696]	; (8005e60 <UART_SetConfig+0x2c8>)
 8005ba6:	48af      	ldr	r0, [pc, #700]	; (8005e64 <UART_SetConfig+0x2cc>)
 8005ba8:	f001 fd73 	bl	8007692 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8005bac:	2280      	movs	r2, #128	; 0x80
 8005bae:	68a3      	ldr	r3, [r4, #8]
 8005bb0:	0552      	lsls	r2, r2, #21
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d006      	beq.n	8005bc4 <UART_SetConfig+0x2c>
 8005bb6:	4aac      	ldr	r2, [pc, #688]	; (8005e68 <UART_SetConfig+0x2d0>)
 8005bb8:	4213      	tst	r3, r2
 8005bba:	d003      	beq.n	8005bc4 <UART_SetConfig+0x2c>
 8005bbc:	49ab      	ldr	r1, [pc, #684]	; (8005e6c <UART_SetConfig+0x2d4>)
 8005bbe:	48a9      	ldr	r0, [pc, #676]	; (8005e64 <UART_SetConfig+0x2cc>)
 8005bc0:	f001 fd67 	bl	8007692 <assert_failed>
 8005bc4:	4daa      	ldr	r5, [pc, #680]	; (8005e70 <UART_SetConfig+0x2d8>)
  if (UART_INSTANCE_LOWPOWER(huart))
 8005bc6:	6822      	ldr	r2, [r4, #0]
 8005bc8:	68e3      	ldr	r3, [r4, #12]
 8005bca:	4eaa      	ldr	r6, [pc, #680]	; (8005e74 <UART_SetConfig+0x2dc>)
 8005bcc:	42aa      	cmp	r2, r5
 8005bce:	d160      	bne.n	8005c92 <UART_SetConfig+0xfa>
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 8005bd0:	4aa9      	ldr	r2, [pc, #676]	; (8005e78 <UART_SetConfig+0x2e0>)
 8005bd2:	4213      	tst	r3, r2
 8005bd4:	d003      	beq.n	8005bde <UART_SetConfig+0x46>
 8005bd6:	49a9      	ldr	r1, [pc, #676]	; (8005e7c <UART_SetConfig+0x2e4>)
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8005bd8:	48a2      	ldr	r0, [pc, #648]	; (8005e64 <UART_SetConfig+0x2cc>)
 8005bda:	f001 fd5a 	bl	8007692 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8005bde:	6923      	ldr	r3, [r4, #16]
 8005be0:	4aa7      	ldr	r2, [pc, #668]	; (8005e80 <UART_SetConfig+0x2e8>)
 8005be2:	4213      	tst	r3, r2
 8005be4:	d007      	beq.n	8005bf6 <UART_SetConfig+0x5e>
 8005be6:	22c0      	movs	r2, #192	; 0xc0
 8005be8:	00d2      	lsls	r2, r2, #3
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d003      	beq.n	8005bf6 <UART_SetConfig+0x5e>
 8005bee:	49a5      	ldr	r1, [pc, #660]	; (8005e84 <UART_SetConfig+0x2ec>)
 8005bf0:	489c      	ldr	r0, [pc, #624]	; (8005e64 <UART_SetConfig+0x2cc>)
 8005bf2:	f001 fd4e 	bl	8007692 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8005bf6:	6963      	ldr	r3, [r4, #20]
 8005bf8:	220c      	movs	r2, #12
 8005bfa:	0019      	movs	r1, r3
 8005bfc:	4391      	bics	r1, r2
 8005bfe:	d101      	bne.n	8005c04 <UART_SetConfig+0x6c>
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d103      	bne.n	8005c0c <UART_SetConfig+0x74>
 8005c04:	49a0      	ldr	r1, [pc, #640]	; (8005e88 <UART_SetConfig+0x2f0>)
 8005c06:	4897      	ldr	r0, [pc, #604]	; (8005e64 <UART_SetConfig+0x2cc>)
 8005c08:	f001 fd43 	bl	8007692 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8005c0c:	4b9f      	ldr	r3, [pc, #636]	; (8005e8c <UART_SetConfig+0x2f4>)
 8005c0e:	69a2      	ldr	r2, [r4, #24]
 8005c10:	421a      	tst	r2, r3
 8005c12:	d003      	beq.n	8005c1c <UART_SetConfig+0x84>
 8005c14:	499e      	ldr	r1, [pc, #632]	; (8005e90 <UART_SetConfig+0x2f8>)
 8005c16:	4893      	ldr	r0, [pc, #588]	; (8005e64 <UART_SetConfig+0x2cc>)
 8005c18:	f001 fd3b 	bl	8007692 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8005c1c:	4b9d      	ldr	r3, [pc, #628]	; (8005e94 <UART_SetConfig+0x2fc>)
 8005c1e:	69e2      	ldr	r2, [r4, #28]
 8005c20:	421a      	tst	r2, r3
 8005c22:	d003      	beq.n	8005c2c <UART_SetConfig+0x94>
 8005c24:	499c      	ldr	r1, [pc, #624]	; (8005e98 <UART_SetConfig+0x300>)
 8005c26:	488f      	ldr	r0, [pc, #572]	; (8005e64 <UART_SetConfig+0x2cc>)
 8005c28:	f001 fd33 	bl	8007692 <assert_failed>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c2c:	6927      	ldr	r7, [r4, #16]
 8005c2e:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005c30:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c32:	433a      	orrs	r2, r7
 8005c34:	6967      	ldr	r7, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005c36:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c38:	69e1      	ldr	r1, [r4, #28]
 8005c3a:	433a      	orrs	r2, r7
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005c3c:	4f97      	ldr	r7, [pc, #604]	; (8005e9c <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c3e:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005c40:	4038      	ands	r0, r7
 8005c42:	4302      	orrs	r2, r0
 8005c44:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c46:	685a      	ldr	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005c48:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c4a:	4016      	ands	r6, r2
 8005c4c:	68e2      	ldr	r2, [r4, #12]
 8005c4e:	4316      	orrs	r6, r2
 8005c50:	605e      	str	r6, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005c52:	42ab      	cmp	r3, r5
 8005c54:	d001      	beq.n	8005c5a <UART_SetConfig+0xc2>
    tmpreg |= huart->Init.OneBitSampling;
 8005c56:	6a22      	ldr	r2, [r4, #32]
 8005c58:	4310      	orrs	r0, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005c5a:	689a      	ldr	r2, [r3, #8]
 8005c5c:	4e90      	ldr	r6, [pc, #576]	; (8005ea0 <UART_SetConfig+0x308>)
 8005c5e:	4032      	ands	r2, r6
 8005c60:	4302      	orrs	r2, r0
 8005c62:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c64:	4a8f      	ldr	r2, [pc, #572]	; (8005ea4 <UART_SetConfig+0x30c>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d120      	bne.n	8005cac <UART_SetConfig+0x114>
 8005c6a:	2203      	movs	r2, #3
 8005c6c:	4b8e      	ldr	r3, [pc, #568]	; (8005ea8 <UART_SetConfig+0x310>)
 8005c6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c70:	4013      	ands	r3, r2
 8005c72:	4a8e      	ldr	r2, [pc, #568]	; (8005eac <UART_SetConfig+0x314>)
 8005c74:	5cd0      	ldrb	r0, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c76:	2380      	movs	r3, #128	; 0x80
 8005c78:	021b      	lsls	r3, r3, #8
 8005c7a:	4299      	cmp	r1, r3
 8005c7c:	d100      	bne.n	8005c80 <UART_SetConfig+0xe8>
 8005c7e:	e0de      	b.n	8005e3e <UART_SetConfig+0x2a6>
    switch (clocksource)
 8005c80:	2808      	cmp	r0, #8
 8005c82:	d833      	bhi.n	8005cec <UART_SetConfig+0x154>
 8005c84:	f7fa fa52 	bl	800012c <__gnu_thumb1_case_uqi>
 8005c88:	32a5a29b 	.word	0x32a5a29b
 8005c8c:	323232c0 	.word	0x323232c0
 8005c90:	c3          	.byte	0xc3
 8005c91:	00          	.byte	0x00
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8005c92:	4233      	tst	r3, r6
 8005c94:	d004      	beq.n	8005ca0 <UART_SetConfig+0x108>
 8005c96:	21ad      	movs	r1, #173	; 0xad
 8005c98:	4872      	ldr	r0, [pc, #456]	; (8005e64 <UART_SetConfig+0x2cc>)
 8005c9a:	0109      	lsls	r1, r1, #4
 8005c9c:	f001 fcf9 	bl	8007692 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8005ca0:	4b83      	ldr	r3, [pc, #524]	; (8005eb0 <UART_SetConfig+0x318>)
 8005ca2:	6a22      	ldr	r2, [r4, #32]
 8005ca4:	421a      	tst	r2, r3
 8005ca6:	d09a      	beq.n	8005bde <UART_SetConfig+0x46>
 8005ca8:	4982      	ldr	r1, [pc, #520]	; (8005eb4 <UART_SetConfig+0x31c>)
 8005caa:	e795      	b.n	8005bd8 <UART_SetConfig+0x40>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005cac:	4a82      	ldr	r2, [pc, #520]	; (8005eb8 <UART_SetConfig+0x320>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d105      	bne.n	8005cbe <UART_SetConfig+0x126>
 8005cb2:	220c      	movs	r2, #12
 8005cb4:	4b7c      	ldr	r3, [pc, #496]	; (8005ea8 <UART_SetConfig+0x310>)
 8005cb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cb8:	4013      	ands	r3, r2
 8005cba:	4a80      	ldr	r2, [pc, #512]	; (8005ebc <UART_SetConfig+0x324>)
 8005cbc:	e7da      	b.n	8005c74 <UART_SetConfig+0xdc>
 8005cbe:	4a80      	ldr	r2, [pc, #512]	; (8005ec0 <UART_SetConfig+0x328>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d100      	bne.n	8005cc6 <UART_SetConfig+0x12e>
 8005cc4:	e0af      	b.n	8005e26 <UART_SetConfig+0x28e>
 8005cc6:	4a7f      	ldr	r2, [pc, #508]	; (8005ec4 <UART_SetConfig+0x32c>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d100      	bne.n	8005cce <UART_SetConfig+0x136>
 8005ccc:	e0ab      	b.n	8005e26 <UART_SetConfig+0x28e>
 8005cce:	42ab      	cmp	r3, r5
 8005cd0:	d000      	beq.n	8005cd4 <UART_SetConfig+0x13c>
 8005cd2:	e0a1      	b.n	8005e18 <UART_SetConfig+0x280>
 8005cd4:	21c0      	movs	r1, #192	; 0xc0
 8005cd6:	2080      	movs	r0, #128	; 0x80
 8005cd8:	4a73      	ldr	r2, [pc, #460]	; (8005ea8 <UART_SetConfig+0x310>)
 8005cda:	0109      	lsls	r1, r1, #4
 8005cdc:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8005cde:	00c0      	lsls	r0, r0, #3
 8005ce0:	400b      	ands	r3, r1
 8005ce2:	4283      	cmp	r3, r0
 8005ce4:	d038      	beq.n	8005d58 <UART_SetConfig+0x1c0>
 8005ce6:	d803      	bhi.n	8005cf0 <UART_SetConfig+0x158>
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d00a      	beq.n	8005d02 <UART_SetConfig+0x16a>
        ret = HAL_ERROR;
 8005cec:	2501      	movs	r5, #1
 8005cee:	e00d      	b.n	8005d0c <UART_SetConfig+0x174>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005cf0:	2080      	movs	r0, #128	; 0x80
 8005cf2:	0100      	lsls	r0, r0, #4
 8005cf4:	4283      	cmp	r3, r0
 8005cf6:	d00e      	beq.n	8005d16 <UART_SetConfig+0x17e>
 8005cf8:	428b      	cmp	r3, r1
 8005cfa:	d1f7      	bne.n	8005cec <UART_SetConfig+0x154>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8005cfc:	2080      	movs	r0, #128	; 0x80
 8005cfe:	0200      	lsls	r0, r0, #8
 8005d00:	e00d      	b.n	8005d1e <UART_SetConfig+0x186>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8005d02:	f7ff fbe9 	bl	80054d8 <HAL_RCC_GetPCLK1Freq>
 8005d06:	2500      	movs	r5, #0
    if (lpuart_ker_ck_pres != 0U)
 8005d08:	42a8      	cmp	r0, r5
 8005d0a:	d108      	bne.n	8005d1e <UART_SetConfig+0x186>
  huart->RxISR = NULL;
 8005d0c:	2300      	movs	r3, #0
}
 8005d0e:	0028      	movs	r0, r5
  huart->RxISR = NULL;
 8005d10:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8005d12:	6663      	str	r3, [r4, #100]	; 0x64
}
 8005d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005d16:	6813      	ldr	r3, [r2, #0]
 8005d18:	06db      	lsls	r3, r3, #27
 8005d1a:	d520      	bpl.n	8005d5e <UART_SetConfig+0x1c6>
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 8005d1c:	484f      	ldr	r0, [pc, #316]	; (8005e5c <UART_SetConfig+0x2c4>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005d1e:	2203      	movs	r2, #3
 8005d20:	6863      	ldr	r3, [r4, #4]
 8005d22:	435a      	muls	r2, r3
 8005d24:	4282      	cmp	r2, r0
 8005d26:	d8e1      	bhi.n	8005cec <UART_SetConfig+0x154>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005d28:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005d2a:	4282      	cmp	r2, r0
 8005d2c:	d3de      	bcc.n	8005cec <UART_SetConfig+0x154>
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 8005d2e:	2700      	movs	r7, #0
 8005d30:	0e02      	lsrs	r2, r0, #24
 8005d32:	0201      	lsls	r1, r0, #8
 8005d34:	085e      	lsrs	r6, r3, #1
 8005d36:	1989      	adds	r1, r1, r6
 8005d38:	417a      	adcs	r2, r7
 8005d3a:	0008      	movs	r0, r1
 8005d3c:	0011      	movs	r1, r2
 8005d3e:	001a      	movs	r2, r3
 8005d40:	003b      	movs	r3, r7
 8005d42:	f7fa fbf5 	bl	8000530 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005d46:	4b60      	ldr	r3, [pc, #384]	; (8005ec8 <UART_SetConfig+0x330>)
 8005d48:	18c2      	adds	r2, r0, r3
 8005d4a:	4b60      	ldr	r3, [pc, #384]	; (8005ecc <UART_SetConfig+0x334>)
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d8cd      	bhi.n	8005cec <UART_SetConfig+0x154>
          huart->Instance->BRR = usartdiv;
 8005d50:	6823      	ldr	r3, [r4, #0]
 8005d52:	003d      	movs	r5, r7
 8005d54:	60d8      	str	r0, [r3, #12]
 8005d56:	e7d9      	b.n	8005d0c <UART_SetConfig+0x174>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8005d58:	f7fe ff00 	bl	8004b5c <HAL_RCC_GetSysClockFreq>
        break;
 8005d5c:	e7d3      	b.n	8005d06 <UART_SetConfig+0x16e>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8005d5e:	485c      	ldr	r0, [pc, #368]	; (8005ed0 <UART_SetConfig+0x338>)
 8005d60:	e7dd      	b.n	8005d1e <UART_SetConfig+0x186>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8005d62:	f7ff fbc9 	bl	80054f8 <HAL_RCC_GetPCLK2Freq>
 8005d66:	e064      	b.n	8005e32 <UART_SetConfig+0x29a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005d68:	2510      	movs	r5, #16
 8005d6a:	4b4f      	ldr	r3, [pc, #316]	; (8005ea8 <UART_SetConfig+0x310>)
 8005d6c:	6861      	ldr	r1, [r4, #4]
 8005d6e:	681a      	ldr	r2, [r3, #0]
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8005d70:	0848      	lsrs	r0, r1, #1
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005d72:	4015      	ands	r5, r2
 8005d74:	d006      	beq.n	8005d84 <UART_SetConfig+0x1ec>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8005d76:	4b57      	ldr	r3, [pc, #348]	; (8005ed4 <UART_SetConfig+0x33c>)
 8005d78:	18c0      	adds	r0, r0, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8005d7a:	f7fa f9eb 	bl	8000154 <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 8005d7e:	2500      	movs	r5, #0
 8005d80:	b283      	uxth	r3, r0
        break;
 8005d82:	e004      	b.n	8005d8e <UART_SetConfig+0x1f6>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8005d84:	4b54      	ldr	r3, [pc, #336]	; (8005ed8 <UART_SetConfig+0x340>)
 8005d86:	18c0      	adds	r0, r0, r3
 8005d88:	f7fa f9e4 	bl	8000154 <__udivsi3>
 8005d8c:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d8e:	0019      	movs	r1, r3
 8005d90:	4852      	ldr	r0, [pc, #328]	; (8005edc <UART_SetConfig+0x344>)
 8005d92:	3910      	subs	r1, #16
 8005d94:	4281      	cmp	r1, r0
 8005d96:	d8a9      	bhi.n	8005cec <UART_SetConfig+0x154>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d98:	210f      	movs	r1, #15
 8005d9a:	0018      	movs	r0, r3
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005d9c:	071b      	lsls	r3, r3, #28
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d9e:	4388      	bics	r0, r1
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005da0:	0f5b      	lsrs	r3, r3, #29
      huart->Instance->BRR = brrtemp;
 8005da2:	6821      	ldr	r1, [r4, #0]
 8005da4:	4303      	orrs	r3, r0
      huart->Instance->BRR = usartdiv;
 8005da6:	60cb      	str	r3, [r1, #12]
 8005da8:	e7b0      	b.n	8005d0c <UART_SetConfig+0x174>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005daa:	f7fe fed7 	bl	8004b5c <HAL_RCC_GetSysClockFreq>
 8005dae:	e040      	b.n	8005e32 <UART_SetConfig+0x29a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8005db0:	6863      	ldr	r3, [r4, #4]
 8005db2:	0858      	lsrs	r0, r3, #1
 8005db4:	2380      	movs	r3, #128	; 0x80
 8005db6:	025b      	lsls	r3, r3, #9
 8005db8:	e03e      	b.n	8005e38 <UART_SetConfig+0x2a0>
  uint32_t usartdiv                   = 0x00000000U;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	e7e7      	b.n	8005d8e <UART_SetConfig+0x1f6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005dbe:	f7ff fb8b 	bl	80054d8 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005dc2:	6863      	ldr	r3, [r4, #4]
 8005dc4:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8005dc6:	18c0      	adds	r0, r0, r3
 8005dc8:	6861      	ldr	r1, [r4, #4]
 8005dca:	e00b      	b.n	8005de4 <UART_SetConfig+0x24c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8005dcc:	f7ff fb94 	bl	80054f8 <HAL_RCC_GetPCLK2Freq>
 8005dd0:	e7f7      	b.n	8005dc2 <UART_SetConfig+0x22a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005dd2:	2510      	movs	r5, #16
 8005dd4:	4b34      	ldr	r3, [pc, #208]	; (8005ea8 <UART_SetConfig+0x310>)
 8005dd6:	6861      	ldr	r1, [r4, #4]
 8005dd8:	681a      	ldr	r2, [r3, #0]
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8005dda:	0848      	lsrs	r0, r1, #1
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005ddc:	4015      	ands	r5, r2
 8005dde:	d006      	beq.n	8005dee <UART_SetConfig+0x256>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8005de0:	4b1e      	ldr	r3, [pc, #120]	; (8005e5c <UART_SetConfig+0x2c4>)
 8005de2:	18c0      	adds	r0, r0, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8005de4:	f7fa f9b6 	bl	8000154 <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 8005de8:	2500      	movs	r5, #0
 8005dea:	b283      	uxth	r3, r0
        break;
 8005dec:	e004      	b.n	8005df8 <UART_SetConfig+0x260>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8005dee:	4b38      	ldr	r3, [pc, #224]	; (8005ed0 <UART_SetConfig+0x338>)
 8005df0:	18c0      	adds	r0, r0, r3
 8005df2:	f7fa f9af 	bl	8000154 <__udivsi3>
 8005df6:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005df8:	0019      	movs	r1, r3
 8005dfa:	4838      	ldr	r0, [pc, #224]	; (8005edc <UART_SetConfig+0x344>)
 8005dfc:	3910      	subs	r1, #16
 8005dfe:	4281      	cmp	r1, r0
 8005e00:	d900      	bls.n	8005e04 <UART_SetConfig+0x26c>
 8005e02:	e773      	b.n	8005cec <UART_SetConfig+0x154>
      huart->Instance->BRR = usartdiv;
 8005e04:	6821      	ldr	r1, [r4, #0]
 8005e06:	e7ce      	b.n	8005da6 <UART_SetConfig+0x20e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005e08:	f7fe fea8 	bl	8004b5c <HAL_RCC_GetSysClockFreq>
 8005e0c:	e7d9      	b.n	8005dc2 <UART_SetConfig+0x22a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8005e0e:	6863      	ldr	r3, [r4, #4]
 8005e10:	0858      	lsrs	r0, r3, #1
 8005e12:	2380      	movs	r3, #128	; 0x80
 8005e14:	021b      	lsls	r3, r3, #8
 8005e16:	e7d6      	b.n	8005dc6 <UART_SetConfig+0x22e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e18:	2380      	movs	r3, #128	; 0x80
        ret = HAL_ERROR;
 8005e1a:	2501      	movs	r5, #1
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e1c:	021b      	lsls	r3, r3, #8
 8005e1e:	4299      	cmp	r1, r3
 8005e20:	d0cb      	beq.n	8005dba <UART_SetConfig+0x222>
  uint32_t usartdiv                   = 0x00000000U;
 8005e22:	2300      	movs	r3, #0
 8005e24:	e7e8      	b.n	8005df8 <UART_SetConfig+0x260>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e26:	2380      	movs	r3, #128	; 0x80
 8005e28:	021b      	lsls	r3, r3, #8
 8005e2a:	4299      	cmp	r1, r3
 8005e2c:	d1c7      	bne.n	8005dbe <UART_SetConfig+0x226>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005e2e:	f7ff fb53 	bl	80054d8 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005e32:	6863      	ldr	r3, [r4, #4]
 8005e34:	0040      	lsls	r0, r0, #1
 8005e36:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8005e38:	18c0      	adds	r0, r0, r3
 8005e3a:	6861      	ldr	r1, [r4, #4]
 8005e3c:	e79d      	b.n	8005d7a <UART_SetConfig+0x1e2>
    switch (clocksource)
 8005e3e:	2808      	cmp	r0, #8
 8005e40:	d900      	bls.n	8005e44 <UART_SetConfig+0x2ac>
 8005e42:	e753      	b.n	8005cec <UART_SetConfig+0x154>
 8005e44:	f7fa f97c 	bl	8000140 <__gnu_thumb1_case_shi>
 8005e48:	ff8dfff3 	.word	0xff8dfff3
 8005e4c:	ff52ff90 	.word	0xff52ff90
 8005e50:	ff52ffb1 	.word	0xff52ffb1
 8005e54:	ff52ff52 	.word	0xff52ff52
 8005e58:	ffb4      	.short	0xffb4
 8005e5a:	46c0      	nop			; (mov r8, r8)
 8005e5c:	003d0900 	.word	0x003d0900
 8005e60:	00000ac8 	.word	0x00000ac8
 8005e64:	0800c03b 	.word	0x0800c03b
 8005e68:	ffffefff 	.word	0xffffefff
 8005e6c:	00000ac9 	.word	0x00000ac9
 8005e70:	40004800 	.word	0x40004800
 8005e74:	ffffcfff 	.word	0xffffcfff
 8005e78:	ffffdfff 	.word	0xffffdfff
 8005e7c:	00000acc 	.word	0x00000acc
 8005e80:	fffffbff 	.word	0xfffffbff
 8005e84:	00000ad4 	.word	0x00000ad4
 8005e88:	00000ad5 	.word	0x00000ad5
 8005e8c:	fffffcff 	.word	0xfffffcff
 8005e90:	00000ad6 	.word	0x00000ad6
 8005e94:	ffff7fff 	.word	0xffff7fff
 8005e98:	00000ad7 	.word	0x00000ad7
 8005e9c:	efff69f3 	.word	0xefff69f3
 8005ea0:	fffff4ff 	.word	0xfffff4ff
 8005ea4:	40013800 	.word	0x40013800
 8005ea8:	40021000 	.word	0x40021000
 8005eac:	0800c02a 	.word	0x0800c02a
 8005eb0:	fffff7ff 	.word	0xfffff7ff
 8005eb4:	00000ad1 	.word	0x00000ad1
 8005eb8:	40004400 	.word	0x40004400
 8005ebc:	0800c02e 	.word	0x0800c02e
 8005ec0:	40004c00 	.word	0x40004c00
 8005ec4:	40005000 	.word	0x40005000
 8005ec8:	fffffd00 	.word	0xfffffd00
 8005ecc:	000ffcff 	.word	0x000ffcff
 8005ed0:	00f42400 	.word	0x00f42400
 8005ed4:	007a1200 	.word	0x007a1200
 8005ed8:	01e84800 	.word	0x01e84800
 8005edc:	0000ffef 	.word	0x0000ffef

08005ee0 <UART_AdvFeatureConfig>:
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8005ee0:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8005ee2:	b570      	push	{r4, r5, r6, lr}
 8005ee4:	0004      	movs	r4, r0
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8005ee6:	2bff      	cmp	r3, #255	; 0xff
 8005ee8:	d903      	bls.n	8005ef2 <UART_AdvFeatureConfig+0x12>
 8005eea:	4955      	ldr	r1, [pc, #340]	; (8006040 <UART_AdvFeatureConfig+0x160>)
 8005eec:	4855      	ldr	r0, [pc, #340]	; (8006044 <UART_AdvFeatureConfig+0x164>)
 8005eee:	f001 fbd0 	bl	8007692 <assert_failed>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005ef2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ef4:	07db      	lsls	r3, r3, #31
 8005ef6:	d50d      	bpl.n	8005f14 <UART_AdvFeatureConfig+0x34>
 8005ef8:	4d53      	ldr	r5, [pc, #332]	; (8006048 <UART_AdvFeatureConfig+0x168>)
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8005efa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005efc:	422b      	tst	r3, r5
 8005efe:	d003      	beq.n	8005f08 <UART_AdvFeatureConfig+0x28>
 8005f00:	4952      	ldr	r1, [pc, #328]	; (800604c <UART_AdvFeatureConfig+0x16c>)
 8005f02:	4850      	ldr	r0, [pc, #320]	; (8006044 <UART_AdvFeatureConfig+0x164>)
 8005f04:	f001 fbc5 	bl	8007692 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f08:	6822      	ldr	r2, [r4, #0]
 8005f0a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8005f0c:	6853      	ldr	r3, [r2, #4]
 8005f0e:	402b      	ands	r3, r5
 8005f10:	430b      	orrs	r3, r1
 8005f12:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005f14:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f16:	079b      	lsls	r3, r3, #30
 8005f18:	d50d      	bpl.n	8005f36 <UART_AdvFeatureConfig+0x56>
 8005f1a:	4d4d      	ldr	r5, [pc, #308]	; (8006050 <UART_AdvFeatureConfig+0x170>)
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8005f1c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005f1e:	422b      	tst	r3, r5
 8005f20:	d003      	beq.n	8005f2a <UART_AdvFeatureConfig+0x4a>
 8005f22:	494c      	ldr	r1, [pc, #304]	; (8006054 <UART_AdvFeatureConfig+0x174>)
 8005f24:	4847      	ldr	r0, [pc, #284]	; (8006044 <UART_AdvFeatureConfig+0x164>)
 8005f26:	f001 fbb4 	bl	8007692 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005f2a:	6822      	ldr	r2, [r4, #0]
 8005f2c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005f2e:	6853      	ldr	r3, [r2, #4]
 8005f30:	402b      	ands	r3, r5
 8005f32:	430b      	orrs	r3, r1
 8005f34:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005f36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f38:	075b      	lsls	r3, r3, #29
 8005f3a:	d50d      	bpl.n	8005f58 <UART_AdvFeatureConfig+0x78>
 8005f3c:	4d46      	ldr	r5, [pc, #280]	; (8006058 <UART_AdvFeatureConfig+0x178>)
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8005f3e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005f40:	422b      	tst	r3, r5
 8005f42:	d003      	beq.n	8005f4c <UART_AdvFeatureConfig+0x6c>
 8005f44:	4945      	ldr	r1, [pc, #276]	; (800605c <UART_AdvFeatureConfig+0x17c>)
 8005f46:	483f      	ldr	r0, [pc, #252]	; (8006044 <UART_AdvFeatureConfig+0x164>)
 8005f48:	f001 fba3 	bl	8007692 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005f4c:	6822      	ldr	r2, [r4, #0]
 8005f4e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005f50:	6853      	ldr	r3, [r2, #4]
 8005f52:	402b      	ands	r3, r5
 8005f54:	430b      	orrs	r3, r1
 8005f56:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f5a:	071b      	lsls	r3, r3, #28
 8005f5c:	d50d      	bpl.n	8005f7a <UART_AdvFeatureConfig+0x9a>
 8005f5e:	4d40      	ldr	r5, [pc, #256]	; (8006060 <UART_AdvFeatureConfig+0x180>)
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8005f60:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005f62:	422b      	tst	r3, r5
 8005f64:	d003      	beq.n	8005f6e <UART_AdvFeatureConfig+0x8e>
 8005f66:	493f      	ldr	r1, [pc, #252]	; (8006064 <UART_AdvFeatureConfig+0x184>)
 8005f68:	4836      	ldr	r0, [pc, #216]	; (8006044 <UART_AdvFeatureConfig+0x164>)
 8005f6a:	f001 fb92 	bl	8007692 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f6e:	6822      	ldr	r2, [r4, #0]
 8005f70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f72:	6853      	ldr	r3, [r2, #4]
 8005f74:	402b      	ands	r3, r5
 8005f76:	430b      	orrs	r3, r1
 8005f78:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005f7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f7c:	06db      	lsls	r3, r3, #27
 8005f7e:	d50d      	bpl.n	8005f9c <UART_AdvFeatureConfig+0xbc>
 8005f80:	4d39      	ldr	r5, [pc, #228]	; (8006068 <UART_AdvFeatureConfig+0x188>)
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8005f82:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005f84:	422b      	tst	r3, r5
 8005f86:	d003      	beq.n	8005f90 <UART_AdvFeatureConfig+0xb0>
 8005f88:	4938      	ldr	r1, [pc, #224]	; (800606c <UART_AdvFeatureConfig+0x18c>)
 8005f8a:	482e      	ldr	r0, [pc, #184]	; (8006044 <UART_AdvFeatureConfig+0x164>)
 8005f8c:	f001 fb81 	bl	8007692 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005f90:	6822      	ldr	r2, [r4, #0]
 8005f92:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005f94:	6893      	ldr	r3, [r2, #8]
 8005f96:	402b      	ands	r3, r5
 8005f98:	430b      	orrs	r3, r1
 8005f9a:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005f9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f9e:	069b      	lsls	r3, r3, #26
 8005fa0:	d50d      	bpl.n	8005fbe <UART_AdvFeatureConfig+0xde>
 8005fa2:	4d33      	ldr	r5, [pc, #204]	; (8006070 <UART_AdvFeatureConfig+0x190>)
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 8005fa4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005fa6:	422b      	tst	r3, r5
 8005fa8:	d003      	beq.n	8005fb2 <UART_AdvFeatureConfig+0xd2>
 8005faa:	4932      	ldr	r1, [pc, #200]	; (8006074 <UART_AdvFeatureConfig+0x194>)
 8005fac:	4825      	ldr	r0, [pc, #148]	; (8006044 <UART_AdvFeatureConfig+0x164>)
 8005fae:	f001 fb70 	bl	8007692 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005fb2:	6822      	ldr	r2, [r4, #0]
 8005fb4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8005fb6:	6893      	ldr	r3, [r2, #8]
 8005fb8:	402b      	ands	r3, r5
 8005fba:	430b      	orrs	r3, r1
 8005fbc:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005fbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005fc0:	065b      	lsls	r3, r3, #25
 8005fc2:	d52a      	bpl.n	800601a <UART_AdvFeatureConfig+0x13a>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 8005fc4:	6823      	ldr	r3, [r4, #0]
 8005fc6:	4a2c      	ldr	r2, [pc, #176]	; (8006078 <UART_AdvFeatureConfig+0x198>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d006      	beq.n	8005fda <UART_AdvFeatureConfig+0xfa>
 8005fcc:	4a2b      	ldr	r2, [pc, #172]	; (800607c <UART_AdvFeatureConfig+0x19c>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d003      	beq.n	8005fda <UART_AdvFeatureConfig+0xfa>
 8005fd2:	492b      	ldr	r1, [pc, #172]	; (8006080 <UART_AdvFeatureConfig+0x1a0>)
 8005fd4:	481b      	ldr	r0, [pc, #108]	; (8006044 <UART_AdvFeatureConfig+0x164>)
 8005fd6:	f001 fb5c 	bl	8007692 <assert_failed>
 8005fda:	4d2a      	ldr	r5, [pc, #168]	; (8006084 <UART_AdvFeatureConfig+0x1a4>)
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 8005fdc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005fde:	422b      	tst	r3, r5
 8005fe0:	d003      	beq.n	8005fea <UART_AdvFeatureConfig+0x10a>
 8005fe2:	4929      	ldr	r1, [pc, #164]	; (8006088 <UART_AdvFeatureConfig+0x1a8>)
 8005fe4:	4817      	ldr	r0, [pc, #92]	; (8006044 <UART_AdvFeatureConfig+0x164>)
 8005fe6:	f001 fb54 	bl	8007692 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005fea:	6821      	ldr	r1, [r4, #0]
 8005fec:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005fee:	684b      	ldr	r3, [r1, #4]
 8005ff0:	402b      	ands	r3, r5
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	604b      	str	r3, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ff6:	2380      	movs	r3, #128	; 0x80
 8005ff8:	035b      	lsls	r3, r3, #13
 8005ffa:	429a      	cmp	r2, r3
 8005ffc:	d10d      	bne.n	800601a <UART_AdvFeatureConfig+0x13a>
 8005ffe:	4d23      	ldr	r5, [pc, #140]	; (800608c <UART_AdvFeatureConfig+0x1ac>)
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8006000:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006002:	422b      	tst	r3, r5
 8006004:	d003      	beq.n	800600e <UART_AdvFeatureConfig+0x12e>
 8006006:	4922      	ldr	r1, [pc, #136]	; (8006090 <UART_AdvFeatureConfig+0x1b0>)
 8006008:	480e      	ldr	r0, [pc, #56]	; (8006044 <UART_AdvFeatureConfig+0x164>)
 800600a:	f001 fb42 	bl	8007692 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800600e:	6822      	ldr	r2, [r4, #0]
 8006010:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006012:	6853      	ldr	r3, [r2, #4]
 8006014:	402b      	ands	r3, r5
 8006016:	430b      	orrs	r3, r1
 8006018:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800601a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800601c:	061b      	lsls	r3, r3, #24
 800601e:	d50d      	bpl.n	800603c <UART_AdvFeatureConfig+0x15c>
 8006020:	4d1c      	ldr	r5, [pc, #112]	; (8006094 <UART_AdvFeatureConfig+0x1b4>)
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 8006022:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006024:	422b      	tst	r3, r5
 8006026:	d003      	beq.n	8006030 <UART_AdvFeatureConfig+0x150>
 8006028:	491b      	ldr	r1, [pc, #108]	; (8006098 <UART_AdvFeatureConfig+0x1b8>)
 800602a:	4806      	ldr	r0, [pc, #24]	; (8006044 <UART_AdvFeatureConfig+0x164>)
 800602c:	f001 fb31 	bl	8007692 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006030:	6822      	ldr	r2, [r4, #0]
 8006032:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006034:	6853      	ldr	r3, [r2, #4]
 8006036:	402b      	ands	r3, r5
 8006038:	430b      	orrs	r3, r1
 800603a:	6053      	str	r3, [r2, #4]
}
 800603c:	bd70      	pop	{r4, r5, r6, pc}
 800603e:	46c0      	nop			; (mov r8, r8)
 8006040:	00000b9a 	.word	0x00000b9a
 8006044:	0800c03b 	.word	0x0800c03b
 8006048:	fffdffff 	.word	0xfffdffff
 800604c:	00000b9f 	.word	0x00000b9f
 8006050:	fffeffff 	.word	0xfffeffff
 8006054:	00000ba6 	.word	0x00000ba6
 8006058:	fffbffff 	.word	0xfffbffff
 800605c:	00000bad 	.word	0x00000bad
 8006060:	ffff7fff 	.word	0xffff7fff
 8006064:	00000bb4 	.word	0x00000bb4
 8006068:	ffffefff 	.word	0xffffefff
 800606c:	00000bbb 	.word	0x00000bbb
 8006070:	ffffdfff 	.word	0xffffdfff
 8006074:	00000bc2 	.word	0x00000bc2
 8006078:	40013800 	.word	0x40013800
 800607c:	40004400 	.word	0x40004400
 8006080:	00000bc9 	.word	0x00000bc9
 8006084:	ffefffff 	.word	0xffefffff
 8006088:	00000bca 	.word	0x00000bca
 800608c:	ff9fffff 	.word	0xff9fffff
 8006090:	00000bcf 	.word	0x00000bcf
 8006094:	fff7ffff 	.word	0xfff7ffff
 8006098:	00000bd7 	.word	0x00000bd7

0800609c <UART_WaitOnFlagUntilTimeout>:
{
 800609c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800609e:	0004      	movs	r4, r0
 80060a0:	000e      	movs	r6, r1
 80060a2:	0015      	movs	r5, r2
 80060a4:	001f      	movs	r7, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060a6:	6822      	ldr	r2, [r4, #0]
 80060a8:	69d3      	ldr	r3, [r2, #28]
 80060aa:	4033      	ands	r3, r6
 80060ac:	1b9b      	subs	r3, r3, r6
 80060ae:	4259      	negs	r1, r3
 80060b0:	414b      	adcs	r3, r1
 80060b2:	42ab      	cmp	r3, r5
 80060b4:	d001      	beq.n	80060ba <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 80060b6:	2000      	movs	r0, #0
 80060b8:	e01b      	b.n	80060f2 <UART_WaitOnFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 80060ba:	9b06      	ldr	r3, [sp, #24]
 80060bc:	3301      	adds	r3, #1
 80060be:	d0f3      	beq.n	80060a8 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060c0:	f7fd f922 	bl	8003308 <HAL_GetTick>
 80060c4:	9b06      	ldr	r3, [sp, #24]
 80060c6:	1bc0      	subs	r0, r0, r7
 80060c8:	4283      	cmp	r3, r0
 80060ca:	d301      	bcc.n	80060d0 <UART_WaitOnFlagUntilTimeout+0x34>
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d1ea      	bne.n	80060a6 <UART_WaitOnFlagUntilTimeout+0xa>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80060d0:	6823      	ldr	r3, [r4, #0]
 80060d2:	4908      	ldr	r1, [pc, #32]	; (80060f4 <UART_WaitOnFlagUntilTimeout+0x58>)
 80060d4:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 80060d6:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80060d8:	400a      	ands	r2, r1
 80060da:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060dc:	689a      	ldr	r2, [r3, #8]
 80060de:	31a3      	adds	r1, #163	; 0xa3
 80060e0:	31ff      	adds	r1, #255	; 0xff
 80060e2:	438a      	bics	r2, r1
 80060e4:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80060e6:	2320      	movs	r3, #32
 80060e8:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80060ea:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 80060ec:	2300      	movs	r3, #0
 80060ee:	3470      	adds	r4, #112	; 0x70
 80060f0:	7023      	strb	r3, [r4, #0]
}
 80060f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060f4:	fffffe5f 	.word	0xfffffe5f

080060f8 <HAL_UART_Transmit>:
{
 80060f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060fa:	b087      	sub	sp, #28
 80060fc:	9305      	str	r3, [sp, #20]
  if (huart->gState == HAL_UART_STATE_READY)
 80060fe:	6f43      	ldr	r3, [r0, #116]	; 0x74
{
 8006100:	0004      	movs	r4, r0
 8006102:	000d      	movs	r5, r1
 8006104:	0017      	movs	r7, r2
    return HAL_BUSY;
 8006106:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 8006108:	2b20      	cmp	r3, #32
 800610a:	d149      	bne.n	80061a0 <HAL_UART_Transmit+0xa8>
      return  HAL_ERROR;
 800610c:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 800610e:	2900      	cmp	r1, #0
 8006110:	d046      	beq.n	80061a0 <HAL_UART_Transmit+0xa8>
 8006112:	2a00      	cmp	r2, #0
 8006114:	d044      	beq.n	80061a0 <HAL_UART_Transmit+0xa8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006116:	2380      	movs	r3, #128	; 0x80
 8006118:	68a2      	ldr	r2, [r4, #8]
 800611a:	015b      	lsls	r3, r3, #5
 800611c:	429a      	cmp	r2, r3
 800611e:	d104      	bne.n	800612a <HAL_UART_Transmit+0x32>
 8006120:	6923      	ldr	r3, [r4, #16]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d101      	bne.n	800612a <HAL_UART_Transmit+0x32>
      if ((((uint32_t)pData) & 1) != 0)
 8006126:	4201      	tst	r1, r0
 8006128:	d13a      	bne.n	80061a0 <HAL_UART_Transmit+0xa8>
    __HAL_LOCK(huart);
 800612a:	0023      	movs	r3, r4
 800612c:	3370      	adds	r3, #112	; 0x70
 800612e:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8006130:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8006132:	2a01      	cmp	r2, #1
 8006134:	d034      	beq.n	80061a0 <HAL_UART_Transmit+0xa8>
 8006136:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006138:	2600      	movs	r6, #0
    __HAL_LOCK(huart);
 800613a:	701a      	strb	r2, [r3, #0]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800613c:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800613e:	67e6      	str	r6, [r4, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006140:	6763      	str	r3, [r4, #116]	; 0x74
    tickstart = HAL_GetTick();
 8006142:	f7fd f8e1 	bl	8003308 <HAL_GetTick>
    huart->TxXferSize  = Size;
 8006146:	0023      	movs	r3, r4
 8006148:	3350      	adds	r3, #80	; 0x50
 800614a:	801f      	strh	r7, [r3, #0]
    huart->TxXferCount = Size;
 800614c:	3302      	adds	r3, #2
 800614e:	9303      	str	r3, [sp, #12]
 8006150:	801f      	strh	r7, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006152:	2380      	movs	r3, #128	; 0x80
 8006154:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8006156:	9004      	str	r0, [sp, #16]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006158:	015b      	lsls	r3, r3, #5
 800615a:	429a      	cmp	r2, r3
 800615c:	d104      	bne.n	8006168 <HAL_UART_Transmit+0x70>
 800615e:	6923      	ldr	r3, [r4, #16]
 8006160:	42b3      	cmp	r3, r6
 8006162:	d101      	bne.n	8006168 <HAL_UART_Transmit+0x70>
 8006164:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8006166:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 8006168:	0023      	movs	r3, r4
 800616a:	3352      	adds	r3, #82	; 0x52
 800616c:	881a      	ldrh	r2, [r3, #0]
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800616e:	9b05      	ldr	r3, [sp, #20]
    while (huart->TxXferCount > 0U)
 8006170:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006172:	9300      	str	r3, [sp, #0]
 8006174:	9b04      	ldr	r3, [sp, #16]
    while (huart->TxXferCount > 0U)
 8006176:	2a00      	cmp	r2, #0
 8006178:	d10a      	bne.n	8006190 <HAL_UART_Transmit+0x98>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800617a:	2140      	movs	r1, #64	; 0x40
 800617c:	0020      	movs	r0, r4
 800617e:	f7ff ff8d 	bl	800609c <UART_WaitOnFlagUntilTimeout>
 8006182:	2800      	cmp	r0, #0
 8006184:	d10b      	bne.n	800619e <HAL_UART_Transmit+0xa6>
    huart->gState = HAL_UART_STATE_READY;
 8006186:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8006188:	3470      	adds	r4, #112	; 0x70
    huart->gState = HAL_UART_STATE_READY;
 800618a:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(huart);
 800618c:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 800618e:	e007      	b.n	80061a0 <HAL_UART_Transmit+0xa8>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006190:	2200      	movs	r2, #0
 8006192:	2180      	movs	r1, #128	; 0x80
 8006194:	0020      	movs	r0, r4
 8006196:	f7ff ff81 	bl	800609c <UART_WaitOnFlagUntilTimeout>
 800619a:	2800      	cmp	r0, #0
 800619c:	d002      	beq.n	80061a4 <HAL_UART_Transmit+0xac>
        return HAL_TIMEOUT;
 800619e:	2003      	movs	r0, #3
}
 80061a0:	b007      	add	sp, #28
 80061a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061a4:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 80061a6:	2d00      	cmp	r5, #0
 80061a8:	d10b      	bne.n	80061c2 <HAL_UART_Transmit+0xca>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80061aa:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 80061ac:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80061ae:	05db      	lsls	r3, r3, #23
 80061b0:	0ddb      	lsrs	r3, r3, #23
 80061b2:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 80061b4:	9b03      	ldr	r3, [sp, #12]
 80061b6:	9a03      	ldr	r2, [sp, #12]
 80061b8:	881b      	ldrh	r3, [r3, #0]
 80061ba:	3b01      	subs	r3, #1
 80061bc:	b29b      	uxth	r3, r3
 80061be:	8013      	strh	r3, [r2, #0]
 80061c0:	e7d2      	b.n	8006168 <HAL_UART_Transmit+0x70>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80061c2:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 80061c4:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80061c6:	6293      	str	r3, [r2, #40]	; 0x28
 80061c8:	e7f4      	b.n	80061b4 <HAL_UART_Transmit+0xbc>
	...

080061cc <HAL_UART_Receive>:
{
 80061cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80061ce:	b087      	sub	sp, #28
 80061d0:	9305      	str	r3, [sp, #20]
  if (huart->RxState == HAL_UART_STATE_READY)
 80061d2:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 80061d4:	0004      	movs	r4, r0
 80061d6:	000d      	movs	r5, r1
 80061d8:	0016      	movs	r6, r2
    return HAL_BUSY;
 80061da:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 80061dc:	2b20      	cmp	r3, #32
 80061de:	d143      	bne.n	8006268 <HAL_UART_Receive+0x9c>
      return  HAL_ERROR;
 80061e0:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 80061e2:	2900      	cmp	r1, #0
 80061e4:	d040      	beq.n	8006268 <HAL_UART_Receive+0x9c>
 80061e6:	2a00      	cmp	r2, #0
 80061e8:	d03e      	beq.n	8006268 <HAL_UART_Receive+0x9c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061ea:	2380      	movs	r3, #128	; 0x80
 80061ec:	68a2      	ldr	r2, [r4, #8]
 80061ee:	015b      	lsls	r3, r3, #5
 80061f0:	429a      	cmp	r2, r3
 80061f2:	d104      	bne.n	80061fe <HAL_UART_Receive+0x32>
 80061f4:	6923      	ldr	r3, [r4, #16]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d101      	bne.n	80061fe <HAL_UART_Receive+0x32>
      if ((((uint32_t)pData) & 1) != 0)
 80061fa:	4201      	tst	r1, r0
 80061fc:	d134      	bne.n	8006268 <HAL_UART_Receive+0x9c>
    __HAL_LOCK(huart);
 80061fe:	0023      	movs	r3, r4
 8006200:	3370      	adds	r3, #112	; 0x70
 8006202:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8006204:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8006206:	2a01      	cmp	r2, #1
 8006208:	d02e      	beq.n	8006268 <HAL_UART_Receive+0x9c>
 800620a:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800620c:	2700      	movs	r7, #0
    __HAL_LOCK(huart);
 800620e:	701a      	strb	r2, [r3, #0]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006210:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006212:	67e7      	str	r7, [r4, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006214:	67a3      	str	r3, [r4, #120]	; 0x78
    tickstart = HAL_GetTick();
 8006216:	f7fd f877 	bl	8003308 <HAL_GetTick>
    huart->RxXferSize  = Size;
 800621a:	0023      	movs	r3, r4
    UART_MASK_COMPUTATION(huart);
 800621c:	2180      	movs	r1, #128	; 0x80
    huart->RxXferSize  = Size;
 800621e:	3358      	adds	r3, #88	; 0x58
    UART_MASK_COMPUTATION(huart);
 8006220:	68a2      	ldr	r2, [r4, #8]
    huart->RxXferSize  = Size;
 8006222:	801e      	strh	r6, [r3, #0]
    huart->RxXferCount = Size;
 8006224:	3302      	adds	r3, #2
 8006226:	9303      	str	r3, [sp, #12]
 8006228:	801e      	strh	r6, [r3, #0]
    tickstart = HAL_GetTick();
 800622a:	9004      	str	r0, [sp, #16]
    UART_MASK_COMPUTATION(huart);
 800622c:	0149      	lsls	r1, r1, #5
 800622e:	3302      	adds	r3, #2
 8006230:	428a      	cmp	r2, r1
 8006232:	d11d      	bne.n	8006270 <HAL_UART_Receive+0xa4>
 8006234:	6921      	ldr	r1, [r4, #16]
 8006236:	42b9      	cmp	r1, r7
 8006238:	d118      	bne.n	800626c <HAL_UART_Receive+0xa0>
 800623a:	4925      	ldr	r1, [pc, #148]	; (80062d0 <HAL_UART_Receive+0x104>)
 800623c:	8019      	strh	r1, [r3, #0]
    uhMask = huart->Mask;
 800623e:	881f      	ldrh	r7, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006240:	2380      	movs	r3, #128	; 0x80
      pdata16bits = NULL;
 8006242:	2600      	movs	r6, #0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006244:	015b      	lsls	r3, r3, #5
 8006246:	429a      	cmp	r2, r3
 8006248:	d104      	bne.n	8006254 <HAL_UART_Receive+0x88>
 800624a:	6923      	ldr	r3, [r4, #16]
 800624c:	42b3      	cmp	r3, r6
 800624e:	d101      	bne.n	8006254 <HAL_UART_Receive+0x88>
 8006250:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8006252:	001d      	movs	r5, r3
    while (huart->RxXferCount > 0U)
 8006254:	0023      	movs	r3, r4
 8006256:	335a      	adds	r3, #90	; 0x5a
 8006258:	8818      	ldrh	r0, [r3, #0]
 800625a:	b280      	uxth	r0, r0
 800625c:	2800      	cmp	r0, #0
 800625e:	d119      	bne.n	8006294 <HAL_UART_Receive+0xc8>
    huart->RxState = HAL_UART_STATE_READY;
 8006260:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8006262:	3470      	adds	r4, #112	; 0x70
    huart->RxState = HAL_UART_STATE_READY;
 8006264:	60a3      	str	r3, [r4, #8]
    __HAL_UNLOCK(huart);
 8006266:	7020      	strb	r0, [r4, #0]
}
 8006268:	b007      	add	sp, #28
 800626a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    UART_MASK_COMPUTATION(huart);
 800626c:	21ff      	movs	r1, #255	; 0xff
 800626e:	e7e5      	b.n	800623c <HAL_UART_Receive+0x70>
 8006270:	2a00      	cmp	r2, #0
 8006272:	d104      	bne.n	800627e <HAL_UART_Receive+0xb2>
 8006274:	6921      	ldr	r1, [r4, #16]
 8006276:	2900      	cmp	r1, #0
 8006278:	d0f8      	beq.n	800626c <HAL_UART_Receive+0xa0>
 800627a:	217f      	movs	r1, #127	; 0x7f
 800627c:	e7de      	b.n	800623c <HAL_UART_Receive+0x70>
 800627e:	2180      	movs	r1, #128	; 0x80
 8006280:	0549      	lsls	r1, r1, #21
 8006282:	428a      	cmp	r2, r1
 8006284:	d104      	bne.n	8006290 <HAL_UART_Receive+0xc4>
 8006286:	6921      	ldr	r1, [r4, #16]
 8006288:	2900      	cmp	r1, #0
 800628a:	d0f6      	beq.n	800627a <HAL_UART_Receive+0xae>
 800628c:	213f      	movs	r1, #63	; 0x3f
 800628e:	e7d5      	b.n	800623c <HAL_UART_Receive+0x70>
 8006290:	801f      	strh	r7, [r3, #0]
 8006292:	e7d4      	b.n	800623e <HAL_UART_Receive+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006294:	9b05      	ldr	r3, [sp, #20]
 8006296:	2200      	movs	r2, #0
 8006298:	9300      	str	r3, [sp, #0]
 800629a:	2120      	movs	r1, #32
 800629c:	9b04      	ldr	r3, [sp, #16]
 800629e:	0020      	movs	r0, r4
 80062a0:	f7ff fefc 	bl	800609c <UART_WaitOnFlagUntilTimeout>
 80062a4:	2800      	cmp	r0, #0
 80062a6:	d110      	bne.n	80062ca <HAL_UART_Receive+0xfe>
 80062a8:	6823      	ldr	r3, [r4, #0]
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80062aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ac:	403b      	ands	r3, r7
      if (pdata8bits == NULL)
 80062ae:	2d00      	cmp	r5, #0
 80062b0:	d108      	bne.n	80062c4 <HAL_UART_Receive+0xf8>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80062b2:	8033      	strh	r3, [r6, #0]
        pdata16bits++;
 80062b4:	3602      	adds	r6, #2
      huart->RxXferCount--;
 80062b6:	9b03      	ldr	r3, [sp, #12]
 80062b8:	9a03      	ldr	r2, [sp, #12]
 80062ba:	881b      	ldrh	r3, [r3, #0]
 80062bc:	3b01      	subs	r3, #1
 80062be:	b29b      	uxth	r3, r3
 80062c0:	8013      	strh	r3, [r2, #0]
 80062c2:	e7c7      	b.n	8006254 <HAL_UART_Receive+0x88>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80062c4:	702b      	strb	r3, [r5, #0]
        pdata8bits++;
 80062c6:	3501      	adds	r5, #1
 80062c8:	e7f5      	b.n	80062b6 <HAL_UART_Receive+0xea>
        return HAL_TIMEOUT;
 80062ca:	2003      	movs	r0, #3
 80062cc:	e7cc      	b.n	8006268 <HAL_UART_Receive+0x9c>
 80062ce:	46c0      	nop			; (mov r8, r8)
 80062d0:	000001ff 	.word	0x000001ff

080062d4 <UART_CheckIdleState>:
{
 80062d4:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062d6:	2600      	movs	r6, #0
{
 80062d8:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062da:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 80062dc:	f7fd f814 	bl	8003308 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80062e0:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80062e2:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	071b      	lsls	r3, r3, #28
 80062e8:	d415      	bmi.n	8006316 <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80062ea:	6823      	ldr	r3, [r4, #0]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	075b      	lsls	r3, r3, #29
 80062f0:	d50a      	bpl.n	8006308 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80062f2:	2180      	movs	r1, #128	; 0x80
 80062f4:	4b0e      	ldr	r3, [pc, #56]	; (8006330 <UART_CheckIdleState+0x5c>)
 80062f6:	2200      	movs	r2, #0
 80062f8:	9300      	str	r3, [sp, #0]
 80062fa:	03c9      	lsls	r1, r1, #15
 80062fc:	002b      	movs	r3, r5
 80062fe:	0020      	movs	r0, r4
 8006300:	f7ff fecc 	bl	800609c <UART_WaitOnFlagUntilTimeout>
 8006304:	2800      	cmp	r0, #0
 8006306:	d111      	bne.n	800632c <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 8006308:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800630a:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800630c:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800630e:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8006310:	3470      	adds	r4, #112	; 0x70
 8006312:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 8006314:	e00b      	b.n	800632e <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006316:	2180      	movs	r1, #128	; 0x80
 8006318:	4b05      	ldr	r3, [pc, #20]	; (8006330 <UART_CheckIdleState+0x5c>)
 800631a:	0032      	movs	r2, r6
 800631c:	9300      	str	r3, [sp, #0]
 800631e:	0389      	lsls	r1, r1, #14
 8006320:	0003      	movs	r3, r0
 8006322:	0020      	movs	r0, r4
 8006324:	f7ff feba 	bl	800609c <UART_WaitOnFlagUntilTimeout>
 8006328:	2800      	cmp	r0, #0
 800632a:	d0de      	beq.n	80062ea <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 800632c:	2003      	movs	r0, #3
}
 800632e:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8006330:	01ffffff 	.word	0x01ffffff

08006334 <HAL_UART_Init>:
{
 8006334:	b510      	push	{r4, lr}
 8006336:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8006338:	d101      	bne.n	800633e <HAL_UART_Init+0xa>
    return HAL_ERROR;
 800633a:	2001      	movs	r0, #1
}
 800633c:	bd10      	pop	{r4, pc}
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800633e:	6981      	ldr	r1, [r0, #24]
 8006340:	6803      	ldr	r3, [r0, #0]
 8006342:	4a29      	ldr	r2, [pc, #164]	; (80063e8 <HAL_UART_Init+0xb4>)
 8006344:	2900      	cmp	r1, #0
 8006346:	d03e      	beq.n	80063c6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8006348:	4293      	cmp	r3, r2
 800634a:	d010      	beq.n	800636e <HAL_UART_Init+0x3a>
 800634c:	4a27      	ldr	r2, [pc, #156]	; (80063ec <HAL_UART_Init+0xb8>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d00d      	beq.n	800636e <HAL_UART_Init+0x3a>
 8006352:	4a27      	ldr	r2, [pc, #156]	; (80063f0 <HAL_UART_Init+0xbc>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d00a      	beq.n	800636e <HAL_UART_Init+0x3a>
 8006358:	4a26      	ldr	r2, [pc, #152]	; (80063f4 <HAL_UART_Init+0xc0>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d007      	beq.n	800636e <HAL_UART_Init+0x3a>
 800635e:	4a26      	ldr	r2, [pc, #152]	; (80063f8 <HAL_UART_Init+0xc4>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d004      	beq.n	800636e <HAL_UART_Init+0x3a>
 8006364:	2130      	movs	r1, #48	; 0x30
 8006366:	31ff      	adds	r1, #255	; 0xff
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 8006368:	4824      	ldr	r0, [pc, #144]	; (80063fc <HAL_UART_Init+0xc8>)
 800636a:	f001 f992 	bl	8007692 <assert_failed>
  if (huart->gState == HAL_UART_STATE_RESET)
 800636e:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8006370:	2b00      	cmp	r3, #0
 8006372:	d105      	bne.n	8006380 <HAL_UART_Init+0x4c>
    huart->Lock = HAL_UNLOCKED;
 8006374:	0022      	movs	r2, r4
 8006376:	3270      	adds	r2, #112	; 0x70
 8006378:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 800637a:	0020      	movs	r0, r4
 800637c:	f002 f808 	bl	8008390 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8006380:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8006382:	2101      	movs	r1, #1
 8006384:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8006386:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8006388:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800638a:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 800638c:	438b      	bics	r3, r1
 800638e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006390:	f7ff fc02 	bl	8005b98 <UART_SetConfig>
 8006394:	2801      	cmp	r0, #1
 8006396:	d0d0      	beq.n	800633a <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006398:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800639a:	2b00      	cmp	r3, #0
 800639c:	d002      	beq.n	80063a4 <HAL_UART_Init+0x70>
    UART_AdvFeatureConfig(huart);
 800639e:	0020      	movs	r0, r4
 80063a0:	f7ff fd9e 	bl	8005ee0 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063a4:	6823      	ldr	r3, [r4, #0]
 80063a6:	4916      	ldr	r1, [pc, #88]	; (8006400 <HAL_UART_Init+0xcc>)
 80063a8:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 80063aa:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063ac:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063ae:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063b0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063b2:	689a      	ldr	r2, [r3, #8]
 80063b4:	438a      	bics	r2, r1
 80063b6:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80063b8:	2201      	movs	r2, #1
 80063ba:	6819      	ldr	r1, [r3, #0]
 80063bc:	430a      	orrs	r2, r1
 80063be:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80063c0:	f7ff ff88 	bl	80062d4 <UART_CheckIdleState>
 80063c4:	e7ba      	b.n	800633c <HAL_UART_Init+0x8>
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d0d1      	beq.n	800636e <HAL_UART_Init+0x3a>
 80063ca:	4a08      	ldr	r2, [pc, #32]	; (80063ec <HAL_UART_Init+0xb8>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d0ce      	beq.n	800636e <HAL_UART_Init+0x3a>
 80063d0:	4a07      	ldr	r2, [pc, #28]	; (80063f0 <HAL_UART_Init+0xbc>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d0cb      	beq.n	800636e <HAL_UART_Init+0x3a>
 80063d6:	4a07      	ldr	r2, [pc, #28]	; (80063f4 <HAL_UART_Init+0xc0>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d0c8      	beq.n	800636e <HAL_UART_Init+0x3a>
 80063dc:	4a06      	ldr	r2, [pc, #24]	; (80063f8 <HAL_UART_Init+0xc4>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d0c5      	beq.n	800636e <HAL_UART_Init+0x3a>
 80063e2:	219a      	movs	r1, #154	; 0x9a
 80063e4:	0049      	lsls	r1, r1, #1
 80063e6:	e7bf      	b.n	8006368 <HAL_UART_Init+0x34>
 80063e8:	40013800 	.word	0x40013800
 80063ec:	40004400 	.word	0x40004400
 80063f0:	40004c00 	.word	0x40004c00
 80063f4:	40005000 	.word	0x40005000
 80063f8:	40004800 	.word	0x40004800
 80063fc:	0800c03b 	.word	0x0800c03b
 8006400:	ffffb7ff 	.word	0xffffb7ff

08006404 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006404:	4770      	bx	lr
	...

08006408 <hexDec>:
	}

	return decimal;
}

int hexDec(char *hex) {
 8006408:	b5f0      	push	{r4, r5, r6, r7, lr}
	int i = 0;
	int val = 0;
	int len;

	int decimal = 0;
 800640a:	2400      	movs	r4, #0
int hexDec(char *hex) {
 800640c:	b085      	sub	sp, #20
 800640e:	9003      	str	r0, [sp, #12]

	/* Find the length of total number of hex digit */
	len = strlen(hex);
 8006410:	f7f9 fe7a 	bl	8000108 <strlen>
	len--;

	/*
	 * Iterate over each hex digit
	 */
	for (i = 0; i < strlen(hex); i++) {
 8006414:	0025      	movs	r5, r4
	len--;
 8006416:	1e43      	subs	r3, r0, #1
 8006418:	9302      	str	r3, [sp, #8]
	int val = 0;
 800641a:	9401      	str	r4, [sp, #4]
	for (i = 0; i < strlen(hex); i++) {
 800641c:	9803      	ldr	r0, [sp, #12]
 800641e:	f7f9 fe73 	bl	8000108 <strlen>
 8006422:	42a8      	cmp	r0, r5
 8006424:	d802      	bhi.n	800642c <hexDec+0x24>

		decimal += val * pow(16, len);
		len--;
	}
	return decimal;
}
 8006426:	0020      	movs	r0, r4
 8006428:	b005      	add	sp, #20
 800642a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (hex[i] >= '0' && hex[i] <= '9') {
 800642c:	9b03      	ldr	r3, [sp, #12]
 800642e:	5d5b      	ldrb	r3, [r3, r5]
 8006430:	001a      	movs	r2, r3
 8006432:	3a30      	subs	r2, #48	; 0x30
 8006434:	b2d1      	uxtb	r1, r2
 8006436:	2909      	cmp	r1, #9
 8006438:	d825      	bhi.n	8006486 <hexDec+0x7e>
			val = hex[i] - 48;
 800643a:	9201      	str	r2, [sp, #4]
		decimal += val * pow(16, len);
 800643c:	9802      	ldr	r0, [sp, #8]
 800643e:	f7fc fdaf 	bl	8002fa0 <__aeabi_i2d>
 8006442:	0002      	movs	r2, r0
 8006444:	000b      	movs	r3, r1
 8006446:	2000      	movs	r0, #0
 8006448:	4915      	ldr	r1, [pc, #84]	; (80064a0 <hexDec+0x98>)
 800644a:	f004 f97d 	bl	800a748 <pow>
 800644e:	0006      	movs	r6, r0
 8006450:	000f      	movs	r7, r1
 8006452:	9801      	ldr	r0, [sp, #4]
 8006454:	f7fc fda4 	bl	8002fa0 <__aeabi_i2d>
 8006458:	0032      	movs	r2, r6
 800645a:	003b      	movs	r3, r7
 800645c:	f7fb ffb6 	bl	80023cc <__aeabi_dmul>
 8006460:	0006      	movs	r6, r0
 8006462:	0020      	movs	r0, r4
 8006464:	000f      	movs	r7, r1
 8006466:	f7fc fd9b 	bl	8002fa0 <__aeabi_i2d>
 800646a:	000b      	movs	r3, r1
 800646c:	0002      	movs	r2, r0
 800646e:	0039      	movs	r1, r7
 8006470:	0030      	movs	r0, r6
 8006472:	f7fb f867 	bl	8001544 <__aeabi_dadd>
 8006476:	f7fc fd5f 	bl	8002f38 <__aeabi_d2iz>
		len--;
 800647a:	9b02      	ldr	r3, [sp, #8]
		decimal += val * pow(16, len);
 800647c:	0004      	movs	r4, r0
		len--;
 800647e:	3b01      	subs	r3, #1
 8006480:	9302      	str	r3, [sp, #8]
	for (i = 0; i < strlen(hex); i++) {
 8006482:	3501      	adds	r5, #1
 8006484:	e7ca      	b.n	800641c <hexDec+0x14>
		} else if (hex[i] >= 'a' && hex[i] <= 'f') {
 8006486:	001a      	movs	r2, r3
 8006488:	3a61      	subs	r2, #97	; 0x61
 800648a:	2a05      	cmp	r2, #5
 800648c:	d802      	bhi.n	8006494 <hexDec+0x8c>
			val = hex[i] - 97 + 10;
 800648e:	3b57      	subs	r3, #87	; 0x57
			val = hex[i] - 65 + 10;
 8006490:	9301      	str	r3, [sp, #4]
 8006492:	e7d3      	b.n	800643c <hexDec+0x34>
		} else if (hex[i] >= 'A' && hex[i] <= 'F') {
 8006494:	001a      	movs	r2, r3
 8006496:	3a41      	subs	r2, #65	; 0x41
 8006498:	2a05      	cmp	r2, #5
 800649a:	d8cf      	bhi.n	800643c <hexDec+0x34>
			val = hex[i] - 65 + 10;
 800649c:	3b37      	subs	r3, #55	; 0x37
 800649e:	e7f7      	b.n	8006490 <hexDec+0x88>
 80064a0:	40300000 	.word	0x40300000

080064a4 <decHex>:

void decHex(uint32_t number, char buff[7]) {
 80064a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064a6:	000d      	movs	r5, r1
 80064a8:	2400      	movs	r4, #0

	char hex[7]; /*bcoz it contains characters A to F*/
	memset(buff, 0x00, 7);//sizeof(buff));
 80064aa:	2207      	movs	r2, #7
 80064ac:	2100      	movs	r1, #0
void decHex(uint32_t number, char buff[7]) {
 80064ae:	0006      	movs	r6, r0
	memset(buff, 0x00, 7);//sizeof(buff));
 80064b0:	0028      	movs	r0, r5
 80064b2:	f002 f950 	bl	8008756 <memset>
	memset(hex, 0x00, 7);//sizeof(buff));
 80064b6:	2207      	movs	r2, #7
 80064b8:	2100      	movs	r1, #0
 80064ba:	4668      	mov	r0, sp
 80064bc:	f002 f94b 	bl	8008756 <memset>
	int cnt, i;
	cnt = 0; /*initialize index to zero*/
	if (number == 0) {
 80064c0:	42a6      	cmp	r6, r4
 80064c2:	d107      	bne.n	80064d4 <decHex+0x30>
		strcpy(buff, "0");
 80064c4:	491b      	ldr	r1, [pc, #108]	; (8006534 <decHex+0x90>)
 80064c6:	0028      	movs	r0, r5
 80064c8:	f002 fa15 	bl	80088f6 <strcpy>
			hex[cnt] = (number % 16) + 0x30; /*converted into char value*/
		}
		number = number / 16;
		cnt++;
	}
	for (i = (cnt - 1); i >= 0; i--) {
 80064cc:	3c01      	subs	r4, #1
 80064ce:	1c63      	adds	r3, r4, #1
 80064d0:	d129      	bne.n	8006526 <decHex+0x82>
		int j = cnt - 1 - i;
		buff[j] = hex[i];
	}
}
 80064d2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
			hex[cnt] = 'F';
 80064d4:	2246      	movs	r2, #70	; 0x46
			hex[cnt] = 'E';
 80064d6:	2145      	movs	r1, #69	; 0x45
			hex[cnt] = 'D';
 80064d8:	2744      	movs	r7, #68	; 0x44
		switch (number % 16) {
 80064da:	230f      	movs	r3, #15
 80064dc:	0030      	movs	r0, r6
 80064de:	4018      	ands	r0, r3
 80064e0:	3b19      	subs	r3, #25
 80064e2:	469c      	mov	ip, r3
 80064e4:	4484      	add	ip, r0
 80064e6:	4663      	mov	r3, ip
 80064e8:	2b05      	cmp	r3, #5
 80064ea:	d81a      	bhi.n	8006522 <decHex+0x7e>
 80064ec:	4660      	mov	r0, ip
 80064ee:	f7f9 fe1d 	bl	800012c <__gnu_thumb1_case_uqi>
 80064f2:	0703      	.short	0x0703
 80064f4:	15120b09 	.word	0x15120b09
			hex[cnt] = 'A';
 80064f8:	2041      	movs	r0, #65	; 0x41
			hex[cnt] = (number % 16) + 0x30; /*converted into char value*/
 80064fa:	466b      	mov	r3, sp
 80064fc:	5518      	strb	r0, [r3, r4]
 80064fe:	e005      	b.n	800650c <decHex+0x68>
			hex[cnt] = 'B';
 8006500:	2042      	movs	r0, #66	; 0x42
 8006502:	e7fa      	b.n	80064fa <decHex+0x56>
			hex[cnt] = 'C';
 8006504:	2043      	movs	r0, #67	; 0x43
 8006506:	e7f8      	b.n	80064fa <decHex+0x56>
			hex[cnt] = 'D';
 8006508:	466b      	mov	r3, sp
 800650a:	551f      	strb	r7, [r3, r4]
		number = number / 16;
 800650c:	0936      	lsrs	r6, r6, #4
		cnt++;
 800650e:	3401      	adds	r4, #1
	while (number > 0) {
 8006510:	2e00      	cmp	r6, #0
 8006512:	d1e2      	bne.n	80064da <decHex+0x36>
 8006514:	e7da      	b.n	80064cc <decHex+0x28>
			hex[cnt] = 'E';
 8006516:	466b      	mov	r3, sp
 8006518:	5519      	strb	r1, [r3, r4]
			break;
 800651a:	e7f7      	b.n	800650c <decHex+0x68>
			hex[cnt] = 'F';
 800651c:	466b      	mov	r3, sp
 800651e:	551a      	strb	r2, [r3, r4]
			break;
 8006520:	e7f4      	b.n	800650c <decHex+0x68>
			hex[cnt] = (number % 16) + 0x30; /*converted into char value*/
 8006522:	3030      	adds	r0, #48	; 0x30
 8006524:	e7e9      	b.n	80064fa <decHex+0x56>
		buff[j] = hex[i];
 8006526:	466b      	mov	r3, sp
 8006528:	5d1b      	ldrb	r3, [r3, r4]
	for (i = (cnt - 1); i >= 0; i--) {
 800652a:	3c01      	subs	r4, #1
		buff[j] = hex[i];
 800652c:	702b      	strb	r3, [r5, #0]
 800652e:	3501      	adds	r5, #1
 8006530:	e7cd      	b.n	80064ce <decHex+0x2a>
 8006532:	46c0      	nop			; (mov r8, r8)
 8006534:	0800c08c 	.word	0x0800c08c

08006538 <hexBin>:
		++ret;
	}
	return ret;
}

void hexBin(char *hex, char *dec) {
 8006538:	b570      	push	{r4, r5, r6, lr}
 800653a:	0006      	movs	r6, r0

	int i = 0;
	memset(dec, '\0', strlen(dec));
 800653c:	0008      	movs	r0, r1
void hexBin(char *hex, char *dec) {
 800653e:	000c      	movs	r4, r1
	memset(dec, '\0', strlen(dec));
 8006540:	f7f9 fde2 	bl	8000108 <strlen>
 8006544:	2100      	movs	r1, #0
 8006546:	0002      	movs	r2, r0
 8006548:	0020      	movs	r0, r4
 800654a:	f002 f904 	bl	8008756 <memset>

	/* Extract first digit and find binary of each hex digit */
	for (i = 0; i < strlen(hex); i++) {
 800654e:	2500      	movs	r5, #0
 8006550:	0030      	movs	r0, r6
 8006552:	f7f9 fdd9 	bl	8000108 <strlen>
 8006556:	42a8      	cmp	r0, r5
 8006558:	d800      	bhi.n	800655c <hexBin+0x24>
			break;
		default:
			break;
		}
	}
}
 800655a:	bd70      	pop	{r4, r5, r6, pc}
		switch (hex[i]) {
 800655c:	5d70      	ldrb	r0, [r6, r5]
 800655e:	3830      	subs	r0, #48	; 0x30
 8006560:	2836      	cmp	r0, #54	; 0x36
 8006562:	d821      	bhi.n	80065a8 <hexBin+0x70>
 8006564:	f7f9 fde2 	bl	800012c <__gnu_thumb1_case_uqi>
 8006568:	2624221c 	.word	0x2624221c
 800656c:	2e2c2a28 	.word	0x2e2c2a28
 8006570:	20203230 	.word	0x20203230
 8006574:	20202020 	.word	0x20202020
 8006578:	38363420 	.word	0x38363420
 800657c:	203e3c3a 	.word	0x203e3c3a
 8006580:	20202020 	.word	0x20202020
 8006584:	20202020 	.word	0x20202020
 8006588:	20202020 	.word	0x20202020
 800658c:	20202020 	.word	0x20202020
 8006590:	20202020 	.word	0x20202020
 8006594:	20202020 	.word	0x20202020
 8006598:	38363420 	.word	0x38363420
 800659c:	3c3a      	.short	0x3c3a
 800659e:	3e          	.byte	0x3e
 800659f:	00          	.byte	0x00
			strcat(dec, "0000");
 80065a0:	4911      	ldr	r1, [pc, #68]	; (80065e8 <hexBin+0xb0>)
			strcat(dec, "1111");
 80065a2:	0020      	movs	r0, r4
 80065a4:	f002 f99a 	bl	80088dc <strcat>
	for (i = 0; i < strlen(hex); i++) {
 80065a8:	3501      	adds	r5, #1
 80065aa:	e7d1      	b.n	8006550 <hexBin+0x18>
			strcat(dec, "0001");
 80065ac:	490f      	ldr	r1, [pc, #60]	; (80065ec <hexBin+0xb4>)
 80065ae:	e7f8      	b.n	80065a2 <hexBin+0x6a>
			strcat(dec, "0010");
 80065b0:	490f      	ldr	r1, [pc, #60]	; (80065f0 <hexBin+0xb8>)
 80065b2:	e7f6      	b.n	80065a2 <hexBin+0x6a>
			strcat(dec, "0011");
 80065b4:	490f      	ldr	r1, [pc, #60]	; (80065f4 <hexBin+0xbc>)
 80065b6:	e7f4      	b.n	80065a2 <hexBin+0x6a>
			strcat(dec, "0100");
 80065b8:	490f      	ldr	r1, [pc, #60]	; (80065f8 <hexBin+0xc0>)
 80065ba:	e7f2      	b.n	80065a2 <hexBin+0x6a>
			strcat(dec, "0101");
 80065bc:	490f      	ldr	r1, [pc, #60]	; (80065fc <hexBin+0xc4>)
 80065be:	e7f0      	b.n	80065a2 <hexBin+0x6a>
			strcat(dec, "0110");
 80065c0:	490f      	ldr	r1, [pc, #60]	; (8006600 <hexBin+0xc8>)
 80065c2:	e7ee      	b.n	80065a2 <hexBin+0x6a>
			strcat(dec, "0111");
 80065c4:	490f      	ldr	r1, [pc, #60]	; (8006604 <hexBin+0xcc>)
 80065c6:	e7ec      	b.n	80065a2 <hexBin+0x6a>
			strcat(dec, "1000");
 80065c8:	490f      	ldr	r1, [pc, #60]	; (8006608 <hexBin+0xd0>)
 80065ca:	e7ea      	b.n	80065a2 <hexBin+0x6a>
			strcat(dec, "1001");
 80065cc:	490f      	ldr	r1, [pc, #60]	; (800660c <hexBin+0xd4>)
 80065ce:	e7e8      	b.n	80065a2 <hexBin+0x6a>
			strcat(dec, "1010");
 80065d0:	490f      	ldr	r1, [pc, #60]	; (8006610 <hexBin+0xd8>)
 80065d2:	e7e6      	b.n	80065a2 <hexBin+0x6a>
			strcat(dec, "1011");
 80065d4:	490f      	ldr	r1, [pc, #60]	; (8006614 <hexBin+0xdc>)
 80065d6:	e7e4      	b.n	80065a2 <hexBin+0x6a>
			strcat(dec, "1100");
 80065d8:	490f      	ldr	r1, [pc, #60]	; (8006618 <hexBin+0xe0>)
 80065da:	e7e2      	b.n	80065a2 <hexBin+0x6a>
			strcat(dec, "1101");
 80065dc:	490f      	ldr	r1, [pc, #60]	; (800661c <hexBin+0xe4>)
 80065de:	e7e0      	b.n	80065a2 <hexBin+0x6a>
			strcat(dec, "1110");
 80065e0:	490f      	ldr	r1, [pc, #60]	; (8006620 <hexBin+0xe8>)
 80065e2:	e7de      	b.n	80065a2 <hexBin+0x6a>
			strcat(dec, "1111");
 80065e4:	490f      	ldr	r1, [pc, #60]	; (8006624 <hexBin+0xec>)
 80065e6:	e7dc      	b.n	80065a2 <hexBin+0x6a>
 80065e8:	0800c089 	.word	0x0800c089
 80065ec:	0800c08e 	.word	0x0800c08e
 80065f0:	0800c093 	.word	0x0800c093
 80065f4:	0800c098 	.word	0x0800c098
 80065f8:	0800c09d 	.word	0x0800c09d
 80065fc:	0800c0a2 	.word	0x0800c0a2
 8006600:	0800c0a7 	.word	0x0800c0a7
 8006604:	0800c0ac 	.word	0x0800c0ac
 8006608:	0800c0b1 	.word	0x0800c0b1
 800660c:	0800c0b6 	.word	0x0800c0b6
 8006610:	0800c0bb 	.word	0x0800c0bb
 8006614:	0800c0c0 	.word	0x0800c0c0
 8006618:	0800c0c5 	.word	0x0800c0c5
 800661c:	0800c0ca 	.word	0x0800c0ca
 8006620:	0800c0cf 	.word	0x0800c0cf
 8006624:	0800c0d4 	.word	0x0800c0d4

08006628 <binaryToDec>:

int binaryToDec(int num) {
 8006628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800662a:	0004      	movs	r4, r0
	int decimal_val = 0, base = 1, rem = 0;
 800662c:	2601      	movs	r6, #1
 800662e:	2500      	movs	r5, #0

	//printf("Enter a binary number(1s and 0s) \n");
	//scanf("%d", &num); /* maximum five digits */
	//int binary_val = num;
	while (num > 0) {
		rem = num % 10;
 8006630:	270a      	movs	r7, #10
	while (num > 0) {
 8006632:	2c00      	cmp	r4, #0
 8006634:	dc01      	bgt.n	800663a <binaryToDec+0x12>
		decimal_val = decimal_val + rem * base;
		num = num / 10;
		base = base * 2;
	}
	return decimal_val;
}
 8006636:	0028      	movs	r0, r5
 8006638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		rem = num % 10;
 800663a:	0020      	movs	r0, r4
 800663c:	0039      	movs	r1, r7
 800663e:	f7f9 fef9 	bl	8000434 <__aeabi_idivmod>
		decimal_val = decimal_val + rem * base;
 8006642:	4371      	muls	r1, r6
		num = num / 10;
 8006644:	0020      	movs	r0, r4
		decimal_val = decimal_val + rem * base;
 8006646:	186d      	adds	r5, r5, r1
		num = num / 10;
 8006648:	0039      	movs	r1, r7
 800664a:	f7f9 fe0d 	bl	8000268 <__divsi3>
		base = base * 2;
 800664e:	0076      	lsls	r6, r6, #1
		num = num / 10;
 8006650:	0004      	movs	r4, r0
 8006652:	e7ee      	b.n	8006632 <binaryToDec+0xa>

08006654 <RemoveSpaces>:
	return novoValor;
}
//########################## ENCODER AUXILIAR PAYLOAD ###############################
void RemoveSpaces(char source[]) {
	//int tam = strlen(source);
	char* i = source;
 8006654:	0002      	movs	r2, r0
	char* j = source;

	while (*j != 0) {
 8006656:	7803      	ldrb	r3, [r0, #0]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d101      	bne.n	8006660 <RemoveSpaces+0xc>
		*i = *j++;
		if (*i != ' ')
			i++;
	}
	*i = 0;
 800665c:	7013      	strb	r3, [r2, #0]

}
 800665e:	4770      	bx	lr
		*i = *j++;
 8006660:	7013      	strb	r3, [r2, #0]
			i++;
 8006662:	3b20      	subs	r3, #32
 8006664:	1e59      	subs	r1, r3, #1
 8006666:	418b      	sbcs	r3, r1
		*i = *j++;
 8006668:	3001      	adds	r0, #1
			i++;
 800666a:	18d2      	adds	r2, r2, r3
 800666c:	e7f3      	b.n	8006656 <RemoveSpaces+0x2>

0800666e <check_size_info>:

void check_size_info(int size, char*buff) {
 800666e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006670:	000c      	movs	r4, r1
	if(size == 2){
 8006672:	2802      	cmp	r0, #2
 8006674:	d10c      	bne.n	8006690 <check_size_info+0x22>
		char dado[4] = "";
 8006676:	2300      	movs	r3, #0
		switch (strlen(buff)) {
 8006678:	0008      	movs	r0, r1
		char dado[4] = "";
 800667a:	9300      	str	r3, [sp, #0]
		switch (strlen(buff)) {
 800667c:	f7f9 fd44 	bl	8000108 <strlen>
 8006680:	2801      	cmp	r0, #1
 8006682:	d052      	beq.n	800672a <check_size_info+0xbc>
 8006684:	2802      	cmp	r0, #2
 8006686:	d002      	beq.n	800668e <check_size_info+0x20>
			strcpy(buff, dado);*/
			break;
/*		case (3):
			break;*/
		default:
			buff[0] = 48;
 8006688:	2330      	movs	r3, #48	; 0x30
 800668a:	7023      	strb	r3, [r4, #0]
			buff[1] = 48;
 800668c:	7063      	strb	r3, [r4, #1]
			buff[6] = 0;
			break;
		}

		}
}
 800668e:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
		else if (size==4){
 8006690:	2804      	cmp	r0, #4
 8006692:	d114      	bne.n	80066be <check_size_info+0x50>
		char dado[5] = "";
 8006694:	2500      	movs	r5, #0
 8006696:	466b      	mov	r3, sp
		switch (strlen(buff)) {
 8006698:	0008      	movs	r0, r1
		char dado[5] = "";
 800669a:	9500      	str	r5, [sp, #0]
 800669c:	711d      	strb	r5, [r3, #4]
		switch (strlen(buff)) {
 800669e:	f7f9 fd33 	bl	8000108 <strlen>
 80066a2:	3801      	subs	r0, #1
 80066a4:	2803      	cmp	r0, #3
 80066a6:	d803      	bhi.n	80066b0 <check_size_info+0x42>
 80066a8:	f7f9 fd36 	bl	8000118 <__gnu_thumb1_case_sqi>
 80066ac:	f13f3a34 	.word	0xf13f3a34
			buff[0] = 48;
 80066b0:	2330      	movs	r3, #48	; 0x30
			buff[4] = 0;
 80066b2:	7125      	strb	r5, [r4, #4]
			buff[0] = 48;
 80066b4:	7023      	strb	r3, [r4, #0]
			buff[1] = 48;
 80066b6:	7063      	strb	r3, [r4, #1]
			buff[2] = 48;
 80066b8:	70a3      	strb	r3, [r4, #2]
			buff[3] = 48;
 80066ba:	70e3      	strb	r3, [r4, #3]
			break;
 80066bc:	e7e7      	b.n	800668e <check_size_info+0x20>
		else if (size==6){
 80066be:	2806      	cmp	r0, #6
 80066c0:	d1e5      	bne.n	800668e <check_size_info+0x20>
		char dado[7] = "";
 80066c2:	2500      	movs	r5, #0
 80066c4:	2203      	movs	r2, #3
 80066c6:	0029      	movs	r1, r5
 80066c8:	a801      	add	r0, sp, #4
 80066ca:	9500      	str	r5, [sp, #0]
 80066cc:	f002 f843 	bl	8008756 <memset>
		switch (strlen(buff)) {
 80066d0:	0020      	movs	r0, r4
 80066d2:	f7f9 fd19 	bl	8000108 <strlen>
 80066d6:	3801      	subs	r0, #1
 80066d8:	2805      	cmp	r0, #5
 80066da:	d82a      	bhi.n	8006732 <check_size_info+0xc4>
 80066dc:	f7f9 fd1c 	bl	8000118 <__gnu_thumb1_case_sqi>
 80066e0:	201a1303 	.word	0x201a1303
 80066e4:	d725      	.short	0xd725
			dado[0] = 48;
 80066e6:	2330      	movs	r3, #48	; 0x30
 80066e8:	466a      	mov	r2, sp
 80066ea:	7013      	strb	r3, [r2, #0]
			dado[1] = 48;
 80066ec:	7053      	strb	r3, [r2, #1]
			dado[2] = 48;
 80066ee:	7093      	strb	r3, [r2, #2]
			dado[3] = 48;
 80066f0:	70d3      	strb	r3, [r2, #3]
			dado[4] = 48;
 80066f2:	7113      	strb	r3, [r2, #4]
			strcat(dado, buff);
 80066f4:	0021      	movs	r1, r4
 80066f6:	4668      	mov	r0, sp
 80066f8:	f002 f8f0 	bl	80088dc <strcat>
			strcpy(buff, dado);
 80066fc:	4669      	mov	r1, sp
 80066fe:	0020      	movs	r0, r4
 8006700:	f002 f8f9 	bl	80088f6 <strcpy>
			break;
 8006704:	e7c3      	b.n	800668e <check_size_info+0x20>
			dado[0] = 48;
 8006706:	2330      	movs	r3, #48	; 0x30
 8006708:	466a      	mov	r2, sp
 800670a:	7013      	strb	r3, [r2, #0]
			dado[1] = 48;
 800670c:	7053      	strb	r3, [r2, #1]
			dado[2] = 48;
 800670e:	7093      	strb	r3, [r2, #2]
			dado[3] = 48;
 8006710:	70d3      	strb	r3, [r2, #3]
 8006712:	e7ef      	b.n	80066f4 <check_size_info+0x86>
			dado[0] = 48;
 8006714:	2330      	movs	r3, #48	; 0x30
 8006716:	466a      	mov	r2, sp
 8006718:	7013      	strb	r3, [r2, #0]
			dado[1] = 48;
 800671a:	7053      	strb	r3, [r2, #1]
			dado[2] = 48;
 800671c:	7093      	strb	r3, [r2, #2]
 800671e:	e7e9      	b.n	80066f4 <check_size_info+0x86>
			dado[0] = 48;
 8006720:	2330      	movs	r3, #48	; 0x30
 8006722:	466a      	mov	r2, sp
 8006724:	7013      	strb	r3, [r2, #0]
			dado[1] = 48;
 8006726:	7053      	strb	r3, [r2, #1]
 8006728:	e7e4      	b.n	80066f4 <check_size_info+0x86>
			dado[0] = 48;
 800672a:	2330      	movs	r3, #48	; 0x30
 800672c:	466a      	mov	r2, sp
 800672e:	7013      	strb	r3, [r2, #0]
 8006730:	e7e0      	b.n	80066f4 <check_size_info+0x86>
			buff[0] = 48;
 8006732:	2330      	movs	r3, #48	; 0x30
			buff[6] = 0;
 8006734:	71a5      	strb	r5, [r4, #6]
			buff[0] = 48;
 8006736:	7023      	strb	r3, [r4, #0]
			buff[1] = 48;
 8006738:	7063      	strb	r3, [r4, #1]
			buff[2] = 48;
 800673a:	70a3      	strb	r3, [r4, #2]
			buff[3] = 48;
 800673c:	70e3      	strb	r3, [r4, #3]
			buff[4] = 48;
 800673e:	7123      	strb	r3, [r4, #4]
			buff[5] = 48;
 8006740:	7163      	strb	r3, [r4, #5]
}
 8006742:	e7a4      	b.n	800668e <check_size_info+0x20>

08006744 <fn_encoder_report_frame>:
void fn_encoder_report_frame(char * frame){
 8006744:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
		char buffer_frame[7] = { 0 };
 8006746:	2207      	movs	r2, #7
void fn_encoder_report_frame(char * frame){
 8006748:	0004      	movs	r4, r0
		char buffer_frame[7] = { 0 };
 800674a:	2100      	movs	r1, #0
 800674c:	a802      	add	r0, sp, #8
 800674e:	f002 f802 	bl	8008756 <memset>
		char header_char[2] = "2";
 8006752:	2332      	movs	r3, #50	; 0x32
 8006754:	ad01      	add	r5, sp, #4
		fn_fprint("SEND REPORT FRAME:  ");
 8006756:	482b      	ldr	r0, [pc, #172]	; (8006804 <fn_encoder_report_frame+0xc0>)
		char header_char[2] = "2";
 8006758:	802b      	strh	r3, [r5, #0]
		fn_fprint("SEND REPORT FRAME:  ");
 800675a:	f000 ff07 	bl	800756c <fn_fprint>
		check_size_info(2, header_char);
 800675e:	0029      	movs	r1, r5
 8006760:	2002      	movs	r0, #2
 8006762:	f7ff ff84 	bl	800666e <check_size_info>
		strcat(frame, header_char);
 8006766:	0029      	movs	r1, r5
 8006768:	0020      	movs	r0, r4
 800676a:	f002 f8b7 	bl	80088dc <strcat>
		decHex(st_data_sensor_e.battery, buffer_frame);
 800676e:	4d26      	ldr	r5, [pc, #152]	; (8006808 <fn_encoder_report_frame+0xc4>)
 8006770:	a902      	add	r1, sp, #8
 8006772:	6868      	ldr	r0, [r5, #4]
 8006774:	f7ff fe96 	bl	80064a4 <decHex>
		check_size_info(2, buffer_frame);
 8006778:	a902      	add	r1, sp, #8
 800677a:	2002      	movs	r0, #2
 800677c:	f7ff ff77 	bl	800666e <check_size_info>
		strcat(frame, buffer_frame);
 8006780:	a902      	add	r1, sp, #8
 8006782:	0020      	movs	r0, r4
 8006784:	f002 f8aa 	bl	80088dc <strcat>
		decHex(st_data_sensor_e.temperature, buffer_frame);
 8006788:	68e8      	ldr	r0, [r5, #12]
 800678a:	a902      	add	r1, sp, #8
 800678c:	f7ff fe8a 	bl	80064a4 <decHex>
		check_size_info(2, buffer_frame);
 8006790:	a902      	add	r1, sp, #8
 8006792:	2002      	movs	r0, #2
 8006794:	f7ff ff6b 	bl	800666e <check_size_info>
		strcat(frame, buffer_frame);
 8006798:	a902      	add	r1, sp, #8
 800679a:	0020      	movs	r0, r4
 800679c:	f002 f89e 	bl	80088dc <strcat>
		decHex(st_data_sensor_e.latitude, buffer_frame);
 80067a0:	6928      	ldr	r0, [r5, #16]
 80067a2:	a902      	add	r1, sp, #8
 80067a4:	f7ff fe7e 	bl	80064a4 <decHex>
		check_size_info(6, buffer_frame);
 80067a8:	a902      	add	r1, sp, #8
 80067aa:	2006      	movs	r0, #6
 80067ac:	f7ff ff5f 	bl	800666e <check_size_info>
		strcat(frame, buffer_frame);
 80067b0:	a902      	add	r1, sp, #8
 80067b2:	0020      	movs	r0, r4
 80067b4:	f002 f892 	bl	80088dc <strcat>
		decHex(st_data_sensor_e.longitude, buffer_frame);
 80067b8:	6968      	ldr	r0, [r5, #20]
 80067ba:	a902      	add	r1, sp, #8
 80067bc:	f7ff fe72 	bl	80064a4 <decHex>
		check_size_info(6, buffer_frame);
 80067c0:	a902      	add	r1, sp, #8
 80067c2:	2006      	movs	r0, #6
 80067c4:	f7ff ff53 	bl	800666e <check_size_info>
		strcat(frame, buffer_frame);
 80067c8:	a902      	add	r1, sp, #8
 80067ca:	0020      	movs	r0, r4
 80067cc:	f002 f886 	bl	80088dc <strcat>
		strcat(frame, "0");
 80067d0:	4e0e      	ldr	r6, [pc, #56]	; (800680c <fn_encoder_report_frame+0xc8>)
 80067d2:	0020      	movs	r0, r4
 80067d4:	0031      	movs	r1, r6
 80067d6:	f002 f881 	bl	80088dc <strcat>
		decHex(st_data_sensor_e.volume, buffer_frame);
 80067da:	69e8      	ldr	r0, [r5, #28]
 80067dc:	a902      	add	r1, sp, #8
 80067de:	f7ff fe61 	bl	80064a4 <decHex>
		strcat(frame, buffer_frame);
 80067e2:	a902      	add	r1, sp, #8
 80067e4:	0020      	movs	r0, r4
 80067e6:	f002 f879 	bl	80088dc <strcat>
		decHex(st_data_sensor_e.angle, buffer_frame);
 80067ea:	6828      	ldr	r0, [r5, #0]
 80067ec:	a902      	add	r1, sp, #8
 80067ee:	f7ff fe59 	bl	80064a4 <decHex>
		strcat(frame, buffer_frame);
 80067f2:	a902      	add	r1, sp, #8
 80067f4:	0020      	movs	r0, r4
 80067f6:	f002 f871 	bl	80088dc <strcat>
		strcat(frame, "0");
 80067fa:	0031      	movs	r1, r6
 80067fc:	0020      	movs	r0, r4
 80067fe:	f002 f86d 	bl	80088dc <strcat>
}
 8006802:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
 8006804:	0800c074 	.word	0x0800c074
 8006808:	20000250 	.word	0x20000250
 800680c:	0800c08c 	.word	0x0800c08c

08006810 <fn_get_seconsForTimeStemp>:

int fn_get_seconsForTimeStemp(int TS_Total) {
 8006810:	b570      	push	{r4, r5, r6, lr}
	//TS_Total = 355195;
	int TS_hour, TS_day, TS_minute, TS_secons;
	float TS_hour_aux, TS_day_aux, TS_minute_aux;

	TS_day_aux = TS_Total / 1440.000;
 8006812:	f7fc fbc5 	bl	8002fa0 <__aeabi_i2d>
 8006816:	2200      	movs	r2, #0
 8006818:	4b14      	ldr	r3, [pc, #80]	; (800686c <fn_get_seconsForTimeStemp+0x5c>)
 800681a:	f7fb f9a3 	bl	8001b64 <__aeabi_ddiv>
 800681e:	f7fc fc8b 	bl	8003138 <__aeabi_d2f>
 8006822:	1c04      	adds	r4, r0, #0
	TS_day = TS_day_aux;
 8006824:	f7fa fdd8 	bl	80013d8 <__aeabi_f2iz>

	TS_hour_aux = (TS_day_aux - TS_day) * 24.000;
 8006828:	f7fa fdf6 	bl	8001418 <__aeabi_i2f>
 800682c:	1c01      	adds	r1, r0, #0
 800682e:	1c20      	adds	r0, r4, #0
 8006830:	f7fa fc36 	bl	80010a0 <__aeabi_fsub>
 8006834:	490e      	ldr	r1, [pc, #56]	; (8006870 <fn_get_seconsForTimeStemp+0x60>)
 8006836:	f7fa fb13 	bl	8000e60 <__aeabi_fmul>
 800683a:	1c05      	adds	r5, r0, #0
	TS_hour = TS_hour_aux;
 800683c:	f7fa fdcc 	bl	80013d8 <__aeabi_f2iz>
 8006840:	0004      	movs	r4, r0

	TS_minute_aux = (TS_hour_aux - TS_hour) * 60.00;
 8006842:	f7fa fde9 	bl	8001418 <__aeabi_i2f>
 8006846:	1c01      	adds	r1, r0, #0
 8006848:	1c28      	adds	r0, r5, #0
 800684a:	f7fa fc29 	bl	80010a0 <__aeabi_fsub>
 800684e:	4909      	ldr	r1, [pc, #36]	; (8006874 <fn_get_seconsForTimeStemp+0x64>)
 8006850:	f7fa fb06 	bl	8000e60 <__aeabi_fmul>
	TS_minute = round(TS_minute_aux);
 8006854:	f7fc fc1e 	bl	8003094 <__aeabi_f2d>
 8006858:	f003 ff2c 	bl	800a6b4 <round>
 800685c:	f7fc fb6c 	bl	8002f38 <__aeabi_d2iz>

	TS_secons = 60 * (TS_minute + (TS_hour * 60));
 8006860:	233c      	movs	r3, #60	; 0x3c
 8006862:	435c      	muls	r4, r3
 8006864:	1900      	adds	r0, r0, r4
 8006866:	4358      	muls	r0, r3

	return TS_secons;
}
 8006868:	bd70      	pop	{r4, r5, r6, pc}
 800686a:	46c0      	nop			; (mov r8, r8)
 800686c:	40968000 	.word	0x40968000
 8006870:	41c00000 	.word	0x41c00000
 8006874:	42700000 	.word	0x42700000

08006878 <find_between>:
//########################## ENCODER AUXILIAR GPS ###############################


void find_between(const char *first, const char *last, char *buff,
		char *buff_return) {
 8006878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800687a:	000c      	movs	r4, r1
 800687c:	0007      	movs	r7, r0
	//const char *last = "*";
	//const char *buff = _gps;
	char *target = NULL;
	char *start, *end;
	start = strstr(buff, first);
 800687e:	0001      	movs	r1, r0
 8006880:	0010      	movs	r0, r2
		char *buff_return) {
 8006882:	001e      	movs	r6, r3
	start = strstr(buff, first);
 8006884:	f002 f83f 	bl	8008906 <strstr>
	end = strstr(start, last);
 8006888:	0021      	movs	r1, r4
	start = strstr(buff, first);
 800688a:	0005      	movs	r5, r0
	end = strstr(start, last);
 800688c:	f002 f83b 	bl	8008906 <strstr>
 8006890:	0004      	movs	r4, r0

	if (start) {
		start += strlen(first);
 8006892:	0038      	movs	r0, r7
 8006894:	f7f9 fc38 	bl	8000108 <strlen>
		if (end) {
 8006898:	2c00      	cmp	r4, #0
 800689a:	d00b      	beq.n	80068b4 <find_between+0x3c>
		start += strlen(first);
 800689c:	182d      	adds	r5, r5, r0
			target = (char *) malloc(end - start + 1);
 800689e:	1b67      	subs	r7, r4, r5
 80068a0:	1c78      	adds	r0, r7, #1
 80068a2:	f001 ff3b 	bl	800871c <malloc>
			memcpy(target, start, end - start);
 80068a6:	003a      	movs	r2, r7
 80068a8:	0029      	movs	r1, r5
			target = (char *) malloc(end - start + 1);
 80068aa:	0004      	movs	r4, r0
			memcpy(target, start, end - start);
 80068ac:	f001 ff4a 	bl	8008744 <memcpy>
			target[end - start] = '\0';
 80068b0:	2300      	movs	r3, #0
 80068b2:	55e3      	strb	r3, [r4, r7]
		}
	}
	strcpy(buff_return, target);
 80068b4:	0021      	movs	r1, r4
 80068b6:	0030      	movs	r0, r6
 80068b8:	f002 f81d 	bl	80088f6 <strcpy>
	free(target);
 80068bc:	0020      	movs	r0, r4
 80068be:	f001 ff37 	bl	8008730 <free>
}
 80068c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080068c4 <HAL_UART_RxCpltCallback>:
	for (uint8_t ii = 0; ii < bufferSize; ii++) {
		pbuffer[ii] = 0;
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80068c4:	b570      	push	{r4, r5, r6, lr}
	UartReady = SET;
 80068c6:	2401      	movs	r4, #1
 80068c8:	4a10      	ldr	r2, [pc, #64]	; (800690c <HAL_UART_RxCpltCallback+0x48>)
	if (huart->Instance == LPUART1) {
 80068ca:	6803      	ldr	r3, [r0, #0]
 80068cc:	4910      	ldr	r1, [pc, #64]	; (8006910 <HAL_UART_RxCpltCallback+0x4c>)
	UartReady = SET;
 80068ce:	7014      	strb	r4, [r2, #0]
	if (huart->Instance == LPUART1) {
 80068d0:	428b      	cmp	r3, r1
 80068d2:	d10c      	bne.n	80068ee <HAL_UART_RxCpltCallback+0x2a>
		UartReady = SET;
		/* Transmit one byte with 100 ms timeout */
		HAL_UART_Transmit_IT(&huart5, &byte, 1);
 80068d4:	4d0f      	ldr	r5, [pc, #60]	; (8006914 <HAL_UART_RxCpltCallback+0x50>)
		UartReady = SET;
 80068d6:	7014      	strb	r4, [r2, #0]
		HAL_UART_Transmit_IT(&huart5, &byte, 1);
 80068d8:	0029      	movs	r1, r5
 80068da:	0022      	movs	r2, r4
 80068dc:	480e      	ldr	r0, [pc, #56]	; (8006918 <HAL_UART_RxCpltCallback+0x54>)
 80068de:	f7fe ffb1 	bl	8005844 <HAL_UART_Transmit_IT>

		/* Receive one byte in interrupt mode */
		HAL_UART_Receive_IT(&hlpuart1, &byte, 1);
 80068e2:	0022      	movs	r2, r4
 80068e4:	0029      	movs	r1, r5
 80068e6:	480d      	ldr	r0, [pc, #52]	; (800691c <HAL_UART_RxCpltCallback+0x58>)

		/* Transmit one byte with 100 ms timeout */
		HAL_UART_Transmit_IT(&hlpuart1, (uint8_t*) &byteGSM, bytesToReceive);

		/* Receive one byte in interrupt mode */
		HAL_UART_Receive_IT(&huart5, (uint8_t*) &byteGSM, bytesToReceive);
 80068e8:	f7fe ffea 	bl	80058c0 <HAL_UART_Receive_IT>

	}

}
 80068ec:	bd70      	pop	{r4, r5, r6, pc}
	} else if (huart->Instance == USART5) {
 80068ee:	4a0c      	ldr	r2, [pc, #48]	; (8006920 <HAL_UART_RxCpltCallback+0x5c>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d1fb      	bne.n	80068ec <HAL_UART_RxCpltCallback+0x28>
		HAL_UART_Transmit_IT(&hlpuart1, (uint8_t*) &byteGSM, bytesToReceive);
 80068f4:	4d0b      	ldr	r5, [pc, #44]	; (8006924 <HAL_UART_RxCpltCallback+0x60>)
 80068f6:	4c0c      	ldr	r4, [pc, #48]	; (8006928 <HAL_UART_RxCpltCallback+0x64>)
 80068f8:	882a      	ldrh	r2, [r5, #0]
 80068fa:	0021      	movs	r1, r4
 80068fc:	4807      	ldr	r0, [pc, #28]	; (800691c <HAL_UART_RxCpltCallback+0x58>)
 80068fe:	f7fe ffa1 	bl	8005844 <HAL_UART_Transmit_IT>
		HAL_UART_Receive_IT(&huart5, (uint8_t*) &byteGSM, bytesToReceive);
 8006902:	682a      	ldr	r2, [r5, #0]
 8006904:	0021      	movs	r1, r4
 8006906:	b292      	uxth	r2, r2
 8006908:	4803      	ldr	r0, [pc, #12]	; (8006918 <HAL_UART_RxCpltCallback+0x54>)
 800690a:	e7ed      	b.n	80068e8 <HAL_UART_RxCpltCallback+0x24>
 800690c:	200002c4 	.word	0x200002c4
 8006910:	40004800 	.word	0x40004800
 8006914:	2000095c 	.word	0x2000095c
 8006918:	200006e8 	.word	0x200006e8
 800691c:	20000474 	.word	0x20000474
 8006920:	40005000 	.word	0x40005000
 8006924:	20000000 	.word	0x20000000
 8006928:	20000768 	.word	0x20000768

0800692c <fn_init_gps>:
	 st_data_sensor_e.lat_value = 0;
	 st_data_sensor_e.log_value = 0;
	 st_data_sensor_previwes_e.log_value = 0;
	 st_data_sensor_previwes_e.lat_value = 0;*/
	//fn_get_gps();
	GPS_ON
 800692c:	2180      	movs	r1, #128	; 0x80
 800692e:	20a0      	movs	r0, #160	; 0xa0
void fn_init_gps() {
 8006930:	b510      	push	{r4, lr}
	GPS_ON
 8006932:	2201      	movs	r2, #1
 8006934:	0109      	lsls	r1, r1, #4
 8006936:	05c0      	lsls	r0, r0, #23
 8006938:	f7fd fc7e 	bl	8004238 <HAL_GPIO_WritePin>
	st_gps_data_current.altitude = 0;
 800693c:	2200      	movs	r2, #0
 800693e:	4b05      	ldr	r3, [pc, #20]	; (8006954 <fn_init_gps+0x28>)
 8006940:	619a      	str	r2, [r3, #24]
	st_gps_data_current.hour = 0;
 8006942:	605a      	str	r2, [r3, #4]
	st_gps_data_current.latitude = 0;
 8006944:	611a      	str	r2, [r3, #16]
	st_gps_data_current.longitude = 0;
 8006946:	615a      	str	r2, [r3, #20]
	st_gps_data_current.minute = 0;
 8006948:	609a      	str	r2, [r3, #8]
	st_gps_data_current.numSV = 0;
 800694a:	61da      	str	r2, [r3, #28]
	st_gps_data_current.quality = 0;
 800694c:	601a      	str	r2, [r3, #0]
	st_gps_data_current.second = 0;
 800694e:	60da      	str	r2, [r3, #12]
	st_gps_data_current.speed = 0;
 8006950:	621a      	str	r2, [r3, #32]

}
 8006952:	bd10      	pop	{r4, pc}
 8006954:	200002c8 	.word	0x200002c8

08006958 <fn_get_gps>:

void fn_get_gps() {

	st_gps_data_previous.altitude = st_gps_data_current.altitude;
 8006958:	4a7d      	ldr	r2, [pc, #500]	; (8006b50 <fn_get_gps+0x1f8>)
 800695a:	4b7e      	ldr	r3, [pc, #504]	; (8006b54 <fn_get_gps+0x1fc>)
 800695c:	6991      	ldr	r1, [r2, #24]
void fn_get_gps() {
 800695e:	b5f0      	push	{r4, r5, r6, r7, lr}
	st_gps_data_previous.altitude = st_gps_data_current.altitude;
 8006960:	6199      	str	r1, [r3, #24]
	st_gps_data_previous.hour = st_gps_data_current.hour;
 8006962:	6851      	ldr	r1, [r2, #4]
void fn_get_gps() {
 8006964:	4c7c      	ldr	r4, [pc, #496]	; (8006b58 <fn_get_gps+0x200>)
	st_gps_data_previous.hour = st_gps_data_current.hour;
 8006966:	6059      	str	r1, [r3, #4]
	st_gps_data_previous.latitude = st_gps_data_current.latitude;
 8006968:	6911      	ldr	r1, [r2, #16]
void fn_get_gps() {
 800696a:	44a5      	add	sp, r4
	st_gps_data_previous.latitude = st_gps_data_current.latitude;
 800696c:	6119      	str	r1, [r3, #16]
	st_gps_data_previous.longitude = st_gps_data_current.longitude;
 800696e:	6951      	ldr	r1, [r2, #20]
	st_gps_data_previous.speed = st_gps_data_current.speed;

	//***************GPS VARIABLES**********************************
	float data_latitude, data_longitude, data_altitude;
	int data_qualidade, data_numSV;
	char buffer_gps[1024] = "";
 8006970:	2400      	movs	r4, #0
	st_gps_data_previous.longitude = st_gps_data_current.longitude;
 8006972:	6159      	str	r1, [r3, #20]
	st_gps_data_previous.minute = st_gps_data_current.minute;
 8006974:	6891      	ldr	r1, [r2, #8]
	char buffer_gps[1024] = "";
 8006976:	a82b      	add	r0, sp, #172	; 0xac
	st_gps_data_previous.minute = st_gps_data_current.minute;
 8006978:	6099      	str	r1, [r3, #8]
	st_gps_data_previous.numSV = st_gps_data_current.numSV;
 800697a:	69d1      	ldr	r1, [r2, #28]
	char buffer_gps[1024] = "";
 800697c:	942a      	str	r4, [sp, #168]	; 0xa8
	st_gps_data_previous.numSV = st_gps_data_current.numSV;
 800697e:	61d9      	str	r1, [r3, #28]
	st_gps_data_previous.quality = st_gps_data_current.quality;
 8006980:	6811      	ldr	r1, [r2, #0]
 8006982:	6019      	str	r1, [r3, #0]
	st_gps_data_previous.second = st_gps_data_current.second;
 8006984:	68d1      	ldr	r1, [r2, #12]
	st_gps_data_previous.speed = st_gps_data_current.speed;
 8006986:	6a12      	ldr	r2, [r2, #32]
	st_gps_data_previous.second = st_gps_data_current.second;
 8006988:	60d9      	str	r1, [r3, #12]
	st_gps_data_previous.speed = st_gps_data_current.speed;
 800698a:	621a      	str	r2, [r3, #32]
	char buffer_gps[1024] = "";
 800698c:	22ff      	movs	r2, #255	; 0xff
 800698e:	0021      	movs	r1, r4
 8006990:	0092      	lsls	r2, r2, #2
 8006992:	f001 fee0 	bl	8008756 <memset>
	char aux_buff_gps[74] = "";
 8006996:	2246      	movs	r2, #70	; 0x46
 8006998:	0021      	movs	r1, r4
 800699a:	a818      	add	r0, sp, #96	; 0x60
 800699c:	9417      	str	r4, [sp, #92]	; 0x5c
 800699e:	f001 feda 	bl	8008756 <memset>
	} aux;

	//st_data_sensor_previwes_e.lat_value = st_data_sensor_e.lat_value;
	//st_data_sensor_previwes_e.log_value = st_data_sensor_e.log_value;

	HAL_UART_Init(&hlpuart1);
 80069a2:	4d6e      	ldr	r5, [pc, #440]	; (8006b5c <fn_get_gps+0x204>)
 80069a4:	0028      	movs	r0, r5
 80069a6:	f7ff fcc5 	bl	8006334 <HAL_UART_Init>
	HAL_UART_Receive(&hlpuart1, (uint8_t*) buffer_gps, 1024, 2000);
 80069aa:	23fa      	movs	r3, #250	; 0xfa
 80069ac:	2280      	movs	r2, #128	; 0x80
 80069ae:	00db      	lsls	r3, r3, #3
 80069b0:	00d2      	lsls	r2, r2, #3
 80069b2:	a92a      	add	r1, sp, #168	; 0xa8
 80069b4:	0028      	movs	r0, r5
 80069b6:	f7ff fc09 	bl	80061cc <HAL_UART_Receive>
	 *   7  	* sogk      * 	km/h  	* 	numeric    	* 	0.008 	*   Speed over ground	*
	 ****************************************************************************************
	 $xxGGA,time,lat,NS,lon,EW,quality,numSV,HDOP,alt,altUnit,sep,sepUnit,diffAge,diffStation*cs<CR><LF>
	 Example:
	 $GPGGA,092725.00,4717.11399,N,00833.91590,E,1,08,1.01,499.6,M,48.0,M,,*5B*/
	find_between("GGA,", "\n", buffer_gps, aux_buff_gps);
 80069ba:	ab17      	add	r3, sp, #92	; 0x5c
 80069bc:	aa2a      	add	r2, sp, #168	; 0xa8
 80069be:	4968      	ldr	r1, [pc, #416]	; (8006b60 <fn_get_gps+0x208>)
 80069c0:	4868      	ldr	r0, [pc, #416]	; (8006b64 <fn_get_gps+0x20c>)
 80069c2:	f7ff ff59 	bl	8006878 <find_between>
	fn_fprint(aux_buff_gps);
 80069c6:	a817      	add	r0, sp, #92	; 0x5c
 80069c8:	f000 fdd0 	bl	800756c <fn_fprint>
	fn_fprint(".\r\n");
 80069cc:	4866      	ldr	r0, [pc, #408]	; (8006b68 <fn_get_gps+0x210>)
 80069ce:	f000 fdcd 	bl	800756c <fn_fprint>
	if (strlen(aux_buff_gps) > 30) {
 80069d2:	a817      	add	r0, sp, #92	; 0x5c
 80069d4:	f7f9 fb98 	bl	8000108 <strlen>
 80069d8:	281e      	cmp	r0, #30
 80069da:	d800      	bhi.n	80069de <fn_get_gps+0x86>
 80069dc:	e0ad      	b.n	8006b3a <fn_get_gps+0x1e2>
		uint8_t c = 0;
		char* token;
		token = strtok(aux_buff_gps, ",");
 80069de:	4d63      	ldr	r5, [pc, #396]	; (8006b6c <fn_get_gps+0x214>)
 80069e0:	a817      	add	r0, sp, #92	; 0x5c
 80069e2:	0029      	movs	r1, r5
				strcpy(aux.alt, token);
			}
			if (c == 9)
				token = NULL;
			c++;
			token = strtok(NULL, ",");
 80069e4:	f002 fdda 	bl	800959c <strtok>
 80069e8:	1e01      	subs	r1, r0, #0
		while (token != NULL) {
 80069ea:	d140      	bne.n	8006a6e <fn_get_gps+0x116>
		}

		hora = atoi(aux.hra);              // hora (hh.mm.ss)
 80069ec:	a80f      	add	r0, sp, #60	; 0x3c
 80069ee:	f001 fe49 	bl	8008684 <atoi>
 80069f2:	0006      	movs	r6, r0
		data_latitude = atof(aux.lat);      // latitude
 80069f4:	a809      	add	r0, sp, #36	; 0x24
 80069f6:	f001 fe40 	bl	800867a <atof>
 80069fa:	f7fc fb9d 	bl	8003138 <__aeabi_d2f>
 80069fe:	9001      	str	r0, [sp, #4]
		data_longitude = atof(aux.lon);     // longitude
 8006a00:	a80c      	add	r0, sp, #48	; 0x30
 8006a02:	f001 fe3a 	bl	800867a <atof>
 8006a06:	9002      	str	r0, [sp, #8]
 8006a08:	9103      	str	r1, [sp, #12]
		data_altitude = atof(aux.alt);
 8006a0a:	2032      	movs	r0, #50	; 0x32
 8006a0c:	ab08      	add	r3, sp, #32
 8006a0e:	18c0      	adds	r0, r0, r3
 8006a10:	f001 fe33 	bl	800867a <atof>
 8006a14:	9004      	str	r0, [sp, #16]
 8006a16:	9105      	str	r1, [sp, #20]
		data_numSV = atoi(aux.numSV);
 8006a18:	a812      	add	r0, sp, #72	; 0x48
 8006a1a:	f001 fe33 	bl	8008684 <atoi>
 8006a1e:	9006      	str	r0, [sp, #24]
		data_qualidade = atoi(aux.quality);
 8006a20:	a814      	add	r0, sp, #80	; 0x50
 8006a22:	f001 fe2f 	bl	8008684 <atoi>
		st_gps_data_current.hour = hora / 10000;
 8006a26:	4952      	ldr	r1, [pc, #328]	; (8006b70 <fn_get_gps+0x218>)
		data_qualidade = atoi(aux.quality);
 8006a28:	9007      	str	r0, [sp, #28]
		st_gps_data_current.hour = hora / 10000;
 8006a2a:	0030      	movs	r0, r6
 8006a2c:	f7f9 fb92 	bl	8000154 <__udivsi3>
 8006a30:	4c47      	ldr	r4, [pc, #284]	; (8006b50 <fn_get_gps+0x1f8>)
 8006a32:	0005      	movs	r5, r0
 8006a34:	6060      	str	r0, [r4, #4]
 8006a36:	494e      	ldr	r1, [pc, #312]	; (8006b70 <fn_get_gps+0x218>)
 8006a38:	0030      	movs	r0, r6
 8006a3a:	f7f9 fc11 	bl	8000260 <__aeabi_uidivmod>
 8006a3e:	000f      	movs	r7, r1
		st_gps_data_current.minute = (hora - (st_gps_data_current.hour * 10000))
				/ 100;
 8006a40:	2164      	movs	r1, #100	; 0x64
 8006a42:	0038      	movs	r0, r7
 8006a44:	f7f9 fb86 	bl	8000154 <__udivsi3>
		st_gps_data_current.second = (hora
 8006a48:	2164      	movs	r1, #100	; 0x64
		st_gps_data_current.minute = (hora - (st_gps_data_current.hour * 10000))
 8006a4a:	60a0      	str	r0, [r4, #8]
		st_gps_data_current.second = (hora
 8006a4c:	0038      	movs	r0, r7
 8006a4e:	f7f9 fc07 	bl	8000260 <__aeabi_uidivmod>
 8006a52:	60e1      	str	r1, [r4, #12]
				- ((st_gps_data_current.hour * 10000)
						+ (st_gps_data_current.minute * 100)));
		if (hora != 0) {
 8006a54:	2e00      	cmp	r6, #0
 8006a56:	d02d      	beq.n	8006ab4 <fn_get_gps+0x15c>
			switch (st_gps_data_current.hour) {
 8006a58:	2d01      	cmp	r5, #1
 8006a5a:	d029      	beq.n	8006ab0 <fn_get_gps+0x158>
 8006a5c:	2d00      	cmp	r5, #0
 8006a5e:	d100      	bne.n	8006a62 <fn_get_gps+0x10a>
 8006a60:	e06e      	b.n	8006b40 <fn_get_gps+0x1e8>
			case 2:
				st_gps_data_current.hour = 23;
 8006a62:	2317      	movs	r3, #23
			switch (st_gps_data_current.hour) {
 8006a64:	2d02      	cmp	r5, #2
 8006a66:	d024      	beq.n	8006ab2 <fn_get_gps+0x15a>
				break;
			case 0:
				st_gps_data_current.hour = 21;
				break;
			default:
				st_gps_data_current.hour -= 3;
 8006a68:	3d03      	subs	r5, #3
 8006a6a:	6065      	str	r5, [r4, #4]
				break;
 8006a6c:	e022      	b.n	8006ab4 <fn_get_gps+0x15c>
				strcpy(aux.hra, token);
 8006a6e:	a80f      	add	r0, sp, #60	; 0x3c
			if (c == 0) {
 8006a70:	2c00      	cmp	r4, #0
 8006a72:	d016      	beq.n	8006aa2 <fn_get_gps+0x14a>
				strcpy(aux.lat, token);
 8006a74:	a809      	add	r0, sp, #36	; 0x24
			if (c == 1) {
 8006a76:	2c01      	cmp	r4, #1
 8006a78:	d013      	beq.n	8006aa2 <fn_get_gps+0x14a>
				strcpy(aux.NS, token);
 8006a7a:	2026      	movs	r0, #38	; 0x26
			if (c == 2) {
 8006a7c:	2c02      	cmp	r4, #2
 8006a7e:	d00e      	beq.n	8006a9e <fn_get_gps+0x146>
				strcpy(aux.lon, token);
 8006a80:	a80c      	add	r0, sp, #48	; 0x30
			if (c == 3) {
 8006a82:	2c03      	cmp	r4, #3
 8006a84:	d00d      	beq.n	8006aa2 <fn_get_gps+0x14a>
				strcpy(aux.EW, token);
 8006a86:	2027      	movs	r0, #39	; 0x27
			if (c == 4)
 8006a88:	2c04      	cmp	r4, #4
 8006a8a:	d008      	beq.n	8006a9e <fn_get_gps+0x146>
				strcpy(aux.quality, token);
 8006a8c:	a814      	add	r0, sp, #80	; 0x50
			if (c == 5) {
 8006a8e:	2c05      	cmp	r4, #5
 8006a90:	d007      	beq.n	8006aa2 <fn_get_gps+0x14a>
				strcpy(aux.numSV, token);
 8006a92:	a812      	add	r0, sp, #72	; 0x48
			if (c == 6) {
 8006a94:	2c06      	cmp	r4, #6
 8006a96:	d004      	beq.n	8006aa2 <fn_get_gps+0x14a>
			if (c == 8) {
 8006a98:	2c08      	cmp	r4, #8
 8006a9a:	d104      	bne.n	8006aa6 <fn_get_gps+0x14e>
				strcpy(aux.alt, token);
 8006a9c:	2032      	movs	r0, #50	; 0x32
 8006a9e:	ab08      	add	r3, sp, #32
 8006aa0:	18c0      	adds	r0, r0, r3
 8006aa2:	f001 ff28 	bl	80088f6 <strcpy>
			c++;
 8006aa6:	3401      	adds	r4, #1
 8006aa8:	b2e4      	uxtb	r4, r4
			token = strtok(NULL, ",");
 8006aaa:	0029      	movs	r1, r5
 8006aac:	2000      	movs	r0, #0
 8006aae:	e799      	b.n	80069e4 <fn_get_gps+0x8c>
				st_gps_data_current.hour = 22;
 8006ab0:	2316      	movs	r3, #22
 8006ab2:	6063      	str	r3, [r4, #4]
			}
		}

		if ((data_latitude != 0) && (data_longitude != 0)) {
 8006ab4:	2100      	movs	r1, #0
 8006ab6:	9801      	ldr	r0, [sp, #4]
 8006ab8:	f7f9 fd0c 	bl	80004d4 <__aeabi_fcmpeq>
 8006abc:	2800      	cmp	r0, #0
 8006abe:	d141      	bne.n	8006b44 <fn_get_gps+0x1ec>
		data_longitude = atof(aux.lon);     // longitude
 8006ac0:	9802      	ldr	r0, [sp, #8]
 8006ac2:	9903      	ldr	r1, [sp, #12]
 8006ac4:	f7fc fb38 	bl	8003138 <__aeabi_d2f>
		if ((data_latitude != 0) && (data_longitude != 0)) {
 8006ac8:	2100      	movs	r1, #0
		data_longitude = atof(aux.lon);     // longitude
 8006aca:	1c06      	adds	r6, r0, #0
		if ((data_latitude != 0) && (data_longitude != 0)) {
 8006acc:	f7f9 fd02 	bl	80004d4 <__aeabi_fcmpeq>
 8006ad0:	1e05      	subs	r5, r0, #0
 8006ad2:	d137      	bne.n	8006b44 <fn_get_gps+0x1ec>
			//st_flags.gps = true;
			data_latitude /= 100;
			data_longitude /= 100;
 8006ad4:	4927      	ldr	r1, [pc, #156]	; (8006b74 <fn_get_gps+0x21c>)
 8006ad6:	1c30      	adds	r0, r6, #0
 8006ad8:	f7f9 ffd2 	bl	8000a80 <__aeabi_fdiv>
 8006adc:	1c07      	adds	r7, r0, #0
			uint32_t lat_graus = (uint32_t) data_latitude;
			uint32_t lon_graus = (uint32_t) data_longitude;
 8006ade:	f7f9 fd47 	bl	8000570 <__aeabi_f2uiz>
 8006ae2:	0006      	movs	r6, r0
			uint32_t lat_min = (data_latitude - lat_graus) * 100;
			uint32_t lon_min = (data_longitude - lon_graus) * 100;
 8006ae4:	f7fa fce8 	bl	80014b8 <__aeabi_ui2f>
 8006ae8:	1c01      	adds	r1, r0, #0
 8006aea:	1c38      	adds	r0, r7, #0
 8006aec:	f7fa fad8 	bl	80010a0 <__aeabi_fsub>
 8006af0:	4920      	ldr	r1, [pc, #128]	; (8006b74 <fn_get_gps+0x21c>)
 8006af2:	f7fa f9b5 	bl	8000e60 <__aeabi_fmul>
 8006af6:	f7f9 fd3b 	bl	8000570 <__aeabi_f2uiz>
			data_latitude = lat_graus + (lat_min / 60);
			data_longitude = lon_graus + (lon_min / 60);
 8006afa:	213c      	movs	r1, #60	; 0x3c
 8006afc:	f7f9 fb2a 	bl	8000154 <__udivsi3>
 8006b00:	1980      	adds	r0, r0, r6
 8006b02:	f7fa fcd9 	bl	80014b8 <__aeabi_ui2f>
			data_latitude = 100000 * data_latitude;
			data_longitude = 100000 * data_longitude;
 8006b06:	491c      	ldr	r1, [pc, #112]	; (8006b78 <fn_get_gps+0x220>)
 8006b08:	f7fa f9aa 	bl	8000e60 <__aeabi_fmul>
			st_gps_data_current.longitude = data_latitude;
			st_gps_data_current.longitude = data_longitude;
 8006b0c:	f7f9 fd30 	bl	8000570 <__aeabi_f2uiz>
 8006b10:	6160      	str	r0, [r4, #20]
		data_altitude = atof(aux.alt);
 8006b12:	9804      	ldr	r0, [sp, #16]
 8006b14:	9905      	ldr	r1, [sp, #20]
 8006b16:	f7fc fb0f 	bl	8003138 <__aeabi_d2f>
			st_gps_data_current.altitude = (uint32_t) data_altitude * 10;
 8006b1a:	f7f9 fd29 	bl	8000570 <__aeabi_f2uiz>
 8006b1e:	230a      	movs	r3, #10
			st_gps_data_current.quality = (uint32_t) data_qualidade;
			st_gps_data_current.numSV = (uint32_t) data_numSV;
			GPS_OFF
 8006b20:	002a      	movs	r2, r5
			st_gps_data_current.altitude = (uint32_t) data_altitude * 10;
 8006b22:	4358      	muls	r0, r3
			st_gps_data_current.quality = (uint32_t) data_qualidade;
 8006b24:	9b07      	ldr	r3, [sp, #28]
			st_gps_data_current.altitude = (uint32_t) data_altitude * 10;
 8006b26:	61a0      	str	r0, [r4, #24]
			st_gps_data_current.quality = (uint32_t) data_qualidade;
 8006b28:	6023      	str	r3, [r4, #0]
			st_gps_data_current.numSV = (uint32_t) data_numSV;
 8006b2a:	9b06      	ldr	r3, [sp, #24]
 8006b2c:	61e3      	str	r3, [r4, #28]
			st_gps_data_current.longitude = 0;
			st_gps_data_current.longitude = 0;
			st_gps_data_current.altitude = 0;
			st_gps_data_current.quality = 0;
			st_gps_data_current.numSV = 0;
			GPS_OFF
 8006b2e:	2180      	movs	r1, #128	; 0x80
 8006b30:	20a0      	movs	r0, #160	; 0xa0
 8006b32:	0109      	lsls	r1, r1, #4
 8006b34:	05c0      	lsls	r0, r0, #23
 8006b36:	f7fd fb7f 	bl	8004238 <HAL_GPIO_WritePin>
		}

	}
}
 8006b3a:	4b10      	ldr	r3, [pc, #64]	; (8006b7c <fn_get_gps+0x224>)
 8006b3c:	449d      	add	sp, r3
 8006b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
				st_gps_data_current.hour = 21;
 8006b40:	2315      	movs	r3, #21
 8006b42:	e7b6      	b.n	8006ab2 <fn_get_gps+0x15a>
			st_gps_data_current.longitude = 0;
 8006b44:	2200      	movs	r2, #0
 8006b46:	6162      	str	r2, [r4, #20]
			st_gps_data_current.altitude = 0;
 8006b48:	61a2      	str	r2, [r4, #24]
			st_gps_data_current.quality = 0;
 8006b4a:	6022      	str	r2, [r4, #0]
			st_gps_data_current.numSV = 0;
 8006b4c:	61e2      	str	r2, [r4, #28]
 8006b4e:	e7ee      	b.n	8006b2e <fn_get_gps+0x1d6>
 8006b50:	200002c8 	.word	0x200002c8
 8006b54:	200002f0 	.word	0x200002f0
 8006b58:	fffffb54 	.word	0xfffffb54
 8006b5c:	20000474 	.word	0x20000474
 8006b60:	0800c1aa 	.word	0x0800c1aa
 8006b64:	0800c0d9 	.word	0x0800c0d9
 8006b68:	0800c0de 	.word	0x0800c0de
 8006b6c:	0800c0dc 	.word	0x0800c0dc
 8006b70:	00002710 	.word	0x00002710
 8006b74:	42c80000 	.word	0x42c80000
 8006b78:	47c35000 	.word	0x47c35000
 8006b7c:	000004ac 	.word	0x000004ac

08006b80 <platform_write>:
static float acceleration_mg[3];
static float magnetic_mG[3];
static uint8_t whoamI, rst;


int32_t platform_write(void *handle, uint8_t Reg, uint8_t *Bufp, uint16_t len) {
 8006b80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006b82:	0014      	movs	r4, r2
	uint32_t i2c_add = (uint32_t) handle;

	HAL_I2C_Mem_Write(&hi2c1, i2c_add, Reg,
 8006b84:	b28a      	uxth	r2, r1
 8006b86:	b281      	uxth	r1, r0
 8006b88:	20fa      	movs	r0, #250	; 0xfa
 8006b8a:	0080      	lsls	r0, r0, #2
 8006b8c:	9002      	str	r0, [sp, #8]
 8006b8e:	9301      	str	r3, [sp, #4]
 8006b90:	9400      	str	r4, [sp, #0]
 8006b92:	2301      	movs	r3, #1
 8006b94:	4802      	ldr	r0, [pc, #8]	; (8006ba0 <platform_write+0x20>)
 8006b96:	f7fd fdc3 	bl	8004720 <HAL_I2C_Mem_Write>
	I2C_MEMADD_SIZE_8BIT, Bufp, len, 1000);
	return 0;
}
 8006b9a:	2000      	movs	r0, #0
 8006b9c:	b004      	add	sp, #16
 8006b9e:	bd10      	pop	{r4, pc}
 8006ba0:	20000960 	.word	0x20000960

08006ba4 <platform_read>:

int32_t platform_read(void *handle, uint8_t Reg, uint8_t *Bufp, uint16_t len) {
 8006ba4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006ba6:	0014      	movs	r4, r2
	uint32_t i2c_add = (uint32_t) handle;

	HAL_I2C_Mem_Read(&hi2c1, (uint8_t) i2c_add, Reg,
 8006ba8:	b28a      	uxth	r2, r1
 8006baa:	b2c1      	uxtb	r1, r0
 8006bac:	20fa      	movs	r0, #250	; 0xfa
 8006bae:	0080      	lsls	r0, r0, #2
 8006bb0:	9002      	str	r0, [sp, #8]
 8006bb2:	9301      	str	r3, [sp, #4]
 8006bb4:	9400      	str	r4, [sp, #0]
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	4802      	ldr	r0, [pc, #8]	; (8006bc4 <platform_read+0x20>)
 8006bba:	f7fd fe79 	bl	80048b0 <HAL_I2C_Mem_Read>
	I2C_MEMADD_SIZE_8BIT, Bufp, len, 1000);
	return 0;
}
 8006bbe:	2000      	movs	r0, #0
 8006bc0:	b004      	add	sp, #16
 8006bc2:	bd10      	pop	{r4, pc}
 8006bc4:	20000960 	.word	0x20000960

08006bc8 <lsm303ah_read_reg>:
 * @param  len   number of consecutive register to read
 * @retval       interface status (MANDATORY: return 0 -> no Error)
 *
 */
int32_t lsm303ah_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
		uint16_t len) {
 8006bc8:	b510      	push	{r4, lr}
	int32_t ret;
	ret = ctx->read_reg(ctx->handle, reg, data, len);
 8006bca:	6844      	ldr	r4, [r0, #4]
 8006bcc:	6880      	ldr	r0, [r0, #8]
 8006bce:	47a0      	blx	r4
	return ret;
}
 8006bd0:	bd10      	pop	{r4, pc}

08006bd2 <lsm303ah_write_reg>:
 * @param  len   number of consecutive register to write
 * @retval       interface status (MANDATORY: return 0 -> no Error)
 *
 */
int32_t lsm303ah_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
		uint16_t len) {
 8006bd2:	b510      	push	{r4, lr}
	int32_t ret;
	ret = ctx->write_reg(ctx->handle, reg, data, len);
 8006bd4:	6804      	ldr	r4, [r0, #0]
 8006bd6:	6880      	ldr	r0, [r0, #8]
 8006bd8:	47a0      	blx	r4
	return ret;
}
 8006bda:	bd10      	pop	{r4, pc}

08006bdc <lsm303ah_xl_block_data_update_set>:
 * @param  ctx    read / write interface definitions.(ptr)
 * @param  val    Change the values of bdu in reg CTRL1
 * @retval        Interface status (MANDATORY: return 0 -> no Error).
 *
 */
int32_t lsm303ah_xl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val) {
 8006bdc:	b573      	push	{r0, r1, r4, r5, r6, lr}
	lsm303ah_ctrl1_a_t ctrl1_a;
	int32_t ret;

	ret = lsm303ah_read_reg(ctx, LSM303AH_CTRL1_A, (uint8_t*) &ctrl1_a, 1);
 8006bde:	ac01      	add	r4, sp, #4
int32_t lsm303ah_xl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val) {
 8006be0:	000e      	movs	r6, r1
	ret = lsm303ah_read_reg(ctx, LSM303AH_CTRL1_A, (uint8_t*) &ctrl1_a, 1);
 8006be2:	2301      	movs	r3, #1
 8006be4:	0022      	movs	r2, r4
 8006be6:	2120      	movs	r1, #32
int32_t lsm303ah_xl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val) {
 8006be8:	0005      	movs	r5, r0
	ret = lsm303ah_read_reg(ctx, LSM303AH_CTRL1_A, (uint8_t*) &ctrl1_a, 1);
 8006bea:	f7ff ffed 	bl	8006bc8 <lsm303ah_read_reg>
	if (ret == 0) {
 8006bee:	2800      	cmp	r0, #0
 8006bf0:	d10a      	bne.n	8006c08 <lsm303ah_xl_block_data_update_set+0x2c>
		ctrl1_a.bdu = val;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	7821      	ldrb	r1, [r4, #0]
 8006bf6:	401e      	ands	r6, r3
 8006bf8:	4399      	bics	r1, r3
 8006bfa:	4331      	orrs	r1, r6
 8006bfc:	7021      	strb	r1, [r4, #0]
		ret = lsm303ah_write_reg(ctx, LSM303AH_CTRL1_A, (uint8_t*) &ctrl1_a, 1);
 8006bfe:	0022      	movs	r2, r4
 8006c00:	2120      	movs	r1, #32
 8006c02:	0028      	movs	r0, r5
 8006c04:	f7ff ffe5 	bl	8006bd2 <lsm303ah_write_reg>
	}

	return ret;
}
 8006c08:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

08006c0a <lsm303ah_mg_block_data_update_set>:
 * @param  ctx    read / write interface definitions.(ptr)
 * @param val     Change the values of bdu in reg CFG_REG_C
 * @retval        Interface status (MANDATORY: return 0 -> no Error).
 *
 */
int32_t lsm303ah_mg_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val) {
 8006c0a:	b573      	push	{r0, r1, r4, r5, r6, lr}
	lsm303ah_cfg_reg_c_m_t cfg_reg_c_m;
	int32_t ret;

	ret = lsm303ah_read_reg(ctx, LSM303AH_CFG_REG_C_M, (uint8_t*) &cfg_reg_c_m,
 8006c0c:	ac01      	add	r4, sp, #4
int32_t lsm303ah_mg_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val) {
 8006c0e:	000e      	movs	r6, r1
	ret = lsm303ah_read_reg(ctx, LSM303AH_CFG_REG_C_M, (uint8_t*) &cfg_reg_c_m,
 8006c10:	2301      	movs	r3, #1
 8006c12:	0022      	movs	r2, r4
 8006c14:	2162      	movs	r1, #98	; 0x62
int32_t lsm303ah_mg_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val) {
 8006c16:	0005      	movs	r5, r0
	ret = lsm303ah_read_reg(ctx, LSM303AH_CFG_REG_C_M, (uint8_t*) &cfg_reg_c_m,
 8006c18:	f7ff ffd6 	bl	8006bc8 <lsm303ah_read_reg>
			1);
	if (ret == 0) {
 8006c1c:	2800      	cmp	r0, #0
 8006c1e:	d10c      	bne.n	8006c3a <lsm303ah_mg_block_data_update_set+0x30>
		cfg_reg_c_m.bdu = val;
 8006c20:	2301      	movs	r3, #1
 8006c22:	2210      	movs	r2, #16
 8006c24:	7821      	ldrb	r1, [r4, #0]
 8006c26:	401e      	ands	r6, r3
 8006c28:	4391      	bics	r1, r2
 8006c2a:	0136      	lsls	r6, r6, #4
 8006c2c:	4331      	orrs	r1, r6
 8006c2e:	7021      	strb	r1, [r4, #0]
		ret = lsm303ah_write_reg(ctx, LSM303AH_CFG_REG_C_M,
 8006c30:	0022      	movs	r2, r4
 8006c32:	2162      	movs	r1, #98	; 0x62
 8006c34:	0028      	movs	r0, r5
 8006c36:	f7ff ffcc 	bl	8006bd2 <lsm303ah_write_reg>
				(uint8_t*) &cfg_reg_c_m, 1);
	}

	return ret;
}
 8006c3a:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

08006c3c <lsm303ah_xl_full_scale_set>:
 * @param  ctx    read / write interface definitions.(ptr)
 * @param  val    Change the values of fs in reg CTRL1
 * @retval        Interface status (MANDATORY: return 0 -> no Error).
 *
 */
int32_t lsm303ah_xl_full_scale_set(stmdev_ctx_t *ctx, lsm303ah_xl_fs_t val) {
 8006c3c:	b573      	push	{r0, r1, r4, r5, r6, lr}
	lsm303ah_ctrl1_a_t ctrl1_a;
	int32_t ret;

	ret = lsm303ah_read_reg(ctx, LSM303AH_CTRL1_A, (uint8_t*) &ctrl1_a, 1);
 8006c3e:	ac01      	add	r4, sp, #4
int32_t lsm303ah_xl_full_scale_set(stmdev_ctx_t *ctx, lsm303ah_xl_fs_t val) {
 8006c40:	000e      	movs	r6, r1
	ret = lsm303ah_read_reg(ctx, LSM303AH_CTRL1_A, (uint8_t*) &ctrl1_a, 1);
 8006c42:	2301      	movs	r3, #1
 8006c44:	0022      	movs	r2, r4
 8006c46:	2120      	movs	r1, #32
int32_t lsm303ah_xl_full_scale_set(stmdev_ctx_t *ctx, lsm303ah_xl_fs_t val) {
 8006c48:	0005      	movs	r5, r0
	ret = lsm303ah_read_reg(ctx, LSM303AH_CTRL1_A, (uint8_t*) &ctrl1_a, 1);
 8006c4a:	f7ff ffbd 	bl	8006bc8 <lsm303ah_read_reg>
	if (ret == 0) {
 8006c4e:	2800      	cmp	r0, #0
 8006c50:	d10d      	bne.n	8006c6e <lsm303ah_xl_full_scale_set+0x32>
		ctrl1_a.fs = (uint8_t) val;
 8006c52:	2103      	movs	r1, #3
 8006c54:	230c      	movs	r3, #12
 8006c56:	400e      	ands	r6, r1
 8006c58:	7821      	ldrb	r1, [r4, #0]
 8006c5a:	00b6      	lsls	r6, r6, #2
 8006c5c:	4399      	bics	r1, r3
 8006c5e:	4331      	orrs	r1, r6
 8006c60:	7021      	strb	r1, [r4, #0]
		ret = lsm303ah_write_reg(ctx, LSM303AH_CTRL1_A, (uint8_t*) &ctrl1_a, 1);
 8006c62:	3b0b      	subs	r3, #11
 8006c64:	0022      	movs	r2, r4
 8006c66:	2120      	movs	r1, #32
 8006c68:	0028      	movs	r0, r5
 8006c6a:	f7ff ffb2 	bl	8006bd2 <lsm303ah_write_reg>
	}

	return ret;
}
 8006c6e:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

08006c70 <lsm303ah_xl_data_rate_set>:
 * @param  ctx    read / write interface definitions.(ptr)
 * @param  val    Change the values of odr in reg CTRL1
 * @retval        Interface status (MANDATORY: return 0 -> no Error).
 *
 */
int32_t lsm303ah_xl_data_rate_set(stmdev_ctx_t *ctx, lsm303ah_xl_odr_t val) {
 8006c70:	b573      	push	{r0, r1, r4, r5, r6, lr}
	lsm303ah_ctrl1_a_t ctrl1_a;
	int32_t ret;

	ret = lsm303ah_read_reg(ctx, LSM303AH_CTRL1_A, (uint8_t*) &ctrl1_a, 1);
 8006c72:	ac01      	add	r4, sp, #4
int32_t lsm303ah_xl_data_rate_set(stmdev_ctx_t *ctx, lsm303ah_xl_odr_t val) {
 8006c74:	000e      	movs	r6, r1
	ret = lsm303ah_read_reg(ctx, LSM303AH_CTRL1_A, (uint8_t*) &ctrl1_a, 1);
 8006c76:	2301      	movs	r3, #1
 8006c78:	0022      	movs	r2, r4
 8006c7a:	2120      	movs	r1, #32
int32_t lsm303ah_xl_data_rate_set(stmdev_ctx_t *ctx, lsm303ah_xl_odr_t val) {
 8006c7c:	0005      	movs	r5, r0
	ret = lsm303ah_read_reg(ctx, LSM303AH_CTRL1_A, (uint8_t*) &ctrl1_a, 1);
 8006c7e:	f7ff ffa3 	bl	8006bc8 <lsm303ah_read_reg>
	if (ret == 0) {
 8006c82:	2800      	cmp	r0, #0
 8006c84:	d111      	bne.n	8006caa <lsm303ah_xl_data_rate_set+0x3a>
		ctrl1_a.odr = (uint8_t) val & 0x0FU;
 8006c86:	220f      	movs	r2, #15
 8006c88:	7821      	ldrb	r1, [r4, #0]
 8006c8a:	0133      	lsls	r3, r6, #4
 8006c8c:	4011      	ands	r1, r2
 8006c8e:	4319      	orrs	r1, r3
		ctrl1_a.hf_odr = ((uint8_t) val & 0x10U) >> 4;
 8006c90:	2301      	movs	r3, #1
 8006c92:	0936      	lsrs	r6, r6, #4
 8006c94:	401e      	ands	r6, r3
 8006c96:	409e      	lsls	r6, r3
 8006c98:	32ee      	adds	r2, #238	; 0xee
 8006c9a:	4011      	ands	r1, r2
 8006c9c:	4331      	orrs	r1, r6
 8006c9e:	7021      	strb	r1, [r4, #0]
		ret = lsm303ah_write_reg(ctx, LSM303AH_CTRL1_A, (uint8_t*) &ctrl1_a, 1);
 8006ca0:	0022      	movs	r2, r4
 8006ca2:	2120      	movs	r1, #32
 8006ca4:	0028      	movs	r0, r5
 8006ca6:	f7ff ff94 	bl	8006bd2 <lsm303ah_write_reg>
	}

	return ret;
}
 8006caa:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

08006cac <lsm303ah_xl_status_reg_get>:
 * @param  ctx    read / write interface definitions.(ptr)
 * @param  val    Get registers STATUS.(ptr)
 * @retval        Interface status (MANDATORY: return 0 -> no Error).
 *
 */
int32_t lsm303ah_xl_status_reg_get(stmdev_ctx_t *ctx, lsm303ah_status_a_t *val) {
 8006cac:	b510      	push	{r4, lr}
 8006cae:	000a      	movs	r2, r1
	int32_t ret;
	ret = lsm303ah_read_reg(ctx, LSM303AH_STATUS_A, (uint8_t*) val, 1);
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	2127      	movs	r1, #39	; 0x27
 8006cb4:	f7ff ff88 	bl	8006bc8 <lsm303ah_read_reg>
	return ret;
}
 8006cb8:	bd10      	pop	{r4, pc}

08006cba <lsm303ah_mg_status_get>:
 * @param  ctx    read / write interface definitions.(ptr)
 * @param  val    Get registers STATUS_REG.(ptr)
 * @retval        Interface status (MANDATORY: return 0 -> no Error).
 *
 */
int32_t lsm303ah_mg_status_get(stmdev_ctx_t *ctx, lsm303ah_status_reg_m_t *val) {
 8006cba:	b510      	push	{r4, lr}
 8006cbc:	000a      	movs	r2, r1
	int32_t ret;
	ret = lsm303ah_read_reg(ctx, LSM303AH_STATUS_REG_M, (uint8_t*) val, 1);
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	2167      	movs	r1, #103	; 0x67
 8006cc2:	f7ff ff81 	bl	8006bc8 <lsm303ah_read_reg>
	return ret;
}
 8006cc6:	bd10      	pop	{r4, pc}

08006cc8 <lsm303ah_mg_operating_mode_set>:
 * @param  ctx    read / write interface definitions.(ptr)
 * @param  val    Change the values of md in reg CFG_REG_A
 * @retval        Interface status (MANDATORY: return 0 -> no Error).
 *
 */
int32_t lsm303ah_mg_operating_mode_set(stmdev_ctx_t *ctx, lsm303ah_mg_md_t val) {
 8006cc8:	b573      	push	{r0, r1, r4, r5, r6, lr}
	lsm303ah_cfg_reg_a_m_t cfg_reg_a_m;
	int32_t ret;

	ret = lsm303ah_read_reg(ctx, LSM303AH_CFG_REG_A_M, (uint8_t*) &cfg_reg_a_m,
 8006cca:	ac01      	add	r4, sp, #4
int32_t lsm303ah_mg_operating_mode_set(stmdev_ctx_t *ctx, lsm303ah_mg_md_t val) {
 8006ccc:	000e      	movs	r6, r1
	ret = lsm303ah_read_reg(ctx, LSM303AH_CFG_REG_A_M, (uint8_t*) &cfg_reg_a_m,
 8006cce:	2301      	movs	r3, #1
 8006cd0:	0022      	movs	r2, r4
 8006cd2:	2160      	movs	r1, #96	; 0x60
int32_t lsm303ah_mg_operating_mode_set(stmdev_ctx_t *ctx, lsm303ah_mg_md_t val) {
 8006cd4:	0005      	movs	r5, r0
	ret = lsm303ah_read_reg(ctx, LSM303AH_CFG_REG_A_M, (uint8_t*) &cfg_reg_a_m,
 8006cd6:	f7ff ff77 	bl	8006bc8 <lsm303ah_read_reg>
			1);
	if (ret == 0) {
 8006cda:	2800      	cmp	r0, #0
 8006cdc:	d10b      	bne.n	8006cf6 <lsm303ah_mg_operating_mode_set+0x2e>
		cfg_reg_a_m.md = (uint8_t) val;
 8006cde:	2303      	movs	r3, #3
 8006ce0:	7821      	ldrb	r1, [r4, #0]
 8006ce2:	401e      	ands	r6, r3
 8006ce4:	4399      	bics	r1, r3
 8006ce6:	4331      	orrs	r1, r6
 8006ce8:	7021      	strb	r1, [r4, #0]
		ret = lsm303ah_write_reg(ctx, LSM303AH_CFG_REG_A_M,
 8006cea:	3b02      	subs	r3, #2
 8006cec:	0022      	movs	r2, r4
 8006cee:	2160      	movs	r1, #96	; 0x60
 8006cf0:	0028      	movs	r0, r5
 8006cf2:	f7ff ff6e 	bl	8006bd2 <lsm303ah_write_reg>
				(uint8_t*) &cfg_reg_a_m, 1);
	}

	return ret;
}
 8006cf6:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

08006cf8 <lsm303ah_mg_data_rate_set>:
 * @param  ctx    read / write interface definitions.(ptr)
 * @param  val    Change the values of odr in reg CFG_REG_A
 * @retval        Interface status (MANDATORY: return 0 -> no Error).
 *
 */
int32_t lsm303ah_mg_data_rate_set(stmdev_ctx_t *ctx, lsm303ah_mg_odr_t val) {
 8006cf8:	b573      	push	{r0, r1, r4, r5, r6, lr}
	lsm303ah_cfg_reg_a_m_t cfg_reg_a_m;
	int32_t ret;

	ret = lsm303ah_read_reg(ctx, LSM303AH_CFG_REG_A_M, (uint8_t*) &cfg_reg_a_m,
 8006cfa:	ac01      	add	r4, sp, #4
int32_t lsm303ah_mg_data_rate_set(stmdev_ctx_t *ctx, lsm303ah_mg_odr_t val) {
 8006cfc:	000e      	movs	r6, r1
	ret = lsm303ah_read_reg(ctx, LSM303AH_CFG_REG_A_M, (uint8_t*) &cfg_reg_a_m,
 8006cfe:	2301      	movs	r3, #1
 8006d00:	0022      	movs	r2, r4
 8006d02:	2160      	movs	r1, #96	; 0x60
int32_t lsm303ah_mg_data_rate_set(stmdev_ctx_t *ctx, lsm303ah_mg_odr_t val) {
 8006d04:	0005      	movs	r5, r0
	ret = lsm303ah_read_reg(ctx, LSM303AH_CFG_REG_A_M, (uint8_t*) &cfg_reg_a_m,
 8006d06:	f7ff ff5f 	bl	8006bc8 <lsm303ah_read_reg>
			1);
	if (ret == 0) {
 8006d0a:	2800      	cmp	r0, #0
 8006d0c:	d10d      	bne.n	8006d2a <lsm303ah_mg_data_rate_set+0x32>
		cfg_reg_a_m.odr = (uint8_t) val;
 8006d0e:	2103      	movs	r1, #3
 8006d10:	230c      	movs	r3, #12
 8006d12:	400e      	ands	r6, r1
 8006d14:	7821      	ldrb	r1, [r4, #0]
 8006d16:	00b6      	lsls	r6, r6, #2
 8006d18:	4399      	bics	r1, r3
 8006d1a:	4331      	orrs	r1, r6
 8006d1c:	7021      	strb	r1, [r4, #0]
		ret = lsm303ah_write_reg(ctx, LSM303AH_CFG_REG_A_M,
 8006d1e:	3b0b      	subs	r3, #11
 8006d20:	0022      	movs	r2, r4
 8006d22:	2160      	movs	r1, #96	; 0x60
 8006d24:	0028      	movs	r0, r5
 8006d26:	f7ff ff54 	bl	8006bd2 <lsm303ah_write_reg>
				(uint8_t*) &cfg_reg_a_m, 1);
	}

	return ret;
}
 8006d2a:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

08006d2c <lsm303ah_mg_offset_temp_comp_set>:
 * @param  ctx    read / write interface definitions.(ptr)
 * @param  val    Change the values of comp_temp_en in reg CFG_REG_A
 * @retval        Interface status (MANDATORY: return 0 -> no Error).
 *
 */
int32_t lsm303ah_mg_offset_temp_comp_set(stmdev_ctx_t *ctx, uint8_t val) {
 8006d2c:	b573      	push	{r0, r1, r4, r5, r6, lr}
	lsm303ah_cfg_reg_a_m_t cfg_reg_a_m;
	int32_t ret;

	ret = lsm303ah_read_reg(ctx, LSM303AH_CFG_REG_A_M, (uint8_t*) &cfg_reg_a_m,
 8006d2e:	ac01      	add	r4, sp, #4
int32_t lsm303ah_mg_offset_temp_comp_set(stmdev_ctx_t *ctx, uint8_t val) {
 8006d30:	000e      	movs	r6, r1
	ret = lsm303ah_read_reg(ctx, LSM303AH_CFG_REG_A_M, (uint8_t*) &cfg_reg_a_m,
 8006d32:	2301      	movs	r3, #1
 8006d34:	0022      	movs	r2, r4
 8006d36:	2160      	movs	r1, #96	; 0x60
int32_t lsm303ah_mg_offset_temp_comp_set(stmdev_ctx_t *ctx, uint8_t val) {
 8006d38:	0005      	movs	r5, r0
	ret = lsm303ah_read_reg(ctx, LSM303AH_CFG_REG_A_M, (uint8_t*) &cfg_reg_a_m,
 8006d3a:	f7ff ff45 	bl	8006bc8 <lsm303ah_read_reg>
			1);
	if (ret == 0) {
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	d10b      	bne.n	8006d5a <lsm303ah_mg_offset_temp_comp_set+0x2e>
		cfg_reg_a_m.comp_temp_en = val;
 8006d42:	237f      	movs	r3, #127	; 0x7f
 8006d44:	7821      	ldrb	r1, [r4, #0]
 8006d46:	01f6      	lsls	r6, r6, #7
 8006d48:	4019      	ands	r1, r3
 8006d4a:	4331      	orrs	r1, r6
 8006d4c:	7021      	strb	r1, [r4, #0]
		ret = lsm303ah_write_reg(ctx, LSM303AH_CFG_REG_A_M,
 8006d4e:	3b7e      	subs	r3, #126	; 0x7e
 8006d50:	0022      	movs	r2, r4
 8006d52:	2160      	movs	r1, #96	; 0x60
 8006d54:	0028      	movs	r0, r5
 8006d56:	f7ff ff3c 	bl	8006bd2 <lsm303ah_write_reg>
				(uint8_t*) &cfg_reg_a_m, 1);
	}

	return ret;
}
 8006d5a:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

08006d5c <lsm303ah_mg_set_rst_mode_set>:
 * @param  val    Change the values of set_rst in reg CFG_REG_B
 * @retval        Interface status (MANDATORY: return 0 -> no Error).
 *
 */
int32_t lsm303ah_mg_set_rst_mode_set(stmdev_ctx_t *ctx,
		lsm303ah_mg_set_rst_t val) {
 8006d5c:	b573      	push	{r0, r1, r4, r5, r6, lr}
	lsm303ah_cfg_reg_b_m_t cfg_reg_b_m;
	int32_t ret;

	ret = lsm303ah_read_reg(ctx, LSM303AH_CFG_REG_B_M, (uint8_t*) &cfg_reg_b_m,
 8006d5e:	ac01      	add	r4, sp, #4
		lsm303ah_mg_set_rst_t val) {
 8006d60:	000e      	movs	r6, r1
	ret = lsm303ah_read_reg(ctx, LSM303AH_CFG_REG_B_M, (uint8_t*) &cfg_reg_b_m,
 8006d62:	2301      	movs	r3, #1
 8006d64:	0022      	movs	r2, r4
 8006d66:	2161      	movs	r1, #97	; 0x61
		lsm303ah_mg_set_rst_t val) {
 8006d68:	0005      	movs	r5, r0
	ret = lsm303ah_read_reg(ctx, LSM303AH_CFG_REG_B_M, (uint8_t*) &cfg_reg_b_m,
 8006d6a:	f7ff ff2d 	bl	8006bc8 <lsm303ah_read_reg>
			1);
	if (ret == 0) {
 8006d6e:	2800      	cmp	r0, #0
 8006d70:	d10d      	bne.n	8006d8e <lsm303ah_mg_set_rst_mode_set+0x32>
		cfg_reg_b_m.set_rst = (uint8_t) val;
 8006d72:	2103      	movs	r1, #3
 8006d74:	2306      	movs	r3, #6
 8006d76:	400e      	ands	r6, r1
 8006d78:	7821      	ldrb	r1, [r4, #0]
 8006d7a:	0076      	lsls	r6, r6, #1
 8006d7c:	4399      	bics	r1, r3
 8006d7e:	4331      	orrs	r1, r6
 8006d80:	7021      	strb	r1, [r4, #0]
		ret = lsm303ah_write_reg(ctx, LSM303AH_CFG_REG_B_M,
 8006d82:	3b05      	subs	r3, #5
 8006d84:	0022      	movs	r2, r4
 8006d86:	2161      	movs	r1, #97	; 0x61
 8006d88:	0028      	movs	r0, r5
 8006d8a:	f7ff ff22 	bl	8006bd2 <lsm303ah_write_reg>
				(uint8_t*) &cfg_reg_b_m, 1);
	}

	return ret;
}
 8006d8e:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

08006d90 <lsm303ah_acceleration_raw_get>:
 * @param  ctx    read / write interface definitions.(ptr)
 * @param  buff   buffer that stores data read.(ptr)
 * @retval        Interface status (MANDATORY: return 0 -> no Error).
 *
 */
int32_t lsm303ah_acceleration_raw_get(stmdev_ctx_t *ctx, uint8_t *buff) {
 8006d90:	b510      	push	{r4, lr}
 8006d92:	000a      	movs	r2, r1
	int32_t ret;
	ret = lsm303ah_read_reg(ctx, LSM303AH_OUT_X_L_A, buff, 6);
 8006d94:	2306      	movs	r3, #6
 8006d96:	2128      	movs	r1, #40	; 0x28
 8006d98:	f7ff ff16 	bl	8006bc8 <lsm303ah_read_reg>
	return ret;
}
 8006d9c:	bd10      	pop	{r4, pc}

08006d9e <lsm303ah_magnetic_raw_get>:
 * @param  ctx    read / write interface definitions.(ptr)
 * @param  buff   buffer that stores data read.(ptr)
 * @retval        Interface status (MANDATORY: return 0 -> no Error).
 *
 */
int32_t lsm303ah_magnetic_raw_get(stmdev_ctx_t *ctx, uint8_t *buff) {
 8006d9e:	b510      	push	{r4, lr}
 8006da0:	000a      	movs	r2, r1
	int32_t ret;
	ret = lsm303ah_read_reg(ctx, LSM303AH_OUTX_L_REG_M, buff, 6);
 8006da2:	2306      	movs	r3, #6
 8006da4:	2168      	movs	r1, #104	; 0x68
 8006da6:	f7ff ff0f 	bl	8006bc8 <lsm303ah_read_reg>
	return ret;
}
 8006daa:	bd10      	pop	{r4, pc}

08006dac <fn_get_lsm303ah>:
void fn_get_lsm303ah() {
 8006dac:	b5f0      	push	{r4, r5, r6, r7, lr}
	dev_ctx_xl.read_reg = platform_read;
 8006dae:	4b9a      	ldr	r3, [pc, #616]	; (8007018 <fn_get_lsm303ah+0x26c>)
void fn_get_lsm303ah() {
 8006db0:	b08b      	sub	sp, #44	; 0x2c
	dev_ctx_xl.handle = (void*) LSM303AH_I2C_ADD_XL;
 8006db2:	213b      	movs	r1, #59	; 0x3b
	dev_ctx_xl.read_reg = platform_read;
 8006db4:	9305      	str	r3, [sp, #20]
	dev_ctx_mg.read_reg = platform_read;
 8006db6:	9308      	str	r3, [sp, #32]
	dev_ctx_mg.handle = (void*) LSM303AH_I2C_ADD_MG;
 8006db8:	233d      	movs	r3, #61	; 0x3d
	dev_ctx_xl.write_reg = platform_write;
 8006dba:	4a98      	ldr	r2, [pc, #608]	; (800701c <fn_get_lsm303ah+0x270>)
	lsm303ah_xl_status_reg_get(&dev_ctx_xl, &reg.status_a);
 8006dbc:	ad03      	add	r5, sp, #12
	dev_ctx_xl.handle = (void*) LSM303AH_I2C_ADD_XL;
 8006dbe:	9106      	str	r1, [sp, #24]
	lsm303ah_xl_status_reg_get(&dev_ctx_xl, &reg.status_a);
 8006dc0:	a804      	add	r0, sp, #16
 8006dc2:	0029      	movs	r1, r5
	dev_ctx_mg.handle = (void*) LSM303AH_I2C_ADD_MG;
 8006dc4:	9309      	str	r3, [sp, #36]	; 0x24
	dev_ctx_xl.write_reg = platform_write;
 8006dc6:	9204      	str	r2, [sp, #16]
	dev_ctx_mg.write_reg = platform_write;
 8006dc8:	9207      	str	r2, [sp, #28]
	lsm303ah_xl_status_reg_get(&dev_ctx_xl, &reg.status_a);
 8006dca:	f7ff ff6f 	bl	8006cac <lsm303ah_xl_status_reg_get>
	if (reg.status_a.drdy) {
 8006dce:	782b      	ldrb	r3, [r5, #0]
 8006dd0:	4f93      	ldr	r7, [pc, #588]	; (8007020 <fn_get_lsm303ah+0x274>)
 8006dd2:	07db      	lsls	r3, r3, #31
 8006dd4:	d521      	bpl.n	8006e1a <fn_get_lsm303ah+0x6e>
		memset(data_raw_acceleration.u8bit, 0x00, 3 * sizeof(int16_t));
 8006dd6:	4c93      	ldr	r4, [pc, #588]	; (8007024 <fn_get_lsm303ah+0x278>)
 8006dd8:	2206      	movs	r2, #6
 8006dda:	2100      	movs	r1, #0
 8006ddc:	0020      	movs	r0, r4
 8006dde:	f001 fcba 	bl	8008756 <memset>
		lsm303ah_acceleration_raw_get(&dev_ctx_xl, data_raw_acceleration.u8bit);
 8006de2:	0021      	movs	r1, r4
 8006de4:	a804      	add	r0, sp, #16
 8006de6:	f7ff ffd3 	bl	8006d90 <lsm303ah_acceleration_raw_get>
	return ((float_t) lsb * 0.061f);
 8006dea:	2300      	movs	r3, #0
 8006dec:	5ee0      	ldrsh	r0, [r4, r3]
 8006dee:	f7fa fb13 	bl	8001418 <__aeabi_i2f>
 8006df2:	498d      	ldr	r1, [pc, #564]	; (8007028 <fn_get_lsm303ah+0x27c>)
 8006df4:	f7fa f834 	bl	8000e60 <__aeabi_fmul>
		acceleration_mg[0] = lsm303ah_from_fs2g_to_mg(
 8006df8:	6038      	str	r0, [r7, #0]
	return ((float_t) lsb * 0.061f);
 8006dfa:	2302      	movs	r3, #2
 8006dfc:	5ee0      	ldrsh	r0, [r4, r3]
 8006dfe:	f7fa fb0b 	bl	8001418 <__aeabi_i2f>
 8006e02:	4989      	ldr	r1, [pc, #548]	; (8007028 <fn_get_lsm303ah+0x27c>)
 8006e04:	f7fa f82c 	bl	8000e60 <__aeabi_fmul>
		acceleration_mg[1] = lsm303ah_from_fs2g_to_mg(
 8006e08:	6078      	str	r0, [r7, #4]
	return ((float_t) lsb * 0.061f);
 8006e0a:	2304      	movs	r3, #4
 8006e0c:	5ee0      	ldrsh	r0, [r4, r3]
 8006e0e:	f7fa fb03 	bl	8001418 <__aeabi_i2f>
 8006e12:	4985      	ldr	r1, [pc, #532]	; (8007028 <fn_get_lsm303ah+0x27c>)
 8006e14:	f7fa f824 	bl	8000e60 <__aeabi_fmul>
		acceleration_mg[2] = lsm303ah_from_fs2g_to_mg(
 8006e18:	60b8      	str	r0, [r7, #8]
	lsm303ah_mg_status_get(&dev_ctx_mg, &reg.status_reg_m);
 8006e1a:	0029      	movs	r1, r5
 8006e1c:	a807      	add	r0, sp, #28
 8006e1e:	f7ff ff4c 	bl	8006cba <lsm303ah_mg_status_get>
	if (reg.status_reg_m.zyxda) {
 8006e22:	782b      	ldrb	r3, [r5, #0]
 8006e24:	4d81      	ldr	r5, [pc, #516]	; (800702c <fn_get_lsm303ah+0x280>)
 8006e26:	071b      	lsls	r3, r3, #28
 8006e28:	d524      	bpl.n	8006e74 <fn_get_lsm303ah+0xc8>
		memset(data_raw_magnetic.u8bit, 0x00, 3 * sizeof(int16_t));
 8006e2a:	4c81      	ldr	r4, [pc, #516]	; (8007030 <fn_get_lsm303ah+0x284>)
 8006e2c:	2206      	movs	r2, #6
 8006e2e:	2100      	movs	r1, #0
 8006e30:	0020      	movs	r0, r4
 8006e32:	f001 fc90 	bl	8008756 <memset>
		lsm303ah_magnetic_raw_get(&dev_ctx_mg, data_raw_magnetic.u8bit);
 8006e36:	0021      	movs	r1, r4
 8006e38:	a807      	add	r0, sp, #28
 8006e3a:	f7ff ffb0 	bl	8006d9e <lsm303ah_magnetic_raw_get>
	return ((float_t) lsb * 1.5f);
 8006e3e:	2300      	movs	r3, #0
 8006e40:	5ee0      	ldrsh	r0, [r4, r3]
 8006e42:	f7fa fae9 	bl	8001418 <__aeabi_i2f>
 8006e46:	21ff      	movs	r1, #255	; 0xff
 8006e48:	0589      	lsls	r1, r1, #22
 8006e4a:	f7fa f809 	bl	8000e60 <__aeabi_fmul>
		magnetic_mG[0] = lsm303ah_from_lsb_to_mgauss(
 8006e4e:	6028      	str	r0, [r5, #0]
	return ((float_t) lsb * 1.5f);
 8006e50:	2302      	movs	r3, #2
 8006e52:	5ee0      	ldrsh	r0, [r4, r3]
 8006e54:	f7fa fae0 	bl	8001418 <__aeabi_i2f>
 8006e58:	21ff      	movs	r1, #255	; 0xff
 8006e5a:	0589      	lsls	r1, r1, #22
 8006e5c:	f7fa f800 	bl	8000e60 <__aeabi_fmul>
		magnetic_mG[1] = lsm303ah_from_lsb_to_mgauss(
 8006e60:	6068      	str	r0, [r5, #4]
	return ((float_t) lsb * 1.5f);
 8006e62:	2304      	movs	r3, #4
 8006e64:	5ee0      	ldrsh	r0, [r4, r3]
 8006e66:	f7fa fad7 	bl	8001418 <__aeabi_i2f>
 8006e6a:	21ff      	movs	r1, #255	; 0xff
 8006e6c:	0589      	lsls	r1, r1, #22
 8006e6e:	f7f9 fff7 	bl	8000e60 <__aeabi_fmul>
		magnetic_mG[2] = lsm303ah_from_lsb_to_mgauss(
 8006e72:	60a8      	str	r0, [r5, #8]
	st_accelerometer.a_x = acceleration_mg[0];
 8006e74:	6838      	ldr	r0, [r7, #0]
 8006e76:	f7fa faaf 	bl	80013d8 <__aeabi_f2iz>
 8006e7a:	4c6e      	ldr	r4, [pc, #440]	; (8007034 <fn_get_lsm303ah+0x288>)
 8006e7c:	b206      	sxth	r6, r0
 8006e7e:	8026      	strh	r6, [r4, #0]
	st_accelerometer.a_y = acceleration_mg[1];
 8006e80:	6878      	ldr	r0, [r7, #4]
 8006e82:	f7fa faa9 	bl	80013d8 <__aeabi_f2iz>
 8006e86:	b203      	sxth	r3, r0
 8006e88:	9300      	str	r3, [sp, #0]
 8006e8a:	466b      	mov	r3, sp
 8006e8c:	881b      	ldrh	r3, [r3, #0]
	st_accelerometer.a_z = acceleration_mg[2];
 8006e8e:	68b8      	ldr	r0, [r7, #8]
	st_accelerometer.a_y = acceleration_mg[1];
 8006e90:	8063      	strh	r3, [r4, #2]
	st_accelerometer.a_z = acceleration_mg[2];
 8006e92:	f7fa faa1 	bl	80013d8 <__aeabi_f2iz>
 8006e96:	b200      	sxth	r0, r0
 8006e98:	80a0      	strh	r0, [r4, #4]
	st_accelerometer.pitch_y = (atan2(st_accelerometer.a_y, sqrt(st_accelerometer.a_x * st_accelerometer.a_x + st_accelerometer.a_z * st_accelerometer.a_z)) * 180.0) / M_PI; //angulo eixo y
 8006e9a:	4376      	muls	r6, r6
 8006e9c:	4340      	muls	r0, r0
 8006e9e:	1830      	adds	r0, r6, r0
 8006ea0:	f7fc f87e 	bl	8002fa0 <__aeabi_i2d>
 8006ea4:	f003 fdf4 	bl	800aa90 <sqrt>
 8006ea8:	0006      	movs	r6, r0
 8006eaa:	000f      	movs	r7, r1
 8006eac:	9800      	ldr	r0, [sp, #0]
 8006eae:	f7fc f877 	bl	8002fa0 <__aeabi_i2d>
 8006eb2:	0032      	movs	r2, r6
 8006eb4:	003b      	movs	r3, r7
 8006eb6:	f003 fc43 	bl	800a740 <atan2>
 8006eba:	2200      	movs	r2, #0
 8006ebc:	4b5e      	ldr	r3, [pc, #376]	; (8007038 <fn_get_lsm303ah+0x28c>)
 8006ebe:	f7fb fa85 	bl	80023cc <__aeabi_dmul>
 8006ec2:	4a5e      	ldr	r2, [pc, #376]	; (800703c <fn_get_lsm303ah+0x290>)
 8006ec4:	4b5e      	ldr	r3, [pc, #376]	; (8007040 <fn_get_lsm303ah+0x294>)
 8006ec6:	f7fa fe4d 	bl	8001b64 <__aeabi_ddiv>
 8006eca:	f7fc f835 	bl	8002f38 <__aeabi_d2iz>
 8006ece:	80e0      	strh	r0, [r4, #6]
	st_accelerometer.pitch = (atan2(st_accelerometer.a_x, sqrt(st_accelerometer.a_y * st_accelerometer.a_y + st_accelerometer.a_z * st_accelerometer.a_z)) * 180.0) / M_PI; // angulo eixo x
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	5ee0      	ldrsh	r0, [r4, r3]
 8006ed4:	f7fc f864 	bl	8002fa0 <__aeabi_i2d>
 8006ed8:	0006      	movs	r6, r0
 8006eda:	2302      	movs	r3, #2
 8006edc:	5ee0      	ldrsh	r0, [r4, r3]
 8006ede:	2204      	movs	r2, #4
 8006ee0:	5ea3      	ldrsh	r3, [r4, r2]
 8006ee2:	4340      	muls	r0, r0
 8006ee4:	435b      	muls	r3, r3
 8006ee6:	18c0      	adds	r0, r0, r3
 8006ee8:	000f      	movs	r7, r1
 8006eea:	f7fc f859 	bl	8002fa0 <__aeabi_i2d>
 8006eee:	f003 fdcf 	bl	800aa90 <sqrt>
 8006ef2:	0002      	movs	r2, r0
 8006ef4:	000b      	movs	r3, r1
 8006ef6:	0030      	movs	r0, r6
 8006ef8:	0039      	movs	r1, r7
 8006efa:	f003 fc21 	bl	800a740 <atan2>
 8006efe:	2200      	movs	r2, #0
 8006f00:	4b4d      	ldr	r3, [pc, #308]	; (8007038 <fn_get_lsm303ah+0x28c>)
 8006f02:	f7fb fa63 	bl	80023cc <__aeabi_dmul>
 8006f06:	4b4e      	ldr	r3, [pc, #312]	; (8007040 <fn_get_lsm303ah+0x294>)
 8006f08:	4a4c      	ldr	r2, [pc, #304]	; (800703c <fn_get_lsm303ah+0x290>)
 8006f0a:	f7fa fe2b 	bl	8001b64 <__aeabi_ddiv>
 8006f0e:	f7fc f813 	bl	8002f38 <__aeabi_d2iz>
 8006f12:	8120      	strh	r0, [r4, #8]
	st_accelerometer.roll = (atan2(st_accelerometer.a_y,st_accelerometer.a_z) * 180.0) / M_PI;
 8006f14:	2304      	movs	r3, #4
 8006f16:	5ee0      	ldrsh	r0, [r4, r3]
 8006f18:	f7fc f842 	bl	8002fa0 <__aeabi_i2d>
 8006f1c:	0006      	movs	r6, r0
 8006f1e:	000f      	movs	r7, r1
 8006f20:	2302      	movs	r3, #2
 8006f22:	5ee0      	ldrsh	r0, [r4, r3]
 8006f24:	f7fc f83c 	bl	8002fa0 <__aeabi_i2d>
 8006f28:	0032      	movs	r2, r6
 8006f2a:	003b      	movs	r3, r7
 8006f2c:	f003 fc08 	bl	800a740 <atan2>
 8006f30:	2200      	movs	r2, #0
 8006f32:	4b41      	ldr	r3, [pc, #260]	; (8007038 <fn_get_lsm303ah+0x28c>)
 8006f34:	f7fb fa4a 	bl	80023cc <__aeabi_dmul>
 8006f38:	4b41      	ldr	r3, [pc, #260]	; (8007040 <fn_get_lsm303ah+0x294>)
 8006f3a:	4a40      	ldr	r2, [pc, #256]	; (800703c <fn_get_lsm303ah+0x290>)
 8006f3c:	f7fa fe12 	bl	8001b64 <__aeabi_ddiv>
 8006f40:	f7fb fffa 	bl	8002f38 <__aeabi_d2iz>
 8006f44:	8160      	strh	r0, [r4, #10]
	st_accelerometer.roll_x = (atan2(st_accelerometer.a_x, st_accelerometer.a_z) * 180.0) / M_PI;
 8006f46:	2304      	movs	r3, #4
 8006f48:	5ee0      	ldrsh	r0, [r4, r3]
 8006f4a:	f7fc f829 	bl	8002fa0 <__aeabi_i2d>
 8006f4e:	0006      	movs	r6, r0
 8006f50:	000f      	movs	r7, r1
 8006f52:	2300      	movs	r3, #0
 8006f54:	5ee0      	ldrsh	r0, [r4, r3]
 8006f56:	f7fc f823 	bl	8002fa0 <__aeabi_i2d>
 8006f5a:	0032      	movs	r2, r6
 8006f5c:	003b      	movs	r3, r7
 8006f5e:	f003 fbef 	bl	800a740 <atan2>
 8006f62:	2200      	movs	r2, #0
 8006f64:	4b34      	ldr	r3, [pc, #208]	; (8007038 <fn_get_lsm303ah+0x28c>)
 8006f66:	f7fb fa31 	bl	80023cc <__aeabi_dmul>
 8006f6a:	4a34      	ldr	r2, [pc, #208]	; (800703c <fn_get_lsm303ah+0x290>)
 8006f6c:	4b34      	ldr	r3, [pc, #208]	; (8007040 <fn_get_lsm303ah+0x294>)
 8006f6e:	f7fa fdf9 	bl	8001b64 <__aeabi_ddiv>
 8006f72:	f7fb ffe1 	bl	8002f38 <__aeabi_d2iz>
	st_accelerometer.yaw = 180 * (atan2(st_accelerometer.a_z, sqrt(st_accelerometer.a_x * st_accelerometer.a_x + st_accelerometer.a_z * st_accelerometer.a_z))) / M_PI;
 8006f76:	2304      	movs	r3, #4
 8006f78:	5ee6      	ldrsh	r6, [r4, r3]
	st_accelerometer.roll_x = (atan2(st_accelerometer.a_x, st_accelerometer.a_z) * 180.0) / M_PI;
 8006f7a:	81a0      	strh	r0, [r4, #12]
	st_accelerometer.yaw = 180 * (atan2(st_accelerometer.a_z, sqrt(st_accelerometer.a_x * st_accelerometer.a_x + st_accelerometer.a_z * st_accelerometer.a_z))) / M_PI;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	5ee0      	ldrsh	r0, [r4, r3]
 8006f80:	0033      	movs	r3, r6
 8006f82:	4340      	muls	r0, r0
 8006f84:	4373      	muls	r3, r6
 8006f86:	18c0      	adds	r0, r0, r3
 8006f88:	f7fc f80a 	bl	8002fa0 <__aeabi_i2d>
 8006f8c:	f003 fd80 	bl	800aa90 <sqrt>
 8006f90:	9000      	str	r0, [sp, #0]
 8006f92:	9101      	str	r1, [sp, #4]
 8006f94:	0030      	movs	r0, r6
 8006f96:	f7fc f803 	bl	8002fa0 <__aeabi_i2d>
 8006f9a:	9a00      	ldr	r2, [sp, #0]
 8006f9c:	9b01      	ldr	r3, [sp, #4]
 8006f9e:	f003 fbcf 	bl	800a740 <atan2>
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	4b24      	ldr	r3, [pc, #144]	; (8007038 <fn_get_lsm303ah+0x28c>)
 8006fa6:	f7fb fa11 	bl	80023cc <__aeabi_dmul>
 8006faa:	4a24      	ldr	r2, [pc, #144]	; (800703c <fn_get_lsm303ah+0x290>)
 8006fac:	4b24      	ldr	r3, [pc, #144]	; (8007040 <fn_get_lsm303ah+0x294>)
 8006fae:	f7fa fdd9 	bl	8001b64 <__aeabi_ddiv>
 8006fb2:	f7fb ffc1 	bl	8002f38 <__aeabi_d2iz>
	st_accelerometer.yaw_y = 180 * (atan2(st_accelerometer.a_z, sqrt(st_accelerometer.a_x * st_accelerometer.a_x + st_accelerometer.a_z * st_accelerometer.a_z))) / M_PI;
 8006fb6:	2304      	movs	r3, #4
 8006fb8:	5ee6      	ldrsh	r6, [r4, r3]
	st_accelerometer.yaw = 180 * (atan2(st_accelerometer.a_z, sqrt(st_accelerometer.a_x * st_accelerometer.a_x + st_accelerometer.a_z * st_accelerometer.a_z))) / M_PI;
 8006fba:	81e0      	strh	r0, [r4, #14]
	st_accelerometer.yaw_y = 180 * (atan2(st_accelerometer.a_z, sqrt(st_accelerometer.a_x * st_accelerometer.a_x + st_accelerometer.a_z * st_accelerometer.a_z))) / M_PI;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	5ee0      	ldrsh	r0, [r4, r3]
 8006fc0:	0033      	movs	r3, r6
 8006fc2:	4340      	muls	r0, r0
 8006fc4:	4373      	muls	r3, r6
 8006fc6:	18c0      	adds	r0, r0, r3
 8006fc8:	f7fb ffea 	bl	8002fa0 <__aeabi_i2d>
 8006fcc:	f003 fd60 	bl	800aa90 <sqrt>
 8006fd0:	9000      	str	r0, [sp, #0]
 8006fd2:	9101      	str	r1, [sp, #4]
 8006fd4:	0030      	movs	r0, r6
 8006fd6:	f7fb ffe3 	bl	8002fa0 <__aeabi_i2d>
 8006fda:	9a00      	ldr	r2, [sp, #0]
 8006fdc:	9b01      	ldr	r3, [sp, #4]
 8006fde:	f003 fbaf 	bl	800a740 <atan2>
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	4b14      	ldr	r3, [pc, #80]	; (8007038 <fn_get_lsm303ah+0x28c>)
 8006fe6:	f7fb f9f1 	bl	80023cc <__aeabi_dmul>
 8006fea:	4a14      	ldr	r2, [pc, #80]	; (800703c <fn_get_lsm303ah+0x290>)
 8006fec:	4b14      	ldr	r3, [pc, #80]	; (8007040 <fn_get_lsm303ah+0x294>)
 8006fee:	f7fa fdb9 	bl	8001b64 <__aeabi_ddiv>
 8006ff2:	f7fb ffa1 	bl	8002f38 <__aeabi_d2iz>
 8006ff6:	8220      	strh	r0, [r4, #16]
	st_magnetometer.m_x = magnetic_mG[0];
 8006ff8:	6828      	ldr	r0, [r5, #0]
 8006ffa:	f7fa f9ed 	bl	80013d8 <__aeabi_f2iz>
 8006ffe:	4c11      	ldr	r4, [pc, #68]	; (8007044 <fn_get_lsm303ah+0x298>)
 8007000:	8020      	strh	r0, [r4, #0]
	st_magnetometer.m_y = magnetic_mG[1];
 8007002:	6868      	ldr	r0, [r5, #4]
 8007004:	f7fa f9e8 	bl	80013d8 <__aeabi_f2iz>
 8007008:	8060      	strh	r0, [r4, #2]
	st_magnetometer.m_z = magnetic_mG[2];
 800700a:	68a8      	ldr	r0, [r5, #8]
 800700c:	f7fa f9e4 	bl	80013d8 <__aeabi_f2iz>
 8007010:	80a0      	strh	r0, [r4, #4]
}
 8007012:	b00b      	add	sp, #44	; 0x2c
 8007014:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007016:	46c0      	nop			; (mov r8, r8)
 8007018:	08006ba5 	.word	0x08006ba5
 800701c:	08006b81 	.word	0x08006b81
 8007020:	200001f8 	.word	0x200001f8
 8007024:	20000204 	.word	0x20000204
 8007028:	3d79db23 	.word	0x3d79db23
 800702c:	20000210 	.word	0x20000210
 8007030:	2000020a 	.word	0x2000020a
 8007034:	20000394 	.word	0x20000394
 8007038:	40668000 	.word	0x40668000
 800703c:	54442d18 	.word	0x54442d18
 8007040:	400921fb 	.word	0x400921fb
 8007044:	2000045c 	.word	0x2000045c

08007048 <lsm303ah_xl_device_id_get>:
 * @param  ctx    read / write interface definitions.(ptr)
 * @param  buff   buffer that stores data read.(ptr)
 * @retval        Interface status (MANDATORY: return 0 -> no Error).
 *
 */
int32_t lsm303ah_xl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff) {
 8007048:	b510      	push	{r4, lr}
 800704a:	000a      	movs	r2, r1
	int32_t ret;
	ret = lsm303ah_read_reg(ctx, LSM303AH_WHO_AM_I_A, buff, 1);
 800704c:	2301      	movs	r3, #1
 800704e:	210f      	movs	r1, #15
 8007050:	f7ff fdba 	bl	8006bc8 <lsm303ah_read_reg>
	return ret;
}
 8007054:	bd10      	pop	{r4, pc}

08007056 <lsm303ah_mg_device_id_get>:
 * @param  ctx    read / write interface definitions.(ptr)
 * @param  buff   buffer that stores data read.(ptr)
 * @retval        Interface status (MANDATORY: return 0 -> no Error).
 *
 */
int32_t lsm303ah_mg_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff) {
 8007056:	b510      	push	{r4, lr}
 8007058:	000a      	movs	r2, r1
	int32_t ret;
	ret = lsm303ah_read_reg(ctx, LSM303AH_WHO_AM_I_M, buff, 1);
 800705a:	2301      	movs	r3, #1
 800705c:	214f      	movs	r1, #79	; 0x4f
 800705e:	f7ff fdb3 	bl	8006bc8 <lsm303ah_read_reg>
	return ret;
}
 8007062:	bd10      	pop	{r4, pc}

08007064 <lsm303ah_xl_reset_set>:
 * @param  ctx    read / write interface definitions.(ptr)
 * @param  val    Change the values of soft_reset in reg CTRL2
 * @retval        Interface status (MANDATORY: return 0 -> no Error).
 *
 */
int32_t lsm303ah_xl_reset_set(stmdev_ctx_t *ctx, uint8_t val) {
 8007064:	b573      	push	{r0, r1, r4, r5, r6, lr}
	lsm303ah_ctrl2_a_t ctrl2_a;
	int32_t ret;

	ret = lsm303ah_read_reg(ctx, LSM303AH_CTRL2_A, (uint8_t*) &ctrl2_a, 1);
 8007066:	ac01      	add	r4, sp, #4
int32_t lsm303ah_xl_reset_set(stmdev_ctx_t *ctx, uint8_t val) {
 8007068:	000e      	movs	r6, r1
	ret = lsm303ah_read_reg(ctx, LSM303AH_CTRL2_A, (uint8_t*) &ctrl2_a, 1);
 800706a:	2301      	movs	r3, #1
 800706c:	0022      	movs	r2, r4
 800706e:	2121      	movs	r1, #33	; 0x21
int32_t lsm303ah_xl_reset_set(stmdev_ctx_t *ctx, uint8_t val) {
 8007070:	0005      	movs	r5, r0
	ret = lsm303ah_read_reg(ctx, LSM303AH_CTRL2_A, (uint8_t*) &ctrl2_a, 1);
 8007072:	f7ff fda9 	bl	8006bc8 <lsm303ah_read_reg>
	if (ret == 0) {
 8007076:	2800      	cmp	r0, #0
 8007078:	d10c      	bne.n	8007094 <lsm303ah_xl_reset_set+0x30>
		ctrl2_a.soft_reset = val;
 800707a:	2301      	movs	r3, #1
 800707c:	2240      	movs	r2, #64	; 0x40
 800707e:	7821      	ldrb	r1, [r4, #0]
 8007080:	401e      	ands	r6, r3
 8007082:	4391      	bics	r1, r2
 8007084:	01b6      	lsls	r6, r6, #6
 8007086:	4331      	orrs	r1, r6
 8007088:	7021      	strb	r1, [r4, #0]
		ret = lsm303ah_write_reg(ctx, LSM303AH_CTRL2_A, (uint8_t*) &ctrl2_a, 1);
 800708a:	0022      	movs	r2, r4
 800708c:	2121      	movs	r1, #33	; 0x21
 800708e:	0028      	movs	r0, r5
 8007090:	f7ff fd9f 	bl	8006bd2 <lsm303ah_write_reg>
	}

	return ret;
}
 8007094:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

08007096 <lsm303ah_xl_reset_get>:
 * @param  ctx    read / write interface definitions.(ptr)
 * @param  val    Get the values of soft_reset in reg CTRL2.(ptr)
 * @retval        Interface status (MANDATORY: return 0 -> no Error).
 *
 */
int32_t lsm303ah_xl_reset_get(stmdev_ctx_t *ctx, uint8_t *val) {
 8007096:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007098:	000c      	movs	r4, r1
	lsm303ah_ctrl2_a_t ctrl2_a;
	int32_t ret;

	ret = lsm303ah_read_reg(ctx, LSM303AH_CTRL2_A, (uint8_t*) &ctrl2_a, 1);
 800709a:	ad01      	add	r5, sp, #4
 800709c:	002a      	movs	r2, r5
 800709e:	2301      	movs	r3, #1
 80070a0:	2121      	movs	r1, #33	; 0x21
 80070a2:	f7ff fd91 	bl	8006bc8 <lsm303ah_read_reg>
	*val = ctrl2_a.soft_reset;
 80070a6:	782b      	ldrb	r3, [r5, #0]
 80070a8:	065b      	lsls	r3, r3, #25
 80070aa:	0fdb      	lsrs	r3, r3, #31
 80070ac:	7023      	strb	r3, [r4, #0]

	return ret;
}
 80070ae:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

080070b0 <lsm303ah_mg_reset_set>:
 * @param  ctx    read / write interface definitions.(ptr)
 * @param  val    Change the values of soft_rst in reg CFG_REG_A
 * @retval        Interface status (MANDATORY: return 0 -> no Error).
 *
 */
int32_t lsm303ah_mg_reset_set(stmdev_ctx_t *ctx, uint8_t val) {
 80070b0:	b573      	push	{r0, r1, r4, r5, r6, lr}
	lsm303ah_cfg_reg_a_m_t cfg_reg_a_m;
	int32_t ret;

	ret = lsm303ah_read_reg(ctx, LSM303AH_CFG_REG_A_M, (uint8_t*) &cfg_reg_a_m,
 80070b2:	ac01      	add	r4, sp, #4
int32_t lsm303ah_mg_reset_set(stmdev_ctx_t *ctx, uint8_t val) {
 80070b4:	000e      	movs	r6, r1
	ret = lsm303ah_read_reg(ctx, LSM303AH_CFG_REG_A_M, (uint8_t*) &cfg_reg_a_m,
 80070b6:	2301      	movs	r3, #1
 80070b8:	0022      	movs	r2, r4
 80070ba:	2160      	movs	r1, #96	; 0x60
int32_t lsm303ah_mg_reset_set(stmdev_ctx_t *ctx, uint8_t val) {
 80070bc:	0005      	movs	r5, r0
	ret = lsm303ah_read_reg(ctx, LSM303AH_CFG_REG_A_M, (uint8_t*) &cfg_reg_a_m,
 80070be:	f7ff fd83 	bl	8006bc8 <lsm303ah_read_reg>
			1);
	if (ret == 0) {
 80070c2:	2800      	cmp	r0, #0
 80070c4:	d10c      	bne.n	80070e0 <lsm303ah_mg_reset_set+0x30>
		cfg_reg_a_m.soft_rst = val;
 80070c6:	2301      	movs	r3, #1
 80070c8:	2220      	movs	r2, #32
 80070ca:	7821      	ldrb	r1, [r4, #0]
 80070cc:	401e      	ands	r6, r3
 80070ce:	4391      	bics	r1, r2
 80070d0:	0176      	lsls	r6, r6, #5
 80070d2:	4331      	orrs	r1, r6
 80070d4:	7021      	strb	r1, [r4, #0]
		ret = lsm303ah_write_reg(ctx, LSM303AH_CFG_REG_A_M,
 80070d6:	0022      	movs	r2, r4
 80070d8:	2160      	movs	r1, #96	; 0x60
 80070da:	0028      	movs	r0, r5
 80070dc:	f7ff fd79 	bl	8006bd2 <lsm303ah_write_reg>
				(uint8_t*) &cfg_reg_a_m, 1);
	}

	return ret;
}
 80070e0:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

080070e2 <lsm303ah_mg_reset_get>:
 * @param  ctx    read / write interface definitions.(ptr)
 * @param  val    Get the values of soft_rst in reg CFG_REG_A.(ptr)
 * @retval        Interface status (MANDATORY: return 0 -> no Error).
 *
 */
int32_t lsm303ah_mg_reset_get(stmdev_ctx_t *ctx, uint8_t *val) {
 80070e2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80070e4:	000c      	movs	r4, r1
	lsm303ah_cfg_reg_a_m_t cfg_reg_a_m;
	int32_t ret;

	ret = lsm303ah_read_reg(ctx, LSM303AH_CFG_REG_A_M, (uint8_t*) &cfg_reg_a_m,
 80070e6:	ad01      	add	r5, sp, #4
 80070e8:	002a      	movs	r2, r5
 80070ea:	2301      	movs	r3, #1
 80070ec:	2160      	movs	r1, #96	; 0x60
 80070ee:	f7ff fd6b 	bl	8006bc8 <lsm303ah_read_reg>
			1);
	*val = cfg_reg_a_m.soft_rst;
 80070f2:	782b      	ldrb	r3, [r5, #0]
 80070f4:	069b      	lsls	r3, r3, #26
 80070f6:	0fdb      	lsrs	r3, r3, #31
 80070f8:	7023      	strb	r3, [r4, #0]

	return ret;
}
 80070fa:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

080070fc <fn_init_lsm303ah>:
void fn_init_lsm303ah() {
 80070fc:	b530      	push	{r4, r5, lr}
	dev_ctx_xl.read_reg = platform_read;
 80070fe:	4b2c      	ldr	r3, [pc, #176]	; (80071b0 <fn_init_lsm303ah+0xb4>)
void fn_init_lsm303ah() {
 8007100:	b087      	sub	sp, #28
	dev_ctx_xl.handle = (void*) LSM303AH_I2C_ADD_XL;
 8007102:	213b      	movs	r1, #59	; 0x3b
	dev_ctx_xl.read_reg = platform_read;
 8007104:	9301      	str	r3, [sp, #4]
	dev_ctx_mg.read_reg = platform_read;
 8007106:	9304      	str	r3, [sp, #16]
	whoamI = 0;
 8007108:	2500      	movs	r5, #0
	dev_ctx_mg.handle = (void*) LSM303AH_I2C_ADD_MG;
 800710a:	233d      	movs	r3, #61	; 0x3d
	whoamI = 0;
 800710c:	4c29      	ldr	r4, [pc, #164]	; (80071b4 <fn_init_lsm303ah+0xb8>)
	dev_ctx_xl.write_reg = platform_write;
 800710e:	4a2a      	ldr	r2, [pc, #168]	; (80071b8 <fn_init_lsm303ah+0xbc>)
	dev_ctx_xl.handle = (void*) LSM303AH_I2C_ADD_XL;
 8007110:	9102      	str	r1, [sp, #8]
	lsm303ah_xl_device_id_get(&dev_ctx_xl, &whoamI);
 8007112:	4668      	mov	r0, sp
 8007114:	0021      	movs	r1, r4
	dev_ctx_mg.handle = (void*) LSM303AH_I2C_ADD_MG;
 8007116:	9305      	str	r3, [sp, #20]
	dev_ctx_xl.write_reg = platform_write;
 8007118:	9200      	str	r2, [sp, #0]
	dev_ctx_mg.write_reg = platform_write;
 800711a:	9203      	str	r2, [sp, #12]
	whoamI = 0;
 800711c:	7025      	strb	r5, [r4, #0]
	lsm303ah_xl_device_id_get(&dev_ctx_xl, &whoamI);
 800711e:	f7ff ff93 	bl	8007048 <lsm303ah_xl_device_id_get>
	if (whoamI != LSM303AH_ID_XL)
 8007122:	7823      	ldrb	r3, [r4, #0]
 8007124:	2b43      	cmp	r3, #67	; 0x43
 8007126:	d000      	beq.n	800712a <fn_init_lsm303ah+0x2e>
 8007128:	e7fe      	b.n	8007128 <fn_init_lsm303ah+0x2c>
	lsm303ah_mg_device_id_get(&dev_ctx_mg, &whoamI);
 800712a:	0021      	movs	r1, r4
 800712c:	a803      	add	r0, sp, #12
	whoamI = 0;
 800712e:	7025      	strb	r5, [r4, #0]
	lsm303ah_mg_device_id_get(&dev_ctx_mg, &whoamI);
 8007130:	f7ff ff91 	bl	8007056 <lsm303ah_mg_device_id_get>
	if (whoamI != LSM303AH_ID_MG)
 8007134:	7823      	ldrb	r3, [r4, #0]
 8007136:	2b40      	cmp	r3, #64	; 0x40
 8007138:	d000      	beq.n	800713c <fn_init_lsm303ah+0x40>
 800713a:	e7fe      	b.n	800713a <fn_init_lsm303ah+0x3e>
	lsm303ah_xl_reset_set(&dev_ctx_xl, PROPERTY_ENABLE);
 800713c:	2101      	movs	r1, #1
 800713e:	4668      	mov	r0, sp
 8007140:	f7ff ff90 	bl	8007064 <lsm303ah_xl_reset_set>
		lsm303ah_xl_reset_get(&dev_ctx_xl, &rst);
 8007144:	4d1d      	ldr	r5, [pc, #116]	; (80071bc <fn_init_lsm303ah+0xc0>)
 8007146:	4668      	mov	r0, sp
 8007148:	0029      	movs	r1, r5
 800714a:	f7ff ffa4 	bl	8007096 <lsm303ah_xl_reset_get>
	} while (rst);
 800714e:	782b      	ldrb	r3, [r5, #0]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d1f7      	bne.n	8007144 <fn_init_lsm303ah+0x48>
	lsm303ah_mg_reset_set(&dev_ctx_mg, PROPERTY_ENABLE);
 8007154:	2101      	movs	r1, #1
 8007156:	a803      	add	r0, sp, #12
 8007158:	f7ff ffaa 	bl	80070b0 <lsm303ah_mg_reset_set>
		lsm303ah_mg_reset_get(&dev_ctx_mg, &rst);
 800715c:	0029      	movs	r1, r5
 800715e:	a803      	add	r0, sp, #12
 8007160:	f7ff ffbf 	bl	80070e2 <lsm303ah_mg_reset_get>
	} while (rst);
 8007164:	782c      	ldrb	r4, [r5, #0]
 8007166:	2c00      	cmp	r4, #0
 8007168:	d1f8      	bne.n	800715c <fn_init_lsm303ah+0x60>
	lsm303ah_xl_block_data_update_set(&dev_ctx_xl, PROPERTY_ENABLE);
 800716a:	2101      	movs	r1, #1
 800716c:	4668      	mov	r0, sp
 800716e:	f7ff fd35 	bl	8006bdc <lsm303ah_xl_block_data_update_set>
	lsm303ah_mg_block_data_update_set(&dev_ctx_mg, PROPERTY_ENABLE);
 8007172:	2101      	movs	r1, #1
 8007174:	a803      	add	r0, sp, #12
 8007176:	f7ff fd48 	bl	8006c0a <lsm303ah_mg_block_data_update_set>
	lsm303ah_xl_full_scale_set(&dev_ctx_xl, LSM303AH_XL_2g);
 800717a:	0021      	movs	r1, r4
 800717c:	4668      	mov	r0, sp
 800717e:	f7ff fd5d 	bl	8006c3c <lsm303ah_xl_full_scale_set>
	lsm303ah_mg_set_rst_mode_set(&dev_ctx_mg,
 8007182:	2101      	movs	r1, #1
 8007184:	a803      	add	r0, sp, #12
 8007186:	f7ff fde9 	bl	8006d5c <lsm303ah_mg_set_rst_mode_set>
	lsm303ah_mg_offset_temp_comp_set(&dev_ctx_mg, PROPERTY_ENABLE);
 800718a:	2101      	movs	r1, #1
 800718c:	a803      	add	r0, sp, #12
 800718e:	f7ff fdcd 	bl	8006d2c <lsm303ah_mg_offset_temp_comp_set>
	lsm303ah_xl_data_rate_set(&dev_ctx_xl, LSM303AH_XL_ODR_100Hz_LP);
 8007192:	210c      	movs	r1, #12
 8007194:	4668      	mov	r0, sp
 8007196:	f7ff fd6b 	bl	8006c70 <lsm303ah_xl_data_rate_set>
	lsm303ah_mg_data_rate_set(&dev_ctx_mg, LSM303AH_MG_ODR_10Hz);
 800719a:	0021      	movs	r1, r4
 800719c:	a803      	add	r0, sp, #12
 800719e:	f7ff fdab 	bl	8006cf8 <lsm303ah_mg_data_rate_set>
	lsm303ah_mg_operating_mode_set(&dev_ctx_mg, LSM303AH_MG_CONTINUOUS_MODE);
 80071a2:	0021      	movs	r1, r4
 80071a4:	a803      	add	r0, sp, #12
 80071a6:	f7ff fd8f 	bl	8006cc8 <lsm303ah_mg_operating_mode_set>
}
 80071aa:	b007      	add	sp, #28
 80071ac:	bd30      	pop	{r4, r5, pc}
 80071ae:	46c0      	nop			; (mov r8, r8)
 80071b0:	08006ba5 	.word	0x08006ba5
 80071b4:	2000021d 	.word	0x2000021d
 80071b8:	08006b81 	.word	0x08006b81
 80071bc:	2000021c 	.word	0x2000021c

080071c0 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80071c0:	b530      	push	{r4, r5, lr}
 80071c2:	b09d      	sub	sp, #116	; 0x74
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80071c4:	2238      	movs	r2, #56	; 0x38
 80071c6:	2100      	movs	r1, #0
 80071c8:	a80e      	add	r0, sp, #56	; 0x38
 80071ca:	f001 fac4 	bl	8008756 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80071ce:	2214      	movs	r2, #20
 80071d0:	2100      	movs	r1, #0
 80071d2:	4668      	mov	r0, sp
 80071d4:	f001 fabf 	bl	8008756 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 80071d8:	2224      	movs	r2, #36	; 0x24
 80071da:	2100      	movs	r1, #0
 80071dc:	a805      	add	r0, sp, #20
 80071de:	f001 faba 	bl	8008756 <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80071e2:	4914      	ldr	r1, [pc, #80]	; (8007234 <SystemClock_Config+0x74>)
 80071e4:	4a14      	ldr	r2, [pc, #80]	; (8007238 <SystemClock_Config+0x78>)
 80071e6:	680b      	ldr	r3, [r1, #0]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80071e8:	2400      	movs	r4, #0
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80071ea:	401a      	ands	r2, r3
 80071ec:	2380      	movs	r3, #128	; 0x80
 80071ee:	011b      	lsls	r3, r3, #4
 80071f0:	4313      	orrs	r3, r2
 80071f2:	600b      	str	r3, [r1, #0]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80071f4:	2310      	movs	r3, #16
 80071f6:	930e      	str	r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80071f8:	3b0f      	subs	r3, #15
 80071fa:	9315      	str	r3, [sp, #84]	; 0x54
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80071fc:	23a0      	movs	r3, #160	; 0xa0
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
		Error_Handler();
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80071fe:	250f      	movs	r5, #15
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8007200:	021b      	lsls	r3, r3, #8
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8007202:	a80e      	add	r0, sp, #56	; 0x38
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8007204:	9317      	str	r3, [sp, #92]	; 0x5c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8007206:	9416      	str	r4, [sp, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8007208:	9418      	str	r4, [sp, #96]	; 0x60
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800720a:	f7fd fce3 	bl	8004bd4 <HAL_RCC_OscConfig>
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800720e:	0021      	movs	r1, r4
 8007210:	4668      	mov	r0, sp
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8007212:	9500      	str	r5, [sp, #0]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8007214:	9401      	str	r4, [sp, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007216:	9402      	str	r4, [sp, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007218:	9403      	str	r4, [sp, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800721a:	9404      	str	r4, [sp, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800721c:	f7fe f838 	bl	8005290 <HAL_RCC_ClockConfig>
			| RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1;
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
	PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8007220:	a805      	add	r0, sp, #20
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1
 8007222:	9505      	str	r5, [sp, #20]
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8007224:	9407      	str	r4, [sp, #28]
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8007226:	9408      	str	r4, [sp, #32]
	PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8007228:	9409      	str	r4, [sp, #36]	; 0x24
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800722a:	940a      	str	r4, [sp, #40]	; 0x28
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 800722c:	f7fe f974 	bl	8005518 <HAL_RCCEx_PeriphCLKConfig>
		Error_Handler();
	}
}
 8007230:	b01d      	add	sp, #116	; 0x74
 8007232:	bd30      	pop	{r4, r5, pc}
 8007234:	40007000 	.word	0x40007000
 8007238:	ffffe7ff 	.word	0xffffe7ff

0800723c <main>:
int main(void) {
 800723c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800723e:	b08b      	sub	sp, #44	; 0x2c
	HAL_Init();
 8007240:	f7fc f846 	bl	80032d0 <HAL_Init>
	SystemClock_Config();
 8007244:	f7ff ffbc 	bl	80071c0 <SystemClock_Config>
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8007248:	2214      	movs	r2, #20
 800724a:	2100      	movs	r1, #0
 800724c:	a805      	add	r0, sp, #20
 800724e:	f001 fa82 	bl	8008756 <memset>

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8007252:	2204      	movs	r2, #4
	;
	__HAL_RCC_GPIOH_CLK_ENABLE()
 8007254:	2180      	movs	r1, #128	; 0x80
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8007256:	4d9d      	ldr	r5, [pc, #628]	; (80074cc <main+0x290>)
	;
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8007258:	2601      	movs	r6, #1
	__HAL_RCC_GPIOC_CLK_ENABLE()
 800725a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
	;
	__HAL_RCC_GPIOB_CLK_ENABLE()
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPRS_RST_Pin | WISOL_WKP_Pin | WISOL_RST_Pin,
 800725c:	489c      	ldr	r0, [pc, #624]	; (80074d0 <main+0x294>)
	__HAL_RCC_GPIOC_CLK_ENABLE()
 800725e:	4313      	orrs	r3, r2
 8007260:	62eb      	str	r3, [r5, #44]	; 0x2c
 8007262:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPRS_PWR_ON_GPIO_Port, GPRS_PWR_ON_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : WISOL_LED_CPU_Pin */
	GPIO_InitStruct.Pin = WISOL_LED_CPU_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007264:	2400      	movs	r4, #0
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8007266:	4013      	ands	r3, r2
 8007268:	9301      	str	r3, [sp, #4]
 800726a:	9b01      	ldr	r3, [sp, #4]
	__HAL_RCC_GPIOH_CLK_ENABLE()
 800726c:	6aea      	ldr	r2, [r5, #44]	; 0x2c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(WISOL_LED_CPU_GPIO_Port, &GPIO_InitStruct);

	/*Configure GPIO pins : PC14 PC15 */
	GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800726e:	2703      	movs	r7, #3
	__HAL_RCC_GPIOH_CLK_ENABLE()
 8007270:	430a      	orrs	r2, r1
 8007272:	62ea      	str	r2, [r5, #44]	; 0x2c
	__HAL_RCC_GPIOB_CLK_ENABLE()
 8007274:	2202      	movs	r2, #2
	__HAL_RCC_GPIOH_CLK_ENABLE()
 8007276:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007278:	400b      	ands	r3, r1
 800727a:	9302      	str	r3, [sp, #8]
 800727c:	9b02      	ldr	r3, [sp, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE()
 800727e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
	HAL_GPIO_WritePin(GPIOB, GPRS_RST_Pin | WISOL_WKP_Pin | WISOL_RST_Pin,
 8007280:	4994      	ldr	r1, [pc, #592]	; (80074d4 <main+0x298>)
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8007282:	4333      	orrs	r3, r6
 8007284:	62eb      	str	r3, [r5, #44]	; 0x2c
 8007286:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007288:	4033      	ands	r3, r6
 800728a:	9303      	str	r3, [sp, #12]
 800728c:	9b03      	ldr	r3, [sp, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE()
 800728e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007290:	4313      	orrs	r3, r2
 8007292:	62eb      	str	r3, [r5, #44]	; 0x2c
 8007294:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007296:	4013      	ands	r3, r2
 8007298:	9304      	str	r3, [sp, #16]
	HAL_GPIO_WritePin(GPIOB, GPRS_RST_Pin | WISOL_WKP_Pin | WISOL_RST_Pin,
 800729a:	0032      	movs	r2, r6
	__HAL_RCC_GPIOB_CLK_ENABLE()
 800729c:	9b04      	ldr	r3, [sp, #16]
	HAL_GPIO_WritePin(GPIOB, GPRS_RST_Pin | WISOL_WKP_Pin | WISOL_RST_Pin,
 800729e:	f7fc ffcb 	bl	8004238 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,
 80072a2:	219f      	movs	r1, #159	; 0x9f
 80072a4:	20a0      	movs	r0, #160	; 0xa0
 80072a6:	2200      	movs	r2, #0
 80072a8:	0209      	lsls	r1, r1, #8
 80072aa:	05c0      	lsls	r0, r0, #23
 80072ac:	f7fc ffc4 	bl	8004238 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPRS_PWR_ON_GPIO_Port, GPRS_PWR_ON_Pin, GPIO_PIN_RESET);
 80072b0:	2200      	movs	r2, #0
 80072b2:	2120      	movs	r1, #32
 80072b4:	4886      	ldr	r0, [pc, #536]	; (80074d0 <main+0x294>)
 80072b6:	f7fc ffbf 	bl	8004238 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = WISOL_LED_CPU_Pin;
 80072ba:	2380      	movs	r3, #128	; 0x80
	HAL_GPIO_Init(WISOL_LED_CPU_GPIO_Port, &GPIO_InitStruct);
 80072bc:	a905      	add	r1, sp, #20
	GPIO_InitStruct.Pin = WISOL_LED_CPU_Pin;
 80072be:	019b      	lsls	r3, r3, #6
	HAL_GPIO_Init(WISOL_LED_CPU_GPIO_Port, &GPIO_InitStruct);
 80072c0:	4885      	ldr	r0, [pc, #532]	; (80074d8 <main+0x29c>)
	GPIO_InitStruct.Pin = WISOL_LED_CPU_Pin;
 80072c2:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80072c4:	9406      	str	r4, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072c6:	9407      	str	r4, [sp, #28]
	HAL_GPIO_Init(WISOL_LED_CPU_GPIO_Port, &GPIO_InitStruct);
 80072c8:	f7fc fe46 	bl	8003f58 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15;
 80072cc:	23c0      	movs	r3, #192	; 0xc0
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80072ce:	a905      	add	r1, sp, #20
	GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15;
 80072d0:	021b      	lsls	r3, r3, #8
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80072d2:	4881      	ldr	r0, [pc, #516]	; (80074d8 <main+0x29c>)
	GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15;
 80072d4:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80072d6:	9706      	str	r7, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072d8:	9407      	str	r4, [sp, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80072da:	f7fc fe3d 	bl	8003f58 <HAL_GPIO_Init>

	/*Configure GPIO pins : PH0 PH1 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80072de:	a905      	add	r1, sp, #20
 80072e0:	487e      	ldr	r0, [pc, #504]	; (80074dc <main+0x2a0>)
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80072e2:	9705      	str	r7, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80072e4:	9706      	str	r7, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072e6:	9407      	str	r4, [sp, #28]
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80072e8:	f7fc fe36 	bl	8003f58 <HAL_GPIO_Init>

	/*Configure GPIO pins : HC_SR04_TRG_Pin HC_SR04_PULSE_Pin */
	GPIO_InitStruct.Pin = HC_SR04_TRG_Pin | HC_SR04_PULSE_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072ec:	20a0      	movs	r0, #160	; 0xa0
	GPIO_InitStruct.Pin = HC_SR04_TRG_Pin | HC_SR04_PULSE_Pin;
 80072ee:	23c0      	movs	r3, #192	; 0xc0
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072f0:	a905      	add	r1, sp, #20
 80072f2:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Pin = HC_SR04_TRG_Pin | HC_SR04_PULSE_Pin;
 80072f4:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80072f6:	9406      	str	r4, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072f8:	9407      	str	r4, [sp, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072fa:	f7fc fe2d 	bl	8003f58 <HAL_GPIO_Init>

	/*Configure GPIO pins : EXT_INT1_XL_Pin EXT_INT_MAG_Pin GPS_EXTI_Pin GPS_TIMEPULSE_Pin */
	GPIO_InitStruct.Pin = EXT_INT1_XL_Pin | EXT_INT_MAG_Pin | GPS_EXTI_Pin
 80072fe:	4b78      	ldr	r3, [pc, #480]	; (80074e0 <main+0x2a4>)
			| GPS_TIMEPULSE_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007300:	a905      	add	r1, sp, #20
	GPIO_InitStruct.Pin = EXT_INT1_XL_Pin | EXT_INT_MAG_Pin | GPS_EXTI_Pin
 8007302:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8007304:	4b77      	ldr	r3, [pc, #476]	; (80074e4 <main+0x2a8>)
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007306:	4872      	ldr	r0, [pc, #456]	; (80074d0 <main+0x294>)
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8007308:	9306      	str	r3, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800730a:	9407      	str	r4, [sp, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800730c:	f7fc fe24 	bl	8003f58 <HAL_GPIO_Init>

	/*Configure GPIO pin : GPRS_RST_Pin */
	GPIO_InitStruct.Pin = GPRS_RST_Pin;
 8007310:	2304      	movs	r3, #4
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
	GPIO_InitStruct.Pull = GPIO_PULLUP;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPRS_RST_GPIO_Port, &GPIO_InitStruct);
 8007312:	a905      	add	r1, sp, #20
	GPIO_InitStruct.Pin = GPRS_RST_Pin;
 8007314:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPRS_RST_GPIO_Port, &GPIO_InitStruct);
 8007316:	486e      	ldr	r0, [pc, #440]	; (80074d0 <main+0x294>)
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8007318:	330d      	adds	r3, #13
 800731a:	9306      	str	r3, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800731c:	9607      	str	r6, [sp, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800731e:	9408      	str	r4, [sp, #32]
	HAL_GPIO_Init(GPRS_RST_GPIO_Port, &GPIO_InitStruct);
 8007320:	f7fc fe1a 	bl	8003f58 <HAL_GPIO_Init>

	/*Configure GPIO pins : WISOL_WKP_Pin WISOL_RST_Pin GPRS_PWR_ON_Pin */
	GPIO_InitStruct.Pin = WISOL_WKP_Pin | WISOL_RST_Pin | GPRS_PWR_ON_Pin;
 8007324:	4b70      	ldr	r3, [pc, #448]	; (80074e8 <main+0x2ac>)
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007326:	a905      	add	r1, sp, #20
 8007328:	4869      	ldr	r0, [pc, #420]	; (80074d0 <main+0x294>)
	GPIO_InitStruct.Pin = WISOL_WKP_Pin | WISOL_RST_Pin | GPRS_PWR_ON_Pin;
 800732a:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800732c:	9606      	str	r6, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800732e:	9407      	str	r4, [sp, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007330:	9408      	str	r4, [sp, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007332:	f7fc fe11 	bl	8003f58 <HAL_GPIO_Init>

	/*Configure GPIO pin : GPIO_LED_Pin */
	GPIO_InitStruct.Pin = GPIO_LED_Pin;
 8007336:	2380      	movs	r3, #128	; 0x80
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIO_LED_GPIO_Port, &GPIO_InitStruct);
 8007338:	20a0      	movs	r0, #160	; 0xa0
	GPIO_InitStruct.Pin = GPIO_LED_Pin;
 800733a:	005b      	lsls	r3, r3, #1
 800733c:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIO_LED_GPIO_Port, &GPIO_InitStruct);
 800733e:	a905      	add	r1, sp, #20
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8007340:	3bfe      	subs	r3, #254	; 0xfe
	HAL_GPIO_Init(GPIO_LED_GPIO_Port, &GPIO_InitStruct);
 8007342:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007344:	9606      	str	r6, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8007346:	9307      	str	r3, [sp, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007348:	9308      	str	r3, [sp, #32]
	HAL_GPIO_Init(GPIO_LED_GPIO_Port, &GPIO_InitStruct);
 800734a:	f7fc fe05 	bl	8003f58 <HAL_GPIO_Init>

	/*Configure GPIO pins : EN_US_Pin EN_GPRS_Pin EN_GPS_Pin EN_BLE_Pin
	 EN_SFOX_Pin */
	GPIO_InitStruct.Pin = EN_US_Pin | EN_GPRS_Pin | EN_GPS_Pin | EN_BLE_Pin
 800734e:	239e      	movs	r3, #158	; 0x9e
			| EN_SFOX_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007350:	20a0      	movs	r0, #160	; 0xa0
	GPIO_InitStruct.Pin = EN_US_Pin | EN_GPRS_Pin | EN_GPS_Pin | EN_BLE_Pin
 8007352:	021b      	lsls	r3, r3, #8
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007354:	a905      	add	r1, sp, #20
 8007356:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Pin = EN_US_Pin | EN_GPRS_Pin | EN_GPS_Pin | EN_BLE_Pin
 8007358:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800735a:	9606      	str	r6, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800735c:	9407      	str	r4, [sp, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800735e:	9408      	str	r4, [sp, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007360:	f7fc fdfa 	bl	8003f58 <HAL_GPIO_Init>
	__HAL_RCC_DMA1_CLK_ENABLE()
 8007364:	6b2b      	ldr	r3, [r5, #48]	; 0x30
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8007366:	0022      	movs	r2, r4
	__HAL_RCC_DMA1_CLK_ENABLE()
 8007368:	4333      	orrs	r3, r6
 800736a:	632b      	str	r3, [r5, #48]	; 0x30
 800736c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800736e:	0021      	movs	r1, r4
	__HAL_RCC_DMA1_CLK_ENABLE()
 8007370:	4033      	ands	r3, r6
 8007372:	9300      	str	r3, [sp, #0]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8007374:	2009      	movs	r0, #9
	__HAL_RCC_DMA1_CLK_ENABLE()
 8007376:	9b00      	ldr	r3, [sp, #0]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8007378:	f7fc fc04 	bl	8003b84 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800737c:	2009      	movs	r0, #9
 800737e:	f7fc fc3b 	bl	8003bf8 <HAL_NVIC_EnableIRQ>
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8007382:	2208      	movs	r2, #8
 8007384:	0021      	movs	r1, r4
 8007386:	a805      	add	r0, sp, #20
 8007388:	f001 f9e5 	bl	8008756 <memset>
	hadc.Instance = ADC1;
 800738c:	4d57      	ldr	r5, [pc, #348]	; (80074ec <main+0x2b0>)
 800738e:	4b58      	ldr	r3, [pc, #352]	; (80074f0 <main+0x2b4>)
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 8007390:	0028      	movs	r0, r5
	hadc.Instance = ADC1;
 8007392:	602b      	str	r3, [r5, #0]
	hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8007394:	23c0      	movs	r3, #192	; 0xc0
 8007396:	061b      	lsls	r3, r3, #24
 8007398:	606b      	str	r3, [r5, #4]
	hadc.Init.ContinuousConvMode = DISABLE;
 800739a:	19ab      	adds	r3, r5, r6
 800739c:	77dc      	strb	r4, [r3, #31]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 800739e:	1cab      	adds	r3, r5, #2
 80073a0:	77dc      	strb	r4, [r3, #31]
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80073a2:	23c2      	movs	r3, #194	; 0xc2
 80073a4:	33ff      	adds	r3, #255	; 0xff
 80073a6:	626b      	str	r3, [r5, #36]	; 0x24
	hadc.Init.DMAContinuousRequests = DISABLE;
 80073a8:	002b      	movs	r3, r5
 80073aa:	332c      	adds	r3, #44	; 0x2c
 80073ac:	701c      	strb	r4, [r3, #0]
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80073ae:	2304      	movs	r3, #4
	hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80073b0:	612e      	str	r6, [r5, #16]
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80073b2:	616b      	str	r3, [r5, #20]
	hadc.Init.OversamplingMode = DISABLE;
 80073b4:	63ec      	str	r4, [r5, #60]	; 0x3c
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80073b6:	60ac      	str	r4, [r5, #8]
	hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80073b8:	63ac      	str	r4, [r5, #56]	; 0x38
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80073ba:	60ec      	str	r4, [r5, #12]
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80073bc:	62ac      	str	r4, [r5, #40]	; 0x28
	hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80073be:	632c      	str	r4, [r5, #48]	; 0x30
	hadc.Init.LowPowerAutoWait = DISABLE;
 80073c0:	61ac      	str	r4, [r5, #24]
	hadc.Init.LowPowerFrequencyMode = DISABLE;
 80073c2:	636c      	str	r4, [r5, #52]	; 0x34
	hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80073c4:	61ec      	str	r4, [r5, #28]
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 80073c6:	f7fc f803 	bl	80033d0 <HAL_ADC_Init>
	sConfig.Channel = ADC_CHANNEL_4;
 80073ca:	4b4a      	ldr	r3, [pc, #296]	; (80074f4 <main+0x2b8>)
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80073cc:	a905      	add	r1, sp, #20
	sConfig.Channel = ADC_CHANNEL_4;
 80073ce:	9305      	str	r3, [sp, #20]
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80073d0:	2380      	movs	r3, #128	; 0x80
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80073d2:	0028      	movs	r0, r5
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80073d4:	015b      	lsls	r3, r3, #5
 80073d6:	9306      	str	r3, [sp, #24]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80073d8:	f7fc fb08 	bl	80039ec <HAL_ADC_ConfigChannel>
	sConfig.Channel = ADC_CHANNEL_5;
 80073dc:	4b46      	ldr	r3, [pc, #280]	; (80074f8 <main+0x2bc>)
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80073de:	a905      	add	r1, sp, #20
 80073e0:	0028      	movs	r0, r5
	sConfig.Channel = ADC_CHANNEL_5;
 80073e2:	9305      	str	r3, [sp, #20]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80073e4:	f7fc fb02 	bl	80039ec <HAL_ADC_ConfigChannel>
	sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80073e8:	4b44      	ldr	r3, [pc, #272]	; (80074fc <main+0x2c0>)
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80073ea:	a905      	add	r1, sp, #20
 80073ec:	0028      	movs	r0, r5
	sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80073ee:	9305      	str	r3, [sp, #20]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80073f0:	f7fc fafc 	bl	80039ec <HAL_ADC_ConfigChannel>
	HAL_ADC_Start_DMA(&hadc, value, 3);
 80073f4:	003a      	movs	r2, r7
 80073f6:	4942      	ldr	r1, [pc, #264]	; (8007500 <main+0x2c4>)
 80073f8:	0028      	movs	r0, r5
 80073fa:	f7fc f9b9 	bl	8003770 <HAL_ADC_Start_DMA>
	hi2c1.Instance = I2C1;
 80073fe:	4d41      	ldr	r5, [pc, #260]	; (8007504 <main+0x2c8>)
 8007400:	4b41      	ldr	r3, [pc, #260]	; (8007508 <main+0x2cc>)
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8007402:	0028      	movs	r0, r5
	hi2c1.Instance = I2C1;
 8007404:	602b      	str	r3, [r5, #0]
	hi2c1.Init.Timing = 0x00000708;
 8007406:	23e1      	movs	r3, #225	; 0xe1
 8007408:	00db      	lsls	r3, r3, #3
 800740a:	606b      	str	r3, [r5, #4]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800740c:	60ee      	str	r6, [r5, #12]
	hi2c1.Init.OwnAddress1 = 0;
 800740e:	60ac      	str	r4, [r5, #8]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8007410:	612c      	str	r4, [r5, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8007412:	616c      	str	r4, [r5, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8007414:	61ac      	str	r4, [r5, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8007416:	61ec      	str	r4, [r5, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8007418:	622c      	str	r4, [r5, #32]
	hlpuart1.Init.BaudRate = 9600;
 800741a:	2696      	movs	r6, #150	; 0x96
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 800741c:	f7fd f8d0 	bl	80045c0 <HAL_I2C_Init>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8007420:	0021      	movs	r1, r4
 8007422:	0028      	movs	r0, r5
 8007424:	f7fd fb12 	bl	8004a4c <HAL_I2CEx_ConfigAnalogFilter>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8007428:	0028      	movs	r0, r5
	hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800742a:	250c      	movs	r5, #12
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 800742c:	0021      	movs	r1, r4
 800742e:	f7fd fb53 	bl	8004ad8 <HAL_I2CEx_ConfigDigitalFilter>
	hlpuart1.Instance = LPUART1;
 8007432:	4836      	ldr	r0, [pc, #216]	; (800750c <main+0x2d0>)
 8007434:	4b36      	ldr	r3, [pc, #216]	; (8007510 <main+0x2d4>)
	hlpuart1.Init.BaudRate = 9600;
 8007436:	01b6      	lsls	r6, r6, #6
	hlpuart1.Instance = LPUART1;
 8007438:	6003      	str	r3, [r0, #0]
	hlpuart1.Init.BaudRate = 9600;
 800743a:	6046      	str	r6, [r0, #4]
	hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800743c:	6084      	str	r4, [r0, #8]
	hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800743e:	60c4      	str	r4, [r0, #12]
	hlpuart1.Init.Parity = UART_PARITY_NONE;
 8007440:	6104      	str	r4, [r0, #16]
	hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8007442:	6145      	str	r5, [r0, #20]
	hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007444:	6184      	str	r4, [r0, #24]
	hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007446:	6204      	str	r4, [r0, #32]
	hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007448:	6244      	str	r4, [r0, #36]	; 0x24
	if (HAL_UART_Init(&hlpuart1) != HAL_OK) {
 800744a:	f7fe ff73 	bl	8006334 <HAL_UART_Init>
	huart1.Instance = USART1;
 800744e:	4831      	ldr	r0, [pc, #196]	; (8007514 <main+0x2d8>)
 8007450:	4b31      	ldr	r3, [pc, #196]	; (8007518 <main+0x2dc>)
	huart1.Init.BaudRate = 9600;
 8007452:	6046      	str	r6, [r0, #4]
	huart1.Instance = USART1;
 8007454:	6003      	str	r3, [r0, #0]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8007456:	6084      	str	r4, [r0, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8007458:	60c4      	str	r4, [r0, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800745a:	6104      	str	r4, [r0, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 800745c:	6145      	str	r5, [r0, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800745e:	6184      	str	r4, [r0, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8007460:	61c4      	str	r4, [r0, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007462:	6204      	str	r4, [r0, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007464:	6244      	str	r4, [r0, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8007466:	f7fe ff65 	bl	8006334 <HAL_UART_Init>
	huart2.Instance = USART2;
 800746a:	482c      	ldr	r0, [pc, #176]	; (800751c <main+0x2e0>)
 800746c:	4b2c      	ldr	r3, [pc, #176]	; (8007520 <main+0x2e4>)
	huart2.Init.BaudRate = 9600;
 800746e:	6046      	str	r6, [r0, #4]
	huart2.Instance = USART2;
 8007470:	6003      	str	r3, [r0, #0]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8007472:	6084      	str	r4, [r0, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8007474:	60c4      	str	r4, [r0, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8007476:	6104      	str	r4, [r0, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8007478:	6145      	str	r5, [r0, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800747a:	6184      	str	r4, [r0, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800747c:	61c4      	str	r4, [r0, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800747e:	6204      	str	r4, [r0, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007480:	6244      	str	r4, [r0, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8007482:	f7fe ff57 	bl	8006334 <HAL_UART_Init>
	huart4.Instance = USART4;
 8007486:	4827      	ldr	r0, [pc, #156]	; (8007524 <main+0x2e8>)
 8007488:	4b27      	ldr	r3, [pc, #156]	; (8007528 <main+0x2ec>)
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800748a:	6084      	str	r4, [r0, #8]
	huart4.Instance = USART4;
 800748c:	6003      	str	r3, [r0, #0]
	huart4.Init.BaudRate = 115200;
 800748e:	23e1      	movs	r3, #225	; 0xe1
 8007490:	025b      	lsls	r3, r3, #9
 8007492:	6043      	str	r3, [r0, #4]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8007494:	60c4      	str	r4, [r0, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 8007496:	6104      	str	r4, [r0, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 8007498:	6145      	str	r5, [r0, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800749a:	6184      	str	r4, [r0, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800749c:	61c4      	str	r4, [r0, #28]
	huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800749e:	6204      	str	r4, [r0, #32]
	huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80074a0:	6244      	str	r4, [r0, #36]	; 0x24
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 80074a2:	f7fe ff47 	bl	8006334 <HAL_UART_Init>
	huart5.Instance = USART5;
 80074a6:	4821      	ldr	r0, [pc, #132]	; (800752c <main+0x2f0>)
 80074a8:	4b21      	ldr	r3, [pc, #132]	; (8007530 <main+0x2f4>)
	huart5.Init.BaudRate = 9600;
 80074aa:	6046      	str	r6, [r0, #4]
	huart5.Instance = USART5;
 80074ac:	6003      	str	r3, [r0, #0]
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80074ae:	6084      	str	r4, [r0, #8]
	huart5.Init.StopBits = UART_STOPBITS_1;
 80074b0:	60c4      	str	r4, [r0, #12]
	huart5.Init.Parity = UART_PARITY_NONE;
 80074b2:	6104      	str	r4, [r0, #16]
	huart5.Init.Mode = UART_MODE_TX_RX;
 80074b4:	6145      	str	r5, [r0, #20]
	huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80074b6:	6184      	str	r4, [r0, #24]
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80074b8:	61c4      	str	r4, [r0, #28]
	huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80074ba:	6204      	str	r4, [r0, #32]
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80074bc:	6244      	str	r4, [r0, #36]	; 0x24
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 80074be:	f7fe ff39 	bl	8006334 <HAL_UART_Init>
	fn_start_program();
 80074c2:	f000 f8e7 	bl	8007694 <fn_start_program>
		fn_run_program();
 80074c6:	f000 f909 	bl	80076dc <fn_run_program>
 80074ca:	e7fc      	b.n	80074c6 <main+0x28a>
 80074cc:	40021000 	.word	0x40021000
 80074d0:	50000400 	.word	0x50000400
 80074d4:	0000c004 	.word	0x0000c004
 80074d8:	50000800 	.word	0x50000800
 80074dc:	50001c00 	.word	0x50001c00
 80074e0:	00003003 	.word	0x00003003
 80074e4:	10110000 	.word	0x10110000
 80074e8:	0000c020 	.word	0x0000c020
 80074ec:	20000a74 	.word	0x20000a74
 80074f0:	40012400 	.word	0x40012400
 80074f4:	10000010 	.word	0x10000010
 80074f8:	14000020 	.word	0x14000020
 80074fc:	48040000 	.word	0x48040000
 8007500:	20000464 	.word	0x20000464
 8007504:	20000960 	.word	0x20000960
 8007508:	40005400 	.word	0x40005400
 800750c:	20000474 	.word	0x20000474
 8007510:	40004800 	.word	0x40004800
 8007514:	20000314 	.word	0x20000314
 8007518:	40013800 	.word	0x40013800
 800751c:	200003dc 	.word	0x200003dc
 8007520:	40004400 	.word	0x40004400
 8007524:	200009ac 	.word	0x200009ac
 8007528:	40004c00 	.word	0x40004c00
 800752c:	200006e8 	.word	0x200006e8
 8007530:	40005000 	.word	0x40005000

08007534 <blink>:

}

/* USER CODE BEGIN 4 */

void blink(uint8_t times) {
 8007534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	for (int var = 0; var < times; ++var) {
		LED_ON
 8007536:	2580      	movs	r5, #128	; 0x80
 8007538:	26a0      	movs	r6, #160	; 0xa0
void blink(uint8_t times) {
 800753a:	0007      	movs	r7, r0
	for (int var = 0; var < times; ++var) {
 800753c:	2400      	movs	r4, #0
		LED_ON
 800753e:	006d      	lsls	r5, r5, #1
 8007540:	05f6      	lsls	r6, r6, #23
	for (int var = 0; var < times; ++var) {
 8007542:	42bc      	cmp	r4, r7
 8007544:	db00      	blt.n	8007548 <blink+0x14>
		HAL_Delay(25);
		LED_OFF
		HAL_Delay(25);
	}

}
 8007546:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		LED_ON
 8007548:	2200      	movs	r2, #0
 800754a:	0029      	movs	r1, r5
 800754c:	0030      	movs	r0, r6
 800754e:	f7fc fe73 	bl	8004238 <HAL_GPIO_WritePin>
		HAL_Delay(25);
 8007552:	2019      	movs	r0, #25
 8007554:	f7fb fede 	bl	8003314 <HAL_Delay>
		LED_OFF
 8007558:	2201      	movs	r2, #1
 800755a:	0029      	movs	r1, r5
 800755c:	0030      	movs	r0, r6
 800755e:	f7fc fe6b 	bl	8004238 <HAL_GPIO_WritePin>
		HAL_Delay(25);
 8007562:	2019      	movs	r0, #25
 8007564:	f7fb fed6 	bl	8003314 <HAL_Delay>
	for (int var = 0; var < times; ++var) {
 8007568:	3401      	adds	r4, #1
 800756a:	e7ea      	b.n	8007542 <blink+0xe>

0800756c <fn_fprint>:

void fn_fprint(char *data) {
 800756c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800756e:	af00      	add	r7, sp, #0
 8007570:	0005      	movs	r5, r0
	int tamanho = strlen(data);
 8007572:	f7f8 fdc9 	bl	8000108 <strlen>
	char new_command[tamanho];
 8007576:	466a      	mov	r2, sp
 8007578:	1dc3      	adds	r3, r0, #7
 800757a:	08db      	lsrs	r3, r3, #3
 800757c:	00db      	lsls	r3, r3, #3
 800757e:	1ad3      	subs	r3, r2, r3
 8007580:	469d      	mov	sp, r3
	strcpy(new_command, data);
 8007582:	0029      	movs	r1, r5
	int tamanho = strlen(data);
 8007584:	0004      	movs	r4, r0
	strcpy(new_command, data);
 8007586:	4668      	mov	r0, sp
 8007588:	f001 f9b5 	bl	80088f6 <strcpy>
 800758c:	466e      	mov	r6, sp
	char new_com[1]; // (uint8_t*)new_command;
	for (int var = 0; var < tamanho; ++var) {
 800758e:	466d      	mov	r5, sp
 8007590:	1bab      	subs	r3, r5, r6
 8007592:	429c      	cmp	r4, r3
 8007594:	dc01      	bgt.n	800759a <fn_fprint+0x2e>
		new_com[0] = new_command[var];
		HAL_UART_Transmit(&hlpuart1, (uint8_t*) new_com, 1, 10);
	}
}
 8007596:	46bd      	mov	sp, r7
 8007598:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		new_com[0] = new_command[var];
 800759a:	782b      	ldrb	r3, [r5, #0]
		HAL_UART_Transmit(&hlpuart1, (uint8_t*) new_com, 1, 10);
 800759c:	2201      	movs	r2, #1
		new_com[0] = new_command[var];
 800759e:	713b      	strb	r3, [r7, #4]
		HAL_UART_Transmit(&hlpuart1, (uint8_t*) new_com, 1, 10);
 80075a0:	1d39      	adds	r1, r7, #4
 80075a2:	230a      	movs	r3, #10
 80075a4:	4802      	ldr	r0, [pc, #8]	; (80075b0 <fn_fprint+0x44>)
 80075a6:	f7fe fda7 	bl	80060f8 <HAL_UART_Transmit>
 80075aa:	3501      	adds	r5, #1
 80075ac:	e7f0      	b.n	8007590 <fn_fprint+0x24>
 80075ae:	46c0      	nop			; (mov r8, r8)
 80075b0:	20000474 	.word	0x20000474

080075b4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
	UartReady = SET;
 80075b4:	2201      	movs	r2, #1
 80075b6:	4b01      	ldr	r3, [pc, #4]	; (80075bc <HAL_UART_TxCpltCallback+0x8>)
 80075b8:	701a      	strb	r2, [r3, #0]
}
 80075ba:	4770      	bx	lr
 80075bc:	200002c4 	.word	0x200002c4

080075c0 <get_temp>:

float get_temp(uint32_t variable)   // function to read temp from the value
{
 80075c0:	b510      	push	{r4, lr}
	return (((V25 - VSENSE * variable) / Avg_Slope) + 25);
 80075c2:	f7fb fd2f 	bl	8003024 <__aeabi_ui2d>
 80075c6:	4a0a      	ldr	r2, [pc, #40]	; (80075f0 <get_temp+0x30>)
 80075c8:	4b0a      	ldr	r3, [pc, #40]	; (80075f4 <get_temp+0x34>)
 80075ca:	f7fa feff 	bl	80023cc <__aeabi_dmul>
 80075ce:	0002      	movs	r2, r0
 80075d0:	000b      	movs	r3, r1
 80075d2:	4809      	ldr	r0, [pc, #36]	; (80075f8 <get_temp+0x38>)
 80075d4:	4909      	ldr	r1, [pc, #36]	; (80075fc <get_temp+0x3c>)
 80075d6:	f7fb f979 	bl	80028cc <__aeabi_dsub>
 80075da:	4a09      	ldr	r2, [pc, #36]	; (8007600 <get_temp+0x40>)
 80075dc:	4b09      	ldr	r3, [pc, #36]	; (8007604 <get_temp+0x44>)
 80075de:	f7fa fac1 	bl	8001b64 <__aeabi_ddiv>
 80075e2:	2200      	movs	r2, #0
 80075e4:	4b08      	ldr	r3, [pc, #32]	; (8007608 <get_temp+0x48>)
 80075e6:	f7f9 ffad 	bl	8001544 <__aeabi_dadd>
 80075ea:	f7fb fda5 	bl	8003138 <__aeabi_d2f>
}
 80075ee:	bd10      	pop	{r4, pc}
 80075f0:	e734d9b4 	.word	0xe734d9b4
 80075f4:	3f4a680c 	.word	0x3f4a680c
 80075f8:	ae147ae1 	.word	0xae147ae1
 80075fc:	3ff6e147 	.word	0x3ff6e147
 8007600:	75f6fd22 	.word	0x75f6fd22
 8007604:	3f719ce0 	.word	0x3f719ce0
 8007608:	40390000 	.word	0x40390000

0800760c <fn_get_stm32_temperature>:

void fn_get_stm32_temperature() {
 800760c:	b510      	push	{r4, lr}
	HAL_ADC_Start_DMA(&hadc, value, 3);
 800760e:	4c07      	ldr	r4, [pc, #28]	; (800762c <fn_get_stm32_temperature+0x20>)
 8007610:	2203      	movs	r2, #3
 8007612:	0021      	movs	r1, r4
 8007614:	4806      	ldr	r0, [pc, #24]	; (8007630 <fn_get_stm32_temperature+0x24>)
 8007616:	f7fc f8ab 	bl	8003770 <HAL_ADC_Start_DMA>
	st_stm_adc_variables.temperature = get_temp(value[2]) / 10;
 800761a:	68a0      	ldr	r0, [r4, #8]
 800761c:	f7ff ffd0 	bl	80075c0 <get_temp>
 8007620:	4904      	ldr	r1, [pc, #16]	; (8007634 <fn_get_stm32_temperature+0x28>)
 8007622:	f7f9 fa2d 	bl	8000a80 <__aeabi_fdiv>
 8007626:	4b04      	ldr	r3, [pc, #16]	; (8007638 <fn_get_stm32_temperature+0x2c>)
 8007628:	6018      	str	r0, [r3, #0]
}
 800762a:	bd10      	pop	{r4, pc}
 800762c:	20000464 	.word	0x20000464
 8007630:	20000a74 	.word	0x20000a74
 8007634:	41200000 	.word	0x41200000
 8007638:	200002bc 	.word	0x200002bc

0800763c <fn_get_stm32_volts>:

void fn_get_stm32_volts() {
 800763c:	b510      	push	{r4, lr}
	HAL_ADC_Start_DMA(&hadc, value, 3);
 800763e:	4c07      	ldr	r4, [pc, #28]	; (800765c <fn_get_stm32_volts+0x20>)
 8007640:	2203      	movs	r2, #3
 8007642:	0021      	movs	r1, r4
 8007644:	4806      	ldr	r0, [pc, #24]	; (8007660 <fn_get_stm32_volts+0x24>)
 8007646:	f7fc f893 	bl	8003770 <HAL_ADC_Start_DMA>
	st_stm_adc_variables.battery = value[0];
 800764a:	6820      	ldr	r0, [r4, #0]
 800764c:	f7f9 ff34 	bl	80014b8 <__aeabi_ui2f>
	st_stm_adc_variables.battery /= 1000;
 8007650:	4904      	ldr	r1, [pc, #16]	; (8007664 <fn_get_stm32_volts+0x28>)
 8007652:	f7f9 fa15 	bl	8000a80 <__aeabi_fdiv>
 8007656:	4b04      	ldr	r3, [pc, #16]	; (8007668 <fn_get_stm32_volts+0x2c>)
 8007658:	6058      	str	r0, [r3, #4]
}
 800765a:	bd10      	pop	{r4, pc}
 800765c:	20000464 	.word	0x20000464
 8007660:	20000a74 	.word	0x20000a74
 8007664:	447a0000 	.word	0x447a0000
 8007668:	200002bc 	.word	0x200002bc

0800766c <fn_fprintnumber>:

void fn_fprintnumber(int number) {
 800766c:	b513      	push	{r0, r1, r4, lr}
 800766e:	0004      	movs	r4, r0
	char numbuff[] = "\0";
 8007670:	2202      	movs	r2, #2
 8007672:	4906      	ldr	r1, [pc, #24]	; (800768c <fn_fprintnumber+0x20>)
 8007674:	a801      	add	r0, sp, #4
 8007676:	f001 f865 	bl	8008744 <memcpy>
	itoa(number, numbuff, 10);
 800767a:	220a      	movs	r2, #10
 800767c:	a901      	add	r1, sp, #4
 800767e:	0020      	movs	r0, r4
 8007680:	f001 f848 	bl	8008714 <itoa>
	fn_fprint(numbuff);
 8007684:	a801      	add	r0, sp, #4
 8007686:	f7ff ff71 	bl	800756c <fn_fprint>
}
 800768a:	bd13      	pop	{r0, r1, r4, pc}
 800768c:	0800bd00 	.word	0x0800bd00

08007690 <Error_Handler>:
void Error_Handler(void) {
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8007690:	4770      	bx	lr

08007692 <assert_failed>:
void assert_failed(uint8_t *file, uint32_t line) {
	/* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
	/* USER CODE END 6 */
}
 8007692:	4770      	bx	lr

08007694 <fn_start_program>:
void fn_Change_Machine_State(Machine_States_t state) {
	e_Previous_Machine_State = e_Current_Machine_State;
	e_Current_Machine_State = state;
}

void fn_start_program() {
 8007694:	b570      	push	{r4, r5, r6, lr}
	blink(20);
	LED_ON
 8007696:	2580      	movs	r5, #128	; 0x80
 8007698:	24a0      	movs	r4, #160	; 0xa0
 800769a:	006d      	lsls	r5, r5, #1
 800769c:	05e4      	lsls	r4, r4, #23
	blink(20);
 800769e:	2014      	movs	r0, #20
 80076a0:	f7ff ff48 	bl	8007534 <blink>
	LED_ON
 80076a4:	0029      	movs	r1, r5
 80076a6:	2200      	movs	r2, #0
 80076a8:	0020      	movs	r0, r4
 80076aa:	f7fc fdc5 	bl	8004238 <HAL_GPIO_WritePin>
	HAL_Delay(3000);
 80076ae:	4809      	ldr	r0, [pc, #36]	; (80076d4 <fn_start_program+0x40>)
 80076b0:	f7fb fe30 	bl	8003314 <HAL_Delay>
	fn_fprint("START PROGRAM\r\n");
 80076b4:	4808      	ldr	r0, [pc, #32]	; (80076d8 <fn_start_program+0x44>)
 80076b6:	f7ff ff59 	bl	800756c <fn_fprint>
	LED_OFF
 80076ba:	0029      	movs	r1, r5
 80076bc:	2201      	movs	r2, #1
 80076be:	0020      	movs	r0, r4
 80076c0:	f7fc fdba 	bl	8004238 <HAL_GPIO_WritePin>
	fn_init_sensors();
 80076c4:	f000 f936 	bl	8007934 <fn_init_sensors>
	fn_get_sensors_values();
 80076c8:	f000 fa22 	bl	8007b10 <fn_get_sensors_values>
	fn_send_daily_frame_sigfox();
 80076cc:	f000 fc90 	bl	8007ff0 <fn_send_daily_frame_sigfox>
}
 80076d0:	bd70      	pop	{r4, r5, r6, pc}
 80076d2:	46c0      	nop			; (mov r8, r8)
 80076d4:	00000bb8 	.word	0x00000bb8
 80076d8:	0800c0e2 	.word	0x0800c0e2

080076dc <fn_run_program>:

void fn_run_program() {
 80076dc:	b510      	push	{r4, lr}

		HAL_Delay(30000);
 80076de:	4804      	ldr	r0, [pc, #16]	; (80076f0 <fn_run_program+0x14>)
 80076e0:	f7fb fe18 	bl	8003314 <HAL_Delay>
		fn_get_sensors_values();
 80076e4:	f000 fa14 	bl	8007b10 <fn_get_sensors_values>
		fn_send_report_frame_sigfox();
 80076e8:	f000 fc1c 	bl	8007f24 <fn_send_report_frame_sigfox>
}
 80076ec:	bd10      	pop	{r4, pc}
 80076ee:	46c0      	nop			; (mov r8, r8)
 80076f0:	00007530 	.word	0x00007530

080076f4 <serial_values>:

void serial_values() {
 80076f4:	b570      	push	{r4, r5, r6, lr}
	fn_fprint("\r\n");
	fn_fprint("********* SENSORS VALUES ***********");
	fn_fprint("\r\n");
	fn_fprint("ANGLE: ");
	fn_fprintnumber((int)st_data_sensor_e.angle);
	HAL_Delay(1000);
 80076f6:	24fa      	movs	r4, #250	; 0xfa
	fn_fprint("\r\n");
 80076f8:	4e36      	ldr	r6, [pc, #216]	; (80077d4 <serial_values+0xe0>)
	HAL_Delay(1000);
 80076fa:	00a4      	lsls	r4, r4, #2
	fn_fprint("\r\n");
 80076fc:	0030      	movs	r0, r6
 80076fe:	f7ff ff35 	bl	800756c <fn_fprint>
	fn_fprint("********* SENSORS VALUES ***********");
 8007702:	4835      	ldr	r0, [pc, #212]	; (80077d8 <serial_values+0xe4>)
 8007704:	f7ff ff32 	bl	800756c <fn_fprint>
	fn_fprint("\r\n");
 8007708:	0030      	movs	r0, r6
 800770a:	f7ff ff2f 	bl	800756c <fn_fprint>
	fn_fprint("ANGLE: ");
 800770e:	4833      	ldr	r0, [pc, #204]	; (80077dc <serial_values+0xe8>)
 8007710:	f7ff ff2c 	bl	800756c <fn_fprint>
	fn_fprintnumber((int)st_data_sensor_e.angle);
 8007714:	4d32      	ldr	r5, [pc, #200]	; (80077e0 <serial_values+0xec>)
 8007716:	6828      	ldr	r0, [r5, #0]
 8007718:	f7ff ffa8 	bl	800766c <fn_fprintnumber>
	HAL_Delay(1000);
 800771c:	0020      	movs	r0, r4
 800771e:	f7fb fdf9 	bl	8003314 <HAL_Delay>
	fn_fprint("\r\n");
 8007722:	4830      	ldr	r0, [pc, #192]	; (80077e4 <serial_values+0xf0>)
 8007724:	f7ff ff22 	bl	800756c <fn_fprint>
	fn_fprint("BATTERY: ");
 8007728:	482f      	ldr	r0, [pc, #188]	; (80077e8 <serial_values+0xf4>)
 800772a:	f7ff ff1f 	bl	800756c <fn_fprint>
	fn_fprintnumber((int)st_data_sensor_e.battery);
 800772e:	6868      	ldr	r0, [r5, #4]
 8007730:	f7ff ff9c 	bl	800766c <fn_fprintnumber>
	HAL_Delay(1000);
 8007734:	0020      	movs	r0, r4
 8007736:	f7fb fded 	bl	8003314 <HAL_Delay>
	fn_fprint(" volts\r\n");
 800773a:	482c      	ldr	r0, [pc, #176]	; (80077ec <serial_values+0xf8>)
 800773c:	f7ff ff16 	bl	800756c <fn_fprint>
	fn_fprint("DISTANCE: ");
 8007740:	482b      	ldr	r0, [pc, #172]	; (80077f0 <serial_values+0xfc>)
 8007742:	f7ff ff13 	bl	800756c <fn_fprint>
	fn_fprintnumber((int)st_data_sensor_e.distance);
 8007746:	68a8      	ldr	r0, [r5, #8]
 8007748:	f7ff ff90 	bl	800766c <fn_fprintnumber>
	HAL_Delay(1000);
 800774c:	0020      	movs	r0, r4
 800774e:	f7fb fde1 	bl	8003314 <HAL_Delay>
	fn_fprint(" cm\r\n");
 8007752:	4828      	ldr	r0, [pc, #160]	; (80077f4 <serial_values+0x100>)
 8007754:	f7ff ff0a 	bl	800756c <fn_fprint>
	fn_fprint("TEMPERATURE: ");
 8007758:	4827      	ldr	r0, [pc, #156]	; (80077f8 <serial_values+0x104>)
 800775a:	f7ff ff07 	bl	800756c <fn_fprint>
	fn_fprintnumber((int)st_data_sensor_e.temperature);
 800775e:	68e8      	ldr	r0, [r5, #12]
 8007760:	f7ff ff84 	bl	800766c <fn_fprintnumber>
	HAL_Delay(1000);
 8007764:	0020      	movs	r0, r4
 8007766:	f7fb fdd5 	bl	8003314 <HAL_Delay>
	fn_fprint(" c\r\n");
 800776a:	4824      	ldr	r0, [pc, #144]	; (80077fc <serial_values+0x108>)
 800776c:	f7ff fefe 	bl	800756c <fn_fprint>
	fn_fprint("LATITUDE: ");
 8007770:	4823      	ldr	r0, [pc, #140]	; (8007800 <serial_values+0x10c>)
 8007772:	f7ff fefb 	bl	800756c <fn_fprint>
	fn_fprintnumber((int)st_data_sensor_e.latitude);
 8007776:	6928      	ldr	r0, [r5, #16]
 8007778:	f7ff ff78 	bl	800766c <fn_fprintnumber>
	HAL_Delay(1000);
 800777c:	0020      	movs	r0, r4
 800777e:	f7fb fdc9 	bl	8003314 <HAL_Delay>
	fn_fprint("\r\n");
 8007782:	0030      	movs	r0, r6
 8007784:	f7ff fef2 	bl	800756c <fn_fprint>
	fn_fprint("LONGITUDE: ");
 8007788:	481e      	ldr	r0, [pc, #120]	; (8007804 <serial_values+0x110>)
 800778a:	f7ff feef 	bl	800756c <fn_fprint>
	fn_fprintnumber((int)st_data_sensor_e.longitude);
 800778e:	6968      	ldr	r0, [r5, #20]
 8007790:	f7ff ff6c 	bl	800766c <fn_fprintnumber>
	HAL_Delay(1000);
 8007794:	0020      	movs	r0, r4
 8007796:	f7fb fdbd 	bl	8003314 <HAL_Delay>
	fn_fprint("\r\n");
 800779a:	0030      	movs	r0, r6
 800779c:	f7ff fee6 	bl	800756c <fn_fprint>
	fn_fprint("VOLUME REFERENCE: ");
 80077a0:	4819      	ldr	r0, [pc, #100]	; (8007808 <serial_values+0x114>)
 80077a2:	f7ff fee3 	bl	800756c <fn_fprint>
	fn_fprintnumber((int)st_data_sensor_e.referenceVol);
 80077a6:	69a8      	ldr	r0, [r5, #24]
 80077a8:	f7ff ff60 	bl	800766c <fn_fprintnumber>
	HAL_Delay(1000);
 80077ac:	0020      	movs	r0, r4
 80077ae:	f7fb fdb1 	bl	8003314 <HAL_Delay>
	fn_fprint("\r\n");
 80077b2:	0030      	movs	r0, r6
 80077b4:	f7ff feda 	bl	800756c <fn_fprint>
	fn_fprint("VOLUME: ");
 80077b8:	4814      	ldr	r0, [pc, #80]	; (800780c <serial_values+0x118>)
 80077ba:	f7ff fed7 	bl	800756c <fn_fprint>
	fn_fprintnumber((int)st_data_sensor_e.volume);
 80077be:	69e8      	ldr	r0, [r5, #28]
 80077c0:	f7ff ff54 	bl	800766c <fn_fprintnumber>
	HAL_Delay(1000);
 80077c4:	0020      	movs	r0, r4
 80077c6:	f7fb fda5 	bl	8003314 <HAL_Delay>
	fn_fprint("\r\n########################################\r\n");
 80077ca:	4811      	ldr	r0, [pc, #68]	; (8007810 <serial_values+0x11c>)
 80077cc:	f7ff fece 	bl	800756c <fn_fprint>

}
 80077d0:	bd70      	pop	{r4, r5, r6, pc}
 80077d2:	46c0      	nop			; (mov r8, r8)
 80077d4:	0800c1a9 	.word	0x0800c1a9
 80077d8:	0800c0f2 	.word	0x0800c0f2
 80077dc:	0800c117 	.word	0x0800c117
 80077e0:	20000250 	.word	0x20000250
 80077e4:	0800c11f 	.word	0x0800c11f
 80077e8:	0800c123 	.word	0x0800c123
 80077ec:	0800c12d 	.word	0x0800c12d
 80077f0:	0800c136 	.word	0x0800c136
 80077f4:	0800c141 	.word	0x0800c141
 80077f8:	0800c1d4 	.word	0x0800c1d4
 80077fc:	0800c147 	.word	0x0800c147
 8007800:	0800c14c 	.word	0x0800c14c
 8007804:	0800c157 	.word	0x0800c157
 8007808:	0800c163 	.word	0x0800c163
 800780c:	0800c176 	.word	0x0800c176
 8007810:	0800c17f 	.word	0x0800c17f

08007814 <insertionSort>:
	US_OFF
	return (distance);

}

void insertionSort(float vetor[], int tamanhoVetor) {
 8007814:	b5f0      	push	{r4, r5, r6, r7, lr}
	int escolhido, j;

	for (int i = 1; i < tamanhoVetor; i++) {
 8007816:	2701      	movs	r7, #1
void insertionSort(float vetor[], int tamanhoVetor) {
 8007818:	b087      	sub	sp, #28
 800781a:	9003      	str	r0, [sp, #12]
 800781c:	9104      	str	r1, [sp, #16]
 800781e:	1d05      	adds	r5, r0, #4
	for (int i = 1; i < tamanhoVetor; i++) {
 8007820:	9b04      	ldr	r3, [sp, #16]
 8007822:	429f      	cmp	r7, r3
 8007824:	db01      	blt.n	800782a <insertionSort+0x16>
			j--;
		}

		vetor[j + 1] = escolhido;
	}
}
 8007826:	b007      	add	sp, #28
 8007828:	bdf0      	pop	{r4, r5, r6, r7, pc}
		escolhido = vetor[i];
 800782a:	6828      	ldr	r0, [r5, #0]
 800782c:	f7f9 fdd4 	bl	80013d8 <__aeabi_f2iz>
		while ((j >= 0) && (vetor[j] > escolhido)) {
 8007830:	002e      	movs	r6, r5
		escolhido = vetor[i];
 8007832:	9001      	str	r0, [sp, #4]
 8007834:	1e7c      	subs	r4, r7, #1
		while ((j >= 0) && (vetor[j] > escolhido)) {
 8007836:	1c63      	adds	r3, r4, #1
 8007838:	d109      	bne.n	800784e <insertionSort+0x3a>
		vetor[j + 1] = escolhido;
 800783a:	9801      	ldr	r0, [sp, #4]
 800783c:	f7f9 fdec 	bl	8001418 <__aeabi_i2f>
 8007840:	3401      	adds	r4, #1
 8007842:	9b03      	ldr	r3, [sp, #12]
 8007844:	00a4      	lsls	r4, r4, #2
 8007846:	50e0      	str	r0, [r4, r3]
	for (int i = 1; i < tamanhoVetor; i++) {
 8007848:	3701      	adds	r7, #1
 800784a:	3504      	adds	r5, #4
 800784c:	e7e8      	b.n	8007820 <insertionSort+0xc>
		while ((j >= 0) && (vetor[j] > escolhido)) {
 800784e:	1f33      	subs	r3, r6, #4
 8007850:	9305      	str	r3, [sp, #20]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	9801      	ldr	r0, [sp, #4]
 8007856:	9302      	str	r3, [sp, #8]
 8007858:	f7f9 fdde 	bl	8001418 <__aeabi_i2f>
 800785c:	1c01      	adds	r1, r0, #0
 800785e:	9802      	ldr	r0, [sp, #8]
 8007860:	f7f8 fe52 	bl	8000508 <__aeabi_fcmpgt>
 8007864:	2800      	cmp	r0, #0
 8007866:	d0e8      	beq.n	800783a <insertionSort+0x26>
			vetor[j + 1] = vetor[j];
 8007868:	9b02      	ldr	r3, [sp, #8]
			j--;
 800786a:	3c01      	subs	r4, #1
			vetor[j + 1] = vetor[j];
 800786c:	6033      	str	r3, [r6, #0]
 800786e:	9e05      	ldr	r6, [sp, #20]
 8007870:	e7e1      	b.n	8007836 <insertionSort+0x22>
	...

08007874 <fn_get_sen031x>:
	US_ON
 8007874:	2180      	movs	r1, #128	; 0x80
 8007876:	20a0      	movs	r0, #160	; 0xa0
int fn_get_sen031x() {
 8007878:	b5f0      	push	{r4, r5, r6, r7, lr}
	US_ON
 800787a:	2201      	movs	r2, #1
int fn_get_sen031x() {
 800787c:	b0e7      	sub	sp, #412	; 0x19c
	US_ON
 800787e:	0089      	lsls	r1, r1, #2
 8007880:	05c0      	lsls	r0, r0, #23
 8007882:	f7fc fcd9 	bl	8004238 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8007886:	20fa      	movs	r0, #250	; 0xfa
	uint8_t Rx_data[5] = { };
 8007888:	2400      	movs	r4, #0
	HAL_Delay(1000);
 800788a:	0080      	lsls	r0, r0, #2
 800788c:	f7fb fd42 	bl	8003314 <HAL_Delay>
	for (int i = 0; i < 100; i++) {
 8007890:	26c8      	movs	r6, #200	; 0xc8
	uint8_t Rx_data[5] = { };
 8007892:	2205      	movs	r2, #5
 8007894:	2100      	movs	r1, #0
 8007896:	4668      	mov	r0, sp
 8007898:	f000 ff5d 	bl	8008756 <memset>
	int distance = 0;
 800789c:	0025      	movs	r5, r4
	for (int i = 0; i < 100; i++) {
 800789e:	0076      	lsls	r6, r6, #1
		HAL_UART_Receive_IT(&huart2,Rx_data, 5);
 80078a0:	2205      	movs	r2, #5
 80078a2:	4669      	mov	r1, sp
 80078a4:	4821      	ldr	r0, [pc, #132]	; (800792c <fn_get_sen031x+0xb8>)
 80078a6:	f7fe f80b 	bl	80058c0 <HAL_UART_Receive_IT>
		HAL_Delay(50);
 80078aa:	2032      	movs	r0, #50	; 0x32
 80078ac:	f7fb fd32 	bl	8003314 <HAL_Delay>
 80078b0:	2301      	movs	r3, #1
 80078b2:	001f      	movs	r7, r3
 80078b4:	446f      	add	r7, sp
			if (Rx_data[var] == 0xff) {
 80078b6:	1e7a      	subs	r2, r7, #1
 80078b8:	7812      	ldrb	r2, [r2, #0]
 80078ba:	2aff      	cmp	r2, #255	; 0xff
 80078bc:	d10a      	bne.n	80078d4 <fn_get_sen031x+0x60>
				data_h = Rx_data[var + 1];
 80078be:	466a      	mov	r2, sp
 80078c0:	5cd1      	ldrb	r1, [r2, r3]
				data_l = Rx_data[var + 2];
 80078c2:	7878      	ldrb	r0, [r7, #1]
				soma = (header + data_h + data_l) & 0xFF;
 80078c4:	1e4a      	subs	r2, r1, #1
 80078c6:	1882      	adds	r2, r0, r2
				if (soma == sum) {
 80078c8:	78bf      	ldrb	r7, [r7, #2]
 80078ca:	b2d2      	uxtb	r2, r2
 80078cc:	4297      	cmp	r7, r2
 80078ce:	d101      	bne.n	80078d4 <fn_get_sen031x+0x60>
					distance = (data_h << 8) + data_l;
 80078d0:	020d      	lsls	r5, r1, #8
 80078d2:	182d      	adds	r5, r5, r0
 80078d4:	3301      	adds	r3, #1
		for (int var = 0; var < 5; var++) {
 80078d6:	2b06      	cmp	r3, #6
 80078d8:	d1eb      	bne.n	80078b2 <fn_get_sen031x+0x3e>
		array_us[i] = distance / 10;
 80078da:	210a      	movs	r1, #10
 80078dc:	0028      	movs	r0, r5
 80078de:	f7f8 fcc3 	bl	8000268 <__divsi3>
 80078e2:	f7f9 fd99 	bl	8001418 <__aeabi_i2f>
 80078e6:	af02      	add	r7, sp, #8
 80078e8:	51e0      	str	r0, [r4, r7]
 80078ea:	3404      	adds	r4, #4
	for (int i = 0; i < 100; i++) {
 80078ec:	42b4      	cmp	r4, r6
 80078ee:	d1d7      	bne.n	80078a0 <fn_get_sen031x+0x2c>
	insertionSort(array_us, 100);
 80078f0:	2164      	movs	r1, #100	; 0x64
 80078f2:	0038      	movs	r0, r7
 80078f4:	f7ff ff8e 	bl	8007814 <insertionSort>
	for (int i = 10; i < 90; i++) {
 80078f8:	240a      	movs	r4, #10
	float array_us[100], us_buffer = 0;
 80078fa:	2500      	movs	r5, #0
		us_buffer += array_us[i];
 80078fc:	00a3      	lsls	r3, r4, #2
 80078fe:	1c28      	adds	r0, r5, #0
 8007900:	58f9      	ldr	r1, [r7, r3]
 8007902:	f7f8 ff2b 	bl	800075c <__aeabi_fadd>
	for (int i = 10; i < 90; i++) {
 8007906:	3401      	adds	r4, #1
		us_buffer += array_us[i];
 8007908:	1c05      	adds	r5, r0, #0
	for (int i = 10; i < 90; i++) {
 800790a:	2c5a      	cmp	r4, #90	; 0x5a
 800790c:	d1f6      	bne.n	80078fc <fn_get_sen031x+0x88>
	US_OFF
 800790e:	2180      	movs	r1, #128	; 0x80
 8007910:	20a0      	movs	r0, #160	; 0xa0
 8007912:	2200      	movs	r2, #0
 8007914:	0089      	lsls	r1, r1, #2
 8007916:	05c0      	lsls	r0, r0, #23
 8007918:	f7fc fc8e 	bl	8004238 <HAL_GPIO_WritePin>
	distance = us_buffer / 80;
 800791c:	4904      	ldr	r1, [pc, #16]	; (8007930 <fn_get_sen031x+0xbc>)
 800791e:	1c28      	adds	r0, r5, #0
 8007920:	f7f9 f8ae 	bl	8000a80 <__aeabi_fdiv>
 8007924:	f7f9 fd58 	bl	80013d8 <__aeabi_f2iz>
}
 8007928:	b067      	add	sp, #412	; 0x19c
 800792a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800792c:	200003dc 	.word	0x200003dc
 8007930:	42a00000 	.word	0x42a00000

08007934 <fn_init_sensors>:
 *      Author: oscar
 */

#include "sensors.h"

void fn_init_sensors() {
 8007934:	b510      	push	{r4, lr}
	fn_init_lsm303ah();
 8007936:	f7ff fbe1 	bl	80070fc <fn_init_lsm303ah>
	fn_info_sigfox();
 800793a:	f000 fa43 	bl	8007dc4 <fn_info_sigfox>
	fn_init_gps();
 800793e:	f7fe fff5 	bl	800692c <fn_init_gps>
	st_data_sensor_e.angle = 0;
 8007942:	2200      	movs	r2, #0
	st_data_sensor_e.battery = 0;
	st_data_sensor_e.distance = 0;
	st_data_sensor_e.latitude = 0;
	st_data_sensor_e.longitude = 0;
	st_data_sensor_e.referenceVol = 200;
 8007944:	21c8      	movs	r1, #200	; 0xc8
	st_data_sensor_e.angle = 0;
 8007946:	4b04      	ldr	r3, [pc, #16]	; (8007958 <fn_init_sensors+0x24>)
 8007948:	601a      	str	r2, [r3, #0]
	st_data_sensor_e.battery = 0;
 800794a:	605a      	str	r2, [r3, #4]
	st_data_sensor_e.distance = 0;
 800794c:	609a      	str	r2, [r3, #8]
	st_data_sensor_e.latitude = 0;
 800794e:	611a      	str	r2, [r3, #16]
	st_data_sensor_e.longitude = 0;
 8007950:	615a      	str	r2, [r3, #20]
	st_data_sensor_e.referenceVol = 200;
 8007952:	6199      	str	r1, [r3, #24]
	st_data_sensor_e.temperature = 0;
 8007954:	60da      	str	r2, [r3, #12]
}
 8007956:	bd10      	pop	{r4, pc}
 8007958:	20000250 	.word	0x20000250

0800795c <fn_get_angle_value>:
	 fn_get_temperature_value();
	 fn_get_battery_value();
	 serial_values();
}

void fn_get_angle_value() {
 800795c:	b510      	push	{r4, lr}
	fn_get_lsm303ah();
 800795e:	f7ff fa25 	bl	8006dac <fn_get_lsm303ah>
	if (st_accelerometer.pitch < 0)
 8007962:	4a08      	ldr	r2, [pc, #32]	; (8007984 <fn_get_angle_value+0x28>)
 8007964:	2108      	movs	r1, #8
 8007966:	5e53      	ldrsh	r3, [r2, r1]
 8007968:	2b00      	cmp	r3, #0
 800796a:	da01      	bge.n	8007970 <fn_get_angle_value+0x14>
		st_accelerometer.pitch *= (-1);
 800796c:	425b      	negs	r3, r3
 800796e:	8113      	strh	r3, [r2, #8]
	st_data_sensor_e.angle = round (st_accelerometer.pitch/10);
 8007970:	2308      	movs	r3, #8
 8007972:	5ed0      	ldrsh	r0, [r2, r3]
 8007974:	210a      	movs	r1, #10
 8007976:	f7f8 fc77 	bl	8000268 <__divsi3>
 800797a:	4b03      	ldr	r3, [pc, #12]	; (8007988 <fn_get_angle_value+0x2c>)
 800797c:	b200      	sxth	r0, r0
 800797e:	6018      	str	r0, [r3, #0]
}
 8007980:	bd10      	pop	{r4, pc}
 8007982:	46c0      	nop			; (mov r8, r8)
 8007984:	20000394 	.word	0x20000394
 8007988:	20000250 	.word	0x20000250

0800798c <fn_get_volume_value>:

void fn_get_volume_value() {
 800798c:	b570      	push	{r4, r5, r6, lr}
	st_data_sensor_e.distance = fn_get_sen031x();
 800798e:	f7ff ff71 	bl	8007874 <fn_get_sen031x>
 8007992:	4c14      	ldr	r4, [pc, #80]	; (80079e4 <fn_get_volume_value+0x58>)
	if (st_data_sensor_e.distance < VOL_MIN) {
		st_data_sensor_e.volume = 10;
 8007994:	230a      	movs	r3, #10
	st_data_sensor_e.distance = fn_get_sen031x();
 8007996:	60a0      	str	r0, [r4, #8]
	if (st_data_sensor_e.distance < VOL_MIN) {
 8007998:	2813      	cmp	r0, #19
 800799a:	d903      	bls.n	80079a4 <fn_get_volume_value+0x18>
	} else if (st_data_sensor_e.distance >= st_data_sensor_e.referenceVol) {
 800799c:	69a5      	ldr	r5, [r4, #24]
 800799e:	42a8      	cmp	r0, r5
 80079a0:	d302      	bcc.n	80079a8 <fn_get_volume_value+0x1c>
		st_data_sensor_e.volume = 0;
 80079a2:	2300      	movs	r3, #0
 80079a4:	61e3      	str	r3, [r4, #28]
		vol_perc /= 10;
		vol_perc = round(vol_perc);
		int test = (uint32_t) (vol_perc);
		st_data_sensor_e.volume = test;
	}
}
 80079a6:	bd70      	pop	{r4, r5, r6, pc}
		float vol_perc = st_data_sensor_e.distance * 100;
 80079a8:	2364      	movs	r3, #100	; 0x64
 80079aa:	4358      	muls	r0, r3
 80079ac:	f7f9 fd84 	bl	80014b8 <__aeabi_ui2f>
 80079b0:	1c06      	adds	r6, r0, #0
		vol_perc /= st_data_sensor_e.referenceVol;
 80079b2:	0028      	movs	r0, r5
 80079b4:	f7f9 fd80 	bl	80014b8 <__aeabi_ui2f>
 80079b8:	1c01      	adds	r1, r0, #0
 80079ba:	1c30      	adds	r0, r6, #0
 80079bc:	f7f9 f860 	bl	8000a80 <__aeabi_fdiv>
 80079c0:	1c01      	adds	r1, r0, #0
		vol_perc = 100 - vol_perc;
 80079c2:	4809      	ldr	r0, [pc, #36]	; (80079e8 <fn_get_volume_value+0x5c>)
 80079c4:	f7f9 fb6c 	bl	80010a0 <__aeabi_fsub>
		vol_perc /= 10;
 80079c8:	4908      	ldr	r1, [pc, #32]	; (80079ec <fn_get_volume_value+0x60>)
 80079ca:	f7f9 f859 	bl	8000a80 <__aeabi_fdiv>
		vol_perc = round(vol_perc);
 80079ce:	f7fb fb61 	bl	8003094 <__aeabi_f2d>
 80079d2:	f002 fe6f 	bl	800a6b4 <round>
 80079d6:	f7fb fbaf 	bl	8003138 <__aeabi_d2f>
		int test = (uint32_t) (vol_perc);
 80079da:	f7f8 fdc9 	bl	8000570 <__aeabi_f2uiz>
 80079de:	61e0      	str	r0, [r4, #28]
}
 80079e0:	e7e1      	b.n	80079a6 <fn_get_volume_value+0x1a>
 80079e2:	46c0      	nop			; (mov r8, r8)
 80079e4:	20000250 	.word	0x20000250
 80079e8:	42c80000 	.word	0x42c80000
 80079ec:	41200000 	.word	0x41200000

080079f0 <fn_get_latitude_value>:
	fn_get_longitude_value();
	fn_get_latitude_value();
}

void fn_get_latitude_value() {
	st_data_sensor_e.latitude = st_gps_data_current.latitude;
 80079f0:	4b02      	ldr	r3, [pc, #8]	; (80079fc <fn_get_latitude_value+0xc>)
 80079f2:	691a      	ldr	r2, [r3, #16]
 80079f4:	4b02      	ldr	r3, [pc, #8]	; (8007a00 <fn_get_latitude_value+0x10>)
 80079f6:	611a      	str	r2, [r3, #16]
}
 80079f8:	4770      	bx	lr
 80079fa:	46c0      	nop			; (mov r8, r8)
 80079fc:	200002c8 	.word	0x200002c8
 8007a00:	20000250 	.word	0x20000250

08007a04 <fn_get_longitude_value>:

void fn_get_longitude_value() {
	st_data_sensor_e.longitude = st_gps_data_previous.longitude;
 8007a04:	4b02      	ldr	r3, [pc, #8]	; (8007a10 <fn_get_longitude_value+0xc>)
 8007a06:	695a      	ldr	r2, [r3, #20]
 8007a08:	4b02      	ldr	r3, [pc, #8]	; (8007a14 <fn_get_longitude_value+0x10>)
 8007a0a:	615a      	str	r2, [r3, #20]
}
 8007a0c:	4770      	bx	lr
 8007a0e:	46c0      	nop			; (mov r8, r8)
 8007a10:	200002f0 	.word	0x200002f0
 8007a14:	20000250 	.word	0x20000250

08007a18 <fn_get_lat_lon_values>:
{
 8007a18:	b510      	push	{r4, lr}
	fn_get_gps();
 8007a1a:	f7fe ff9d 	bl	8006958 <fn_get_gps>
	fn_get_longitude_value();
 8007a1e:	f7ff fff1 	bl	8007a04 <fn_get_longitude_value>
	fn_get_latitude_value();
 8007a22:	f7ff ffe5 	bl	80079f0 <fn_get_latitude_value>
}
 8007a26:	bd10      	pop	{r4, pc}

08007a28 <fn_get_temperature_value>:

void fn_get_temperature_value() {
	SIGFOX_ON
 8007a28:	2180      	movs	r1, #128	; 0x80
 8007a2a:	20a0      	movs	r0, #160	; 0xa0
void fn_get_temperature_value() {
 8007a2c:	b570      	push	{r4, r5, r6, lr}
	SIGFOX_ON
 8007a2e:	2201      	movs	r2, #1
 8007a30:	0209      	lsls	r1, r1, #8
 8007a32:	05c0      	lsls	r0, r0, #23
 8007a34:	f7fc fc00 	bl	8004238 <HAL_GPIO_WritePin>
	fn_init_sigfox();
 8007a38:	f000 f88c 	bl	8007b54 <fn_init_sigfox>
	fn_get_stm32_temperature();
 8007a3c:	f7ff fde6 	bl	800760c <fn_get_stm32_temperature>
	fn_get_temperature_sigfox();
 8007a40:	f000 f990 	bl	8007d64 <fn_get_temperature_sigfox>
	SIGFOX_OFF
 8007a44:	2180      	movs	r1, #128	; 0x80
 8007a46:	20a0      	movs	r0, #160	; 0xa0
 8007a48:	2200      	movs	r2, #0
 8007a4a:	0209      	lsls	r1, r1, #8
 8007a4c:	05c0      	lsls	r0, r0, #23
 8007a4e:	f7fc fbf3 	bl	8004238 <HAL_GPIO_WritePin>
	if (st_stm_adc_variables.temperature != 0 && int_temp_sigfox != 0) {
 8007a52:	4b11      	ldr	r3, [pc, #68]	; (8007a98 <fn_get_temperature_value+0x70>)
 8007a54:	2100      	movs	r1, #0
 8007a56:	681c      	ldr	r4, [r3, #0]
 8007a58:	1c20      	adds	r0, r4, #0
 8007a5a:	f7f8 fd3b 	bl	80004d4 <__aeabi_fcmpeq>
 8007a5e:	4b0f      	ldr	r3, [pc, #60]	; (8007a9c <fn_get_temperature_value+0x74>)
 8007a60:	2800      	cmp	r0, #0
 8007a62:	d110      	bne.n	8007a86 <fn_get_temperature_value+0x5e>
 8007a64:	6818      	ldr	r0, [r3, #0]
 8007a66:	4d0e      	ldr	r5, [pc, #56]	; (8007aa0 <fn_get_temperature_value+0x78>)
 8007a68:	2800      	cmp	r0, #0
 8007a6a:	d012      	beq.n	8007a92 <fn_get_temperature_value+0x6a>
		st_data_sensor_e.temperature = (st_stm_adc_variables.temperature
				+ int_temp_sigfox)/2;
 8007a6c:	f7f9 fcd4 	bl	8001418 <__aeabi_i2f>
 8007a70:	1c21      	adds	r1, r4, #0
 8007a72:	f7f8 fe73 	bl	800075c <__aeabi_fadd>
 8007a76:	21fc      	movs	r1, #252	; 0xfc
 8007a78:	0589      	lsls	r1, r1, #22
 8007a7a:	f7f9 f9f1 	bl	8000e60 <__aeabi_fmul>
	}else 	if (st_stm_adc_variables.temperature == 0 && int_temp_sigfox != 0) {
		st_data_sensor_e.temperature =  int_temp_sigfox;
	}else 	if (st_stm_adc_variables.temperature != 0 && int_temp_sigfox == 0) {
		st_data_sensor_e.temperature =  st_stm_adc_variables.temperature;
 8007a7e:	f7f8 fd77 	bl	8000570 <__aeabi_f2uiz>
 8007a82:	60e8      	str	r0, [r5, #12]
	}
}
 8007a84:	e004      	b.n	8007a90 <fn_get_temperature_value+0x68>
	}else 	if (st_stm_adc_variables.temperature == 0 && int_temp_sigfox != 0) {
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d001      	beq.n	8007a90 <fn_get_temperature_value+0x68>
		st_data_sensor_e.temperature =  int_temp_sigfox;
 8007a8c:	4a04      	ldr	r2, [pc, #16]	; (8007aa0 <fn_get_temperature_value+0x78>)
 8007a8e:	60d3      	str	r3, [r2, #12]
}
 8007a90:	bd70      	pop	{r4, r5, r6, pc}
		st_data_sensor_e.temperature =  st_stm_adc_variables.temperature;
 8007a92:	1c20      	adds	r0, r4, #0
 8007a94:	e7f3      	b.n	8007a7e <fn_get_temperature_value+0x56>
 8007a96:	46c0      	nop			; (mov r8, r8)
 8007a98:	200002bc 	.word	0x200002bc
 8007a9c:	200002ec 	.word	0x200002ec
 8007aa0:	20000250 	.word	0x20000250

08007aa4 <fn_get_battery_value>:

void fn_get_battery_value() {
	SIGFOX_ON
 8007aa4:	2180      	movs	r1, #128	; 0x80
 8007aa6:	20a0      	movs	r0, #160	; 0xa0
void fn_get_battery_value() {
 8007aa8:	b570      	push	{r4, r5, r6, lr}
	SIGFOX_ON
 8007aaa:	2201      	movs	r2, #1
 8007aac:	0209      	lsls	r1, r1, #8
 8007aae:	05c0      	lsls	r0, r0, #23
 8007ab0:	f7fc fbc2 	bl	8004238 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8007ab4:	20fa      	movs	r0, #250	; 0xfa
 8007ab6:	0040      	lsls	r0, r0, #1
 8007ab8:	f7fb fc2c 	bl	8003314 <HAL_Delay>
	fn_get_id_sigfox();
 8007abc:	f000 f8b0 	bl	8007c20 <fn_get_id_sigfox>
	fn_get_stm32_volts();
 8007ac0:	f7ff fdbc 	bl	800763c <fn_get_stm32_volts>
	fn_get_volt_sigfox();
 8007ac4:	f000 f91c 	bl	8007d00 <fn_get_volt_sigfox>
	SIGFOX_OFF
 8007ac8:	2180      	movs	r1, #128	; 0x80
 8007aca:	20a0      	movs	r0, #160	; 0xa0
 8007acc:	2200      	movs	r2, #0
 8007ace:	0209      	lsls	r1, r1, #8
 8007ad0:	05c0      	lsls	r0, r0, #23
 8007ad2:	f7fc fbb1 	bl	8004238 <HAL_GPIO_WritePin>

	if(st_stm_adc_variables.battery==0)
 8007ad6:	4b0a      	ldr	r3, [pc, #40]	; (8007b00 <fn_get_battery_value+0x5c>)
 8007ad8:	2100      	movs	r1, #0
 8007ada:	685d      	ldr	r5, [r3, #4]
 8007adc:	1c28      	adds	r0, r5, #0
 8007ade:	f7f8 fcf9 	bl	80004d4 <__aeabi_fcmpeq>
 8007ae2:	4c08      	ldr	r4, [pc, #32]	; (8007b04 <fn_get_battery_value+0x60>)
 8007ae4:	2800      	cmp	r0, #0
 8007ae6:	d003      	beq.n	8007af0 <fn_get_battery_value+0x4c>
	{
		st_data_sensor_e.battery = int_volt_sigfox;
 8007ae8:	4b07      	ldr	r3, [pc, #28]	; (8007b08 <fn_get_battery_value+0x64>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	6063      	str	r3, [r4, #4]
	}else{
		st_data_sensor_e.battery = (st_stm_adc_variables.battery*10);
	}

}
 8007aee:	bd70      	pop	{r4, r5, r6, pc}
		st_data_sensor_e.battery = (st_stm_adc_variables.battery*10);
 8007af0:	4906      	ldr	r1, [pc, #24]	; (8007b0c <fn_get_battery_value+0x68>)
 8007af2:	1c28      	adds	r0, r5, #0
 8007af4:	f7f9 f9b4 	bl	8000e60 <__aeabi_fmul>
 8007af8:	f7f8 fd3a 	bl	8000570 <__aeabi_f2uiz>
 8007afc:	6060      	str	r0, [r4, #4]
}
 8007afe:	e7f6      	b.n	8007aee <fn_get_battery_value+0x4a>
 8007b00:	200002bc 	.word	0x200002bc
 8007b04:	20000250 	.word	0x20000250
 8007b08:	200003a8 	.word	0x200003a8
 8007b0c:	41200000 	.word	0x41200000

08007b10 <fn_get_sensors_values>:
	st_data_sensor_previwes_e.angle = st_data_sensor_e.angle;
 8007b10:	4a0e      	ldr	r2, [pc, #56]	; (8007b4c <fn_get_sensors_values+0x3c>)
 8007b12:	4b0f      	ldr	r3, [pc, #60]	; (8007b50 <fn_get_sensors_values+0x40>)
 8007b14:	6811      	ldr	r1, [r2, #0]
void fn_get_sensors_values() {
 8007b16:	b510      	push	{r4, lr}
	st_data_sensor_previwes_e.angle = st_data_sensor_e.angle;
 8007b18:	6019      	str	r1, [r3, #0]
	st_data_sensor_previwes_e.battery = st_data_sensor_e.battery;
 8007b1a:	6851      	ldr	r1, [r2, #4]
 8007b1c:	6059      	str	r1, [r3, #4]
	st_data_sensor_previwes_e.distance = st_data_sensor_e.distance;
 8007b1e:	6891      	ldr	r1, [r2, #8]
 8007b20:	6099      	str	r1, [r3, #8]
	st_data_sensor_previwes_e.latitude = st_data_sensor_e.latitude;
 8007b22:	6911      	ldr	r1, [r2, #16]
 8007b24:	6119      	str	r1, [r3, #16]
	st_data_sensor_previwes_e.longitude = st_data_sensor_e.longitude;
 8007b26:	6951      	ldr	r1, [r2, #20]
 8007b28:	6159      	str	r1, [r3, #20]
	st_data_sensor_previwes_e.referenceVol = st_data_sensor_e.referenceVol;
 8007b2a:	6991      	ldr	r1, [r2, #24]
	st_data_sensor_previwes_e.temperature = st_data_sensor_e.temperature;
 8007b2c:	68d2      	ldr	r2, [r2, #12]
	st_data_sensor_previwes_e.referenceVol = st_data_sensor_e.referenceVol;
 8007b2e:	6199      	str	r1, [r3, #24]
	st_data_sensor_previwes_e.temperature = st_data_sensor_e.temperature;
 8007b30:	60da      	str	r2, [r3, #12]
	 fn_get_angle_value();
 8007b32:	f7ff ff13 	bl	800795c <fn_get_angle_value>
	 fn_get_volume_value();
 8007b36:	f7ff ff29 	bl	800798c <fn_get_volume_value>
	 fn_get_lat_lon_values();
 8007b3a:	f7ff ff6d 	bl	8007a18 <fn_get_lat_lon_values>
	 fn_get_temperature_value();
 8007b3e:	f7ff ff73 	bl	8007a28 <fn_get_temperature_value>
	 fn_get_battery_value();
 8007b42:	f7ff ffaf 	bl	8007aa4 <fn_get_battery_value>
	 serial_values();
 8007b46:	f7ff fdd5 	bl	80076f4 <serial_values>
}
 8007b4a:	bd10      	pop	{r4, pc}
 8007b4c:	20000250 	.word	0x20000250
 8007b50:	20000230 	.word	0x20000230

08007b54 <fn_init_sigfox>:
/*
 fn_init_sigfox
 funcao de configuracoes para a rede sigfox na regiao 2 e 4 alem da possibilidade de utilizar na dongle com downlink
 parta tal deve-se definir a DONGLE_KEY
 */
void fn_init_sigfox() {
 8007b54:	b513      	push	{r0, r1, r4, lr}

	char ok[4];
	HAL_UART_Transmit(&huart1, (uint8_t*) "AT$P=0\r\n", 8, 100);
 8007b56:	4c2b      	ldr	r4, [pc, #172]	; (8007c04 <fn_init_sigfox+0xb0>)
 8007b58:	2364      	movs	r3, #100	; 0x64
 8007b5a:	2208      	movs	r2, #8
 8007b5c:	492a      	ldr	r1, [pc, #168]	; (8007c08 <fn_init_sigfox+0xb4>)
 8007b5e:	0020      	movs	r0, r4
 8007b60:	f7fe faca 	bl	80060f8 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart1, (uint8_t*) ok, 4, 100);
 8007b64:	a901      	add	r1, sp, #4
 8007b66:	2364      	movs	r3, #100	; 0x64
 8007b68:	2204      	movs	r2, #4
 8007b6a:	0020      	movs	r0, r4
 8007b6c:	f7fe fb2e 	bl	80061cc <HAL_UART_Receive>
	HAL_Delay(10);
 8007b70:	200a      	movs	r0, #10
 8007b72:	f7fb fbcf 	bl	8003314 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*) "AT$DR=905200000\r\n", 17, 100);
 8007b76:	2364      	movs	r3, #100	; 0x64
 8007b78:	2211      	movs	r2, #17
 8007b7a:	4924      	ldr	r1, [pc, #144]	; (8007c0c <fn_init_sigfox+0xb8>)
 8007b7c:	0020      	movs	r0, r4
 8007b7e:	f7fe fabb 	bl	80060f8 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart1, (uint8_t*) ok, 4, 100);
 8007b82:	a901      	add	r1, sp, #4
 8007b84:	2364      	movs	r3, #100	; 0x64
 8007b86:	2204      	movs	r2, #4
 8007b88:	0020      	movs	r0, r4
 8007b8a:	f7fe fb1f 	bl	80061cc <HAL_UART_Receive>
	HAL_Delay(10);
 8007b8e:	200a      	movs	r0, #10
 8007b90:	f7fb fbc0 	bl	8003314 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*) "AT$IF=902200000\r\n", 17, 100);
 8007b94:	2364      	movs	r3, #100	; 0x64
 8007b96:	2211      	movs	r2, #17
 8007b98:	491d      	ldr	r1, [pc, #116]	; (8007c10 <fn_init_sigfox+0xbc>)
 8007b9a:	0020      	movs	r0, r4
 8007b9c:	f7fe faac 	bl	80060f8 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart1, (uint8_t*) ok, 4, 100);
 8007ba0:	a901      	add	r1, sp, #4
 8007ba2:	2364      	movs	r3, #100	; 0x64
 8007ba4:	2204      	movs	r2, #4
 8007ba6:	0020      	movs	r0, r4
 8007ba8:	f7fe fb10 	bl	80061cc <HAL_UART_Receive>
	HAL_Delay(10);
 8007bac:	200a      	movs	r0, #10
 8007bae:	f7fb fbb1 	bl	8003314 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*) "AT$WR\r\n", 7, 100);
 8007bb2:	2364      	movs	r3, #100	; 0x64
 8007bb4:	2207      	movs	r2, #7
 8007bb6:	4917      	ldr	r1, [pc, #92]	; (8007c14 <fn_init_sigfox+0xc0>)
 8007bb8:	0020      	movs	r0, r4
 8007bba:	f7fe fa9d 	bl	80060f8 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart1, (uint8_t*) ok, 4, 100);
 8007bbe:	a901      	add	r1, sp, #4
 8007bc0:	2364      	movs	r3, #100	; 0x64
 8007bc2:	2204      	movs	r2, #4
 8007bc4:	0020      	movs	r0, r4
 8007bc6:	f7fe fb01 	bl	80061cc <HAL_UART_Receive>
	HAL_Delay(10);
 8007bca:	200a      	movs	r0, #10
 8007bcc:	f7fb fba2 	bl	8003314 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*) "AT$RC\r\n", 7, 100);
 8007bd0:	2364      	movs	r3, #100	; 0x64
 8007bd2:	2207      	movs	r2, #7
 8007bd4:	4910      	ldr	r1, [pc, #64]	; (8007c18 <fn_init_sigfox+0xc4>)
 8007bd6:	0020      	movs	r0, r4
 8007bd8:	f7fe fa8e 	bl	80060f8 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart1, (uint8_t*) ok, 4, 100);
 8007bdc:	2364      	movs	r3, #100	; 0x64
 8007bde:	a901      	add	r1, sp, #4
 8007be0:	2204      	movs	r2, #4
 8007be2:	0020      	movs	r0, r4
 8007be4:	f7fe faf2 	bl	80061cc <HAL_UART_Receive>
	HAL_Delay(10);
 8007be8:	200a      	movs	r0, #10
 8007bea:	f7fb fb93 	bl	8003314 <HAL_Delay>

#ifdef DONGLE_KEY
	//public key or private key
	HAL_UART_Transmit_IT(&huart1, (uint8_t*) "ATS410=1\r\n", 11); //ATS410=1 private key ; ATS410=0 public key
 8007bee:	220b      	movs	r2, #11
 8007bf0:	490a      	ldr	r1, [pc, #40]	; (8007c1c <fn_init_sigfox+0xc8>)
 8007bf2:	0020      	movs	r0, r4
 8007bf4:	f7fd fe26 	bl	8005844 <HAL_UART_Transmit_IT>
	//HAL_UART_Receive_IT(&huart1,(uint8_t*)ok,4,10);
	HAL_Delay(500);
 8007bf8:	20fa      	movs	r0, #250	; 0xfa
 8007bfa:	0040      	lsls	r0, r0, #1
 8007bfc:	f7fb fb8a 	bl	8003314 <HAL_Delay>
#endif

}
 8007c00:	bd13      	pop	{r0, r1, r4, pc}
 8007c02:	46c0      	nop			; (mov r8, r8)
 8007c04:	20000314 	.word	0x20000314
 8007c08:	0800c1f1 	.word	0x0800c1f1
 8007c0c:	0800c1fa 	.word	0x0800c1fa
 8007c10:	0800c20c 	.word	0x0800c20c
 8007c14:	0800c21e 	.word	0x0800c21e
 8007c18:	0800c226 	.word	0x0800c226
 8007c1c:	0800c22e 	.word	0x0800c22e

08007c20 <fn_get_id_sigfox>:

//pegar id
void fn_get_id_sigfox() {
 8007c20:	b530      	push	{r4, r5, lr}
 8007c22:	b085      	sub	sp, #20

	char command[9] = "AT$I=10\r\n";
 8007c24:	2209      	movs	r2, #9
 8007c26:	4910      	ldr	r1, [pc, #64]	; (8007c68 <fn_get_id_sigfox+0x48>)
 8007c28:	a801      	add	r0, sp, #4
 8007c2a:	f000 fd8b 	bl	8008744 <memcpy>
	HAL_UART_Transmit_IT(&huart1, (uint8_t*) command, 9);
 8007c2e:	4d0f      	ldr	r5, [pc, #60]	; (8007c6c <fn_get_id_sigfox+0x4c>)
 8007c30:	2209      	movs	r2, #9
 8007c32:	a901      	add	r1, sp, #4
 8007c34:	0028      	movs	r0, r5
 8007c36:	f7fd fe05 	bl	8005844 <HAL_UART_Transmit_IT>
	while (UartReady != SET) {
 8007c3a:	4c0d      	ldr	r4, [pc, #52]	; (8007c70 <fn_get_id_sigfox+0x50>)
 8007c3c:	7823      	ldrb	r3, [r4, #0]
 8007c3e:	2b01      	cmp	r3, #1
 8007c40:	d1fc      	bne.n	8007c3c <fn_get_id_sigfox+0x1c>
	}
	//Reset transmission flag
	UartReady = RESET;
 8007c42:	2300      	movs	r3, #0
	HAL_UART_Receive_IT(&huart1, (uint8_t*) st_sigfox_parameters.id, 10);
 8007c44:	220a      	movs	r2, #10
 8007c46:	490b      	ldr	r1, [pc, #44]	; (8007c74 <fn_get_id_sigfox+0x54>)
 8007c48:	0028      	movs	r0, r5
	UartReady = RESET;
 8007c4a:	7023      	strb	r3, [r4, #0]
	HAL_UART_Receive_IT(&huart1, (uint8_t*) st_sigfox_parameters.id, 10);
 8007c4c:	f7fd fe38 	bl	80058c0 <HAL_UART_Receive_IT>
	while (UartReady != SET) {
 8007c50:	7823      	ldrb	r3, [r4, #0]
 8007c52:	2b01      	cmp	r3, #1
 8007c54:	d103      	bne.n	8007c5e <fn_get_id_sigfox+0x3e>
		blink(2);
	}
	//Reset transmission flag
	UartReady = RESET;
 8007c56:	2300      	movs	r3, #0
 8007c58:	7023      	strb	r3, [r4, #0]

}
 8007c5a:	b005      	add	sp, #20
 8007c5c:	bd30      	pop	{r4, r5, pc}
		blink(2);
 8007c5e:	2002      	movs	r0, #2
 8007c60:	f7ff fc68 	bl	8007534 <blink>
 8007c64:	e7f4      	b.n	8007c50 <fn_get_id_sigfox+0x30>
 8007c66:	46c0      	nop			; (mov r8, r8)
 8007c68:	0800bd02 	.word	0x0800bd02
 8007c6c:	20000314 	.word	0x20000314
 8007c70:	200002c4 	.word	0x200002c4
 8007c74:	2000028c 	.word	0x2000028c

08007c78 <fn_get_pac_sigfox>:

//pegar pac
void fn_get_pac_sigfox() {
 8007c78:	b530      	push	{r4, r5, lr}

	char command[9] = "AT$I=11\r\n";
 8007c7a:	4911      	ldr	r1, [pc, #68]	; (8007cc0 <fn_get_pac_sigfox+0x48>)
void fn_get_pac_sigfox() {
 8007c7c:	b085      	sub	sp, #20
	char command[9] = "AT$I=11\r\n";
 8007c7e:	2209      	movs	r2, #9
 8007c80:	310a      	adds	r1, #10
 8007c82:	a801      	add	r0, sp, #4
 8007c84:	f000 fd5e 	bl	8008744 <memcpy>
	HAL_UART_Transmit_IT(&huart1, (uint8_t*) command, 9);
 8007c88:	4d0e      	ldr	r5, [pc, #56]	; (8007cc4 <fn_get_pac_sigfox+0x4c>)
 8007c8a:	2209      	movs	r2, #9
 8007c8c:	a901      	add	r1, sp, #4
 8007c8e:	0028      	movs	r0, r5
 8007c90:	f7fd fdd8 	bl	8005844 <HAL_UART_Transmit_IT>
	while (UartReady != SET) {
 8007c94:	4c0c      	ldr	r4, [pc, #48]	; (8007cc8 <fn_get_pac_sigfox+0x50>)
 8007c96:	7823      	ldrb	r3, [r4, #0]
 8007c98:	2b01      	cmp	r3, #1
 8007c9a:	d1fc      	bne.n	8007c96 <fn_get_pac_sigfox+0x1e>
	}
	//Reset transmission flag
	UartReady = RESET;
 8007c9c:	2300      	movs	r3, #0
	HAL_UART_Receive_IT(&huart1, (uint8_t*) st_sigfox_parameters.pac, 18);
 8007c9e:	2212      	movs	r2, #18
 8007ca0:	490a      	ldr	r1, [pc, #40]	; (8007ccc <fn_get_pac_sigfox+0x54>)
 8007ca2:	0028      	movs	r0, r5
	UartReady = RESET;
 8007ca4:	7023      	strb	r3, [r4, #0]
	HAL_UART_Receive_IT(&huart1, (uint8_t*) st_sigfox_parameters.pac, 18);
 8007ca6:	f7fd fe0b 	bl	80058c0 <HAL_UART_Receive_IT>
	while (UartReady != SET) {
 8007caa:	7823      	ldrb	r3, [r4, #0]
 8007cac:	2b01      	cmp	r3, #1
 8007cae:	d103      	bne.n	8007cb8 <fn_get_pac_sigfox+0x40>
		blink(2);
	}
	//Reset transmission flag8
	UartReady = RESET;
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	7023      	strb	r3, [r4, #0]
}
 8007cb4:	b005      	add	sp, #20
 8007cb6:	bd30      	pop	{r4, r5, pc}
		blink(2);
 8007cb8:	2002      	movs	r0, #2
 8007cba:	f7ff fc3b 	bl	8007534 <blink>
 8007cbe:	e7f4      	b.n	8007caa <fn_get_pac_sigfox+0x32>
 8007cc0:	0800bd02 	.word	0x0800bd02
 8007cc4:	20000314 	.word	0x20000314
 8007cc8:	200002c4 	.word	0x200002c4
 8007ccc:	20000296 	.word	0x20000296

08007cd0 <fn_at_sigfox>:

//dumy command
void fn_at_sigfox() {
 8007cd0:	b513      	push	{r0, r1, r4, lr}

	char command[4] = "AT\r\n";
 8007cd2:	4b08      	ldr	r3, [pc, #32]	; (8007cf4 <fn_at_sigfox+0x24>)
	//int at = 0;
	HAL_UART_Transmit(&huart1, (uint8_t*) command, 4, 100);
 8007cd4:	4c08      	ldr	r4, [pc, #32]	; (8007cf8 <fn_at_sigfox+0x28>)
	char command[4] = "AT\r\n";
 8007cd6:	9301      	str	r3, [sp, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) command, 4, 100);
 8007cd8:	a901      	add	r1, sp, #4
 8007cda:	2364      	movs	r3, #100	; 0x64
 8007cdc:	2204      	movs	r2, #4
 8007cde:	0020      	movs	r0, r4
 8007ce0:	f7fe fa0a 	bl	80060f8 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart1, (uint8_t*) st_sigfox_parameters.at, 4, 100);
 8007ce4:	2364      	movs	r3, #100	; 0x64
 8007ce6:	2204      	movs	r2, #4
 8007ce8:	4904      	ldr	r1, [pc, #16]	; (8007cfc <fn_at_sigfox+0x2c>)
 8007cea:	0020      	movs	r0, r4
 8007cec:	f7fe fa6e 	bl	80061cc <HAL_UART_Receive>
	 && st_sigfox_parameters.at[1] == 85) {
	 at = 1;
	 }
	 return at;*/

}
 8007cf0:	bd13      	pop	{r0, r1, r4, pc}
 8007cf2:	46c0      	nop			; (mov r8, r8)
 8007cf4:	0a0d5441 	.word	0x0a0d5441
 8007cf8:	20000314 	.word	0x20000314
 8007cfc:	200002b5 	.word	0x200002b5

08007d00 <fn_get_volt_sigfox>:

//pegar a tensao no modulo sigfox
void fn_get_volt_sigfox() {
 8007d00:	b537      	push	{r0, r1, r2, r4, r5, lr}

	char command[7] = "AT$V?\r\n";
 8007d02:	4913      	ldr	r1, [pc, #76]	; (8007d50 <fn_get_volt_sigfox+0x50>)
 8007d04:	2207      	movs	r2, #7
 8007d06:	3114      	adds	r1, #20
 8007d08:	4668      	mov	r0, sp
 8007d0a:	f000 fd1b 	bl	8008744 <memcpy>
	HAL_UART_Transmit_IT(&huart1, (uint8_t*) command, 7);
 8007d0e:	4d11      	ldr	r5, [pc, #68]	; (8007d54 <fn_get_volt_sigfox+0x54>)
 8007d10:	2207      	movs	r2, #7
 8007d12:	4669      	mov	r1, sp
 8007d14:	0028      	movs	r0, r5
 8007d16:	f7fd fd95 	bl	8005844 <HAL_UART_Transmit_IT>
	HAL_UART_Receive_IT(&huart1, (uint8_t*) st_sigfox_parameters.volts, 6);
 8007d1a:	4c0f      	ldr	r4, [pc, #60]	; (8007d58 <fn_get_volt_sigfox+0x58>)
 8007d1c:	2206      	movs	r2, #6
 8007d1e:	0021      	movs	r1, r4
 8007d20:	0028      	movs	r0, r5
 8007d22:	f7fd fdcd 	bl	80058c0 <HAL_UART_Receive_IT>
	while (UartReady != SET) {
 8007d26:	4b0d      	ldr	r3, [pc, #52]	; (8007d5c <fn_get_volt_sigfox+0x5c>)
 8007d28:	781a      	ldrb	r2, [r3, #0]
 8007d2a:	2a01      	cmp	r2, #1
 8007d2c:	d10b      	bne.n	8007d46 <fn_get_volt_sigfox+0x46>
		blink(2);
	}
	//Reset transmission flag
	UartReady = RESET;
 8007d2e:	2200      	movs	r2, #0

	int_volt_sigfox = atoi(st_sigfox_parameters.volts);
 8007d30:	0020      	movs	r0, r4
	UartReady = RESET;
 8007d32:	701a      	strb	r2, [r3, #0]
	int_volt_sigfox = atoi(st_sigfox_parameters.volts);
 8007d34:	f000 fca6 	bl	8008684 <atoi>
	int_volt_sigfox /= 1000;
 8007d38:	21fa      	movs	r1, #250	; 0xfa
 8007d3a:	0089      	lsls	r1, r1, #2
 8007d3c:	f7f8 fa94 	bl	8000268 <__divsi3>
 8007d40:	4b07      	ldr	r3, [pc, #28]	; (8007d60 <fn_get_volt_sigfox+0x60>)
 8007d42:	6018      	str	r0, [r3, #0]
}
 8007d44:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
		blink(2);
 8007d46:	2002      	movs	r0, #2
 8007d48:	f7ff fbf4 	bl	8007534 <blink>
 8007d4c:	e7eb      	b.n	8007d26 <fn_get_volt_sigfox+0x26>
 8007d4e:	46c0      	nop			; (mov r8, r8)
 8007d50:	0800bd02 	.word	0x0800bd02
 8007d54:	20000314 	.word	0x20000314
 8007d58:	200002af 	.word	0x200002af
 8007d5c:	200002c4 	.word	0x200002c4
 8007d60:	200003a8 	.word	0x200003a8

08007d64 <fn_get_temperature_sigfox>:

//pegar a temperatura no mudulo sigfox
void fn_get_temperature_sigfox() {
 8007d64:	b537      	push	{r0, r1, r2, r4, r5, lr}

	char command[8] = "AT$T?\r\n";
 8007d66:	2208      	movs	r2, #8
 8007d68:	4911      	ldr	r1, [pc, #68]	; (8007db0 <fn_get_temperature_sigfox+0x4c>)
 8007d6a:	4668      	mov	r0, sp
 8007d6c:	f000 fcea 	bl	8008744 <memcpy>
	HAL_UART_Transmit_IT(&huart1, (uint8_t*) command, 8);
 8007d70:	4d10      	ldr	r5, [pc, #64]	; (8007db4 <fn_get_temperature_sigfox+0x50>)
 8007d72:	2208      	movs	r2, #8
 8007d74:	4669      	mov	r1, sp
 8007d76:	0028      	movs	r0, r5
 8007d78:	f7fd fd64 	bl	8005844 <HAL_UART_Transmit_IT>
	HAL_UART_Receive_IT(&huart1, (uint8_t*) st_sigfox_parameters.temperature,
 8007d7c:	4c0e      	ldr	r4, [pc, #56]	; (8007db8 <fn_get_temperature_sigfox+0x54>)
 8007d7e:	2207      	movs	r2, #7
 8007d80:	0021      	movs	r1, r4
 8007d82:	0028      	movs	r0, r5
 8007d84:	f7fd fd9c 	bl	80058c0 <HAL_UART_Receive_IT>
			7);
	while (UartReady != SET) {
 8007d88:	4b0c      	ldr	r3, [pc, #48]	; (8007dbc <fn_get_temperature_sigfox+0x58>)
 8007d8a:	781a      	ldrb	r2, [r3, #0]
 8007d8c:	2a01      	cmp	r2, #1
 8007d8e:	d10a      	bne.n	8007da6 <fn_get_temperature_sigfox+0x42>
		blink(2);
	}
	//Reset transmission flag
	UartReady = RESET;
 8007d90:	2200      	movs	r2, #0

	int_temp_sigfox = atoi(st_sigfox_parameters.temperature);
 8007d92:	0020      	movs	r0, r4
	UartReady = RESET;
 8007d94:	701a      	strb	r2, [r3, #0]
	int_temp_sigfox = atoi(st_sigfox_parameters.temperature);
 8007d96:	f000 fc75 	bl	8008684 <atoi>
	int_temp_sigfox /= 10;
 8007d9a:	210a      	movs	r1, #10
 8007d9c:	f7f8 fa64 	bl	8000268 <__divsi3>
 8007da0:	4b07      	ldr	r3, [pc, #28]	; (8007dc0 <fn_get_temperature_sigfox+0x5c>)
 8007da2:	6018      	str	r0, [r3, #0]
}
 8007da4:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
		blink(2);
 8007da6:	2002      	movs	r0, #2
 8007da8:	f7ff fbc4 	bl	8007534 <blink>
 8007dac:	e7ec      	b.n	8007d88 <fn_get_temperature_sigfox+0x24>
 8007dae:	46c0      	nop			; (mov r8, r8)
 8007db0:	0800c1ac 	.word	0x0800c1ac
 8007db4:	20000314 	.word	0x20000314
 8007db8:	200002a8 	.word	0x200002a8
 8007dbc:	200002c4 	.word	0x200002c4
 8007dc0:	200002ec 	.word	0x200002ec

08007dc4 <fn_info_sigfox>:

void fn_info_sigfox() {
 8007dc4:	b570      	push	{r4, r5, r6, lr}
	SIGFOX_ON
 8007dc6:	2580      	movs	r5, #128	; 0x80
 8007dc8:	24a0      	movs	r4, #160	; 0xa0
 8007dca:	022d      	lsls	r5, r5, #8
 8007dcc:	05e4      	lsls	r4, r4, #23
 8007dce:	0029      	movs	r1, r5
 8007dd0:	0020      	movs	r0, r4
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	f7fc fa30 	bl	8004238 <HAL_GPIO_WritePin>
	SIGFOX_RESET_ON
 8007dd8:	0029      	movs	r1, r5
 8007dda:	2200      	movs	r2, #0
 8007ddc:	0020      	movs	r0, r4
 8007dde:	f7fc fa2b 	bl	8004238 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8007de2:	200a      	movs	r0, #10
 8007de4:	f7fb fa96 	bl	8003314 <HAL_Delay>
	SIGFOX_RESET_OFF
 8007de8:	0029      	movs	r1, r5
 8007dea:	2201      	movs	r2, #1
 8007dec:	0020      	movs	r0, r4
 8007dee:	f7fc fa23 	bl	8004238 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8007df2:	20fa      	movs	r0, #250	; 0xfa
 8007df4:	0080      	lsls	r0, r0, #2
 8007df6:	f7fb fa8d 	bl	8003314 <HAL_Delay>
	fn_at_sigfox();
 8007dfa:	f7ff ff69 	bl	8007cd0 <fn_at_sigfox>
	HAL_Delay(100);
 8007dfe:	2064      	movs	r0, #100	; 0x64
 8007e00:	f7fb fa88 	bl	8003314 <HAL_Delay>
	fn_init_sigfox();
 8007e04:	f7ff fea6 	bl	8007b54 <fn_init_sigfox>
	HAL_Delay(100);
 8007e08:	2064      	movs	r0, #100	; 0x64
 8007e0a:	f7fb fa83 	bl	8003314 <HAL_Delay>
	fn_get_id_sigfox();
 8007e0e:	f7ff ff07 	bl	8007c20 <fn_get_id_sigfox>
	fn_fprint("SIGFOX ID: ");
 8007e12:	4825      	ldr	r0, [pc, #148]	; (8007ea8 <fn_info_sigfox+0xe4>)
 8007e14:	f7ff fbaa 	bl	800756c <fn_fprint>
	fn_fprint(st_sigfox_parameters.id);
 8007e18:	4824      	ldr	r0, [pc, #144]	; (8007eac <fn_info_sigfox+0xe8>)
 8007e1a:	f7ff fba7 	bl	800756c <fn_fprint>
	fn_fprint("\r\n");
 8007e1e:	4e24      	ldr	r6, [pc, #144]	; (8007eb0 <fn_info_sigfox+0xec>)
 8007e20:	0030      	movs	r0, r6
 8007e22:	f7ff fba3 	bl	800756c <fn_fprint>
	HAL_Delay(100);
 8007e26:	2064      	movs	r0, #100	; 0x64
 8007e28:	f7fb fa74 	bl	8003314 <HAL_Delay>
	fn_get_pac_sigfox();
 8007e2c:	f7ff ff24 	bl	8007c78 <fn_get_pac_sigfox>
	fn_fprint("SIGFOX PAC: ");
 8007e30:	4820      	ldr	r0, [pc, #128]	; (8007eb4 <fn_info_sigfox+0xf0>)
 8007e32:	f7ff fb9b 	bl	800756c <fn_fprint>
	fn_fprint(st_sigfox_parameters.pac);
 8007e36:	4820      	ldr	r0, [pc, #128]	; (8007eb8 <fn_info_sigfox+0xf4>)
 8007e38:	f7ff fb98 	bl	800756c <fn_fprint>
	fn_fprint("\r\n");
 8007e3c:	0030      	movs	r0, r6
 8007e3e:	f7ff fb95 	bl	800756c <fn_fprint>
	HAL_Delay(100);
 8007e42:	2064      	movs	r0, #100	; 0x64
 8007e44:	f7fb fa66 	bl	8003314 <HAL_Delay>
	fn_get_temperature_sigfox();
 8007e48:	f7ff ff8c 	bl	8007d64 <fn_get_temperature_sigfox>
	fn_fprint("SIGFOX TEMPERATURE: ");
 8007e4c:	481b      	ldr	r0, [pc, #108]	; (8007ebc <fn_info_sigfox+0xf8>)
 8007e4e:	f7ff fb8d 	bl	800756c <fn_fprint>
	fn_fprint(st_sigfox_parameters.temperature);
 8007e52:	481b      	ldr	r0, [pc, #108]	; (8007ec0 <fn_info_sigfox+0xfc>)
 8007e54:	f7ff fb8a 	bl	800756c <fn_fprint>
	fn_fprint("\r\n");
 8007e58:	0030      	movs	r0, r6
 8007e5a:	f7ff fb87 	bl	800756c <fn_fprint>
	SIGFOX_RESET_ON
 8007e5e:	0029      	movs	r1, r5
 8007e60:	2200      	movs	r2, #0
 8007e62:	0020      	movs	r0, r4
 8007e64:	f7fc f9e8 	bl	8004238 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8007e68:	200a      	movs	r0, #10
 8007e6a:	f7fb fa53 	bl	8003314 <HAL_Delay>
	SIGFOX_RESET_OFF
 8007e6e:	0029      	movs	r1, r5
 8007e70:	2201      	movs	r2, #1
 8007e72:	0020      	movs	r0, r4
 8007e74:	f7fc f9e0 	bl	8004238 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8007e78:	2064      	movs	r0, #100	; 0x64
 8007e7a:	f7fb fa4b 	bl	8003314 <HAL_Delay>
	fn_get_volt_sigfox();
 8007e7e:	f7ff ff3f 	bl	8007d00 <fn_get_volt_sigfox>
	fn_fprint("SIGFOX VOLTS: ");
 8007e82:	4810      	ldr	r0, [pc, #64]	; (8007ec4 <fn_info_sigfox+0x100>)
 8007e84:	f7ff fb72 	bl	800756c <fn_fprint>
	fn_fprint(st_sigfox_parameters.volts);
 8007e88:	480f      	ldr	r0, [pc, #60]	; (8007ec8 <fn_info_sigfox+0x104>)
 8007e8a:	f7ff fb6f 	bl	800756c <fn_fprint>
	fn_fprint("\r\n");
 8007e8e:	0030      	movs	r0, r6
 8007e90:	f7ff fb6c 	bl	800756c <fn_fprint>
	HAL_Delay(100);
 8007e94:	2064      	movs	r0, #100	; 0x64
 8007e96:	f7fb fa3d 	bl	8003314 <HAL_Delay>
	SIGFOX_OFF
 8007e9a:	0029      	movs	r1, r5
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	0020      	movs	r0, r4
 8007ea0:	f7fc f9ca 	bl	8004238 <HAL_GPIO_WritePin>
}
 8007ea4:	bd70      	pop	{r4, r5, r6, pc}
 8007ea6:	46c0      	nop			; (mov r8, r8)
 8007ea8:	0800c1b4 	.word	0x0800c1b4
 8007eac:	2000028c 	.word	0x2000028c
 8007eb0:	0800c1a9 	.word	0x0800c1a9
 8007eb4:	0800c1c0 	.word	0x0800c1c0
 8007eb8:	20000296 	.word	0x20000296
 8007ebc:	0800c1cd 	.word	0x0800c1cd
 8007ec0:	200002a8 	.word	0x200002a8
 8007ec4:	0800c1e2 	.word	0x0800c1e2
 8007ec8:	200002af 	.word	0x200002af

08007ecc <fn_status_sigfox>:

void fn_status_sigfox() {
	if (HAL_GPIO_ReadPin(WISOL_LED_CPU_GPIO_Port, WISOL_LED_CPU_Pin)) {
 8007ecc:	2180      	movs	r1, #128	; 0x80
void fn_status_sigfox() {
 8007ece:	b510      	push	{r4, lr}
	if (HAL_GPIO_ReadPin(WISOL_LED_CPU_GPIO_Port, WISOL_LED_CPU_Pin)) {
 8007ed0:	0189      	lsls	r1, r1, #6
 8007ed2:	4807      	ldr	r0, [pc, #28]	; (8007ef0 <fn_status_sigfox+0x24>)
 8007ed4:	f7fc f976 	bl	80041c4 <HAL_GPIO_ReadPin>
		LED_ON
 8007ed8:	2200      	movs	r2, #0
	if (HAL_GPIO_ReadPin(WISOL_LED_CPU_GPIO_Port, WISOL_LED_CPU_Pin)) {
 8007eda:	2800      	cmp	r0, #0
 8007edc:	d100      	bne.n	8007ee0 <fn_status_sigfox+0x14>
	} else
		LED_OFF
 8007ede:	2201      	movs	r2, #1
 8007ee0:	2180      	movs	r1, #128	; 0x80
 8007ee2:	20a0      	movs	r0, #160	; 0xa0
 8007ee4:	0049      	lsls	r1, r1, #1
 8007ee6:	05c0      	lsls	r0, r0, #23
 8007ee8:	f7fc f9a6 	bl	8004238 <HAL_GPIO_WritePin>
}
 8007eec:	bd10      	pop	{r4, pc}
 8007eee:	46c0      	nop			; (mov r8, r8)
 8007ef0:	50000800 	.word	0x50000800

08007ef4 <fn_reset_sigfox>:

void fn_reset_sigfox() {
 8007ef4:	b570      	push	{r4, r5, r6, lr}
	SIGFOX_RESET_ON
 8007ef6:	2580      	movs	r5, #128	; 0x80
 8007ef8:	24a0      	movs	r4, #160	; 0xa0
 8007efa:	022d      	lsls	r5, r5, #8
 8007efc:	05e4      	lsls	r4, r4, #23
 8007efe:	0029      	movs	r1, r5
 8007f00:	2200      	movs	r2, #0
 8007f02:	0020      	movs	r0, r4
 8007f04:	f7fc f998 	bl	8004238 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8007f08:	2032      	movs	r0, #50	; 0x32
 8007f0a:	f7fb fa03 	bl	8003314 <HAL_Delay>
	SIGFOX_RESET_OFF
 8007f0e:	0029      	movs	r1, r5
 8007f10:	2201      	movs	r2, #1
 8007f12:	0020      	movs	r0, r4
 8007f14:	f7fc f990 	bl	8004238 <HAL_GPIO_WritePin>
	//HAL_GPIO_DeInit(EN_SFOX_GPIO_Port, EN_SFOX_Pin);
	fn_fprint("\r\nsigfox reset\r\n");
 8007f18:	4801      	ldr	r0, [pc, #4]	; (8007f20 <fn_reset_sigfox+0x2c>)
 8007f1a:	f7ff fb27 	bl	800756c <fn_fprint>
}
 8007f1e:	bd70      	pop	{r4, r5, r6, pc}
 8007f20:	0800c239 	.word	0x0800c239

08007f24 <fn_send_report_frame_sigfox>:

//#################### PAYLOAD FUNCTIONS #####################################
// daqui para baixo estao as funcoes de envio e recepcao de frames pela rede
void fn_send_report_frame_sigfox() {
	SIGFOX_ON
 8007f24:	2180      	movs	r1, #128	; 0x80
 8007f26:	20a0      	movs	r0, #160	; 0xa0
void fn_send_report_frame_sigfox() {
 8007f28:	b570      	push	{r4, r5, r6, lr}
	SIGFOX_ON
 8007f2a:	2201      	movs	r2, #1
void fn_send_report_frame_sigfox() {
 8007f2c:	b08a      	sub	sp, #40	; 0x28
	SIGFOX_ON
 8007f2e:	0209      	lsls	r1, r1, #8
 8007f30:	05c0      	lsls	r0, r0, #23
 8007f32:	f7fc f981 	bl	8004238 <HAL_GPIO_WritePin>
	memset(st_sigfox_frame.frame_report_values, 0, 22);
 8007f36:	4d29      	ldr	r5, [pc, #164]	; (8007fdc <fn_send_report_frame_sigfox+0xb8>)
 8007f38:	2216      	movs	r2, #22
 8007f3a:	2100      	movs	r1, #0
 8007f3c:	0028      	movs	r0, r5
 8007f3e:	f000 fc0a 	bl	8008756 <memset>
	fn_encoder_report_frame(st_sigfox_frame.frame_report_values);
 8007f42:	0028      	movs	r0, r5
 8007f44:	f7fe fbfe 	bl	8006744 <fn_encoder_report_frame>
	fn_status_sigfox();
 8007f48:	f7ff ffc0 	bl	8007ecc <fn_status_sigfox>
	HAL_Delay(500);
 8007f4c:	20fa      	movs	r0, #250	; 0xfa
 8007f4e:	0040      	lsls	r0, r0, #1
 8007f50:	f7fb f9e0 	bl	8003314 <HAL_Delay>
	fn_reset_sigfox();
 8007f54:	f7ff ffce 	bl	8007ef4 <fn_reset_sigfox>
	fn_init_sigfox();
 8007f58:	f7ff fdfc 	bl	8007b54 <fn_init_sigfox>
	//fn_init_sigfox();
	char ok[4] = { 0 };
 8007f5c:	2300      	movs	r3, #0
	//int tam = (strlen(frame) + 8);
	uint8_t tam = 32;
	char complete_frame[tam];
	//char init_frame[6] = {0};
	complete_frame[0] = 65;
 8007f5e:	ac02      	add	r4, sp, #8
	char ok[4] = { 0 };
 8007f60:	9301      	str	r3, [sp, #4]
	complete_frame[0] = 65;
 8007f62:	3341      	adds	r3, #65	; 0x41
 8007f64:	7023      	strb	r3, [r4, #0]
	complete_frame[1] = 84;
 8007f66:	3313      	adds	r3, #19
 8007f68:	7063      	strb	r3, [r4, #1]
	complete_frame[2] = 36;
 8007f6a:	3b30      	subs	r3, #48	; 0x30
 8007f6c:	70a3      	strb	r3, [r4, #2]
	complete_frame[3] = 83;
 8007f6e:	332f      	adds	r3, #47	; 0x2f
 8007f70:	70e3      	strb	r3, [r4, #3]
	complete_frame[4] = 70;
 8007f72:	3b0d      	subs	r3, #13
 8007f74:	7123      	strb	r3, [r4, #4]
	complete_frame[5] = 61;

	strcat(complete_frame, st_sigfox_frame.frame_report_values);
 8007f76:	0029      	movs	r1, r5
	complete_frame[5] = 61;
 8007f78:	3b09      	subs	r3, #9
	strcat(complete_frame, st_sigfox_frame.frame_report_values);
 8007f7a:	0020      	movs	r0, r4
	complete_frame[5] = 61;
 8007f7c:	7163      	strb	r3, [r4, #5]
	strcat(complete_frame, st_sigfox_frame.frame_report_values);
 8007f7e:	f000 fcad 	bl	80088dc <strcat>
	strcat(complete_frame, "\r\n");
 8007f82:	4917      	ldr	r1, [pc, #92]	; (8007fe0 <fn_send_report_frame_sigfox+0xbc>)
 8007f84:	0020      	movs	r0, r4
 8007f86:	f000 fca9 	bl	80088dc <strcat>
	HAL_UART_Transmit_IT(&huart1, (uint8_t*) complete_frame, tam);
 8007f8a:	4e16      	ldr	r6, [pc, #88]	; (8007fe4 <fn_send_report_frame_sigfox+0xc0>)
 8007f8c:	2220      	movs	r2, #32
 8007f8e:	0021      	movs	r1, r4
 8007f90:	0030      	movs	r0, r6
 8007f92:	f7fd fc57 	bl	8005844 <HAL_UART_Transmit_IT>
	while (UartReady != SET) {
 8007f96:	4b14      	ldr	r3, [pc, #80]	; (8007fe8 <fn_send_report_frame_sigfox+0xc4>)
 8007f98:	781a      	ldrb	r2, [r3, #0]
 8007f9a:	2a01      	cmp	r2, #1
 8007f9c:	d1fc      	bne.n	8007f98 <fn_send_report_frame_sigfox+0x74>
	}
	//Reset transmission flag
	UartReady = RESET;
 8007f9e:	2500      	movs	r5, #0
	HAL_UART_Receive_IT(&huart1, (uint8_t*) ok, 4);
 8007fa0:	a901      	add	r1, sp, #4
 8007fa2:	3203      	adds	r2, #3
 8007fa4:	0030      	movs	r0, r6
	UartReady = RESET;
 8007fa6:	701d      	strb	r5, [r3, #0]
	HAL_UART_Receive_IT(&huart1, (uint8_t*) ok, 4);
 8007fa8:	f7fd fc8a 	bl	80058c0 <HAL_UART_Receive_IT>
	HAL_Delay(2000);
 8007fac:	20fa      	movs	r0, #250	; 0xfa
 8007fae:	00c0      	lsls	r0, r0, #3
 8007fb0:	f7fb f9b0 	bl	8003314 <HAL_Delay>
	fn_status_sigfox();
 8007fb4:	f7ff ff8a 	bl	8007ecc <fn_status_sigfox>
	fn_fprint("reportframe:  ");
 8007fb8:	480c      	ldr	r0, [pc, #48]	; (8007fec <fn_send_report_frame_sigfox+0xc8>)
 8007fba:	f7ff fad7 	bl	800756c <fn_fprint>
	fn_fprint(complete_frame);
 8007fbe:	0020      	movs	r0, r4
 8007fc0:	f7ff fad4 	bl	800756c <fn_fprint>
	SIGFOX_OFF
 8007fc4:	2180      	movs	r1, #128	; 0x80
 8007fc6:	20a0      	movs	r0, #160	; 0xa0
 8007fc8:	002a      	movs	r2, r5
 8007fca:	0209      	lsls	r1, r1, #8
 8007fcc:	05c0      	lsls	r0, r0, #23
 8007fce:	f7fc f933 	bl	8004238 <HAL_GPIO_WritePin>
	fn_status_sigfox();
 8007fd2:	f7ff ff7b 	bl	8007ecc <fn_status_sigfox>
}
 8007fd6:	b00a      	add	sp, #40	; 0x28
 8007fd8:	bd70      	pop	{r4, r5, r6, pc}
 8007fda:	46c0      	nop			; (mov r8, r8)
 8007fdc:	200003c4 	.word	0x200003c4
 8007fe0:	0800c1a9 	.word	0x0800c1a9
 8007fe4:	20000314 	.word	0x20000314
 8007fe8:	200002c4 	.word	0x200002c4
 8007fec:	0800c295 	.word	0x0800c295

08007ff0 <fn_send_daily_frame_sigfox>:
	fn_fprint(start_machine_frame);
	fn_fprint("\r\n");
}

void fn_send_daily_frame_sigfox() {
	SIGFOX_ON
 8007ff0:	2180      	movs	r1, #128	; 0x80
 8007ff2:	20a0      	movs	r0, #160	; 0xa0
void fn_send_daily_frame_sigfox() {
 8007ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
	SIGFOX_ON
 8007ff6:	2201      	movs	r2, #1
void fn_send_daily_frame_sigfox() {
 8007ff8:	b0af      	sub	sp, #188	; 0xbc
	SIGFOX_ON
 8007ffa:	0209      	lsls	r1, r1, #8
 8007ffc:	05c0      	lsls	r0, r0, #23
 8007ffe:	f7fc f91b 	bl	8004238 <HAL_GPIO_WritePin>
	fn_fprint("SIGFOX DAILY FRAME\r\n");
 8008002:	4890      	ldr	r0, [pc, #576]	; (8008244 <fn_send_daily_frame_sigfox+0x254>)
 8008004:	f7ff fab2 	bl	800756c <fn_fprint>
	memset(st_sigfox_frame.frame_report_values, 0, 22);
 8008008:	4f8f      	ldr	r7, [pc, #572]	; (8008248 <fn_send_daily_frame_sigfox+0x258>)
 800800a:	2216      	movs	r2, #22
 800800c:	2100      	movs	r1, #0
 800800e:	0038      	movs	r0, r7
 8008010:	f000 fba1 	bl	8008756 <memset>
	fn_encoder_report_frame(st_sigfox_frame.frame_report_values);
 8008014:	0038      	movs	r0, r7
 8008016:	f7fe fb95 	bl	8006744 <fn_encoder_report_frame>
	fn_status_sigfox();
 800801a:	f7ff ff57 	bl	8007ecc <fn_status_sigfox>
	HAL_Delay(500);
 800801e:	20fa      	movs	r0, #250	; 0xfa

	char complete_payload[tam];
	char config[32] = { 0 };
	char buff_downlink[16] = { 0 };
	char buff_dec[64] = { 0 };
	char undTimeByte[2] = { 0 };
 8008020:	2600      	movs	r6, #0
	HAL_Delay(500);
 8008022:	0040      	lsls	r0, r0, #1
 8008024:	f7fb f976 	bl	8003314 <HAL_Delay>
	char buff_downlink[16] = { 0 };
 8008028:	ac09      	add	r4, sp, #36	; 0x24
	fn_reset_sigfox();
 800802a:	f7ff ff63 	bl	8007ef4 <fn_reset_sigfox>
	fn_init_sigfox();
 800802e:	f7ff fd91 	bl	8007b54 <fn_init_sigfox>
	char config[32] = { 0 };
 8008032:	2220      	movs	r2, #32
 8008034:	2100      	movs	r1, #0
 8008036:	a80d      	add	r0, sp, #52	; 0x34
 8008038:	f000 fb8d 	bl	8008756 <memset>
	char buff_downlink[16] = { 0 };
 800803c:	2210      	movs	r2, #16
 800803e:	2100      	movs	r1, #0
 8008040:	0020      	movs	r0, r4
 8008042:	f000 fb88 	bl	8008756 <memset>
	char buff_dec[64] = { 0 };
 8008046:	2240      	movs	r2, #64	; 0x40
 8008048:	2100      	movs	r1, #0
 800804a:	a81e      	add	r0, sp, #120	; 0x78
 800804c:	f000 fb83 	bl	8008756 <memset>
	char undTimeByte[2] = { 0 };
 8008050:	ab02      	add	r3, sp, #8
	char volume_ref[3] = { 0 };
 8008052:	2203      	movs	r2, #3
 8008054:	0031      	movs	r1, r6
 8008056:	a804      	add	r0, sp, #16
	char undTimeByte[2] = { 0 };
 8008058:	809e      	strh	r6, [r3, #4]
	char volume_ref[3] = { 0 };
 800805a:	f000 fb7c 	bl	8008756 <memset>
	char time_stamp[7] = { 0 };
 800805e:	2207      	movs	r2, #7
 8008060:	0031      	movs	r1, r6
 8008062:	a807      	add	r0, sp, #28
 8008064:	f000 fb77 	bl	8008756 <memset>
	char timebyte[6] = { 0 };
 8008068:	2206      	movs	r2, #6
 800806a:	0031      	movs	r1, r6
 800806c:	a805      	add	r0, sp, #20
 800806e:	f000 fb72 	bl	8008756 <memset>

	complete_payload[0] = 65;
 8008072:	2341      	movs	r3, #65	; 0x41
 8008074:	ad15      	add	r5, sp, #84	; 0x54
 8008076:	702b      	strb	r3, [r5, #0]
	complete_payload[1] = 84;
 8008078:	3313      	adds	r3, #19
 800807a:	706b      	strb	r3, [r5, #1]
	complete_payload[2] = 36;
 800807c:	3b30      	subs	r3, #48	; 0x30
 800807e:	70ab      	strb	r3, [r5, #2]
	complete_payload[3] = 83;
 8008080:	332f      	adds	r3, #47	; 0x2f
 8008082:	70eb      	strb	r3, [r5, #3]
	complete_payload[4] = 70;
 8008084:	3b0d      	subs	r3, #13
 8008086:	712b      	strb	r3, [r5, #4]
	complete_payload[5] = 61;
 8008088:	3b09      	subs	r3, #9
 800808a:	716b      	strb	r3, [r5, #5]
	strcat(complete_payload, st_sigfox_frame.frame_report_values);
 800808c:	0039      	movs	r1, r7
 800808e:	0028      	movs	r0, r5
 8008090:	f000 fc24 	bl	80088dc <strcat>
	complete_payload[28] = 44;
 8008094:	232c      	movs	r3, #44	; 0x2c
 8008096:	772b      	strb	r3, [r5, #28]
	complete_payload[29] = 49;
 8008098:	3305      	adds	r3, #5
 800809a:	776b      	strb	r3, [r5, #29]
	complete_payload[30] = 13;
 800809c:	3b24      	subs	r3, #36	; 0x24
 800809e:	77ab      	strb	r3, [r5, #30]
	complete_payload[31] = 10;
 80080a0:	3b03      	subs	r3, #3
 80080a2:	77eb      	strb	r3, [r5, #31]
	complete_payload[32] = 0;
 80080a4:	aa02      	add	r2, sp, #8
 80080a6:	3343      	adds	r3, #67	; 0x43
 80080a8:	189b      	adds	r3, r3, r2
 80080aa:	77de      	strb	r6, [r3, #31]
	for (int var = 0; var < 3; ++var) {

		HAL_UART_Transmit_IT(&huart1, (uint8_t*) complete_payload, tam);
		d_time = 0;
		while (UartReady != SET && d_time != 60) {
 80080ac:	233d      	movs	r3, #61	; 0x3d
	for (int var = 0; var < 3; ++var) {
 80080ae:	0037      	movs	r7, r6
		while (UartReady != SET && d_time != 60) {
 80080b0:	9301      	str	r3, [sp, #4]
		HAL_UART_Transmit_IT(&huart1, (uint8_t*) complete_payload, tam);
 80080b2:	4e66      	ldr	r6, [pc, #408]	; (800824c <fn_send_daily_frame_sigfox+0x25c>)
 80080b4:	2221      	movs	r2, #33	; 0x21
 80080b6:	a915      	add	r1, sp, #84	; 0x54
 80080b8:	0030      	movs	r0, r6
 80080ba:	f7fd fbc3 	bl	8005844 <HAL_UART_Transmit_IT>
		while (UartReady != SET && d_time != 60) {
 80080be:	9d01      	ldr	r5, [sp, #4]
 80080c0:	4b63      	ldr	r3, [pc, #396]	; (8008250 <fn_send_daily_frame_sigfox+0x260>)
 80080c2:	781a      	ldrb	r2, [r3, #0]
 80080c4:	2a01      	cmp	r2, #1
 80080c6:	d004      	beq.n	80080d2 <fn_send_daily_frame_sigfox+0xe2>
 80080c8:	3d01      	subs	r5, #1
 80080ca:	b2ed      	uxtb	r5, r5
 80080cc:	2d00      	cmp	r5, #0
 80080ce:	d000      	beq.n	80080d2 <fn_send_daily_frame_sigfox+0xe2>
 80080d0:	e086      	b.n	80081e0 <fn_send_daily_frame_sigfox+0x1f0>
			HAL_Delay(1000);
			d_time++;
		}
		//Reset transmission flag
		UartReady = RESET;
 80080d2:	2200      	movs	r2, #0
		HAL_UART_Receive_IT(&huart1, (uint8_t*) config, 32);
 80080d4:	a90d      	add	r1, sp, #52	; 0x34
		UartReady = RESET;
 80080d6:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart1, (uint8_t*) config, 32);
 80080d8:	0030      	movs	r0, r6
 80080da:	3220      	adds	r2, #32
 80080dc:	f7fd fbf0 	bl	80058c0 <HAL_UART_Receive_IT>
		d_time = 0;
		while (UartReady != SET && d_time != 60) {
 80080e0:	9d01      	ldr	r5, [sp, #4]
 80080e2:	4b5b      	ldr	r3, [pc, #364]	; (8008250 <fn_send_daily_frame_sigfox+0x260>)
 80080e4:	781a      	ldrb	r2, [r3, #0]
 80080e6:	2a01      	cmp	r2, #1
 80080e8:	d003      	beq.n	80080f2 <fn_send_daily_frame_sigfox+0x102>
 80080ea:	3d01      	subs	r5, #1
 80080ec:	b2ed      	uxtb	r5, r5
 80080ee:	2d00      	cmp	r5, #0
 80080f0:	d17b      	bne.n	80081ea <fn_send_daily_frame_sigfox+0x1fa>
			HAL_Delay(1000);
			d_time++;
		}
		/* Reset transmission flag */
		UartReady = RESET;
 80080f2:	2200      	movs	r2, #0
		find_between("RX=", "\r", config, buff_downlink);
 80080f4:	4857      	ldr	r0, [pc, #348]	; (8008254 <fn_send_daily_frame_sigfox+0x264>)
		UartReady = RESET;
 80080f6:	701a      	strb	r2, [r3, #0]
		find_between("RX=", "\r", config, buff_downlink);
 80080f8:	4957      	ldr	r1, [pc, #348]	; (8008258 <fn_send_daily_frame_sigfox+0x268>)
 80080fa:	0023      	movs	r3, r4
 80080fc:	aa0d      	add	r2, sp, #52	; 0x34
 80080fe:	f7fe fbbb 	bl	8006878 <find_between>
		if (strlen(buff_downlink) >= 15) {
 8008102:	0020      	movs	r0, r4
 8008104:	f7f8 f800 	bl	8000108 <strlen>
 8008108:	280e      	cmp	r0, #14
 800810a:	d800      	bhi.n	800810e <fn_send_daily_frame_sigfox+0x11e>
 800810c:	e08f      	b.n	800822e <fn_send_daily_frame_sigfox+0x23e>
			fn_fprint("SIGFOX DOWNLINK VALUES:");
			fn_fprint(buff_downlink);
			RemoveSpaces(buff_downlink);
			hexBin(buff_downlink, buff_dec);

			undTimeByte[0] = buff_dec[32]; //0
 800810e:	2771      	movs	r7, #113	; 0x71
			undTimeByte[1] = buff_dec[33]; //1
 8008110:	2672      	movs	r6, #114	; 0x72
			fn_fprint("SIGFOX DOWNLINK VALUES:");
 8008112:	4852      	ldr	r0, [pc, #328]	; (800825c <fn_send_daily_frame_sigfox+0x26c>)
 8008114:	f7ff fa2a 	bl	800756c <fn_fprint>
			fn_fprint(buff_downlink);
 8008118:	0020      	movs	r0, r4
 800811a:	f7ff fa27 	bl	800756c <fn_fprint>
			RemoveSpaces(buff_downlink);
 800811e:	0020      	movs	r0, r4
 8008120:	f7fe fa98 	bl	8006654 <RemoveSpaces>
			hexBin(buff_downlink, buff_dec);
 8008124:	a91e      	add	r1, sp, #120	; 0x78
 8008126:	0020      	movs	r0, r4
 8008128:	f7fe fa06 	bl	8006538 <hexBin>
			undTimeByte[0] = buff_dec[32]; //0
 800812c:	ab02      	add	r3, sp, #8
 800812e:	18ff      	adds	r7, r7, r3
 8008130:	7ffb      	ldrb	r3, [r7, #31]
 8008132:	aa02      	add	r2, sp, #8
 8008134:	7113      	strb	r3, [r2, #4]
			undTimeByte[1] = buff_dec[33]; //1
 8008136:	18b6      	adds	r6, r6, r2
 8008138:	7ff3      	ldrb	r3, [r6, #31]
			time_stamp[0] = buff_downlink[6];
 800813a:	ad07      	add	r5, sp, #28
			undTimeByte[1] = buff_dec[33]; //1
 800813c:	7153      	strb	r3, [r2, #5]
			time_stamp[0] = buff_downlink[6];
 800813e:	79a3      	ldrb	r3, [r4, #6]
			time_stamp[2] = buff_downlink[4];
			time_stamp[3] = buff_downlink[5];
			time_stamp[4] = buff_downlink[2];
			time_stamp[5] = buff_downlink[3];

			fn_fprint("SIGFOX DOWNLINK BINARY:");
 8008140:	4847      	ldr	r0, [pc, #284]	; (8008260 <fn_send_daily_frame_sigfox+0x270>)
			time_stamp[0] = buff_downlink[6];
 8008142:	702b      	strb	r3, [r5, #0]
			time_stamp[1] = buff_downlink[7];
 8008144:	79e3      	ldrb	r3, [r4, #7]
 8008146:	706b      	strb	r3, [r5, #1]
			time_stamp[2] = buff_downlink[4];
 8008148:	7923      	ldrb	r3, [r4, #4]
 800814a:	70ab      	strb	r3, [r5, #2]
			time_stamp[3] = buff_downlink[5];
 800814c:	7963      	ldrb	r3, [r4, #5]
 800814e:	70eb      	strb	r3, [r5, #3]
			time_stamp[4] = buff_downlink[2];
 8008150:	78a3      	ldrb	r3, [r4, #2]
 8008152:	712b      	strb	r3, [r5, #4]
			time_stamp[5] = buff_downlink[3];
 8008154:	78e3      	ldrb	r3, [r4, #3]
 8008156:	716b      	strb	r3, [r5, #5]
			fn_fprint("SIGFOX DOWNLINK BINARY:");
 8008158:	f7ff fa08 	bl	800756c <fn_fprint>
			fn_fprint(buff_dec);
 800815c:	a81e      	add	r0, sp, #120	; 0x78
 800815e:	f7ff fa05 	bl	800756c <fn_fprint>

			undTimeByte[0] = buff_dec[32]; //0
 8008162:	7ffb      	ldrb	r3, [r7, #31]
 8008164:	aa02      	add	r2, sp, #8
 8008166:	7113      	strb	r3, [r2, #4]
			undTimeByte[1] = buff_dec[33]; //1
 8008168:	7ff3      	ldrb	r3, [r6, #31]

			volume_ref[0] = buff_downlink[10];
 800816a:	ae04      	add	r6, sp, #16
			undTimeByte[1] = buff_dec[33]; //1
 800816c:	7153      	strb	r3, [r2, #5]
			volume_ref[0] = buff_downlink[10];
 800816e:	7aa3      	ldrb	r3, [r4, #10]
			volume_ref[1] = buff_downlink[11];

			timebyte[0] = buff_dec[34]; //0
 8008170:	a805      	add	r0, sp, #20
			volume_ref[0] = buff_downlink[10];
 8008172:	7033      	strb	r3, [r6, #0]
			volume_ref[1] = buff_downlink[11];
 8008174:	7ae3      	ldrb	r3, [r4, #11]
 8008176:	7073      	strb	r3, [r6, #1]
			timebyte[0] = buff_dec[34]; //0
 8008178:	2373      	movs	r3, #115	; 0x73
 800817a:	189b      	adds	r3, r3, r2
 800817c:	7fdb      	ldrb	r3, [r3, #31]
 800817e:	7003      	strb	r3, [r0, #0]
			timebyte[1] = buff_dec[35]; //1
 8008180:	ab1f      	add	r3, sp, #124	; 0x7c
 8008182:	7fdb      	ldrb	r3, [r3, #31]
 8008184:	7043      	strb	r3, [r0, #1]
			timebyte[2] = buff_dec[36]; //1
 8008186:	2375      	movs	r3, #117	; 0x75
 8008188:	189b      	adds	r3, r3, r2
 800818a:	7fdb      	ldrb	r3, [r3, #31]
 800818c:	7083      	strb	r3, [r0, #2]
			timebyte[3] = buff_dec[37]; //1
 800818e:	2376      	movs	r3, #118	; 0x76
 8008190:	189b      	adds	r3, r3, r2
 8008192:	7fdb      	ldrb	r3, [r3, #31]
 8008194:	70c3      	strb	r3, [r0, #3]
			timebyte[4] = buff_dec[38]; //1
 8008196:	2377      	movs	r3, #119	; 0x77
 8008198:	189b      	adds	r3, r3, r2
 800819a:	7fdb      	ldrb	r3, [r3, #31]
 800819c:	7103      	strb	r3, [r0, #4]
			timebyte[5] = buff_dec[39]; //0
 800819e:	ab20      	add	r3, sp, #128	; 0x80
 80081a0:	7fdb      	ldrb	r3, [r3, #31]
 80081a2:	7143      	strb	r3, [r0, #5]

			timebyte_int = atoi(timebyte);
 80081a4:	f000 fa6e 	bl	8008684 <atoi>
 80081a8:	0004      	movs	r4, r0
			undTimeByte_int = atoi(undTimeByte);
 80081aa:	a803      	add	r0, sp, #12
 80081ac:	f000 fa6a 	bl	8008684 <atoi>
 80081b0:	0007      	movs	r7, r0

			time_byte_value = binaryToDec(timebyte_int); //transmission period in hours
 80081b2:	0020      	movs	r0, r4
 80081b4:	f7fe fa38 	bl	8006628 <binaryToDec>
			st_data_sensor_e.referenceVol = hexDec(volume_ref);
 80081b8:	0030      	movs	r0, r6
 80081ba:	f7fe f925 	bl	8006408 <hexDec>
 80081be:	4b29      	ldr	r3, [pc, #164]	; (8008264 <fn_send_daily_frame_sigfox+0x274>)
 80081c0:	6198      	str	r0, [r3, #24]

			time_byte_value = binaryToDec(timebyte_int); //transmission period in hours
 80081c2:	0020      	movs	r0, r4
 80081c4:	f7fe fa30 	bl	8006628 <binaryToDec>
 80081c8:	0004      	movs	r4, r0

			st_timers.TimeStamp = hexDec(time_stamp); //timestamp minutes-sigmais protocol
 80081ca:	0028      	movs	r0, r5
 80081cc:	f7fe f91c 	bl	8006408 <hexDec>
 80081d0:	4d25      	ldr	r5, [pc, #148]	; (8008268 <fn_send_daily_frame_sigfox+0x278>)
 80081d2:	6028      	str	r0, [r5, #0]

			if (undTimeByte_int == 00 && time_byte_value != 0) //if 00 = time unid its seconds
 80081d4:	2f00      	cmp	r7, #0
 80081d6:	d10d      	bne.n	80081f4 <fn_send_daily_frame_sigfox+0x204>
 80081d8:	2c00      	cmp	r4, #0
 80081da:	d010      	beq.n	80081fe <fn_send_daily_frame_sigfox+0x20e>
					{
				st_timers.seconds_to_send = (time_byte_value * 3600);
			}
			if (undTimeByte_int == 11 && time_byte_value != 0) // if 11 = time unid its days
					{
				st_timers.seconds_to_send = (time_byte_value * 86400);
 80081dc:	616c      	str	r4, [r5, #20]
 80081de:	e00e      	b.n	80081fe <fn_send_daily_frame_sigfox+0x20e>
			HAL_Delay(1000);
 80081e0:	20fa      	movs	r0, #250	; 0xfa
 80081e2:	0080      	lsls	r0, r0, #2
 80081e4:	f7fb f896 	bl	8003314 <HAL_Delay>
 80081e8:	e76a      	b.n	80080c0 <fn_send_daily_frame_sigfox+0xd0>
			HAL_Delay(1000);
 80081ea:	20fa      	movs	r0, #250	; 0xfa
 80081ec:	0080      	lsls	r0, r0, #2
 80081ee:	f7fb f891 	bl	8003314 <HAL_Delay>
 80081f2:	e776      	b.n	80080e2 <fn_send_daily_frame_sigfox+0xf2>
			if (undTimeByte_int == 01 && time_byte_value != 0) // if 01 = time unid its minutes
 80081f4:	2f01      	cmp	r7, #1
 80081f6:	d112      	bne.n	800821e <fn_send_daily_frame_sigfox+0x22e>
				st_timers.seconds_to_send = (time_byte_value * 60);
 80081f8:	233c      	movs	r3, #60	; 0x3c
			if (undTimeByte_int == 01 && time_byte_value != 0) // if 01 = time unid its minutes
 80081fa:	2c00      	cmp	r4, #0
 80081fc:	d115      	bne.n	800822a <fn_send_daily_frame_sigfox+0x23a>
			}

			st_timers.seconds_today = fn_get_seconsForTimeStemp(
 80081fe:	f7fe fb07 	bl	8006810 <fn_get_seconsForTimeStemp>
 8008202:	6128      	str	r0, [r5, #16]
					st_timers.TimeStamp); //seconds elapsed in the day
		}
	}
	fn_status_sigfox();
 8008204:	f7ff fe62 	bl	8007ecc <fn_status_sigfox>

	SIGFOX_OFF
 8008208:	2180      	movs	r1, #128	; 0x80
 800820a:	20a0      	movs	r0, #160	; 0xa0
 800820c:	2200      	movs	r2, #0
 800820e:	0209      	lsls	r1, r1, #8
 8008210:	05c0      	lsls	r0, r0, #23
 8008212:	f7fc f811 	bl	8004238 <HAL_GPIO_WritePin>
	fn_status_sigfox();
 8008216:	f7ff fe59 	bl	8007ecc <fn_status_sigfox>
}
 800821a:	b02f      	add	sp, #188	; 0xbc
 800821c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (undTimeByte_int == 10 && time_byte_value != 0) // if 10 = time unid its hours
 800821e:	2f0a      	cmp	r7, #10
 8008220:	d10a      	bne.n	8008238 <fn_send_daily_frame_sigfox+0x248>
 8008222:	2c00      	cmp	r4, #0
 8008224:	d0eb      	beq.n	80081fe <fn_send_daily_frame_sigfox+0x20e>
				st_timers.seconds_to_send = (time_byte_value * 3600);
 8008226:	23e1      	movs	r3, #225	; 0xe1
 8008228:	011b      	lsls	r3, r3, #4
				st_timers.seconds_to_send = (time_byte_value * 86400);
 800822a:	435c      	muls	r4, r3
 800822c:	e7d6      	b.n	80081dc <fn_send_daily_frame_sigfox+0x1ec>
	for (int var = 0; var < 3; ++var) {
 800822e:	3701      	adds	r7, #1
 8008230:	2f02      	cmp	r7, #2
 8008232:	dc00      	bgt.n	8008236 <fn_send_daily_frame_sigfox+0x246>
 8008234:	e73d      	b.n	80080b2 <fn_send_daily_frame_sigfox+0xc2>
 8008236:	e7e5      	b.n	8008204 <fn_send_daily_frame_sigfox+0x214>
			if (undTimeByte_int == 11 && time_byte_value != 0) // if 11 = time unid its days
 8008238:	2f0b      	cmp	r7, #11
 800823a:	d1e0      	bne.n	80081fe <fn_send_daily_frame_sigfox+0x20e>
 800823c:	2c00      	cmp	r4, #0
 800823e:	d0de      	beq.n	80081fe <fn_send_daily_frame_sigfox+0x20e>
				st_timers.seconds_to_send = (time_byte_value * 86400);
 8008240:	4b0a      	ldr	r3, [pc, #40]	; (800826c <fn_send_daily_frame_sigfox+0x27c>)
 8008242:	e7f2      	b.n	800822a <fn_send_daily_frame_sigfox+0x23a>
 8008244:	0800c24a 	.word	0x0800c24a
 8008248:	200003c4 	.word	0x200003c4
 800824c:	20000314 	.word	0x20000314
 8008250:	200002c4 	.word	0x200002c4
 8008254:	0800c261 	.word	0x0800c261
 8008258:	0800c25f 	.word	0x0800c25f
 800825c:	0800c265 	.word	0x0800c265
 8008260:	0800c27d 	.word	0x0800c27d
 8008264:	20000250 	.word	0x20000250
 8008268:	20000274 	.word	0x20000274
 800826c:	00015180 	.word	0x00015180

08008270 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008270:	2201      	movs	r2, #1
 8008272:	4b05      	ldr	r3, [pc, #20]	; (8008288 <HAL_MspInit+0x18>)
 8008274:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8008276:	430a      	orrs	r2, r1
 8008278:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800827a:	2280      	movs	r2, #128	; 0x80
 800827c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800827e:	0552      	lsls	r2, r2, #21
 8008280:	430a      	orrs	r2, r1
 8008282:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008284:	4770      	bx	lr
 8008286:	46c0      	nop			; (mov r8, r8)
 8008288:	40021000 	.word	0x40021000

0800828c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800828c:	b530      	push	{r4, r5, lr}
 800828e:	0005      	movs	r5, r0
 8008290:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008292:	2214      	movs	r2, #20
 8008294:	2100      	movs	r1, #0
 8008296:	a801      	add	r0, sp, #4
 8008298:	f000 fa5d 	bl	8008756 <memset>
  if(hadc->Instance==ADC1)
 800829c:	4b1f      	ldr	r3, [pc, #124]	; (800831c <HAL_ADC_MspInit+0x90>)
 800829e:	682a      	ldr	r2, [r5, #0]
 80082a0:	429a      	cmp	r2, r3
 80082a2:	d138      	bne.n	8008316 <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80082a4:	2280      	movs	r2, #128	; 0x80
 80082a6:	4b1e      	ldr	r3, [pc, #120]	; (8008320 <HAL_ADC_MspInit+0x94>)
 80082a8:	0092      	lsls	r2, r2, #2
 80082aa:	6b59      	ldr	r1, [r3, #52]	; 0x34
    PA5     ------> ADC_IN5 
    */
    GPIO_InitStruct.Pin = V_BAT_FB_Pin|US_AN_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80082ac:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_ADC1_CLK_ENABLE();
 80082ae:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80082b0:	2101      	movs	r1, #1
    __HAL_RCC_ADC1_CLK_ENABLE();
 80082b2:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80082b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80082b6:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80082b8:	430a      	orrs	r2, r1
 80082ba:	62da      	str	r2, [r3, #44]	; 0x2c
 80082bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082be:	400b      	ands	r3, r1
 80082c0:	9300      	str	r3, [sp, #0]
 80082c2:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = V_BAT_FB_Pin|US_AN_Pin;
 80082c4:	2330      	movs	r3, #48	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80082c6:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = V_BAT_FB_Pin|US_AN_Pin;
 80082c8:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80082ca:	3b2d      	subs	r3, #45	; 0x2d
 80082cc:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80082ce:	f7fb fe43 	bl	8003f58 <HAL_GPIO_Init>
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
    hdma_adc.Init.Request = DMA_REQUEST_0;
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80082d2:	2280      	movs	r2, #128	; 0x80
    hdma_adc.Instance = DMA1_Channel1;
 80082d4:	4c13      	ldr	r4, [pc, #76]	; (8008324 <HAL_ADC_MspInit+0x98>)
 80082d6:	4b14      	ldr	r3, [pc, #80]	; (8008328 <HAL_ADC_MspInit+0x9c>)
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80082d8:	6122      	str	r2, [r4, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80082da:	1892      	adds	r2, r2, r2
 80082dc:	6162      	str	r2, [r4, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80082de:	2280      	movs	r2, #128	; 0x80
 80082e0:	0112      	lsls	r2, r2, #4
    hdma_adc.Instance = DMA1_Channel1;
 80082e2:	6023      	str	r3, [r4, #0]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80082e4:	61a2      	str	r2, [r4, #24]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 80082e6:	2300      	movs	r3, #0
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80082e8:	2220      	movs	r2, #32
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80082ea:	0020      	movs	r0, r4
    hdma_adc.Init.Request = DMA_REQUEST_0;
 80082ec:	6063      	str	r3, [r4, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80082ee:	60a3      	str	r3, [r4, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80082f0:	60e3      	str	r3, [r4, #12]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80082f2:	61e2      	str	r2, [r4, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80082f4:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80082f6:	f7fb fcab 	bl	8003c50 <HAL_DMA_Init>
 80082fa:	2800      	cmp	r0, #0
 80082fc:	d001      	beq.n	8008302 <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 80082fe:	f7ff f9c7 	bl	8007690 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 8008302:	2200      	movs	r2, #0
 8008304:	200c      	movs	r0, #12
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8008306:	64ec      	str	r4, [r5, #76]	; 0x4c
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 8008308:	0011      	movs	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 800830a:	62a5      	str	r5, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 800830c:	f7fb fc3a 	bl	8003b84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 8008310:	200c      	movs	r0, #12
 8008312:	f7fb fc71 	bl	8003bf8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8008316:	b007      	add	sp, #28
 8008318:	bd30      	pop	{r4, r5, pc}
 800831a:	46c0      	nop			; (mov r8, r8)
 800831c:	40012400 	.word	0x40012400
 8008320:	40021000 	.word	0x40021000
 8008324:	20000a2c 	.word	0x20000a2c
 8008328:	40020008 	.word	0x40020008

0800832c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800832c:	b510      	push	{r4, lr}
 800832e:	0004      	movs	r4, r0
 8008330:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008332:	2214      	movs	r2, #20
 8008334:	2100      	movs	r1, #0
 8008336:	a801      	add	r0, sp, #4
 8008338:	f000 fa0d 	bl	8008756 <memset>
  if(hi2c->Instance==I2C1)
 800833c:	4b11      	ldr	r3, [pc, #68]	; (8008384 <HAL_I2C_MspInit+0x58>)
 800833e:	6822      	ldr	r2, [r4, #0]
 8008340:	429a      	cmp	r2, r3
 8008342:	d11c      	bne.n	800837e <HAL_I2C_MspInit+0x52>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008344:	2102      	movs	r1, #2
 8008346:	4c10      	ldr	r4, [pc, #64]	; (8008388 <HAL_I2C_MspInit+0x5c>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008348:	4810      	ldr	r0, [pc, #64]	; (800838c <HAL_I2C_MspInit+0x60>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800834a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800834c:	430a      	orrs	r2, r1
 800834e:	62e2      	str	r2, [r4, #44]	; 0x2c
 8008350:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008352:	400b      	ands	r3, r1
 8008354:	9300      	str	r3, [sp, #0]
 8008356:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8008358:	23c0      	movs	r3, #192	; 0xc0
 800835a:	009b      	lsls	r3, r3, #2
 800835c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800835e:	2312      	movs	r3, #18
 8008360:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008362:	3b11      	subs	r3, #17
 8008364:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008366:	185b      	adds	r3, r3, r1
 8008368:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800836a:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800836c:	3301      	adds	r3, #1
 800836e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008370:	f7fb fdf2 	bl	8003f58 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8008374:	2380      	movs	r3, #128	; 0x80
 8008376:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008378:	039b      	lsls	r3, r3, #14
 800837a:	4313      	orrs	r3, r2
 800837c:	63a3      	str	r3, [r4, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800837e:	b006      	add	sp, #24
 8008380:	bd10      	pop	{r4, pc}
 8008382:	46c0      	nop			; (mov r8, r8)
 8008384:	40005400 	.word	0x40005400
 8008388:	40021000 	.word	0x40021000
 800838c:	50000400 	.word	0x50000400

08008390 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8008390:	b510      	push	{r4, lr}
 8008392:	0004      	movs	r4, r0
 8008394:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008396:	2214      	movs	r2, #20
 8008398:	2100      	movs	r1, #0
 800839a:	a805      	add	r0, sp, #20
 800839c:	f000 f9db 	bl	8008756 <memset>
  if(huart->Instance==LPUART1)
 80083a0:	6823      	ldr	r3, [r4, #0]
 80083a2:	4a56      	ldr	r2, [pc, #344]	; (80084fc <HAL_UART_MspInit+0x16c>)
 80083a4:	4293      	cmp	r3, r2
 80083a6:	d123      	bne.n	80083f0 <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80083a8:	2280      	movs	r2, #128	; 0x80
 80083aa:	4b55      	ldr	r3, [pc, #340]	; (8008500 <HAL_UART_MspInit+0x170>)
 80083ac:	02d2      	lsls	r2, r2, #11
 80083ae:	6b99      	ldr	r1, [r3, #56]	; 0x38
    GPIO_InitStruct.Pin = PC_DEBUG_RX_Pin|GPS_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_LPUART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80083b0:	4854      	ldr	r0, [pc, #336]	; (8008504 <HAL_UART_MspInit+0x174>)
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80083b2:	430a      	orrs	r2, r1
 80083b4:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80083b6:	2202      	movs	r2, #2
 80083b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80083ba:	4311      	orrs	r1, r2
 80083bc:	62d9      	str	r1, [r3, #44]	; 0x2c
 80083be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80083c0:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80083c2:	4013      	ands	r3, r2
 80083c4:	9300      	str	r3, [sp, #0]
 80083c6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = PC_DEBUG_RX_Pin|GPS_TX_Pin;
 80083c8:	23c0      	movs	r3, #192	; 0xc0
 80083ca:	011b      	lsls	r3, r3, #4
 80083cc:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80083ce:	2303      	movs	r3, #3
 80083d0:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_LPUART1;
 80083d2:	3301      	adds	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80083d4:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_LPUART1;
 80083d6:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80083d8:	f7fb fdbe 	bl	8003f58 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(RNG_LPUART1_IRQn, 0, 0);
 80083dc:	2200      	movs	r2, #0
 80083de:	201d      	movs	r0, #29
 80083e0:	0011      	movs	r1, r2
 80083e2:	f7fb fbcf 	bl	8003b84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RNG_LPUART1_IRQn);
 80083e6:	201d      	movs	r0, #29
    GPIO_InitStruct.Alternate = GPIO_AF6_USART5;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* USART5 interrupt Init */
    HAL_NVIC_SetPriority(USART4_5_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART4_5_IRQn);
 80083e8:	f7fb fc06 	bl	8003bf8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 80083ec:	b00a      	add	sp, #40	; 0x28
 80083ee:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART1)
 80083f0:	4a45      	ldr	r2, [pc, #276]	; (8008508 <HAL_UART_MspInit+0x178>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d11d      	bne.n	8008432 <HAL_UART_MspInit+0xa2>
    __HAL_RCC_USART1_CLK_ENABLE();
 80083f6:	2280      	movs	r2, #128	; 0x80
 80083f8:	4b41      	ldr	r3, [pc, #260]	; (8008500 <HAL_UART_MspInit+0x170>)
 80083fa:	01d2      	lsls	r2, r2, #7
 80083fc:	6b59      	ldr	r1, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80083fe:	4841      	ldr	r0, [pc, #260]	; (8008504 <HAL_UART_MspInit+0x174>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8008400:	430a      	orrs	r2, r1
 8008402:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008404:	2202      	movs	r2, #2
 8008406:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008408:	4311      	orrs	r1, r2
 800840a:	62d9      	str	r1, [r3, #44]	; 0x2c
 800840c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800840e:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008410:	4013      	ands	r3, r2
 8008412:	9301      	str	r3, [sp, #4]
 8008414:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = SFOX_RX_Pin|SFOX_TX_Pin;
 8008416:	23c0      	movs	r3, #192	; 0xc0
 8008418:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800841a:	3bbd      	subs	r3, #189	; 0xbd
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800841c:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800841e:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008420:	f7fb fd9a 	bl	8003f58 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8008424:	2200      	movs	r2, #0
 8008426:	201b      	movs	r0, #27
 8008428:	0011      	movs	r1, r2
 800842a:	f7fb fbab 	bl	8003b84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800842e:	201b      	movs	r0, #27
 8008430:	e7da      	b.n	80083e8 <HAL_UART_MspInit+0x58>
  else if(huart->Instance==USART2)
 8008432:	4a36      	ldr	r2, [pc, #216]	; (800850c <HAL_UART_MspInit+0x17c>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d121      	bne.n	800847c <HAL_UART_MspInit+0xec>
    __HAL_RCC_USART2_CLK_ENABLE();
 8008438:	2280      	movs	r2, #128	; 0x80
 800843a:	4b31      	ldr	r3, [pc, #196]	; (8008500 <HAL_UART_MspInit+0x170>)
 800843c:	0292      	lsls	r2, r2, #10
 800843e:	6b99      	ldr	r1, [r3, #56]	; 0x38
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008440:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART2_CLK_ENABLE();
 8008442:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008444:	2101      	movs	r1, #1
    __HAL_RCC_USART2_CLK_ENABLE();
 8008446:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008448:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800844a:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800844c:	430a      	orrs	r2, r1
 800844e:	62da      	str	r2, [r3, #44]	; 0x2c
 8008450:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008452:	400b      	ands	r3, r1
 8008454:	9302      	str	r3, [sp, #8]
 8008456:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = US_RX_Pin|US_TX_Pin;
 8008458:	230c      	movs	r3, #12
 800845a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800845c:	3b0a      	subs	r3, #10
 800845e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008460:	185b      	adds	r3, r3, r1
 8008462:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8008464:	185b      	adds	r3, r3, r1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008466:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8008468:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800846a:	f7fb fd75 	bl	8003f58 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800846e:	2200      	movs	r2, #0
 8008470:	201c      	movs	r0, #28
 8008472:	0011      	movs	r1, r2
 8008474:	f7fb fb86 	bl	8003b84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8008478:	201c      	movs	r0, #28
 800847a:	e7b5      	b.n	80083e8 <HAL_UART_MspInit+0x58>
  else if(huart->Instance==USART4)
 800847c:	4a24      	ldr	r2, [pc, #144]	; (8008510 <HAL_UART_MspInit+0x180>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d120      	bne.n	80084c4 <HAL_UART_MspInit+0x134>
    __HAL_RCC_USART4_CLK_ENABLE();
 8008482:	2280      	movs	r2, #128	; 0x80
 8008484:	4b1e      	ldr	r3, [pc, #120]	; (8008500 <HAL_UART_MspInit+0x170>)
 8008486:	0312      	lsls	r2, r2, #12
 8008488:	6b99      	ldr	r1, [r3, #56]	; 0x38
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800848a:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART4_CLK_ENABLE();
 800848c:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800848e:	2101      	movs	r1, #1
    __HAL_RCC_USART4_CLK_ENABLE();
 8008490:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008494:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008496:	430a      	orrs	r2, r1
 8008498:	62da      	str	r2, [r3, #44]	; 0x2c
 800849a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800849c:	2202      	movs	r2, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800849e:	400b      	ands	r3, r1
 80084a0:	9303      	str	r3, [sp, #12]
 80084a2:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = BLE_RX_Pin|BLE_TX_Pin;
 80084a4:	2303      	movs	r3, #3
 80084a6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80084a8:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 80084aa:	18db      	adds	r3, r3, r3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80084ac:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 80084ae:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80084b0:	a905      	add	r1, sp, #20
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80084b2:	f7fb fd51 	bl	8003f58 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART4_5_IRQn, 0, 0);
 80084b6:	2200      	movs	r2, #0
 80084b8:	200e      	movs	r0, #14
 80084ba:	0011      	movs	r1, r2
 80084bc:	f7fb fb62 	bl	8003b84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART4_5_IRQn);
 80084c0:	200e      	movs	r0, #14
 80084c2:	e791      	b.n	80083e8 <HAL_UART_MspInit+0x58>
  else if(huart->Instance==USART5)
 80084c4:	4a13      	ldr	r2, [pc, #76]	; (8008514 <HAL_UART_MspInit+0x184>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d000      	beq.n	80084cc <HAL_UART_MspInit+0x13c>
 80084ca:	e78f      	b.n	80083ec <HAL_UART_MspInit+0x5c>
    __HAL_RCC_USART5_CLK_ENABLE();
 80084cc:	2280      	movs	r2, #128	; 0x80
 80084ce:	4b0c      	ldr	r3, [pc, #48]	; (8008500 <HAL_UART_MspInit+0x170>)
 80084d0:	0352      	lsls	r2, r2, #13
 80084d2:	6b99      	ldr	r1, [r3, #56]	; 0x38
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80084d4:	480b      	ldr	r0, [pc, #44]	; (8008504 <HAL_UART_MspInit+0x174>)
    __HAL_RCC_USART5_CLK_ENABLE();
 80084d6:	430a      	orrs	r2, r1
 80084d8:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80084da:	2202      	movs	r2, #2
 80084dc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80084de:	4311      	orrs	r1, r2
 80084e0:	62d9      	str	r1, [r3, #44]	; 0x2c
 80084e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80084e4:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80084e6:	4013      	ands	r3, r2
 80084e8:	9304      	str	r3, [sp, #16]
 80084ea:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPRS_RX_Pin|GPRS_TX_Pin;
 80084ec:	2318      	movs	r3, #24
 80084ee:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80084f0:	3b15      	subs	r3, #21
 80084f2:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART5;
 80084f4:	3303      	adds	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80084f6:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART5;
 80084f8:	9309      	str	r3, [sp, #36]	; 0x24
 80084fa:	e7da      	b.n	80084b2 <HAL_UART_MspInit+0x122>
 80084fc:	40004800 	.word	0x40004800
 8008500:	40021000 	.word	0x40021000
 8008504:	50000400 	.word	0x50000400
 8008508:	40013800 	.word	0x40013800
 800850c:	40004400 	.word	0x40004400
 8008510:	40004c00 	.word	0x40004c00
 8008514:	40005000 	.word	0x40005000

08008518 <NMI_Handler>:
 8008518:	4770      	bx	lr

0800851a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800851a:	b510      	push	{r4, lr}

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  blink(10);
 800851c:	200a      	movs	r0, #10
 800851e:	f7ff f809 	bl	8007534 <blink>
 8008522:	e7fb      	b.n	800851c <HardFault_Handler+0x2>

08008524 <SVC_Handler>:
 8008524:	4770      	bx	lr

08008526 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008526:	4770      	bx	lr

08008528 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008528:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800852a:	f7fa fee5 	bl	80032f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800852e:	bd10      	pop	{r4, pc}

08008530 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8008530:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8008532:	4802      	ldr	r0, [pc, #8]	; (800853c <DMA1_Channel1_IRQHandler+0xc>)
 8008534:	f7fb fcc5 	bl	8003ec2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8008538:	bd10      	pop	{r4, pc}
 800853a:	46c0      	nop			; (mov r8, r8)
 800853c:	20000a2c 	.word	0x20000a2c

08008540 <ADC1_COMP_IRQHandler>:

/**
  * @brief This function handles ADC, COMP1 and COMP2 interrupts (COMP interrupts through EXTI lines 21 and 22).
  */
void ADC1_COMP_IRQHandler(void)
{
 8008540:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */

  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8008542:	4802      	ldr	r0, [pc, #8]	; (800854c <ADC1_COMP_IRQHandler+0xc>)
 8008544:	f7fb f9bc 	bl	80038c0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 8008548:	bd10      	pop	{r4, pc}
 800854a:	46c0      	nop			; (mov r8, r8)
 800854c:	20000a74 	.word	0x20000a74

08008550 <USART4_5_IRQHandler>:

/**
  * @brief This function handles USART4 and USART5 interrupt.
  */
void USART4_5_IRQHandler(void)
{
 8008550:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART4_5_IRQn 0 */

  /* USER CODE END USART4_5_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8008552:	4803      	ldr	r0, [pc, #12]	; (8008560 <USART4_5_IRQHandler+0x10>)
 8008554:	f7fd fa78 	bl	8005a48 <HAL_UART_IRQHandler>
  HAL_UART_IRQHandler(&huart5);
 8008558:	4802      	ldr	r0, [pc, #8]	; (8008564 <USART4_5_IRQHandler+0x14>)
 800855a:	f7fd fa75 	bl	8005a48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART4_5_IRQn 1 */

  /* USER CODE END USART4_5_IRQn 1 */
}
 800855e:	bd10      	pop	{r4, pc}
 8008560:	200009ac 	.word	0x200009ac
 8008564:	200006e8 	.word	0x200006e8

08008568 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8008568:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800856a:	4802      	ldr	r0, [pc, #8]	; (8008574 <USART1_IRQHandler+0xc>)
 800856c:	f7fd fa6c 	bl	8005a48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8008570:	bd10      	pop	{r4, pc}
 8008572:	46c0      	nop			; (mov r8, r8)
 8008574:	20000314 	.word	0x20000314

08008578 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8008578:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800857a:	4802      	ldr	r0, [pc, #8]	; (8008584 <USART2_IRQHandler+0xc>)
 800857c:	f7fd fa64 	bl	8005a48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8008580:	bd10      	pop	{r4, pc}
 8008582:	46c0      	nop			; (mov r8, r8)
 8008584:	200003dc 	.word	0x200003dc

08008588 <RNG_LPUART1_IRQHandler>:

/**
  * @brief This function handles RNG and LPUART1 Interrupts / LPUART1 wake-up interrupt through EXTI line 28.
  */
void RNG_LPUART1_IRQHandler(void)
{
 8008588:	b510      	push	{r4, lr}
  /* USER CODE BEGIN RNG_LPUART1_IRQn 0 */

  /* USER CODE END RNG_LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 800858a:	4802      	ldr	r0, [pc, #8]	; (8008594 <RNG_LPUART1_IRQHandler+0xc>)
 800858c:	f7fd fa5c 	bl	8005a48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN RNG_LPUART1_IRQn 1 */

  /* USER CODE END RNG_LPUART1_IRQn 1 */
}
 8008590:	bd10      	pop	{r4, pc}
 8008592:	46c0      	nop			; (mov r8, r8)
 8008594:	20000474 	.word	0x20000474

08008598 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8008598:	4b0a      	ldr	r3, [pc, #40]	; (80085c4 <_sbrk+0x2c>)
{
 800859a:	b510      	push	{r4, lr}
	if (heap_end == 0)
 800859c:	6819      	ldr	r1, [r3, #0]
{
 800859e:	0002      	movs	r2, r0
	if (heap_end == 0)
 80085a0:	2900      	cmp	r1, #0
 80085a2:	d101      	bne.n	80085a8 <_sbrk+0x10>
		heap_end = &end;
 80085a4:	4908      	ldr	r1, [pc, #32]	; (80085c8 <_sbrk+0x30>)
 80085a6:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 80085a8:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 80085aa:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 80085ac:	1882      	adds	r2, r0, r2
 80085ae:	428a      	cmp	r2, r1
 80085b0:	d906      	bls.n	80085c0 <_sbrk+0x28>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80085b2:	f000 f86d 	bl	8008690 <__errno>
 80085b6:	230c      	movs	r3, #12
 80085b8:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80085ba:	2001      	movs	r0, #1
 80085bc:	4240      	negs	r0, r0
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 80085be:	bd10      	pop	{r4, pc}
	heap_end += incr;
 80085c0:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 80085c2:	e7fc      	b.n	80085be <_sbrk+0x26>
 80085c4:	20000220 	.word	0x20000220
 80085c8:	20000ad4 	.word	0x20000ad4

080085cc <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 80085cc:	2280      	movs	r2, #128	; 0x80
 80085ce:	4b10      	ldr	r3, [pc, #64]	; (8008610 <SystemInit+0x44>)
 80085d0:	0052      	lsls	r2, r2, #1
 80085d2:	6819      	ldr	r1, [r3, #0]
 80085d4:	430a      	orrs	r2, r1
 80085d6:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 80085d8:	68da      	ldr	r2, [r3, #12]
 80085da:	490e      	ldr	r1, [pc, #56]	; (8008614 <SystemInit+0x48>)
 80085dc:	400a      	ands	r2, r1
 80085de:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 80085e0:	681a      	ldr	r2, [r3, #0]
 80085e2:	490d      	ldr	r1, [pc, #52]	; (8008618 <SystemInit+0x4c>)
 80085e4:	400a      	ands	r2, r1

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80085e6:	2101      	movs	r1, #1
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 80085e8:	601a      	str	r2, [r3, #0]
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80085ea:	689a      	ldr	r2, [r3, #8]
 80085ec:	438a      	bics	r2, r1
 80085ee:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 80085f0:	681a      	ldr	r2, [r3, #0]
 80085f2:	490a      	ldr	r1, [pc, #40]	; (800861c <SystemInit+0x50>)
 80085f4:	400a      	ands	r2, r1
 80085f6:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 80085f8:	68da      	ldr	r2, [r3, #12]
 80085fa:	4909      	ldr	r1, [pc, #36]	; (8008620 <SystemInit+0x54>)
 80085fc:	400a      	ands	r2, r1
 80085fe:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8008600:	2200      	movs	r2, #0
 8008602:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008604:	2280      	movs	r2, #128	; 0x80
 8008606:	4b07      	ldr	r3, [pc, #28]	; (8008624 <SystemInit+0x58>)
 8008608:	0512      	lsls	r2, r2, #20
 800860a:	609a      	str	r2, [r3, #8]
#endif
}
 800860c:	4770      	bx	lr
 800860e:	46c0      	nop			; (mov r8, r8)
 8008610:	40021000 	.word	0x40021000
 8008614:	88ff400c 	.word	0x88ff400c
 8008618:	fef6fff6 	.word	0xfef6fff6
 800861c:	fffbffff 	.word	0xfffbffff
 8008620:	ff02ffff 	.word	0xff02ffff
 8008624:	e000ed00 	.word	0xe000ed00

08008628 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8008628:	480d      	ldr	r0, [pc, #52]	; (8008660 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800862a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 800862c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800862e:	e003      	b.n	8008638 <LoopCopyDataInit>

08008630 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008630:	4b0c      	ldr	r3, [pc, #48]	; (8008664 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8008632:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8008634:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8008636:	3104      	adds	r1, #4

08008638 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8008638:	480b      	ldr	r0, [pc, #44]	; (8008668 <LoopForever+0xa>)
  ldr  r3, =_edata
 800863a:	4b0c      	ldr	r3, [pc, #48]	; (800866c <LoopForever+0xe>)
  adds  r2, r0, r1
 800863c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800863e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008640:	d3f6      	bcc.n	8008630 <CopyDataInit>
  ldr  r2, =_sbss
 8008642:	4a0b      	ldr	r2, [pc, #44]	; (8008670 <LoopForever+0x12>)
  b  LoopFillZerobss
 8008644:	e002      	b.n	800864c <LoopFillZerobss>

08008646 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8008646:	2300      	movs	r3, #0
  str  r3, [r2]
 8008648:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800864a:	3204      	adds	r2, #4

0800864c <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 800864c:	4b09      	ldr	r3, [pc, #36]	; (8008674 <LoopForever+0x16>)
  cmp  r2, r3
 800864e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8008650:	d3f9      	bcc.n	8008646 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8008652:	f7ff ffbb 	bl	80085cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008656:	f000 f821 	bl	800869c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800865a:	f7fe fdef 	bl	800723c <main>

0800865e <LoopForever>:

LoopForever:
    b LoopForever
 800865e:	e7fe      	b.n	800865e <LoopForever>
   ldr   r0, =_estack
 8008660:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8008664:	0800c5f0 	.word	0x0800c5f0
  ldr  r0, =_sdata
 8008668:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800866c:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8008670:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8008674:	20000ad4 	.word	0x20000ad4

08008678 <DMA1_Channel2_3_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008678:	e7fe      	b.n	8008678 <DMA1_Channel2_3_IRQHandler>

0800867a <atof>:
 800867a:	b510      	push	{r4, lr}
 800867c:	2100      	movs	r1, #0
 800867e:	f000 ff7b 	bl	8009578 <strtod>
 8008682:	bd10      	pop	{r4, pc}

08008684 <atoi>:
 8008684:	b510      	push	{r4, lr}
 8008686:	220a      	movs	r2, #10
 8008688:	2100      	movs	r1, #0
 800868a:	f001 f863 	bl	8009754 <strtol>
 800868e:	bd10      	pop	{r4, pc}

08008690 <__errno>:
 8008690:	4b01      	ldr	r3, [pc, #4]	; (8008698 <__errno+0x8>)
 8008692:	6818      	ldr	r0, [r3, #0]
 8008694:	4770      	bx	lr
 8008696:	46c0      	nop			; (mov r8, r8)
 8008698:	20000008 	.word	0x20000008

0800869c <__libc_init_array>:
 800869c:	b570      	push	{r4, r5, r6, lr}
 800869e:	2600      	movs	r6, #0
 80086a0:	4d0c      	ldr	r5, [pc, #48]	; (80086d4 <__libc_init_array+0x38>)
 80086a2:	4c0d      	ldr	r4, [pc, #52]	; (80086d8 <__libc_init_array+0x3c>)
 80086a4:	1b64      	subs	r4, r4, r5
 80086a6:	10a4      	asrs	r4, r4, #2
 80086a8:	42a6      	cmp	r6, r4
 80086aa:	d109      	bne.n	80086c0 <__libc_init_array+0x24>
 80086ac:	2600      	movs	r6, #0
 80086ae:	f003 fb19 	bl	800bce4 <_init>
 80086b2:	4d0a      	ldr	r5, [pc, #40]	; (80086dc <__libc_init_array+0x40>)
 80086b4:	4c0a      	ldr	r4, [pc, #40]	; (80086e0 <__libc_init_array+0x44>)
 80086b6:	1b64      	subs	r4, r4, r5
 80086b8:	10a4      	asrs	r4, r4, #2
 80086ba:	42a6      	cmp	r6, r4
 80086bc:	d105      	bne.n	80086ca <__libc_init_array+0x2e>
 80086be:	bd70      	pop	{r4, r5, r6, pc}
 80086c0:	00b3      	lsls	r3, r6, #2
 80086c2:	58eb      	ldr	r3, [r5, r3]
 80086c4:	4798      	blx	r3
 80086c6:	3601      	adds	r6, #1
 80086c8:	e7ee      	b.n	80086a8 <__libc_init_array+0xc>
 80086ca:	00b3      	lsls	r3, r6, #2
 80086cc:	58eb      	ldr	r3, [r5, r3]
 80086ce:	4798      	blx	r3
 80086d0:	3601      	adds	r6, #1
 80086d2:	e7f2      	b.n	80086ba <__libc_init_array+0x1e>
 80086d4:	0800c5e8 	.word	0x0800c5e8
 80086d8:	0800c5e8 	.word	0x0800c5e8
 80086dc:	0800c5e8 	.word	0x0800c5e8
 80086e0:	0800c5ec 	.word	0x0800c5ec

080086e4 <__itoa>:
 80086e4:	1e93      	subs	r3, r2, #2
 80086e6:	b510      	push	{r4, lr}
 80086e8:	000c      	movs	r4, r1
 80086ea:	2b22      	cmp	r3, #34	; 0x22
 80086ec:	d904      	bls.n	80086f8 <__itoa+0x14>
 80086ee:	2300      	movs	r3, #0
 80086f0:	001c      	movs	r4, r3
 80086f2:	700b      	strb	r3, [r1, #0]
 80086f4:	0020      	movs	r0, r4
 80086f6:	bd10      	pop	{r4, pc}
 80086f8:	2a0a      	cmp	r2, #10
 80086fa:	d109      	bne.n	8008710 <__itoa+0x2c>
 80086fc:	2800      	cmp	r0, #0
 80086fe:	da07      	bge.n	8008710 <__itoa+0x2c>
 8008700:	232d      	movs	r3, #45	; 0x2d
 8008702:	700b      	strb	r3, [r1, #0]
 8008704:	2101      	movs	r1, #1
 8008706:	4240      	negs	r0, r0
 8008708:	1861      	adds	r1, r4, r1
 800870a:	f001 f837 	bl	800977c <__utoa>
 800870e:	e7f1      	b.n	80086f4 <__itoa+0x10>
 8008710:	2100      	movs	r1, #0
 8008712:	e7f9      	b.n	8008708 <__itoa+0x24>

08008714 <itoa>:
 8008714:	b510      	push	{r4, lr}
 8008716:	f7ff ffe5 	bl	80086e4 <__itoa>
 800871a:	bd10      	pop	{r4, pc}

0800871c <malloc>:
 800871c:	b510      	push	{r4, lr}
 800871e:	4b03      	ldr	r3, [pc, #12]	; (800872c <malloc+0x10>)
 8008720:	0001      	movs	r1, r0
 8008722:	6818      	ldr	r0, [r3, #0]
 8008724:	f000 f86a 	bl	80087fc <_malloc_r>
 8008728:	bd10      	pop	{r4, pc}
 800872a:	46c0      	nop			; (mov r8, r8)
 800872c:	20000008 	.word	0x20000008

08008730 <free>:
 8008730:	b510      	push	{r4, lr}
 8008732:	4b03      	ldr	r3, [pc, #12]	; (8008740 <free+0x10>)
 8008734:	0001      	movs	r1, r0
 8008736:	6818      	ldr	r0, [r3, #0]
 8008738:	f000 f816 	bl	8008768 <_free_r>
 800873c:	bd10      	pop	{r4, pc}
 800873e:	46c0      	nop			; (mov r8, r8)
 8008740:	20000008 	.word	0x20000008

08008744 <memcpy>:
 8008744:	2300      	movs	r3, #0
 8008746:	b510      	push	{r4, lr}
 8008748:	429a      	cmp	r2, r3
 800874a:	d100      	bne.n	800874e <memcpy+0xa>
 800874c:	bd10      	pop	{r4, pc}
 800874e:	5ccc      	ldrb	r4, [r1, r3]
 8008750:	54c4      	strb	r4, [r0, r3]
 8008752:	3301      	adds	r3, #1
 8008754:	e7f8      	b.n	8008748 <memcpy+0x4>

08008756 <memset>:
 8008756:	0003      	movs	r3, r0
 8008758:	1882      	adds	r2, r0, r2
 800875a:	4293      	cmp	r3, r2
 800875c:	d100      	bne.n	8008760 <memset+0xa>
 800875e:	4770      	bx	lr
 8008760:	7019      	strb	r1, [r3, #0]
 8008762:	3301      	adds	r3, #1
 8008764:	e7f9      	b.n	800875a <memset+0x4>
	...

08008768 <_free_r>:
 8008768:	b570      	push	{r4, r5, r6, lr}
 800876a:	0005      	movs	r5, r0
 800876c:	2900      	cmp	r1, #0
 800876e:	d010      	beq.n	8008792 <_free_r+0x2a>
 8008770:	1f0c      	subs	r4, r1, #4
 8008772:	6823      	ldr	r3, [r4, #0]
 8008774:	2b00      	cmp	r3, #0
 8008776:	da00      	bge.n	800877a <_free_r+0x12>
 8008778:	18e4      	adds	r4, r4, r3
 800877a:	0028      	movs	r0, r5
 800877c:	f001 fb7a 	bl	8009e74 <__malloc_lock>
 8008780:	4a1d      	ldr	r2, [pc, #116]	; (80087f8 <_free_r+0x90>)
 8008782:	6813      	ldr	r3, [r2, #0]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d105      	bne.n	8008794 <_free_r+0x2c>
 8008788:	6063      	str	r3, [r4, #4]
 800878a:	6014      	str	r4, [r2, #0]
 800878c:	0028      	movs	r0, r5
 800878e:	f001 fb72 	bl	8009e76 <__malloc_unlock>
 8008792:	bd70      	pop	{r4, r5, r6, pc}
 8008794:	42a3      	cmp	r3, r4
 8008796:	d909      	bls.n	80087ac <_free_r+0x44>
 8008798:	6821      	ldr	r1, [r4, #0]
 800879a:	1860      	adds	r0, r4, r1
 800879c:	4283      	cmp	r3, r0
 800879e:	d1f3      	bne.n	8008788 <_free_r+0x20>
 80087a0:	6818      	ldr	r0, [r3, #0]
 80087a2:	685b      	ldr	r3, [r3, #4]
 80087a4:	1841      	adds	r1, r0, r1
 80087a6:	6021      	str	r1, [r4, #0]
 80087a8:	e7ee      	b.n	8008788 <_free_r+0x20>
 80087aa:	0013      	movs	r3, r2
 80087ac:	685a      	ldr	r2, [r3, #4]
 80087ae:	2a00      	cmp	r2, #0
 80087b0:	d001      	beq.n	80087b6 <_free_r+0x4e>
 80087b2:	42a2      	cmp	r2, r4
 80087b4:	d9f9      	bls.n	80087aa <_free_r+0x42>
 80087b6:	6819      	ldr	r1, [r3, #0]
 80087b8:	1858      	adds	r0, r3, r1
 80087ba:	42a0      	cmp	r0, r4
 80087bc:	d10b      	bne.n	80087d6 <_free_r+0x6e>
 80087be:	6820      	ldr	r0, [r4, #0]
 80087c0:	1809      	adds	r1, r1, r0
 80087c2:	1858      	adds	r0, r3, r1
 80087c4:	6019      	str	r1, [r3, #0]
 80087c6:	4282      	cmp	r2, r0
 80087c8:	d1e0      	bne.n	800878c <_free_r+0x24>
 80087ca:	6810      	ldr	r0, [r2, #0]
 80087cc:	6852      	ldr	r2, [r2, #4]
 80087ce:	1841      	adds	r1, r0, r1
 80087d0:	6019      	str	r1, [r3, #0]
 80087d2:	605a      	str	r2, [r3, #4]
 80087d4:	e7da      	b.n	800878c <_free_r+0x24>
 80087d6:	42a0      	cmp	r0, r4
 80087d8:	d902      	bls.n	80087e0 <_free_r+0x78>
 80087da:	230c      	movs	r3, #12
 80087dc:	602b      	str	r3, [r5, #0]
 80087de:	e7d5      	b.n	800878c <_free_r+0x24>
 80087e0:	6821      	ldr	r1, [r4, #0]
 80087e2:	1860      	adds	r0, r4, r1
 80087e4:	4282      	cmp	r2, r0
 80087e6:	d103      	bne.n	80087f0 <_free_r+0x88>
 80087e8:	6810      	ldr	r0, [r2, #0]
 80087ea:	6852      	ldr	r2, [r2, #4]
 80087ec:	1841      	adds	r1, r0, r1
 80087ee:	6021      	str	r1, [r4, #0]
 80087f0:	6062      	str	r2, [r4, #4]
 80087f2:	605c      	str	r4, [r3, #4]
 80087f4:	e7ca      	b.n	800878c <_free_r+0x24>
 80087f6:	46c0      	nop			; (mov r8, r8)
 80087f8:	20000224 	.word	0x20000224

080087fc <_malloc_r>:
 80087fc:	2303      	movs	r3, #3
 80087fe:	b570      	push	{r4, r5, r6, lr}
 8008800:	1ccd      	adds	r5, r1, #3
 8008802:	439d      	bics	r5, r3
 8008804:	3508      	adds	r5, #8
 8008806:	0006      	movs	r6, r0
 8008808:	2d0c      	cmp	r5, #12
 800880a:	d21e      	bcs.n	800884a <_malloc_r+0x4e>
 800880c:	250c      	movs	r5, #12
 800880e:	42a9      	cmp	r1, r5
 8008810:	d81d      	bhi.n	800884e <_malloc_r+0x52>
 8008812:	0030      	movs	r0, r6
 8008814:	f001 fb2e 	bl	8009e74 <__malloc_lock>
 8008818:	4a25      	ldr	r2, [pc, #148]	; (80088b0 <_malloc_r+0xb4>)
 800881a:	6814      	ldr	r4, [r2, #0]
 800881c:	0021      	movs	r1, r4
 800881e:	2900      	cmp	r1, #0
 8008820:	d119      	bne.n	8008856 <_malloc_r+0x5a>
 8008822:	4c24      	ldr	r4, [pc, #144]	; (80088b4 <_malloc_r+0xb8>)
 8008824:	6823      	ldr	r3, [r4, #0]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d103      	bne.n	8008832 <_malloc_r+0x36>
 800882a:	0030      	movs	r0, r6
 800882c:	f000 f844 	bl	80088b8 <_sbrk_r>
 8008830:	6020      	str	r0, [r4, #0]
 8008832:	0029      	movs	r1, r5
 8008834:	0030      	movs	r0, r6
 8008836:	f000 f83f 	bl	80088b8 <_sbrk_r>
 800883a:	1c43      	adds	r3, r0, #1
 800883c:	d12c      	bne.n	8008898 <_malloc_r+0x9c>
 800883e:	230c      	movs	r3, #12
 8008840:	0030      	movs	r0, r6
 8008842:	6033      	str	r3, [r6, #0]
 8008844:	f001 fb17 	bl	8009e76 <__malloc_unlock>
 8008848:	e003      	b.n	8008852 <_malloc_r+0x56>
 800884a:	2d00      	cmp	r5, #0
 800884c:	dadf      	bge.n	800880e <_malloc_r+0x12>
 800884e:	230c      	movs	r3, #12
 8008850:	6033      	str	r3, [r6, #0]
 8008852:	2000      	movs	r0, #0
 8008854:	bd70      	pop	{r4, r5, r6, pc}
 8008856:	680b      	ldr	r3, [r1, #0]
 8008858:	1b5b      	subs	r3, r3, r5
 800885a:	d41a      	bmi.n	8008892 <_malloc_r+0x96>
 800885c:	2b0b      	cmp	r3, #11
 800885e:	d903      	bls.n	8008868 <_malloc_r+0x6c>
 8008860:	600b      	str	r3, [r1, #0]
 8008862:	18cc      	adds	r4, r1, r3
 8008864:	6025      	str	r5, [r4, #0]
 8008866:	e003      	b.n	8008870 <_malloc_r+0x74>
 8008868:	428c      	cmp	r4, r1
 800886a:	d10e      	bne.n	800888a <_malloc_r+0x8e>
 800886c:	6863      	ldr	r3, [r4, #4]
 800886e:	6013      	str	r3, [r2, #0]
 8008870:	0030      	movs	r0, r6
 8008872:	f001 fb00 	bl	8009e76 <__malloc_unlock>
 8008876:	0020      	movs	r0, r4
 8008878:	2207      	movs	r2, #7
 800887a:	300b      	adds	r0, #11
 800887c:	1d23      	adds	r3, r4, #4
 800887e:	4390      	bics	r0, r2
 8008880:	1ac3      	subs	r3, r0, r3
 8008882:	d0e7      	beq.n	8008854 <_malloc_r+0x58>
 8008884:	425a      	negs	r2, r3
 8008886:	50e2      	str	r2, [r4, r3]
 8008888:	e7e4      	b.n	8008854 <_malloc_r+0x58>
 800888a:	684b      	ldr	r3, [r1, #4]
 800888c:	6063      	str	r3, [r4, #4]
 800888e:	000c      	movs	r4, r1
 8008890:	e7ee      	b.n	8008870 <_malloc_r+0x74>
 8008892:	000c      	movs	r4, r1
 8008894:	6849      	ldr	r1, [r1, #4]
 8008896:	e7c2      	b.n	800881e <_malloc_r+0x22>
 8008898:	2303      	movs	r3, #3
 800889a:	1cc4      	adds	r4, r0, #3
 800889c:	439c      	bics	r4, r3
 800889e:	42a0      	cmp	r0, r4
 80088a0:	d0e0      	beq.n	8008864 <_malloc_r+0x68>
 80088a2:	1a21      	subs	r1, r4, r0
 80088a4:	0030      	movs	r0, r6
 80088a6:	f000 f807 	bl	80088b8 <_sbrk_r>
 80088aa:	1c43      	adds	r3, r0, #1
 80088ac:	d1da      	bne.n	8008864 <_malloc_r+0x68>
 80088ae:	e7c6      	b.n	800883e <_malloc_r+0x42>
 80088b0:	20000224 	.word	0x20000224
 80088b4:	20000228 	.word	0x20000228

080088b8 <_sbrk_r>:
 80088b8:	2300      	movs	r3, #0
 80088ba:	b570      	push	{r4, r5, r6, lr}
 80088bc:	4c06      	ldr	r4, [pc, #24]	; (80088d8 <_sbrk_r+0x20>)
 80088be:	0005      	movs	r5, r0
 80088c0:	0008      	movs	r0, r1
 80088c2:	6023      	str	r3, [r4, #0]
 80088c4:	f7ff fe68 	bl	8008598 <_sbrk>
 80088c8:	1c43      	adds	r3, r0, #1
 80088ca:	d103      	bne.n	80088d4 <_sbrk_r+0x1c>
 80088cc:	6823      	ldr	r3, [r4, #0]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d000      	beq.n	80088d4 <_sbrk_r+0x1c>
 80088d2:	602b      	str	r3, [r5, #0]
 80088d4:	bd70      	pop	{r4, r5, r6, pc}
 80088d6:	46c0      	nop			; (mov r8, r8)
 80088d8:	20000ad0 	.word	0x20000ad0

080088dc <strcat>:
 80088dc:	0002      	movs	r2, r0
 80088de:	b510      	push	{r4, lr}
 80088e0:	7813      	ldrb	r3, [r2, #0]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d105      	bne.n	80088f2 <strcat+0x16>
 80088e6:	5ccc      	ldrb	r4, [r1, r3]
 80088e8:	54d4      	strb	r4, [r2, r3]
 80088ea:	3301      	adds	r3, #1
 80088ec:	2c00      	cmp	r4, #0
 80088ee:	d1fa      	bne.n	80088e6 <strcat+0xa>
 80088f0:	bd10      	pop	{r4, pc}
 80088f2:	3201      	adds	r2, #1
 80088f4:	e7f4      	b.n	80088e0 <strcat+0x4>

080088f6 <strcpy>:
 80088f6:	1c03      	adds	r3, r0, #0
 80088f8:	780a      	ldrb	r2, [r1, #0]
 80088fa:	3101      	adds	r1, #1
 80088fc:	701a      	strb	r2, [r3, #0]
 80088fe:	3301      	adds	r3, #1
 8008900:	2a00      	cmp	r2, #0
 8008902:	d1f9      	bne.n	80088f8 <strcpy+0x2>
 8008904:	4770      	bx	lr

08008906 <strstr>:
 8008906:	b510      	push	{r4, lr}
 8008908:	0002      	movs	r2, r0
 800890a:	7800      	ldrb	r0, [r0, #0]
 800890c:	2800      	cmp	r0, #0
 800890e:	d104      	bne.n	800891a <strstr+0x14>
 8008910:	7809      	ldrb	r1, [r1, #0]
 8008912:	2900      	cmp	r1, #0
 8008914:	d00d      	beq.n	8008932 <strstr+0x2c>
 8008916:	bd10      	pop	{r4, pc}
 8008918:	3201      	adds	r2, #1
 800891a:	7810      	ldrb	r0, [r2, #0]
 800891c:	2800      	cmp	r0, #0
 800891e:	d0fa      	beq.n	8008916 <strstr+0x10>
 8008920:	2300      	movs	r3, #0
 8008922:	5cc8      	ldrb	r0, [r1, r3]
 8008924:	2800      	cmp	r0, #0
 8008926:	d004      	beq.n	8008932 <strstr+0x2c>
 8008928:	5cd4      	ldrb	r4, [r2, r3]
 800892a:	4284      	cmp	r4, r0
 800892c:	d1f4      	bne.n	8008918 <strstr+0x12>
 800892e:	3301      	adds	r3, #1
 8008930:	e7f7      	b.n	8008922 <strstr+0x1c>
 8008932:	0010      	movs	r0, r2
 8008934:	e7ef      	b.n	8008916 <strstr+0x10>
	...

08008938 <sulp>:
 8008938:	b570      	push	{r4, r5, r6, lr}
 800893a:	0016      	movs	r6, r2
 800893c:	000d      	movs	r5, r1
 800893e:	f001 fd69 	bl	800a414 <__ulp>
 8008942:	2e00      	cmp	r6, #0
 8008944:	d00d      	beq.n	8008962 <sulp+0x2a>
 8008946:	236b      	movs	r3, #107	; 0x6b
 8008948:	006a      	lsls	r2, r5, #1
 800894a:	0d52      	lsrs	r2, r2, #21
 800894c:	1a9b      	subs	r3, r3, r2
 800894e:	2b00      	cmp	r3, #0
 8008950:	dd07      	ble.n	8008962 <sulp+0x2a>
 8008952:	2400      	movs	r4, #0
 8008954:	4a03      	ldr	r2, [pc, #12]	; (8008964 <sulp+0x2c>)
 8008956:	051b      	lsls	r3, r3, #20
 8008958:	189d      	adds	r5, r3, r2
 800895a:	002b      	movs	r3, r5
 800895c:	0022      	movs	r2, r4
 800895e:	f7f9 fd35 	bl	80023cc <__aeabi_dmul>
 8008962:	bd70      	pop	{r4, r5, r6, pc}
 8008964:	3ff00000 	.word	0x3ff00000

08008968 <_strtod_l>:
 8008968:	b5f0      	push	{r4, r5, r6, r7, lr}
 800896a:	b0a5      	sub	sp, #148	; 0x94
 800896c:	9307      	str	r3, [sp, #28]
 800896e:	2300      	movs	r3, #0
 8008970:	9004      	str	r0, [sp, #16]
 8008972:	9807      	ldr	r0, [sp, #28]
 8008974:	9320      	str	r3, [sp, #128]	; 0x80
 8008976:	9106      	str	r1, [sp, #24]
 8008978:	921a      	str	r2, [sp, #104]	; 0x68
 800897a:	f001 fa67 	bl	8009e4c <__localeconv_l>
 800897e:	0005      	movs	r5, r0
 8008980:	6800      	ldr	r0, [r0, #0]
 8008982:	f7f7 fbc1 	bl	8000108 <strlen>
 8008986:	2600      	movs	r6, #0
 8008988:	2700      	movs	r7, #0
 800898a:	9b06      	ldr	r3, [sp, #24]
 800898c:	9005      	str	r0, [sp, #20]
 800898e:	931f      	str	r3, [sp, #124]	; 0x7c
 8008990:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008992:	781a      	ldrb	r2, [r3, #0]
 8008994:	2a0d      	cmp	r2, #13
 8008996:	d839      	bhi.n	8008a0c <_strtod_l+0xa4>
 8008998:	2a09      	cmp	r2, #9
 800899a:	d23d      	bcs.n	8008a18 <_strtod_l+0xb0>
 800899c:	2a00      	cmp	r2, #0
 800899e:	d044      	beq.n	8008a2a <_strtod_l+0xc2>
 80089a0:	2300      	movs	r3, #0
 80089a2:	9312      	str	r3, [sp, #72]	; 0x48
 80089a4:	2200      	movs	r2, #0
 80089a6:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 80089a8:	920c      	str	r2, [sp, #48]	; 0x30
 80089aa:	7823      	ldrb	r3, [r4, #0]
 80089ac:	2b30      	cmp	r3, #48	; 0x30
 80089ae:	d000      	beq.n	80089b2 <_strtod_l+0x4a>
 80089b0:	e07e      	b.n	8008ab0 <_strtod_l+0x148>
 80089b2:	7863      	ldrb	r3, [r4, #1]
 80089b4:	2b58      	cmp	r3, #88	; 0x58
 80089b6:	d002      	beq.n	80089be <_strtod_l+0x56>
 80089b8:	2b78      	cmp	r3, #120	; 0x78
 80089ba:	d000      	beq.n	80089be <_strtod_l+0x56>
 80089bc:	e06e      	b.n	8008a9c <_strtod_l+0x134>
 80089be:	9b07      	ldr	r3, [sp, #28]
 80089c0:	4ab7      	ldr	r2, [pc, #732]	; (8008ca0 <_strtod_l+0x338>)
 80089c2:	9302      	str	r3, [sp, #8]
 80089c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80089c6:	a91f      	add	r1, sp, #124	; 0x7c
 80089c8:	9301      	str	r3, [sp, #4]
 80089ca:	ab20      	add	r3, sp, #128	; 0x80
 80089cc:	9300      	str	r3, [sp, #0]
 80089ce:	9804      	ldr	r0, [sp, #16]
 80089d0:	ab21      	add	r3, sp, #132	; 0x84
 80089d2:	f000 ff54 	bl	800987e <__gethex>
 80089d6:	2507      	movs	r5, #7
 80089d8:	9005      	str	r0, [sp, #20]
 80089da:	4005      	ands	r5, r0
 80089dc:	d005      	beq.n	80089ea <_strtod_l+0x82>
 80089de:	2d06      	cmp	r5, #6
 80089e0:	d12f      	bne.n	8008a42 <_strtod_l+0xda>
 80089e2:	2300      	movs	r3, #0
 80089e4:	3401      	adds	r4, #1
 80089e6:	941f      	str	r4, [sp, #124]	; 0x7c
 80089e8:	9312      	str	r3, [sp, #72]	; 0x48
 80089ea:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d002      	beq.n	80089f6 <_strtod_l+0x8e>
 80089f0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80089f2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80089f4:	601a      	str	r2, [r3, #0]
 80089f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d01d      	beq.n	8008a38 <_strtod_l+0xd0>
 80089fc:	2380      	movs	r3, #128	; 0x80
 80089fe:	0032      	movs	r2, r6
 8008a00:	061b      	lsls	r3, r3, #24
 8008a02:	18fb      	adds	r3, r7, r3
 8008a04:	0010      	movs	r0, r2
 8008a06:	0019      	movs	r1, r3
 8008a08:	b025      	add	sp, #148	; 0x94
 8008a0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a0c:	2a2b      	cmp	r2, #43	; 0x2b
 8008a0e:	d005      	beq.n	8008a1c <_strtod_l+0xb4>
 8008a10:	2a2d      	cmp	r2, #45	; 0x2d
 8008a12:	d014      	beq.n	8008a3e <_strtod_l+0xd6>
 8008a14:	2a20      	cmp	r2, #32
 8008a16:	d1c3      	bne.n	80089a0 <_strtod_l+0x38>
 8008a18:	3301      	adds	r3, #1
 8008a1a:	e7b8      	b.n	800898e <_strtod_l+0x26>
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	9212      	str	r2, [sp, #72]	; 0x48
 8008a20:	1c5a      	adds	r2, r3, #1
 8008a22:	921f      	str	r2, [sp, #124]	; 0x7c
 8008a24:	785b      	ldrb	r3, [r3, #1]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d1bc      	bne.n	80089a4 <_strtod_l+0x3c>
 8008a2a:	9b06      	ldr	r3, [sp, #24]
 8008a2c:	931f      	str	r3, [sp, #124]	; 0x7c
 8008a2e:	2300      	movs	r3, #0
 8008a30:	9312      	str	r3, [sp, #72]	; 0x48
 8008a32:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d1db      	bne.n	80089f0 <_strtod_l+0x88>
 8008a38:	0032      	movs	r2, r6
 8008a3a:	003b      	movs	r3, r7
 8008a3c:	e7e2      	b.n	8008a04 <_strtod_l+0x9c>
 8008a3e:	2201      	movs	r2, #1
 8008a40:	e7ed      	b.n	8008a1e <_strtod_l+0xb6>
 8008a42:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008a44:	2a00      	cmp	r2, #0
 8008a46:	d007      	beq.n	8008a58 <_strtod_l+0xf0>
 8008a48:	2135      	movs	r1, #53	; 0x35
 8008a4a:	a822      	add	r0, sp, #136	; 0x88
 8008a4c:	f001 fdcf 	bl	800a5ee <__copybits>
 8008a50:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008a52:	9804      	ldr	r0, [sp, #16]
 8008a54:	f001 fa48 	bl	8009ee8 <_Bfree>
 8008a58:	1e68      	subs	r0, r5, #1
 8008a5a:	2804      	cmp	r0, #4
 8008a5c:	d806      	bhi.n	8008a6c <_strtod_l+0x104>
 8008a5e:	f7f7 fb65 	bl	800012c <__gnu_thumb1_case_uqi>
 8008a62:	030c      	.short	0x030c
 8008a64:	1917      	.short	0x1917
 8008a66:	0c          	.byte	0x0c
 8008a67:	00          	.byte	0x00
 8008a68:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8008a6a:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 8008a6c:	9b05      	ldr	r3, [sp, #20]
 8008a6e:	071b      	lsls	r3, r3, #28
 8008a70:	d5bb      	bpl.n	80089ea <_strtod_l+0x82>
 8008a72:	2380      	movs	r3, #128	; 0x80
 8008a74:	061b      	lsls	r3, r3, #24
 8008a76:	431f      	orrs	r7, r3
 8008a78:	e7b7      	b.n	80089ea <_strtod_l+0x82>
 8008a7a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008a7c:	4a89      	ldr	r2, [pc, #548]	; (8008ca4 <_strtod_l+0x33c>)
 8008a7e:	498a      	ldr	r1, [pc, #552]	; (8008ca8 <_strtod_l+0x340>)
 8008a80:	401a      	ands	r2, r3
 8008a82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a84:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8008a86:	185b      	adds	r3, r3, r1
 8008a88:	051b      	lsls	r3, r3, #20
 8008a8a:	431a      	orrs	r2, r3
 8008a8c:	0017      	movs	r7, r2
 8008a8e:	e7ed      	b.n	8008a6c <_strtod_l+0x104>
 8008a90:	4f86      	ldr	r7, [pc, #536]	; (8008cac <_strtod_l+0x344>)
 8008a92:	e7eb      	b.n	8008a6c <_strtod_l+0x104>
 8008a94:	2601      	movs	r6, #1
 8008a96:	4f86      	ldr	r7, [pc, #536]	; (8008cb0 <_strtod_l+0x348>)
 8008a98:	4276      	negs	r6, r6
 8008a9a:	e7e7      	b.n	8008a6c <_strtod_l+0x104>
 8008a9c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008a9e:	1c5a      	adds	r2, r3, #1
 8008aa0:	921f      	str	r2, [sp, #124]	; 0x7c
 8008aa2:	785b      	ldrb	r3, [r3, #1]
 8008aa4:	2b30      	cmp	r3, #48	; 0x30
 8008aa6:	d0f9      	beq.n	8008a9c <_strtod_l+0x134>
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d09e      	beq.n	80089ea <_strtod_l+0x82>
 8008aac:	2301      	movs	r3, #1
 8008aae:	930c      	str	r3, [sp, #48]	; 0x30
 8008ab0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008ab2:	220a      	movs	r2, #10
 8008ab4:	9313      	str	r3, [sp, #76]	; 0x4c
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	930b      	str	r3, [sp, #44]	; 0x2c
 8008aba:	930a      	str	r3, [sp, #40]	; 0x28
 8008abc:	9308      	str	r3, [sp, #32]
 8008abe:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8008ac0:	7804      	ldrb	r4, [r0, #0]
 8008ac2:	0023      	movs	r3, r4
 8008ac4:	3b30      	subs	r3, #48	; 0x30
 8008ac6:	b2d9      	uxtb	r1, r3
 8008ac8:	2909      	cmp	r1, #9
 8008aca:	d926      	bls.n	8008b1a <_strtod_l+0x1b2>
 8008acc:	9a05      	ldr	r2, [sp, #20]
 8008ace:	6829      	ldr	r1, [r5, #0]
 8008ad0:	f001 fdd3 	bl	800a67a <strncmp>
 8008ad4:	2800      	cmp	r0, #0
 8008ad6:	d032      	beq.n	8008b3e <_strtod_l+0x1d6>
 8008ad8:	2000      	movs	r0, #0
 8008ada:	0023      	movs	r3, r4
 8008adc:	4684      	mov	ip, r0
 8008ade:	9a08      	ldr	r2, [sp, #32]
 8008ae0:	9007      	str	r0, [sp, #28]
 8008ae2:	9205      	str	r2, [sp, #20]
 8008ae4:	2220      	movs	r2, #32
 8008ae6:	0019      	movs	r1, r3
 8008ae8:	4391      	bics	r1, r2
 8008aea:	000a      	movs	r2, r1
 8008aec:	2100      	movs	r1, #0
 8008aee:	2a45      	cmp	r2, #69	; 0x45
 8008af0:	d000      	beq.n	8008af4 <_strtod_l+0x18c>
 8008af2:	e0a8      	b.n	8008c46 <_strtod_l+0x2de>
 8008af4:	9b05      	ldr	r3, [sp, #20]
 8008af6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008af8:	4303      	orrs	r3, r0
 8008afa:	4313      	orrs	r3, r2
 8008afc:	428b      	cmp	r3, r1
 8008afe:	d094      	beq.n	8008a2a <_strtod_l+0xc2>
 8008b00:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008b02:	9306      	str	r3, [sp, #24]
 8008b04:	3301      	adds	r3, #1
 8008b06:	931f      	str	r3, [sp, #124]	; 0x7c
 8008b08:	9b06      	ldr	r3, [sp, #24]
 8008b0a:	785b      	ldrb	r3, [r3, #1]
 8008b0c:	2b2b      	cmp	r3, #43	; 0x2b
 8008b0e:	d072      	beq.n	8008bf6 <_strtod_l+0x28e>
 8008b10:	000c      	movs	r4, r1
 8008b12:	2b2d      	cmp	r3, #45	; 0x2d
 8008b14:	d175      	bne.n	8008c02 <_strtod_l+0x29a>
 8008b16:	2401      	movs	r4, #1
 8008b18:	e06e      	b.n	8008bf8 <_strtod_l+0x290>
 8008b1a:	9908      	ldr	r1, [sp, #32]
 8008b1c:	2908      	cmp	r1, #8
 8008b1e:	dc09      	bgt.n	8008b34 <_strtod_l+0x1cc>
 8008b20:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008b22:	4351      	muls	r1, r2
 8008b24:	185b      	adds	r3, r3, r1
 8008b26:	930a      	str	r3, [sp, #40]	; 0x28
 8008b28:	9b08      	ldr	r3, [sp, #32]
 8008b2a:	3001      	adds	r0, #1
 8008b2c:	3301      	adds	r3, #1
 8008b2e:	9308      	str	r3, [sp, #32]
 8008b30:	901f      	str	r0, [sp, #124]	; 0x7c
 8008b32:	e7c4      	b.n	8008abe <_strtod_l+0x156>
 8008b34:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008b36:	4351      	muls	r1, r2
 8008b38:	185b      	adds	r3, r3, r1
 8008b3a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008b3c:	e7f4      	b.n	8008b28 <_strtod_l+0x1c0>
 8008b3e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8008b40:	9b05      	ldr	r3, [sp, #20]
 8008b42:	4694      	mov	ip, r2
 8008b44:	9a08      	ldr	r2, [sp, #32]
 8008b46:	4463      	add	r3, ip
 8008b48:	931f      	str	r3, [sp, #124]	; 0x7c
 8008b4a:	781b      	ldrb	r3, [r3, #0]
 8008b4c:	2a00      	cmp	r2, #0
 8008b4e:	d149      	bne.n	8008be4 <_strtod_l+0x27c>
 8008b50:	0010      	movs	r0, r2
 8008b52:	2b30      	cmp	r3, #48	; 0x30
 8008b54:	d028      	beq.n	8008ba8 <_strtod_l+0x240>
 8008b56:	001a      	movs	r2, r3
 8008b58:	3a31      	subs	r2, #49	; 0x31
 8008b5a:	2a08      	cmp	r2, #8
 8008b5c:	d846      	bhi.n	8008bec <_strtod_l+0x284>
 8008b5e:	4684      	mov	ip, r0
 8008b60:	2000      	movs	r0, #0
 8008b62:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8008b64:	9005      	str	r0, [sp, #20]
 8008b66:	9213      	str	r2, [sp, #76]	; 0x4c
 8008b68:	3b30      	subs	r3, #48	; 0x30
 8008b6a:	1c42      	adds	r2, r0, #1
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d00f      	beq.n	8008b90 <_strtod_l+0x228>
 8008b70:	210a      	movs	r1, #10
 8008b72:	4494      	add	ip, r2
 8008b74:	9a05      	ldr	r2, [sp, #20]
 8008b76:	1810      	adds	r0, r2, r0
 8008b78:	4282      	cmp	r2, r0
 8008b7a:	d11b      	bne.n	8008bb4 <_strtod_l+0x24c>
 8008b7c:	1c51      	adds	r1, r2, #1
 8008b7e:	9105      	str	r1, [sp, #20]
 8008b80:	2a08      	cmp	r2, #8
 8008b82:	dc25      	bgt.n	8008bd0 <_strtod_l+0x268>
 8008b84:	220a      	movs	r2, #10
 8008b86:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008b88:	434a      	muls	r2, r1
 8008b8a:	189b      	adds	r3, r3, r2
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	930a      	str	r3, [sp, #40]	; 0x28
 8008b90:	0010      	movs	r0, r2
 8008b92:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008b94:	1c59      	adds	r1, r3, #1
 8008b96:	911f      	str	r1, [sp, #124]	; 0x7c
 8008b98:	785b      	ldrb	r3, [r3, #1]
 8008b9a:	001a      	movs	r2, r3
 8008b9c:	3a30      	subs	r2, #48	; 0x30
 8008b9e:	2a09      	cmp	r2, #9
 8008ba0:	d9e2      	bls.n	8008b68 <_strtod_l+0x200>
 8008ba2:	2201      	movs	r2, #1
 8008ba4:	9207      	str	r2, [sp, #28]
 8008ba6:	e79d      	b.n	8008ae4 <_strtod_l+0x17c>
 8008ba8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008baa:	3001      	adds	r0, #1
 8008bac:	1c5a      	adds	r2, r3, #1
 8008bae:	921f      	str	r2, [sp, #124]	; 0x7c
 8008bb0:	785b      	ldrb	r3, [r3, #1]
 8008bb2:	e7ce      	b.n	8008b52 <_strtod_l+0x1ea>
 8008bb4:	3201      	adds	r2, #1
 8008bb6:	1e54      	subs	r4, r2, #1
 8008bb8:	2c08      	cmp	r4, #8
 8008bba:	dc03      	bgt.n	8008bc4 <_strtod_l+0x25c>
 8008bbc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008bbe:	434c      	muls	r4, r1
 8008bc0:	940a      	str	r4, [sp, #40]	; 0x28
 8008bc2:	e7d9      	b.n	8008b78 <_strtod_l+0x210>
 8008bc4:	2a10      	cmp	r2, #16
 8008bc6:	dcd7      	bgt.n	8008b78 <_strtod_l+0x210>
 8008bc8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008bca:	434c      	muls	r4, r1
 8008bcc:	940b      	str	r4, [sp, #44]	; 0x2c
 8008bce:	e7d3      	b.n	8008b78 <_strtod_l+0x210>
 8008bd0:	9905      	ldr	r1, [sp, #20]
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	2910      	cmp	r1, #16
 8008bd6:	dcdb      	bgt.n	8008b90 <_strtod_l+0x228>
 8008bd8:	210a      	movs	r1, #10
 8008bda:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008bdc:	4341      	muls	r1, r0
 8008bde:	185b      	adds	r3, r3, r1
 8008be0:	930b      	str	r3, [sp, #44]	; 0x2c
 8008be2:	e7d5      	b.n	8008b90 <_strtod_l+0x228>
 8008be4:	9a08      	ldr	r2, [sp, #32]
 8008be6:	4684      	mov	ip, r0
 8008be8:	9205      	str	r2, [sp, #20]
 8008bea:	e7d6      	b.n	8008b9a <_strtod_l+0x232>
 8008bec:	2200      	movs	r2, #0
 8008bee:	4694      	mov	ip, r2
 8008bf0:	9205      	str	r2, [sp, #20]
 8008bf2:	3201      	adds	r2, #1
 8008bf4:	e7d6      	b.n	8008ba4 <_strtod_l+0x23c>
 8008bf6:	000c      	movs	r4, r1
 8008bf8:	9b06      	ldr	r3, [sp, #24]
 8008bfa:	3302      	adds	r3, #2
 8008bfc:	931f      	str	r3, [sp, #124]	; 0x7c
 8008bfe:	9b06      	ldr	r3, [sp, #24]
 8008c00:	789b      	ldrb	r3, [r3, #2]
 8008c02:	001a      	movs	r2, r3
 8008c04:	3a30      	subs	r2, #48	; 0x30
 8008c06:	2a09      	cmp	r2, #9
 8008c08:	d861      	bhi.n	8008cce <_strtod_l+0x366>
 8008c0a:	2b30      	cmp	r3, #48	; 0x30
 8008c0c:	d042      	beq.n	8008c94 <_strtod_l+0x32c>
 8008c0e:	001a      	movs	r2, r3
 8008c10:	3a31      	subs	r2, #49	; 0x31
 8008c12:	2100      	movs	r1, #0
 8008c14:	2a08      	cmp	r2, #8
 8008c16:	d816      	bhi.n	8008c46 <_strtod_l+0x2de>
 8008c18:	3b30      	subs	r3, #48	; 0x30
 8008c1a:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
 8008c1c:	930e      	str	r3, [sp, #56]	; 0x38
 8008c1e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008c20:	1c59      	adds	r1, r3, #1
 8008c22:	911f      	str	r1, [sp, #124]	; 0x7c
 8008c24:	785b      	ldrb	r3, [r3, #1]
 8008c26:	001a      	movs	r2, r3
 8008c28:	3a30      	subs	r2, #48	; 0x30
 8008c2a:	2a09      	cmp	r2, #9
 8008c2c:	d948      	bls.n	8008cc0 <_strtod_l+0x358>
 8008c2e:	1b4a      	subs	r2, r1, r5
 8008c30:	4d20      	ldr	r5, [pc, #128]	; (8008cb4 <_strtod_l+0x34c>)
 8008c32:	0029      	movs	r1, r5
 8008c34:	2a08      	cmp	r2, #8
 8008c36:	dc03      	bgt.n	8008c40 <_strtod_l+0x2d8>
 8008c38:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008c3a:	42a9      	cmp	r1, r5
 8008c3c:	dd00      	ble.n	8008c40 <_strtod_l+0x2d8>
 8008c3e:	0029      	movs	r1, r5
 8008c40:	2c00      	cmp	r4, #0
 8008c42:	d000      	beq.n	8008c46 <_strtod_l+0x2de>
 8008c44:	4249      	negs	r1, r1
 8008c46:	9a05      	ldr	r2, [sp, #20]
 8008c48:	2a00      	cmp	r2, #0
 8008c4a:	d163      	bne.n	8008d14 <_strtod_l+0x3ac>
 8008c4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c4e:	4310      	orrs	r0, r2
 8008c50:	d000      	beq.n	8008c54 <_strtod_l+0x2ec>
 8008c52:	e6ca      	b.n	80089ea <_strtod_l+0x82>
 8008c54:	9a07      	ldr	r2, [sp, #28]
 8008c56:	2a00      	cmp	r2, #0
 8008c58:	d000      	beq.n	8008c5c <_strtod_l+0x2f4>
 8008c5a:	e6e6      	b.n	8008a2a <_strtod_l+0xc2>
 8008c5c:	2b4e      	cmp	r3, #78	; 0x4e
 8008c5e:	d03f      	beq.n	8008ce0 <_strtod_l+0x378>
 8008c60:	dc39      	bgt.n	8008cd6 <_strtod_l+0x36e>
 8008c62:	2b49      	cmp	r3, #73	; 0x49
 8008c64:	d000      	beq.n	8008c68 <_strtod_l+0x300>
 8008c66:	e6e0      	b.n	8008a2a <_strtod_l+0xc2>
 8008c68:	4913      	ldr	r1, [pc, #76]	; (8008cb8 <_strtod_l+0x350>)
 8008c6a:	a81f      	add	r0, sp, #124	; 0x7c
 8008c6c:	f001 f840 	bl	8009cf0 <__match>
 8008c70:	2800      	cmp	r0, #0
 8008c72:	d100      	bne.n	8008c76 <_strtod_l+0x30e>
 8008c74:	e6d9      	b.n	8008a2a <_strtod_l+0xc2>
 8008c76:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008c78:	4910      	ldr	r1, [pc, #64]	; (8008cbc <_strtod_l+0x354>)
 8008c7a:	3b01      	subs	r3, #1
 8008c7c:	a81f      	add	r0, sp, #124	; 0x7c
 8008c7e:	931f      	str	r3, [sp, #124]	; 0x7c
 8008c80:	f001 f836 	bl	8009cf0 <__match>
 8008c84:	2800      	cmp	r0, #0
 8008c86:	d102      	bne.n	8008c8e <_strtod_l+0x326>
 8008c88:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008c8a:	3301      	adds	r3, #1
 8008c8c:	931f      	str	r3, [sp, #124]	; 0x7c
 8008c8e:	4f07      	ldr	r7, [pc, #28]	; (8008cac <_strtod_l+0x344>)
 8008c90:	2600      	movs	r6, #0
 8008c92:	e6aa      	b.n	80089ea <_strtod_l+0x82>
 8008c94:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008c96:	1c5a      	adds	r2, r3, #1
 8008c98:	921f      	str	r2, [sp, #124]	; 0x7c
 8008c9a:	785b      	ldrb	r3, [r3, #1]
 8008c9c:	e7b5      	b.n	8008c0a <_strtod_l+0x2a2>
 8008c9e:	46c0      	nop			; (mov r8, r8)
 8008ca0:	0800c2d4 	.word	0x0800c2d4
 8008ca4:	ffefffff 	.word	0xffefffff
 8008ca8:	00000433 	.word	0x00000433
 8008cac:	7ff00000 	.word	0x7ff00000
 8008cb0:	7fffffff 	.word	0x7fffffff
 8008cb4:	00004e1f 	.word	0x00004e1f
 8008cb8:	0800c2c5 	.word	0x0800c2c5
 8008cbc:	0800c2c8 	.word	0x0800c2c8
 8008cc0:	220a      	movs	r2, #10
 8008cc2:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008cc4:	434a      	muls	r2, r1
 8008cc6:	18d2      	adds	r2, r2, r3
 8008cc8:	3a30      	subs	r2, #48	; 0x30
 8008cca:	920e      	str	r2, [sp, #56]	; 0x38
 8008ccc:	e7a7      	b.n	8008c1e <_strtod_l+0x2b6>
 8008cce:	9a06      	ldr	r2, [sp, #24]
 8008cd0:	2100      	movs	r1, #0
 8008cd2:	921f      	str	r2, [sp, #124]	; 0x7c
 8008cd4:	e7b7      	b.n	8008c46 <_strtod_l+0x2de>
 8008cd6:	2b69      	cmp	r3, #105	; 0x69
 8008cd8:	d0c6      	beq.n	8008c68 <_strtod_l+0x300>
 8008cda:	2b6e      	cmp	r3, #110	; 0x6e
 8008cdc:	d000      	beq.n	8008ce0 <_strtod_l+0x378>
 8008cde:	e6a4      	b.n	8008a2a <_strtod_l+0xc2>
 8008ce0:	498b      	ldr	r1, [pc, #556]	; (8008f10 <_strtod_l+0x5a8>)
 8008ce2:	a81f      	add	r0, sp, #124	; 0x7c
 8008ce4:	f001 f804 	bl	8009cf0 <__match>
 8008ce8:	2800      	cmp	r0, #0
 8008cea:	d100      	bne.n	8008cee <_strtod_l+0x386>
 8008cec:	e69d      	b.n	8008a2a <_strtod_l+0xc2>
 8008cee:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008cf0:	781b      	ldrb	r3, [r3, #0]
 8008cf2:	2b28      	cmp	r3, #40	; 0x28
 8008cf4:	d10c      	bne.n	8008d10 <_strtod_l+0x3a8>
 8008cf6:	aa22      	add	r2, sp, #136	; 0x88
 8008cf8:	4986      	ldr	r1, [pc, #536]	; (8008f14 <_strtod_l+0x5ac>)
 8008cfa:	a81f      	add	r0, sp, #124	; 0x7c
 8008cfc:	f001 f80c 	bl	8009d18 <__hexnan>
 8008d00:	2805      	cmp	r0, #5
 8008d02:	d105      	bne.n	8008d10 <_strtod_l+0x3a8>
 8008d04:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008d06:	4a84      	ldr	r2, [pc, #528]	; (8008f18 <_strtod_l+0x5b0>)
 8008d08:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8008d0a:	431a      	orrs	r2, r3
 8008d0c:	0017      	movs	r7, r2
 8008d0e:	e66c      	b.n	80089ea <_strtod_l+0x82>
 8008d10:	4f82      	ldr	r7, [pc, #520]	; (8008f1c <_strtod_l+0x5b4>)
 8008d12:	e7bd      	b.n	8008c90 <_strtod_l+0x328>
 8008d14:	4663      	mov	r3, ip
 8008d16:	1acb      	subs	r3, r1, r3
 8008d18:	9307      	str	r3, [sp, #28]
 8008d1a:	9b08      	ldr	r3, [sp, #32]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d101      	bne.n	8008d24 <_strtod_l+0x3bc>
 8008d20:	9b05      	ldr	r3, [sp, #20]
 8008d22:	9308      	str	r3, [sp, #32]
 8008d24:	9c05      	ldr	r4, [sp, #20]
 8008d26:	2c10      	cmp	r4, #16
 8008d28:	dd00      	ble.n	8008d2c <_strtod_l+0x3c4>
 8008d2a:	2410      	movs	r4, #16
 8008d2c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008d2e:	f7fa f979 	bl	8003024 <__aeabi_ui2d>
 8008d32:	0006      	movs	r6, r0
 8008d34:	000f      	movs	r7, r1
 8008d36:	2c09      	cmp	r4, #9
 8008d38:	dd15      	ble.n	8008d66 <_strtod_l+0x3fe>
 8008d3a:	0022      	movs	r2, r4
 8008d3c:	4b78      	ldr	r3, [pc, #480]	; (8008f20 <_strtod_l+0x5b8>)
 8008d3e:	3a09      	subs	r2, #9
 8008d40:	00d2      	lsls	r2, r2, #3
 8008d42:	189b      	adds	r3, r3, r2
 8008d44:	681a      	ldr	r2, [r3, #0]
 8008d46:	685b      	ldr	r3, [r3, #4]
 8008d48:	f7f9 fb40 	bl	80023cc <__aeabi_dmul>
 8008d4c:	0006      	movs	r6, r0
 8008d4e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008d50:	000f      	movs	r7, r1
 8008d52:	f7fa f967 	bl	8003024 <__aeabi_ui2d>
 8008d56:	0002      	movs	r2, r0
 8008d58:	000b      	movs	r3, r1
 8008d5a:	0030      	movs	r0, r6
 8008d5c:	0039      	movs	r1, r7
 8008d5e:	f7f8 fbf1 	bl	8001544 <__aeabi_dadd>
 8008d62:	0006      	movs	r6, r0
 8008d64:	000f      	movs	r7, r1
 8008d66:	9b05      	ldr	r3, [sp, #20]
 8008d68:	2b0f      	cmp	r3, #15
 8008d6a:	dc39      	bgt.n	8008de0 <_strtod_l+0x478>
 8008d6c:	9b07      	ldr	r3, [sp, #28]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d100      	bne.n	8008d74 <_strtod_l+0x40c>
 8008d72:	e63a      	b.n	80089ea <_strtod_l+0x82>
 8008d74:	dd26      	ble.n	8008dc4 <_strtod_l+0x45c>
 8008d76:	2b16      	cmp	r3, #22
 8008d78:	dc0b      	bgt.n	8008d92 <_strtod_l+0x42a>
 8008d7a:	4969      	ldr	r1, [pc, #420]	; (8008f20 <_strtod_l+0x5b8>)
 8008d7c:	00db      	lsls	r3, r3, #3
 8008d7e:	18c9      	adds	r1, r1, r3
 8008d80:	0032      	movs	r2, r6
 8008d82:	6808      	ldr	r0, [r1, #0]
 8008d84:	6849      	ldr	r1, [r1, #4]
 8008d86:	003b      	movs	r3, r7
 8008d88:	f7f9 fb20 	bl	80023cc <__aeabi_dmul>
 8008d8c:	0006      	movs	r6, r0
 8008d8e:	000f      	movs	r7, r1
 8008d90:	e62b      	b.n	80089ea <_strtod_l+0x82>
 8008d92:	2325      	movs	r3, #37	; 0x25
 8008d94:	9a05      	ldr	r2, [sp, #20]
 8008d96:	1a9b      	subs	r3, r3, r2
 8008d98:	9a07      	ldr	r2, [sp, #28]
 8008d9a:	429a      	cmp	r2, r3
 8008d9c:	dc20      	bgt.n	8008de0 <_strtod_l+0x478>
 8008d9e:	240f      	movs	r4, #15
 8008da0:	9b05      	ldr	r3, [sp, #20]
 8008da2:	4d5f      	ldr	r5, [pc, #380]	; (8008f20 <_strtod_l+0x5b8>)
 8008da4:	1ae4      	subs	r4, r4, r3
 8008da6:	00e1      	lsls	r1, r4, #3
 8008da8:	1869      	adds	r1, r5, r1
 8008daa:	0032      	movs	r2, r6
 8008dac:	6808      	ldr	r0, [r1, #0]
 8008dae:	6849      	ldr	r1, [r1, #4]
 8008db0:	003b      	movs	r3, r7
 8008db2:	f7f9 fb0b 	bl	80023cc <__aeabi_dmul>
 8008db6:	9b07      	ldr	r3, [sp, #28]
 8008db8:	1b1c      	subs	r4, r3, r4
 8008dba:	00e4      	lsls	r4, r4, #3
 8008dbc:	192c      	adds	r4, r5, r4
 8008dbe:	6822      	ldr	r2, [r4, #0]
 8008dc0:	6863      	ldr	r3, [r4, #4]
 8008dc2:	e7e1      	b.n	8008d88 <_strtod_l+0x420>
 8008dc4:	9b07      	ldr	r3, [sp, #28]
 8008dc6:	3316      	adds	r3, #22
 8008dc8:	db0a      	blt.n	8008de0 <_strtod_l+0x478>
 8008dca:	9b07      	ldr	r3, [sp, #28]
 8008dcc:	0030      	movs	r0, r6
 8008dce:	00da      	lsls	r2, r3, #3
 8008dd0:	4b53      	ldr	r3, [pc, #332]	; (8008f20 <_strtod_l+0x5b8>)
 8008dd2:	0039      	movs	r1, r7
 8008dd4:	1a9b      	subs	r3, r3, r2
 8008dd6:	681a      	ldr	r2, [r3, #0]
 8008dd8:	685b      	ldr	r3, [r3, #4]
 8008dda:	f7f8 fec3 	bl	8001b64 <__aeabi_ddiv>
 8008dde:	e7d5      	b.n	8008d8c <_strtod_l+0x424>
 8008de0:	9b05      	ldr	r3, [sp, #20]
 8008de2:	1b1c      	subs	r4, r3, r4
 8008de4:	9b07      	ldr	r3, [sp, #28]
 8008de6:	18e4      	adds	r4, r4, r3
 8008de8:	2c00      	cmp	r4, #0
 8008dea:	dd6e      	ble.n	8008eca <_strtod_l+0x562>
 8008dec:	230f      	movs	r3, #15
 8008dee:	4023      	ands	r3, r4
 8008df0:	d00a      	beq.n	8008e08 <_strtod_l+0x4a0>
 8008df2:	494b      	ldr	r1, [pc, #300]	; (8008f20 <_strtod_l+0x5b8>)
 8008df4:	00db      	lsls	r3, r3, #3
 8008df6:	18c9      	adds	r1, r1, r3
 8008df8:	0032      	movs	r2, r6
 8008dfa:	6808      	ldr	r0, [r1, #0]
 8008dfc:	6849      	ldr	r1, [r1, #4]
 8008dfe:	003b      	movs	r3, r7
 8008e00:	f7f9 fae4 	bl	80023cc <__aeabi_dmul>
 8008e04:	0006      	movs	r6, r0
 8008e06:	000f      	movs	r7, r1
 8008e08:	230f      	movs	r3, #15
 8008e0a:	439c      	bics	r4, r3
 8008e0c:	d048      	beq.n	8008ea0 <_strtod_l+0x538>
 8008e0e:	3326      	adds	r3, #38	; 0x26
 8008e10:	33ff      	adds	r3, #255	; 0xff
 8008e12:	429c      	cmp	r4, r3
 8008e14:	dd21      	ble.n	8008e5a <_strtod_l+0x4f2>
 8008e16:	2400      	movs	r4, #0
 8008e18:	9405      	str	r4, [sp, #20]
 8008e1a:	940a      	str	r4, [sp, #40]	; 0x28
 8008e1c:	9407      	str	r4, [sp, #28]
 8008e1e:	2322      	movs	r3, #34	; 0x22
 8008e20:	2600      	movs	r6, #0
 8008e22:	9a04      	ldr	r2, [sp, #16]
 8008e24:	4f3c      	ldr	r7, [pc, #240]	; (8008f18 <_strtod_l+0x5b0>)
 8008e26:	6013      	str	r3, [r2, #0]
 8008e28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e2a:	42b3      	cmp	r3, r6
 8008e2c:	d100      	bne.n	8008e30 <_strtod_l+0x4c8>
 8008e2e:	e5dc      	b.n	80089ea <_strtod_l+0x82>
 8008e30:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008e32:	9804      	ldr	r0, [sp, #16]
 8008e34:	f001 f858 	bl	8009ee8 <_Bfree>
 8008e38:	9907      	ldr	r1, [sp, #28]
 8008e3a:	9804      	ldr	r0, [sp, #16]
 8008e3c:	f001 f854 	bl	8009ee8 <_Bfree>
 8008e40:	9905      	ldr	r1, [sp, #20]
 8008e42:	9804      	ldr	r0, [sp, #16]
 8008e44:	f001 f850 	bl	8009ee8 <_Bfree>
 8008e48:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008e4a:	9804      	ldr	r0, [sp, #16]
 8008e4c:	f001 f84c 	bl	8009ee8 <_Bfree>
 8008e50:	0021      	movs	r1, r4
 8008e52:	9804      	ldr	r0, [sp, #16]
 8008e54:	f001 f848 	bl	8009ee8 <_Bfree>
 8008e58:	e5c7      	b.n	80089ea <_strtod_l+0x82>
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	0030      	movs	r0, r6
 8008e5e:	0039      	movs	r1, r7
 8008e60:	001d      	movs	r5, r3
 8008e62:	1124      	asrs	r4, r4, #4
 8008e64:	2c01      	cmp	r4, #1
 8008e66:	dc1e      	bgt.n	8008ea6 <_strtod_l+0x53e>
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d001      	beq.n	8008e70 <_strtod_l+0x508>
 8008e6c:	0006      	movs	r6, r0
 8008e6e:	000f      	movs	r7, r1
 8008e70:	4b2c      	ldr	r3, [pc, #176]	; (8008f24 <_strtod_l+0x5bc>)
 8008e72:	00ed      	lsls	r5, r5, #3
 8008e74:	18ff      	adds	r7, r7, r3
 8008e76:	4b2c      	ldr	r3, [pc, #176]	; (8008f28 <_strtod_l+0x5c0>)
 8008e78:	0032      	movs	r2, r6
 8008e7a:	195d      	adds	r5, r3, r5
 8008e7c:	6828      	ldr	r0, [r5, #0]
 8008e7e:	6869      	ldr	r1, [r5, #4]
 8008e80:	003b      	movs	r3, r7
 8008e82:	f7f9 faa3 	bl	80023cc <__aeabi_dmul>
 8008e86:	4b24      	ldr	r3, [pc, #144]	; (8008f18 <_strtod_l+0x5b0>)
 8008e88:	000f      	movs	r7, r1
 8008e8a:	400b      	ands	r3, r1
 8008e8c:	4927      	ldr	r1, [pc, #156]	; (8008f2c <_strtod_l+0x5c4>)
 8008e8e:	0006      	movs	r6, r0
 8008e90:	428b      	cmp	r3, r1
 8008e92:	d8c0      	bhi.n	8008e16 <_strtod_l+0x4ae>
 8008e94:	4926      	ldr	r1, [pc, #152]	; (8008f30 <_strtod_l+0x5c8>)
 8008e96:	428b      	cmp	r3, r1
 8008e98:	d913      	bls.n	8008ec2 <_strtod_l+0x55a>
 8008e9a:	2601      	movs	r6, #1
 8008e9c:	4f25      	ldr	r7, [pc, #148]	; (8008f34 <_strtod_l+0x5cc>)
 8008e9e:	4276      	negs	r6, r6
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	9306      	str	r3, [sp, #24]
 8008ea4:	e074      	b.n	8008f90 <_strtod_l+0x628>
 8008ea6:	2201      	movs	r2, #1
 8008ea8:	4214      	tst	r4, r2
 8008eaa:	d007      	beq.n	8008ebc <_strtod_l+0x554>
 8008eac:	4a1e      	ldr	r2, [pc, #120]	; (8008f28 <_strtod_l+0x5c0>)
 8008eae:	00eb      	lsls	r3, r5, #3
 8008eb0:	189b      	adds	r3, r3, r2
 8008eb2:	681a      	ldr	r2, [r3, #0]
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	f7f9 fa89 	bl	80023cc <__aeabi_dmul>
 8008eba:	2301      	movs	r3, #1
 8008ebc:	3501      	adds	r5, #1
 8008ebe:	1064      	asrs	r4, r4, #1
 8008ec0:	e7d0      	b.n	8008e64 <_strtod_l+0x4fc>
 8008ec2:	23d4      	movs	r3, #212	; 0xd4
 8008ec4:	049b      	lsls	r3, r3, #18
 8008ec6:	18ff      	adds	r7, r7, r3
 8008ec8:	e7ea      	b.n	8008ea0 <_strtod_l+0x538>
 8008eca:	2c00      	cmp	r4, #0
 8008ecc:	d0e8      	beq.n	8008ea0 <_strtod_l+0x538>
 8008ece:	230f      	movs	r3, #15
 8008ed0:	4264      	negs	r4, r4
 8008ed2:	4023      	ands	r3, r4
 8008ed4:	d00a      	beq.n	8008eec <_strtod_l+0x584>
 8008ed6:	4a12      	ldr	r2, [pc, #72]	; (8008f20 <_strtod_l+0x5b8>)
 8008ed8:	00db      	lsls	r3, r3, #3
 8008eda:	18d3      	adds	r3, r2, r3
 8008edc:	0030      	movs	r0, r6
 8008ede:	681a      	ldr	r2, [r3, #0]
 8008ee0:	685b      	ldr	r3, [r3, #4]
 8008ee2:	0039      	movs	r1, r7
 8008ee4:	f7f8 fe3e 	bl	8001b64 <__aeabi_ddiv>
 8008ee8:	0006      	movs	r6, r0
 8008eea:	000f      	movs	r7, r1
 8008eec:	1124      	asrs	r4, r4, #4
 8008eee:	d0d7      	beq.n	8008ea0 <_strtod_l+0x538>
 8008ef0:	2c1f      	cmp	r4, #31
 8008ef2:	dd21      	ble.n	8008f38 <_strtod_l+0x5d0>
 8008ef4:	2400      	movs	r4, #0
 8008ef6:	9405      	str	r4, [sp, #20]
 8008ef8:	940a      	str	r4, [sp, #40]	; 0x28
 8008efa:	9407      	str	r4, [sp, #28]
 8008efc:	2322      	movs	r3, #34	; 0x22
 8008efe:	9a04      	ldr	r2, [sp, #16]
 8008f00:	2600      	movs	r6, #0
 8008f02:	6013      	str	r3, [r2, #0]
 8008f04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f06:	2700      	movs	r7, #0
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d191      	bne.n	8008e30 <_strtod_l+0x4c8>
 8008f0c:	e56d      	b.n	80089ea <_strtod_l+0x82>
 8008f0e:	46c0      	nop			; (mov r8, r8)
 8008f10:	0800c2ce 	.word	0x0800c2ce
 8008f14:	0800c2e8 	.word	0x0800c2e8
 8008f18:	7ff00000 	.word	0x7ff00000
 8008f1c:	fff80000 	.word	0xfff80000
 8008f20:	0800c380 	.word	0x0800c380
 8008f24:	fcb00000 	.word	0xfcb00000
 8008f28:	0800c358 	.word	0x0800c358
 8008f2c:	7ca00000 	.word	0x7ca00000
 8008f30:	7c900000 	.word	0x7c900000
 8008f34:	7fefffff 	.word	0x7fefffff
 8008f38:	2310      	movs	r3, #16
 8008f3a:	4023      	ands	r3, r4
 8008f3c:	9306      	str	r3, [sp, #24]
 8008f3e:	d001      	beq.n	8008f44 <_strtod_l+0x5dc>
 8008f40:	236a      	movs	r3, #106	; 0x6a
 8008f42:	9306      	str	r3, [sp, #24]
 8008f44:	0030      	movs	r0, r6
 8008f46:	0039      	movs	r1, r7
 8008f48:	2300      	movs	r3, #0
 8008f4a:	4dca      	ldr	r5, [pc, #808]	; (8009274 <_strtod_l+0x90c>)
 8008f4c:	2c00      	cmp	r4, #0
 8008f4e:	dd00      	ble.n	8008f52 <_strtod_l+0x5ea>
 8008f50:	e103      	b.n	800915a <_strtod_l+0x7f2>
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d001      	beq.n	8008f5a <_strtod_l+0x5f2>
 8008f56:	0006      	movs	r6, r0
 8008f58:	000f      	movs	r7, r1
 8008f5a:	9b06      	ldr	r3, [sp, #24]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d00f      	beq.n	8008f80 <_strtod_l+0x618>
 8008f60:	236b      	movs	r3, #107	; 0x6b
 8008f62:	0079      	lsls	r1, r7, #1
 8008f64:	0d49      	lsrs	r1, r1, #21
 8008f66:	003a      	movs	r2, r7
 8008f68:	1a5b      	subs	r3, r3, r1
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	dd08      	ble.n	8008f80 <_strtod_l+0x618>
 8008f6e:	2b1f      	cmp	r3, #31
 8008f70:	dc00      	bgt.n	8008f74 <_strtod_l+0x60c>
 8008f72:	e104      	b.n	800917e <_strtod_l+0x816>
 8008f74:	2600      	movs	r6, #0
 8008f76:	2b34      	cmp	r3, #52	; 0x34
 8008f78:	dc00      	bgt.n	8008f7c <_strtod_l+0x614>
 8008f7a:	e0f9      	b.n	8009170 <_strtod_l+0x808>
 8008f7c:	27dc      	movs	r7, #220	; 0xdc
 8008f7e:	04bf      	lsls	r7, r7, #18
 8008f80:	2200      	movs	r2, #0
 8008f82:	2300      	movs	r3, #0
 8008f84:	0030      	movs	r0, r6
 8008f86:	0039      	movs	r1, r7
 8008f88:	f7f7 fa6a 	bl	8000460 <__aeabi_dcmpeq>
 8008f8c:	2800      	cmp	r0, #0
 8008f8e:	d1b1      	bne.n	8008ef4 <_strtod_l+0x58c>
 8008f90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f92:	9a08      	ldr	r2, [sp, #32]
 8008f94:	9300      	str	r3, [sp, #0]
 8008f96:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008f98:	9b05      	ldr	r3, [sp, #20]
 8008f9a:	9804      	ldr	r0, [sp, #16]
 8008f9c:	f000 fff9 	bl	8009f92 <__s2b>
 8008fa0:	900a      	str	r0, [sp, #40]	; 0x28
 8008fa2:	2800      	cmp	r0, #0
 8008fa4:	d100      	bne.n	8008fa8 <_strtod_l+0x640>
 8008fa6:	e736      	b.n	8008e16 <_strtod_l+0x4ae>
 8008fa8:	9b07      	ldr	r3, [sp, #28]
 8008faa:	2400      	movs	r4, #0
 8008fac:	17da      	asrs	r2, r3, #31
 8008fae:	425b      	negs	r3, r3
 8008fb0:	401a      	ands	r2, r3
 8008fb2:	9b07      	ldr	r3, [sp, #28]
 8008fb4:	9215      	str	r2, [sp, #84]	; 0x54
 8008fb6:	43db      	mvns	r3, r3
 8008fb8:	9a07      	ldr	r2, [sp, #28]
 8008fba:	17db      	asrs	r3, r3, #31
 8008fbc:	401a      	ands	r2, r3
 8008fbe:	9213      	str	r2, [sp, #76]	; 0x4c
 8008fc0:	9405      	str	r4, [sp, #20]
 8008fc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fc4:	9804      	ldr	r0, [sp, #16]
 8008fc6:	6859      	ldr	r1, [r3, #4]
 8008fc8:	f000 ff56 	bl	8009e78 <_Balloc>
 8008fcc:	9007      	str	r0, [sp, #28]
 8008fce:	2800      	cmp	r0, #0
 8008fd0:	d100      	bne.n	8008fd4 <_strtod_l+0x66c>
 8008fd2:	e724      	b.n	8008e1e <_strtod_l+0x4b6>
 8008fd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fd6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008fd8:	691b      	ldr	r3, [r3, #16]
 8008fda:	310c      	adds	r1, #12
 8008fdc:	1c9a      	adds	r2, r3, #2
 8008fde:	0092      	lsls	r2, r2, #2
 8008fe0:	300c      	adds	r0, #12
 8008fe2:	9308      	str	r3, [sp, #32]
 8008fe4:	f7ff fbae 	bl	8008744 <memcpy>
 8008fe8:	ab22      	add	r3, sp, #136	; 0x88
 8008fea:	9301      	str	r3, [sp, #4]
 8008fec:	ab21      	add	r3, sp, #132	; 0x84
 8008fee:	9300      	str	r3, [sp, #0]
 8008ff0:	0032      	movs	r2, r6
 8008ff2:	003b      	movs	r3, r7
 8008ff4:	9804      	ldr	r0, [sp, #16]
 8008ff6:	960e      	str	r6, [sp, #56]	; 0x38
 8008ff8:	970f      	str	r7, [sp, #60]	; 0x3c
 8008ffa:	f001 fa7d 	bl	800a4f8 <__d2b>
 8008ffe:	9020      	str	r0, [sp, #128]	; 0x80
 8009000:	2800      	cmp	r0, #0
 8009002:	d100      	bne.n	8009006 <_strtod_l+0x69e>
 8009004:	e70b      	b.n	8008e1e <_strtod_l+0x4b6>
 8009006:	2101      	movs	r1, #1
 8009008:	9804      	ldr	r0, [sp, #16]
 800900a:	f001 f84a 	bl	800a0a2 <__i2b>
 800900e:	9005      	str	r0, [sp, #20]
 8009010:	2800      	cmp	r0, #0
 8009012:	d100      	bne.n	8009016 <_strtod_l+0x6ae>
 8009014:	e703      	b.n	8008e1e <_strtod_l+0x4b6>
 8009016:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009018:	2b00      	cmp	r3, #0
 800901a:	da00      	bge.n	800901e <_strtod_l+0x6b6>
 800901c:	e0b4      	b.n	8009188 <_strtod_l+0x820>
 800901e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009020:	18d5      	adds	r5, r2, r3
 8009022:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009024:	4694      	mov	ip, r2
 8009026:	9906      	ldr	r1, [sp, #24]
 8009028:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800902a:	1a5b      	subs	r3, r3, r1
 800902c:	2136      	movs	r1, #54	; 0x36
 800902e:	189b      	adds	r3, r3, r2
 8009030:	1a8a      	subs	r2, r1, r2
 8009032:	4991      	ldr	r1, [pc, #580]	; (8009278 <_strtod_l+0x910>)
 8009034:	3b01      	subs	r3, #1
 8009036:	2001      	movs	r0, #1
 8009038:	428b      	cmp	r3, r1
 800903a:	db00      	blt.n	800903e <_strtod_l+0x6d6>
 800903c:	e0b0      	b.n	80091a0 <_strtod_l+0x838>
 800903e:	1ac9      	subs	r1, r1, r3
 8009040:	1a52      	subs	r2, r2, r1
 8009042:	291f      	cmp	r1, #31
 8009044:	dd00      	ble.n	8009048 <_strtod_l+0x6e0>
 8009046:	e0a4      	b.n	8009192 <_strtod_l+0x82a>
 8009048:	4088      	lsls	r0, r1
 800904a:	2300      	movs	r3, #0
 800904c:	9014      	str	r0, [sp, #80]	; 0x50
 800904e:	930c      	str	r3, [sp, #48]	; 0x30
 8009050:	18ab      	adds	r3, r5, r2
 8009052:	9308      	str	r3, [sp, #32]
 8009054:	0013      	movs	r3, r2
 8009056:	9a06      	ldr	r2, [sp, #24]
 8009058:	4463      	add	r3, ip
 800905a:	18d3      	adds	r3, r2, r3
 800905c:	9a08      	ldr	r2, [sp, #32]
 800905e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009060:	002b      	movs	r3, r5
 8009062:	4295      	cmp	r5, r2
 8009064:	dd00      	ble.n	8009068 <_strtod_l+0x700>
 8009066:	0013      	movs	r3, r2
 8009068:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800906a:	4293      	cmp	r3, r2
 800906c:	dd00      	ble.n	8009070 <_strtod_l+0x708>
 800906e:	0013      	movs	r3, r2
 8009070:	2b00      	cmp	r3, #0
 8009072:	dd06      	ble.n	8009082 <_strtod_l+0x71a>
 8009074:	9a08      	ldr	r2, [sp, #32]
 8009076:	1aed      	subs	r5, r5, r3
 8009078:	1ad2      	subs	r2, r2, r3
 800907a:	9208      	str	r2, [sp, #32]
 800907c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800907e:	1ad2      	subs	r2, r2, r3
 8009080:	920b      	str	r2, [sp, #44]	; 0x2c
 8009082:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009084:	2b00      	cmp	r3, #0
 8009086:	d017      	beq.n	80090b8 <_strtod_l+0x750>
 8009088:	001a      	movs	r2, r3
 800908a:	9905      	ldr	r1, [sp, #20]
 800908c:	9804      	ldr	r0, [sp, #16]
 800908e:	f001 f8a1 	bl	800a1d4 <__pow5mult>
 8009092:	9005      	str	r0, [sp, #20]
 8009094:	2800      	cmp	r0, #0
 8009096:	d100      	bne.n	800909a <_strtod_l+0x732>
 8009098:	e6c1      	b.n	8008e1e <_strtod_l+0x4b6>
 800909a:	0001      	movs	r1, r0
 800909c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800909e:	9804      	ldr	r0, [sp, #16]
 80090a0:	f001 f808 	bl	800a0b4 <__multiply>
 80090a4:	901b      	str	r0, [sp, #108]	; 0x6c
 80090a6:	2800      	cmp	r0, #0
 80090a8:	d100      	bne.n	80090ac <_strtod_l+0x744>
 80090aa:	e6b8      	b.n	8008e1e <_strtod_l+0x4b6>
 80090ac:	9920      	ldr	r1, [sp, #128]	; 0x80
 80090ae:	9804      	ldr	r0, [sp, #16]
 80090b0:	f000 ff1a 	bl	8009ee8 <_Bfree>
 80090b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80090b6:	9320      	str	r3, [sp, #128]	; 0x80
 80090b8:	9b08      	ldr	r3, [sp, #32]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	dc73      	bgt.n	80091a6 <_strtod_l+0x83e>
 80090be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d179      	bne.n	80091b8 <_strtod_l+0x850>
 80090c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	dd08      	ble.n	80090dc <_strtod_l+0x774>
 80090ca:	001a      	movs	r2, r3
 80090cc:	9907      	ldr	r1, [sp, #28]
 80090ce:	9804      	ldr	r0, [sp, #16]
 80090d0:	f001 f8d2 	bl	800a278 <__lshift>
 80090d4:	9007      	str	r0, [sp, #28]
 80090d6:	2800      	cmp	r0, #0
 80090d8:	d100      	bne.n	80090dc <_strtod_l+0x774>
 80090da:	e6a0      	b.n	8008e1e <_strtod_l+0x4b6>
 80090dc:	2d00      	cmp	r5, #0
 80090de:	dd08      	ble.n	80090f2 <_strtod_l+0x78a>
 80090e0:	002a      	movs	r2, r5
 80090e2:	9905      	ldr	r1, [sp, #20]
 80090e4:	9804      	ldr	r0, [sp, #16]
 80090e6:	f001 f8c7 	bl	800a278 <__lshift>
 80090ea:	9005      	str	r0, [sp, #20]
 80090ec:	2800      	cmp	r0, #0
 80090ee:	d100      	bne.n	80090f2 <_strtod_l+0x78a>
 80090f0:	e695      	b.n	8008e1e <_strtod_l+0x4b6>
 80090f2:	9a07      	ldr	r2, [sp, #28]
 80090f4:	9920      	ldr	r1, [sp, #128]	; 0x80
 80090f6:	9804      	ldr	r0, [sp, #16]
 80090f8:	f001 f928 	bl	800a34c <__mdiff>
 80090fc:	1e04      	subs	r4, r0, #0
 80090fe:	d100      	bne.n	8009102 <_strtod_l+0x79a>
 8009100:	e68d      	b.n	8008e1e <_strtod_l+0x4b6>
 8009102:	2500      	movs	r5, #0
 8009104:	68c3      	ldr	r3, [r0, #12]
 8009106:	9905      	ldr	r1, [sp, #20]
 8009108:	60c5      	str	r5, [r0, #12]
 800910a:	930b      	str	r3, [sp, #44]	; 0x2c
 800910c:	f001 f905 	bl	800a31a <__mcmp>
 8009110:	42a8      	cmp	r0, r5
 8009112:	da5b      	bge.n	80091cc <_strtod_l+0x864>
 8009114:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009116:	42ab      	cmp	r3, r5
 8009118:	d11b      	bne.n	8009152 <_strtod_l+0x7ea>
 800911a:	42ae      	cmp	r6, r5
 800911c:	d119      	bne.n	8009152 <_strtod_l+0x7ea>
 800911e:	033b      	lsls	r3, r7, #12
 8009120:	42ab      	cmp	r3, r5
 8009122:	d116      	bne.n	8009152 <_strtod_l+0x7ea>
 8009124:	22d6      	movs	r2, #214	; 0xd6
 8009126:	4b55      	ldr	r3, [pc, #340]	; (800927c <_strtod_l+0x914>)
 8009128:	04d2      	lsls	r2, r2, #19
 800912a:	403b      	ands	r3, r7
 800912c:	4293      	cmp	r3, r2
 800912e:	d910      	bls.n	8009152 <_strtod_l+0x7ea>
 8009130:	6963      	ldr	r3, [r4, #20]
 8009132:	42ab      	cmp	r3, r5
 8009134:	d102      	bne.n	800913c <_strtod_l+0x7d4>
 8009136:	6923      	ldr	r3, [r4, #16]
 8009138:	2b01      	cmp	r3, #1
 800913a:	dd0a      	ble.n	8009152 <_strtod_l+0x7ea>
 800913c:	0021      	movs	r1, r4
 800913e:	2201      	movs	r2, #1
 8009140:	9804      	ldr	r0, [sp, #16]
 8009142:	f001 f899 	bl	800a278 <__lshift>
 8009146:	9905      	ldr	r1, [sp, #20]
 8009148:	0004      	movs	r4, r0
 800914a:	f001 f8e6 	bl	800a31a <__mcmp>
 800914e:	2800      	cmp	r0, #0
 8009150:	dc6c      	bgt.n	800922c <_strtod_l+0x8c4>
 8009152:	9b06      	ldr	r3, [sp, #24]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d178      	bne.n	800924a <_strtod_l+0x8e2>
 8009158:	e66a      	b.n	8008e30 <_strtod_l+0x4c8>
 800915a:	2201      	movs	r2, #1
 800915c:	4214      	tst	r4, r2
 800915e:	d004      	beq.n	800916a <_strtod_l+0x802>
 8009160:	682a      	ldr	r2, [r5, #0]
 8009162:	686b      	ldr	r3, [r5, #4]
 8009164:	f7f9 f932 	bl	80023cc <__aeabi_dmul>
 8009168:	2301      	movs	r3, #1
 800916a:	1064      	asrs	r4, r4, #1
 800916c:	3508      	adds	r5, #8
 800916e:	e6ed      	b.n	8008f4c <_strtod_l+0x5e4>
 8009170:	2101      	movs	r1, #1
 8009172:	3b20      	subs	r3, #32
 8009174:	4249      	negs	r1, r1
 8009176:	4099      	lsls	r1, r3
 8009178:	400a      	ands	r2, r1
 800917a:	0017      	movs	r7, r2
 800917c:	e700      	b.n	8008f80 <_strtod_l+0x618>
 800917e:	2201      	movs	r2, #1
 8009180:	4252      	negs	r2, r2
 8009182:	409a      	lsls	r2, r3
 8009184:	4016      	ands	r6, r2
 8009186:	e6fb      	b.n	8008f80 <_strtod_l+0x618>
 8009188:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800918a:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800918c:	1ad2      	subs	r2, r2, r3
 800918e:	4694      	mov	ip, r2
 8009190:	e749      	b.n	8009026 <_strtod_l+0x6be>
 8009192:	493b      	ldr	r1, [pc, #236]	; (8009280 <_strtod_l+0x918>)
 8009194:	1acb      	subs	r3, r1, r3
 8009196:	0001      	movs	r1, r0
 8009198:	4099      	lsls	r1, r3
 800919a:	910c      	str	r1, [sp, #48]	; 0x30
 800919c:	9014      	str	r0, [sp, #80]	; 0x50
 800919e:	e757      	b.n	8009050 <_strtod_l+0x6e8>
 80091a0:	2300      	movs	r3, #0
 80091a2:	930c      	str	r3, [sp, #48]	; 0x30
 80091a4:	e7fa      	b.n	800919c <_strtod_l+0x834>
 80091a6:	9a08      	ldr	r2, [sp, #32]
 80091a8:	9920      	ldr	r1, [sp, #128]	; 0x80
 80091aa:	9804      	ldr	r0, [sp, #16]
 80091ac:	f001 f864 	bl	800a278 <__lshift>
 80091b0:	9020      	str	r0, [sp, #128]	; 0x80
 80091b2:	2800      	cmp	r0, #0
 80091b4:	d183      	bne.n	80090be <_strtod_l+0x756>
 80091b6:	e632      	b.n	8008e1e <_strtod_l+0x4b6>
 80091b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80091ba:	9907      	ldr	r1, [sp, #28]
 80091bc:	9804      	ldr	r0, [sp, #16]
 80091be:	f001 f809 	bl	800a1d4 <__pow5mult>
 80091c2:	9007      	str	r0, [sp, #28]
 80091c4:	2800      	cmp	r0, #0
 80091c6:	d000      	beq.n	80091ca <_strtod_l+0x862>
 80091c8:	e77c      	b.n	80090c4 <_strtod_l+0x75c>
 80091ca:	e628      	b.n	8008e1e <_strtod_l+0x4b6>
 80091cc:	2800      	cmp	r0, #0
 80091ce:	d000      	beq.n	80091d2 <_strtod_l+0x86a>
 80091d0:	e095      	b.n	80092fe <_strtod_l+0x996>
 80091d2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80091d4:	033b      	lsls	r3, r7, #12
 80091d6:	2a00      	cmp	r2, #0
 80091d8:	d024      	beq.n	8009224 <_strtod_l+0x8bc>
 80091da:	492a      	ldr	r1, [pc, #168]	; (8009284 <_strtod_l+0x91c>)
 80091dc:	003a      	movs	r2, r7
 80091de:	0b1b      	lsrs	r3, r3, #12
 80091e0:	428b      	cmp	r3, r1
 80091e2:	d15e      	bne.n	80092a2 <_strtod_l+0x93a>
 80091e4:	9b06      	ldr	r3, [sp, #24]
 80091e6:	3801      	subs	r0, #1
 80091e8:	46b4      	mov	ip, r6
 80091ea:	0001      	movs	r1, r0
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d00a      	beq.n	8009206 <_strtod_l+0x89e>
 80091f0:	25d4      	movs	r5, #212	; 0xd4
 80091f2:	4b22      	ldr	r3, [pc, #136]	; (800927c <_strtod_l+0x914>)
 80091f4:	04ed      	lsls	r5, r5, #19
 80091f6:	403b      	ands	r3, r7
 80091f8:	42ab      	cmp	r3, r5
 80091fa:	d804      	bhi.n	8009206 <_strtod_l+0x89e>
 80091fc:	316c      	adds	r1, #108	; 0x6c
 80091fe:	0d1b      	lsrs	r3, r3, #20
 8009200:	1acb      	subs	r3, r1, r3
 8009202:	0001      	movs	r1, r0
 8009204:	4099      	lsls	r1, r3
 8009206:	4561      	cmp	r1, ip
 8009208:	d14b      	bne.n	80092a2 <_strtod_l+0x93a>
 800920a:	4b1f      	ldr	r3, [pc, #124]	; (8009288 <_strtod_l+0x920>)
 800920c:	429a      	cmp	r2, r3
 800920e:	d102      	bne.n	8009216 <_strtod_l+0x8ae>
 8009210:	1c4b      	adds	r3, r1, #1
 8009212:	d100      	bne.n	8009216 <_strtod_l+0x8ae>
 8009214:	e603      	b.n	8008e1e <_strtod_l+0x4b6>
 8009216:	4b19      	ldr	r3, [pc, #100]	; (800927c <_strtod_l+0x914>)
 8009218:	2600      	movs	r6, #0
 800921a:	401a      	ands	r2, r3
 800921c:	2380      	movs	r3, #128	; 0x80
 800921e:	035b      	lsls	r3, r3, #13
 8009220:	18d7      	adds	r7, r2, r3
 8009222:	e796      	b.n	8009152 <_strtod_l+0x7ea>
 8009224:	2b00      	cmp	r3, #0
 8009226:	d13c      	bne.n	80092a2 <_strtod_l+0x93a>
 8009228:	2e00      	cmp	r6, #0
 800922a:	d13a      	bne.n	80092a2 <_strtod_l+0x93a>
 800922c:	9a06      	ldr	r2, [sp, #24]
 800922e:	4b13      	ldr	r3, [pc, #76]	; (800927c <_strtod_l+0x914>)
 8009230:	2a00      	cmp	r2, #0
 8009232:	d02d      	beq.n	8009290 <_strtod_l+0x928>
 8009234:	001a      	movs	r2, r3
 8009236:	21d6      	movs	r1, #214	; 0xd6
 8009238:	403a      	ands	r2, r7
 800923a:	04c9      	lsls	r1, r1, #19
 800923c:	428a      	cmp	r2, r1
 800923e:	dc27      	bgt.n	8009290 <_strtod_l+0x928>
 8009240:	23dc      	movs	r3, #220	; 0xdc
 8009242:	049b      	lsls	r3, r3, #18
 8009244:	429a      	cmp	r2, r3
 8009246:	dc00      	bgt.n	800924a <_strtod_l+0x8e2>
 8009248:	e658      	b.n	8008efc <_strtod_l+0x594>
 800924a:	4b10      	ldr	r3, [pc, #64]	; (800928c <_strtod_l+0x924>)
 800924c:	0030      	movs	r0, r6
 800924e:	9311      	str	r3, [sp, #68]	; 0x44
 8009250:	2300      	movs	r3, #0
 8009252:	9310      	str	r3, [sp, #64]	; 0x40
 8009254:	0039      	movs	r1, r7
 8009256:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009258:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800925a:	f7f9 f8b7 	bl	80023cc <__aeabi_dmul>
 800925e:	0006      	movs	r6, r0
 8009260:	1e0f      	subs	r7, r1, #0
 8009262:	d000      	beq.n	8009266 <_strtod_l+0x8fe>
 8009264:	e5e4      	b.n	8008e30 <_strtod_l+0x4c8>
 8009266:	2800      	cmp	r0, #0
 8009268:	d000      	beq.n	800926c <_strtod_l+0x904>
 800926a:	e5e1      	b.n	8008e30 <_strtod_l+0x4c8>
 800926c:	2322      	movs	r3, #34	; 0x22
 800926e:	9a04      	ldr	r2, [sp, #16]
 8009270:	6013      	str	r3, [r2, #0]
 8009272:	e5dd      	b.n	8008e30 <_strtod_l+0x4c8>
 8009274:	0800c300 	.word	0x0800c300
 8009278:	fffffc02 	.word	0xfffffc02
 800927c:	7ff00000 	.word	0x7ff00000
 8009280:	fffffbe2 	.word	0xfffffbe2
 8009284:	000fffff 	.word	0x000fffff
 8009288:	7fefffff 	.word	0x7fefffff
 800928c:	39500000 	.word	0x39500000
 8009290:	2601      	movs	r6, #1
 8009292:	4aa9      	ldr	r2, [pc, #676]	; (8009538 <_strtod_l+0xbd0>)
 8009294:	403b      	ands	r3, r7
 8009296:	189b      	adds	r3, r3, r2
 8009298:	4aa8      	ldr	r2, [pc, #672]	; (800953c <_strtod_l+0xbd4>)
 800929a:	4276      	negs	r6, r6
 800929c:	431a      	orrs	r2, r3
 800929e:	0017      	movs	r7, r2
 80092a0:	e757      	b.n	8009152 <_strtod_l+0x7ea>
 80092a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d013      	beq.n	80092d0 <_strtod_l+0x968>
 80092a8:	423b      	tst	r3, r7
 80092aa:	d100      	bne.n	80092ae <_strtod_l+0x946>
 80092ac:	e751      	b.n	8009152 <_strtod_l+0x7ea>
 80092ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80092b0:	9a06      	ldr	r2, [sp, #24]
 80092b2:	0030      	movs	r0, r6
 80092b4:	0039      	movs	r1, r7
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d00f      	beq.n	80092da <_strtod_l+0x972>
 80092ba:	f7ff fb3d 	bl	8008938 <sulp>
 80092be:	0002      	movs	r2, r0
 80092c0:	000b      	movs	r3, r1
 80092c2:	980e      	ldr	r0, [sp, #56]	; 0x38
 80092c4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80092c6:	f7f8 f93d 	bl	8001544 <__aeabi_dadd>
 80092ca:	0006      	movs	r6, r0
 80092cc:	000f      	movs	r7, r1
 80092ce:	e740      	b.n	8009152 <_strtod_l+0x7ea>
 80092d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80092d2:	4233      	tst	r3, r6
 80092d4:	d100      	bne.n	80092d8 <_strtod_l+0x970>
 80092d6:	e73c      	b.n	8009152 <_strtod_l+0x7ea>
 80092d8:	e7e9      	b.n	80092ae <_strtod_l+0x946>
 80092da:	f7ff fb2d 	bl	8008938 <sulp>
 80092de:	0002      	movs	r2, r0
 80092e0:	000b      	movs	r3, r1
 80092e2:	980e      	ldr	r0, [sp, #56]	; 0x38
 80092e4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80092e6:	f7f9 faf1 	bl	80028cc <__aeabi_dsub>
 80092ea:	2200      	movs	r2, #0
 80092ec:	2300      	movs	r3, #0
 80092ee:	0006      	movs	r6, r0
 80092f0:	000f      	movs	r7, r1
 80092f2:	f7f7 f8b5 	bl	8000460 <__aeabi_dcmpeq>
 80092f6:	2800      	cmp	r0, #0
 80092f8:	d000      	beq.n	80092fc <_strtod_l+0x994>
 80092fa:	e5ff      	b.n	8008efc <_strtod_l+0x594>
 80092fc:	e729      	b.n	8009152 <_strtod_l+0x7ea>
 80092fe:	9905      	ldr	r1, [sp, #20]
 8009300:	0020      	movs	r0, r4
 8009302:	f001 f94d 	bl	800a5a0 <__ratio>
 8009306:	2380      	movs	r3, #128	; 0x80
 8009308:	2200      	movs	r2, #0
 800930a:	05db      	lsls	r3, r3, #23
 800930c:	9008      	str	r0, [sp, #32]
 800930e:	9109      	str	r1, [sp, #36]	; 0x24
 8009310:	f7f7 f8b6 	bl	8000480 <__aeabi_dcmple>
 8009314:	2800      	cmp	r0, #0
 8009316:	d075      	beq.n	8009404 <_strtod_l+0xa9c>
 8009318:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800931a:	2b00      	cmp	r3, #0
 800931c:	d043      	beq.n	80093a6 <_strtod_l+0xa3e>
 800931e:	2200      	movs	r2, #0
 8009320:	4b87      	ldr	r3, [pc, #540]	; (8009540 <_strtod_l+0xbd8>)
 8009322:	920c      	str	r2, [sp, #48]	; 0x30
 8009324:	930d      	str	r3, [sp, #52]	; 0x34
 8009326:	4b86      	ldr	r3, [pc, #536]	; (8009540 <_strtod_l+0xbd8>)
 8009328:	9308      	str	r3, [sp, #32]
 800932a:	4b86      	ldr	r3, [pc, #536]	; (8009544 <_strtod_l+0xbdc>)
 800932c:	403b      	ands	r3, r7
 800932e:	9314      	str	r3, [sp, #80]	; 0x50
 8009330:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009332:	4b85      	ldr	r3, [pc, #532]	; (8009548 <_strtod_l+0xbe0>)
 8009334:	429a      	cmp	r2, r3
 8009336:	d000      	beq.n	800933a <_strtod_l+0x9d2>
 8009338:	e0b1      	b.n	800949e <_strtod_l+0xb36>
 800933a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800933c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800933e:	9210      	str	r2, [sp, #64]	; 0x40
 8009340:	9311      	str	r3, [sp, #68]	; 0x44
 8009342:	4b82      	ldr	r3, [pc, #520]	; (800954c <_strtod_l+0xbe4>)
 8009344:	0030      	movs	r0, r6
 8009346:	18ff      	adds	r7, r7, r3
 8009348:	0039      	movs	r1, r7
 800934a:	f001 f863 	bl	800a414 <__ulp>
 800934e:	0002      	movs	r2, r0
 8009350:	000b      	movs	r3, r1
 8009352:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009354:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009356:	f7f9 f839 	bl	80023cc <__aeabi_dmul>
 800935a:	0032      	movs	r2, r6
 800935c:	003b      	movs	r3, r7
 800935e:	f7f8 f8f1 	bl	8001544 <__aeabi_dadd>
 8009362:	4a78      	ldr	r2, [pc, #480]	; (8009544 <_strtod_l+0xbdc>)
 8009364:	4b7a      	ldr	r3, [pc, #488]	; (8009550 <_strtod_l+0xbe8>)
 8009366:	0006      	movs	r6, r0
 8009368:	400a      	ands	r2, r1
 800936a:	429a      	cmp	r2, r3
 800936c:	d962      	bls.n	8009434 <_strtod_l+0xacc>
 800936e:	4b79      	ldr	r3, [pc, #484]	; (8009554 <_strtod_l+0xbec>)
 8009370:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009372:	429a      	cmp	r2, r3
 8009374:	d103      	bne.n	800937e <_strtod_l+0xa16>
 8009376:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009378:	3301      	adds	r3, #1
 800937a:	d100      	bne.n	800937e <_strtod_l+0xa16>
 800937c:	e54f      	b.n	8008e1e <_strtod_l+0x4b6>
 800937e:	2601      	movs	r6, #1
 8009380:	4f74      	ldr	r7, [pc, #464]	; (8009554 <_strtod_l+0xbec>)
 8009382:	4276      	negs	r6, r6
 8009384:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009386:	9804      	ldr	r0, [sp, #16]
 8009388:	f000 fdae 	bl	8009ee8 <_Bfree>
 800938c:	9907      	ldr	r1, [sp, #28]
 800938e:	9804      	ldr	r0, [sp, #16]
 8009390:	f000 fdaa 	bl	8009ee8 <_Bfree>
 8009394:	9905      	ldr	r1, [sp, #20]
 8009396:	9804      	ldr	r0, [sp, #16]
 8009398:	f000 fda6 	bl	8009ee8 <_Bfree>
 800939c:	0021      	movs	r1, r4
 800939e:	9804      	ldr	r0, [sp, #16]
 80093a0:	f000 fda2 	bl	8009ee8 <_Bfree>
 80093a4:	e60d      	b.n	8008fc2 <_strtod_l+0x65a>
 80093a6:	2e00      	cmp	r6, #0
 80093a8:	d11d      	bne.n	80093e6 <_strtod_l+0xa7e>
 80093aa:	033b      	lsls	r3, r7, #12
 80093ac:	d120      	bne.n	80093f0 <_strtod_l+0xa88>
 80093ae:	9808      	ldr	r0, [sp, #32]
 80093b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80093b2:	2200      	movs	r2, #0
 80093b4:	4b62      	ldr	r3, [pc, #392]	; (8009540 <_strtod_l+0xbd8>)
 80093b6:	f7f7 f859 	bl	800046c <__aeabi_dcmplt>
 80093ba:	2800      	cmp	r0, #0
 80093bc:	d11e      	bne.n	80093fc <_strtod_l+0xa94>
 80093be:	9808      	ldr	r0, [sp, #32]
 80093c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80093c2:	2200      	movs	r2, #0
 80093c4:	4b64      	ldr	r3, [pc, #400]	; (8009558 <_strtod_l+0xbf0>)
 80093c6:	f7f9 f801 	bl	80023cc <__aeabi_dmul>
 80093ca:	0005      	movs	r5, r0
 80093cc:	9108      	str	r1, [sp, #32]
 80093ce:	2280      	movs	r2, #128	; 0x80
 80093d0:	0612      	lsls	r2, r2, #24
 80093d2:	4694      	mov	ip, r2
 80093d4:	9b08      	ldr	r3, [sp, #32]
 80093d6:	951c      	str	r5, [sp, #112]	; 0x70
 80093d8:	4463      	add	r3, ip
 80093da:	931d      	str	r3, [sp, #116]	; 0x74
 80093dc:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80093de:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80093e0:	920c      	str	r2, [sp, #48]	; 0x30
 80093e2:	930d      	str	r3, [sp, #52]	; 0x34
 80093e4:	e7a1      	b.n	800932a <_strtod_l+0x9c2>
 80093e6:	2e01      	cmp	r6, #1
 80093e8:	d102      	bne.n	80093f0 <_strtod_l+0xa88>
 80093ea:	2f00      	cmp	r7, #0
 80093ec:	d100      	bne.n	80093f0 <_strtod_l+0xa88>
 80093ee:	e585      	b.n	8008efc <_strtod_l+0x594>
 80093f0:	2200      	movs	r2, #0
 80093f2:	4b5a      	ldr	r3, [pc, #360]	; (800955c <_strtod_l+0xbf4>)
 80093f4:	2500      	movs	r5, #0
 80093f6:	920c      	str	r2, [sp, #48]	; 0x30
 80093f8:	930d      	str	r3, [sp, #52]	; 0x34
 80093fa:	e794      	b.n	8009326 <_strtod_l+0x9be>
 80093fc:	4b56      	ldr	r3, [pc, #344]	; (8009558 <_strtod_l+0xbf0>)
 80093fe:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009400:	9308      	str	r3, [sp, #32]
 8009402:	e7e4      	b.n	80093ce <_strtod_l+0xa66>
 8009404:	4b54      	ldr	r3, [pc, #336]	; (8009558 <_strtod_l+0xbf0>)
 8009406:	9808      	ldr	r0, [sp, #32]
 8009408:	9909      	ldr	r1, [sp, #36]	; 0x24
 800940a:	2200      	movs	r2, #0
 800940c:	f7f8 ffde 	bl	80023cc <__aeabi_dmul>
 8009410:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009412:	0005      	movs	r5, r0
 8009414:	9108      	str	r1, [sp, #32]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d107      	bne.n	800942a <_strtod_l+0xac2>
 800941a:	2380      	movs	r3, #128	; 0x80
 800941c:	061b      	lsls	r3, r3, #24
 800941e:	18cb      	adds	r3, r1, r3
 8009420:	9016      	str	r0, [sp, #88]	; 0x58
 8009422:	9317      	str	r3, [sp, #92]	; 0x5c
 8009424:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009426:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009428:	e7da      	b.n	80093e0 <_strtod_l+0xa78>
 800942a:	0002      	movs	r2, r0
 800942c:	9b08      	ldr	r3, [sp, #32]
 800942e:	9216      	str	r2, [sp, #88]	; 0x58
 8009430:	9317      	str	r3, [sp, #92]	; 0x5c
 8009432:	e7f7      	b.n	8009424 <_strtod_l+0xabc>
 8009434:	23d4      	movs	r3, #212	; 0xd4
 8009436:	049b      	lsls	r3, r3, #18
 8009438:	18cf      	adds	r7, r1, r3
 800943a:	9b06      	ldr	r3, [sp, #24]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d1a1      	bne.n	8009384 <_strtod_l+0xa1c>
 8009440:	4b40      	ldr	r3, [pc, #256]	; (8009544 <_strtod_l+0xbdc>)
 8009442:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009444:	970c      	str	r7, [sp, #48]	; 0x30
 8009446:	403b      	ands	r3, r7
 8009448:	429a      	cmp	r2, r3
 800944a:	d19b      	bne.n	8009384 <_strtod_l+0xa1c>
 800944c:	9908      	ldr	r1, [sp, #32]
 800944e:	0028      	movs	r0, r5
 8009450:	f7f9 fd72 	bl	8002f38 <__aeabi_d2iz>
 8009454:	f7f9 fda4 	bl	8002fa0 <__aeabi_i2d>
 8009458:	000b      	movs	r3, r1
 800945a:	0002      	movs	r2, r0
 800945c:	9908      	ldr	r1, [sp, #32]
 800945e:	0028      	movs	r0, r5
 8009460:	f7f9 fa34 	bl	80028cc <__aeabi_dsub>
 8009464:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009466:	9008      	str	r0, [sp, #32]
 8009468:	9109      	str	r1, [sp, #36]	; 0x24
 800946a:	2b00      	cmp	r3, #0
 800946c:	d104      	bne.n	8009478 <_strtod_l+0xb10>
 800946e:	2e00      	cmp	r6, #0
 8009470:	d102      	bne.n	8009478 <_strtod_l+0xb10>
 8009472:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009474:	031b      	lsls	r3, r3, #12
 8009476:	d058      	beq.n	800952a <_strtod_l+0xbc2>
 8009478:	9808      	ldr	r0, [sp, #32]
 800947a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800947c:	4a38      	ldr	r2, [pc, #224]	; (8009560 <_strtod_l+0xbf8>)
 800947e:	4b39      	ldr	r3, [pc, #228]	; (8009564 <_strtod_l+0xbfc>)
 8009480:	f7f6 fff4 	bl	800046c <__aeabi_dcmplt>
 8009484:	2800      	cmp	r0, #0
 8009486:	d000      	beq.n	800948a <_strtod_l+0xb22>
 8009488:	e4d2      	b.n	8008e30 <_strtod_l+0x4c8>
 800948a:	9808      	ldr	r0, [sp, #32]
 800948c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800948e:	4a36      	ldr	r2, [pc, #216]	; (8009568 <_strtod_l+0xc00>)
 8009490:	4b31      	ldr	r3, [pc, #196]	; (8009558 <_strtod_l+0xbf0>)
 8009492:	f7f6 ffff 	bl	8000494 <__aeabi_dcmpgt>
 8009496:	2800      	cmp	r0, #0
 8009498:	d100      	bne.n	800949c <_strtod_l+0xb34>
 800949a:	e773      	b.n	8009384 <_strtod_l+0xa1c>
 800949c:	e4c8      	b.n	8008e30 <_strtod_l+0x4c8>
 800949e:	9b06      	ldr	r3, [sp, #24]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d02a      	beq.n	80094fa <_strtod_l+0xb92>
 80094a4:	23d4      	movs	r3, #212	; 0xd4
 80094a6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80094a8:	04db      	lsls	r3, r3, #19
 80094aa:	429a      	cmp	r2, r3
 80094ac:	d825      	bhi.n	80094fa <_strtod_l+0xb92>
 80094ae:	4a2f      	ldr	r2, [pc, #188]	; (800956c <_strtod_l+0xc04>)
 80094b0:	4b2f      	ldr	r3, [pc, #188]	; (8009570 <_strtod_l+0xc08>)
 80094b2:	0028      	movs	r0, r5
 80094b4:	9908      	ldr	r1, [sp, #32]
 80094b6:	f7f6 ffe3 	bl	8000480 <__aeabi_dcmple>
 80094ba:	2800      	cmp	r0, #0
 80094bc:	d016      	beq.n	80094ec <_strtod_l+0xb84>
 80094be:	0028      	movs	r0, r5
 80094c0:	9908      	ldr	r1, [sp, #32]
 80094c2:	f7f7 f86d 	bl	80005a0 <__aeabi_d2uiz>
 80094c6:	2800      	cmp	r0, #0
 80094c8:	d100      	bne.n	80094cc <_strtod_l+0xb64>
 80094ca:	3001      	adds	r0, #1
 80094cc:	f7f9 fdaa 	bl	8003024 <__aeabi_ui2d>
 80094d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094d2:	0005      	movs	r5, r0
 80094d4:	9108      	str	r1, [sp, #32]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d122      	bne.n	8009520 <_strtod_l+0xbb8>
 80094da:	2380      	movs	r3, #128	; 0x80
 80094dc:	061b      	lsls	r3, r3, #24
 80094de:	18cb      	adds	r3, r1, r3
 80094e0:	9018      	str	r0, [sp, #96]	; 0x60
 80094e2:	9319      	str	r3, [sp, #100]	; 0x64
 80094e4:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80094e6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80094e8:	920c      	str	r2, [sp, #48]	; 0x30
 80094ea:	930d      	str	r3, [sp, #52]	; 0x34
 80094ec:	22d6      	movs	r2, #214	; 0xd6
 80094ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094f0:	04d2      	lsls	r2, r2, #19
 80094f2:	189b      	adds	r3, r3, r2
 80094f4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80094f6:	1a9b      	subs	r3, r3, r2
 80094f8:	930d      	str	r3, [sp, #52]	; 0x34
 80094fa:	980e      	ldr	r0, [sp, #56]	; 0x38
 80094fc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80094fe:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009500:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8009502:	f000 ff87 	bl	800a414 <__ulp>
 8009506:	0002      	movs	r2, r0
 8009508:	000b      	movs	r3, r1
 800950a:	0030      	movs	r0, r6
 800950c:	0039      	movs	r1, r7
 800950e:	f7f8 ff5d 	bl	80023cc <__aeabi_dmul>
 8009512:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009514:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009516:	f7f8 f815 	bl	8001544 <__aeabi_dadd>
 800951a:	0006      	movs	r6, r0
 800951c:	000f      	movs	r7, r1
 800951e:	e78c      	b.n	800943a <_strtod_l+0xad2>
 8009520:	0002      	movs	r2, r0
 8009522:	9b08      	ldr	r3, [sp, #32]
 8009524:	9218      	str	r2, [sp, #96]	; 0x60
 8009526:	9319      	str	r3, [sp, #100]	; 0x64
 8009528:	e7dc      	b.n	80094e4 <_strtod_l+0xb7c>
 800952a:	4a0d      	ldr	r2, [pc, #52]	; (8009560 <_strtod_l+0xbf8>)
 800952c:	4b11      	ldr	r3, [pc, #68]	; (8009574 <_strtod_l+0xc0c>)
 800952e:	9808      	ldr	r0, [sp, #32]
 8009530:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009532:	f7f6 ff9b 	bl	800046c <__aeabi_dcmplt>
 8009536:	e7ae      	b.n	8009496 <_strtod_l+0xb2e>
 8009538:	fff00000 	.word	0xfff00000
 800953c:	000fffff 	.word	0x000fffff
 8009540:	3ff00000 	.word	0x3ff00000
 8009544:	7ff00000 	.word	0x7ff00000
 8009548:	7fe00000 	.word	0x7fe00000
 800954c:	fcb00000 	.word	0xfcb00000
 8009550:	7c9fffff 	.word	0x7c9fffff
 8009554:	7fefffff 	.word	0x7fefffff
 8009558:	3fe00000 	.word	0x3fe00000
 800955c:	bff00000 	.word	0xbff00000
 8009560:	94a03595 	.word	0x94a03595
 8009564:	3fdfffff 	.word	0x3fdfffff
 8009568:	35afe535 	.word	0x35afe535
 800956c:	ffc00000 	.word	0xffc00000
 8009570:	41dfffff 	.word	0x41dfffff
 8009574:	3fcfffff 	.word	0x3fcfffff

08009578 <strtod>:
 8009578:	4b06      	ldr	r3, [pc, #24]	; (8009594 <strtod+0x1c>)
 800957a:	b510      	push	{r4, lr}
 800957c:	0004      	movs	r4, r0
 800957e:	6818      	ldr	r0, [r3, #0]
 8009580:	000a      	movs	r2, r1
 8009582:	6a03      	ldr	r3, [r0, #32]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d100      	bne.n	800958a <strtod+0x12>
 8009588:	4b03      	ldr	r3, [pc, #12]	; (8009598 <strtod+0x20>)
 800958a:	0021      	movs	r1, r4
 800958c:	f7ff f9ec 	bl	8008968 <_strtod_l>
 8009590:	bd10      	pop	{r4, pc}
 8009592:	46c0      	nop			; (mov r8, r8)
 8009594:	20000008 	.word	0x20000008
 8009598:	2000006c 	.word	0x2000006c

0800959c <strtok>:
 800959c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800959e:	4b12      	ldr	r3, [pc, #72]	; (80095e8 <strtok+0x4c>)
 80095a0:	0006      	movs	r6, r0
 80095a2:	681d      	ldr	r5, [r3, #0]
 80095a4:	000f      	movs	r7, r1
 80095a6:	6dac      	ldr	r4, [r5, #88]	; 0x58
 80095a8:	2c00      	cmp	r4, #0
 80095aa:	d116      	bne.n	80095da <strtok+0x3e>
 80095ac:	2050      	movs	r0, #80	; 0x50
 80095ae:	f7ff f8b5 	bl	800871c <malloc>
 80095b2:	65a8      	str	r0, [r5, #88]	; 0x58
 80095b4:	6004      	str	r4, [r0, #0]
 80095b6:	6044      	str	r4, [r0, #4]
 80095b8:	6084      	str	r4, [r0, #8]
 80095ba:	60c4      	str	r4, [r0, #12]
 80095bc:	6104      	str	r4, [r0, #16]
 80095be:	6144      	str	r4, [r0, #20]
 80095c0:	6184      	str	r4, [r0, #24]
 80095c2:	6284      	str	r4, [r0, #40]	; 0x28
 80095c4:	62c4      	str	r4, [r0, #44]	; 0x2c
 80095c6:	6304      	str	r4, [r0, #48]	; 0x30
 80095c8:	6344      	str	r4, [r0, #52]	; 0x34
 80095ca:	6384      	str	r4, [r0, #56]	; 0x38
 80095cc:	63c4      	str	r4, [r0, #60]	; 0x3c
 80095ce:	6404      	str	r4, [r0, #64]	; 0x40
 80095d0:	6444      	str	r4, [r0, #68]	; 0x44
 80095d2:	6484      	str	r4, [r0, #72]	; 0x48
 80095d4:	64c4      	str	r4, [r0, #76]	; 0x4c
 80095d6:	7704      	strb	r4, [r0, #28]
 80095d8:	6244      	str	r4, [r0, #36]	; 0x24
 80095da:	6daa      	ldr	r2, [r5, #88]	; 0x58
 80095dc:	0039      	movs	r1, r7
 80095de:	0030      	movs	r0, r6
 80095e0:	2301      	movs	r3, #1
 80095e2:	f000 f803 	bl	80095ec <__strtok_r>
 80095e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095e8:	20000008 	.word	0x20000008

080095ec <__strtok_r>:
 80095ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80095ee:	2800      	cmp	r0, #0
 80095f0:	d104      	bne.n	80095fc <__strtok_r+0x10>
 80095f2:	6810      	ldr	r0, [r2, #0]
 80095f4:	2800      	cmp	r0, #0
 80095f6:	d101      	bne.n	80095fc <__strtok_r+0x10>
 80095f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095fa:	0020      	movs	r0, r4
 80095fc:	000e      	movs	r6, r1
 80095fe:	7805      	ldrb	r5, [r0, #0]
 8009600:	1c44      	adds	r4, r0, #1
 8009602:	7837      	ldrb	r7, [r6, #0]
 8009604:	2f00      	cmp	r7, #0
 8009606:	d104      	bne.n	8009612 <__strtok_r+0x26>
 8009608:	2d00      	cmp	r5, #0
 800960a:	d110      	bne.n	800962e <__strtok_r+0x42>
 800960c:	6015      	str	r5, [r2, #0]
 800960e:	0028      	movs	r0, r5
 8009610:	e7f2      	b.n	80095f8 <__strtok_r+0xc>
 8009612:	3601      	adds	r6, #1
 8009614:	42bd      	cmp	r5, r7
 8009616:	d1f4      	bne.n	8009602 <__strtok_r+0x16>
 8009618:	2b00      	cmp	r3, #0
 800961a:	d1ee      	bne.n	80095fa <__strtok_r+0xe>
 800961c:	6014      	str	r4, [r2, #0]
 800961e:	7003      	strb	r3, [r0, #0]
 8009620:	e7ea      	b.n	80095f8 <__strtok_r+0xc>
 8009622:	0033      	movs	r3, r6
 8009624:	e00e      	b.n	8009644 <__strtok_r+0x58>
 8009626:	3501      	adds	r5, #1
 8009628:	001c      	movs	r4, r3
 800962a:	2f00      	cmp	r7, #0
 800962c:	d102      	bne.n	8009634 <__strtok_r+0x48>
 800962e:	000d      	movs	r5, r1
 8009630:	7826      	ldrb	r6, [r4, #0]
 8009632:	1c63      	adds	r3, r4, #1
 8009634:	782f      	ldrb	r7, [r5, #0]
 8009636:	42be      	cmp	r6, r7
 8009638:	d1f5      	bne.n	8009626 <__strtok_r+0x3a>
 800963a:	2e00      	cmp	r6, #0
 800963c:	d0f1      	beq.n	8009622 <__strtok_r+0x36>
 800963e:	2400      	movs	r4, #0
 8009640:	1e59      	subs	r1, r3, #1
 8009642:	700c      	strb	r4, [r1, #0]
 8009644:	6013      	str	r3, [r2, #0]
 8009646:	e7d7      	b.n	80095f8 <__strtok_r+0xc>

08009648 <_strtol_l.isra.0>:
 8009648:	b5f0      	push	{r4, r5, r6, r7, lr}
 800964a:	001f      	movs	r7, r3
 800964c:	000e      	movs	r6, r1
 800964e:	b087      	sub	sp, #28
 8009650:	9005      	str	r0, [sp, #20]
 8009652:	9103      	str	r1, [sp, #12]
 8009654:	9202      	str	r2, [sp, #8]
 8009656:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009658:	7834      	ldrb	r4, [r6, #0]
 800965a:	f000 fbf4 	bl	8009e46 <__locale_ctype_ptr_l>
 800965e:	2208      	movs	r2, #8
 8009660:	1900      	adds	r0, r0, r4
 8009662:	7843      	ldrb	r3, [r0, #1]
 8009664:	1c75      	adds	r5, r6, #1
 8009666:	4013      	ands	r3, r2
 8009668:	d10c      	bne.n	8009684 <_strtol_l.isra.0+0x3c>
 800966a:	2c2d      	cmp	r4, #45	; 0x2d
 800966c:	d10c      	bne.n	8009688 <_strtol_l.isra.0+0x40>
 800966e:	3301      	adds	r3, #1
 8009670:	782c      	ldrb	r4, [r5, #0]
 8009672:	9301      	str	r3, [sp, #4]
 8009674:	1cb5      	adds	r5, r6, #2
 8009676:	2f00      	cmp	r7, #0
 8009678:	d00c      	beq.n	8009694 <_strtol_l.isra.0+0x4c>
 800967a:	2f10      	cmp	r7, #16
 800967c:	d114      	bne.n	80096a8 <_strtol_l.isra.0+0x60>
 800967e:	2c30      	cmp	r4, #48	; 0x30
 8009680:	d00a      	beq.n	8009698 <_strtol_l.isra.0+0x50>
 8009682:	e011      	b.n	80096a8 <_strtol_l.isra.0+0x60>
 8009684:	002e      	movs	r6, r5
 8009686:	e7e6      	b.n	8009656 <_strtol_l.isra.0+0xe>
 8009688:	9301      	str	r3, [sp, #4]
 800968a:	2c2b      	cmp	r4, #43	; 0x2b
 800968c:	d1f3      	bne.n	8009676 <_strtol_l.isra.0+0x2e>
 800968e:	782c      	ldrb	r4, [r5, #0]
 8009690:	1cb5      	adds	r5, r6, #2
 8009692:	e7f0      	b.n	8009676 <_strtol_l.isra.0+0x2e>
 8009694:	2c30      	cmp	r4, #48	; 0x30
 8009696:	d12f      	bne.n	80096f8 <_strtol_l.isra.0+0xb0>
 8009698:	2220      	movs	r2, #32
 800969a:	782b      	ldrb	r3, [r5, #0]
 800969c:	4393      	bics	r3, r2
 800969e:	2b58      	cmp	r3, #88	; 0x58
 80096a0:	d151      	bne.n	8009746 <_strtol_l.isra.0+0xfe>
 80096a2:	2710      	movs	r7, #16
 80096a4:	786c      	ldrb	r4, [r5, #1]
 80096a6:	3502      	adds	r5, #2
 80096a8:	9b01      	ldr	r3, [sp, #4]
 80096aa:	4a29      	ldr	r2, [pc, #164]	; (8009750 <_strtol_l.isra.0+0x108>)
 80096ac:	0039      	movs	r1, r7
 80096ae:	189e      	adds	r6, r3, r2
 80096b0:	0030      	movs	r0, r6
 80096b2:	f7f6 fdd5 	bl	8000260 <__aeabi_uidivmod>
 80096b6:	0030      	movs	r0, r6
 80096b8:	9104      	str	r1, [sp, #16]
 80096ba:	0039      	movs	r1, r7
 80096bc:	f7f6 fd4a 	bl	8000154 <__udivsi3>
 80096c0:	2101      	movs	r1, #1
 80096c2:	2300      	movs	r3, #0
 80096c4:	4249      	negs	r1, r1
 80096c6:	0002      	movs	r2, r0
 80096c8:	468c      	mov	ip, r1
 80096ca:	0018      	movs	r0, r3
 80096cc:	0021      	movs	r1, r4
 80096ce:	3930      	subs	r1, #48	; 0x30
 80096d0:	2909      	cmp	r1, #9
 80096d2:	d813      	bhi.n	80096fc <_strtol_l.isra.0+0xb4>
 80096d4:	000c      	movs	r4, r1
 80096d6:	42a7      	cmp	r7, r4
 80096d8:	dd1c      	ble.n	8009714 <_strtol_l.isra.0+0xcc>
 80096da:	1c59      	adds	r1, r3, #1
 80096dc:	d009      	beq.n	80096f2 <_strtol_l.isra.0+0xaa>
 80096de:	4663      	mov	r3, ip
 80096e0:	4282      	cmp	r2, r0
 80096e2:	d306      	bcc.n	80096f2 <_strtol_l.isra.0+0xaa>
 80096e4:	d102      	bne.n	80096ec <_strtol_l.isra.0+0xa4>
 80096e6:	9904      	ldr	r1, [sp, #16]
 80096e8:	42a1      	cmp	r1, r4
 80096ea:	db02      	blt.n	80096f2 <_strtol_l.isra.0+0xaa>
 80096ec:	2301      	movs	r3, #1
 80096ee:	4378      	muls	r0, r7
 80096f0:	1820      	adds	r0, r4, r0
 80096f2:	782c      	ldrb	r4, [r5, #0]
 80096f4:	3501      	adds	r5, #1
 80096f6:	e7e9      	b.n	80096cc <_strtol_l.isra.0+0x84>
 80096f8:	270a      	movs	r7, #10
 80096fa:	e7d5      	b.n	80096a8 <_strtol_l.isra.0+0x60>
 80096fc:	0021      	movs	r1, r4
 80096fe:	3941      	subs	r1, #65	; 0x41
 8009700:	2919      	cmp	r1, #25
 8009702:	d801      	bhi.n	8009708 <_strtol_l.isra.0+0xc0>
 8009704:	3c37      	subs	r4, #55	; 0x37
 8009706:	e7e6      	b.n	80096d6 <_strtol_l.isra.0+0x8e>
 8009708:	0021      	movs	r1, r4
 800970a:	3961      	subs	r1, #97	; 0x61
 800970c:	2919      	cmp	r1, #25
 800970e:	d801      	bhi.n	8009714 <_strtol_l.isra.0+0xcc>
 8009710:	3c57      	subs	r4, #87	; 0x57
 8009712:	e7e0      	b.n	80096d6 <_strtol_l.isra.0+0x8e>
 8009714:	1c5a      	adds	r2, r3, #1
 8009716:	d108      	bne.n	800972a <_strtol_l.isra.0+0xe2>
 8009718:	9a05      	ldr	r2, [sp, #20]
 800971a:	3323      	adds	r3, #35	; 0x23
 800971c:	6013      	str	r3, [r2, #0]
 800971e:	9b02      	ldr	r3, [sp, #8]
 8009720:	0030      	movs	r0, r6
 8009722:	2b00      	cmp	r3, #0
 8009724:	d10b      	bne.n	800973e <_strtol_l.isra.0+0xf6>
 8009726:	b007      	add	sp, #28
 8009728:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800972a:	9a01      	ldr	r2, [sp, #4]
 800972c:	2a00      	cmp	r2, #0
 800972e:	d000      	beq.n	8009732 <_strtol_l.isra.0+0xea>
 8009730:	4240      	negs	r0, r0
 8009732:	9a02      	ldr	r2, [sp, #8]
 8009734:	2a00      	cmp	r2, #0
 8009736:	d0f6      	beq.n	8009726 <_strtol_l.isra.0+0xde>
 8009738:	9a03      	ldr	r2, [sp, #12]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d000      	beq.n	8009740 <_strtol_l.isra.0+0xf8>
 800973e:	1e6a      	subs	r2, r5, #1
 8009740:	9b02      	ldr	r3, [sp, #8]
 8009742:	601a      	str	r2, [r3, #0]
 8009744:	e7ef      	b.n	8009726 <_strtol_l.isra.0+0xde>
 8009746:	2430      	movs	r4, #48	; 0x30
 8009748:	2f00      	cmp	r7, #0
 800974a:	d1ad      	bne.n	80096a8 <_strtol_l.isra.0+0x60>
 800974c:	3708      	adds	r7, #8
 800974e:	e7ab      	b.n	80096a8 <_strtol_l.isra.0+0x60>
 8009750:	7fffffff 	.word	0x7fffffff

08009754 <strtol>:
 8009754:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009756:	0013      	movs	r3, r2
 8009758:	4a06      	ldr	r2, [pc, #24]	; (8009774 <strtol+0x20>)
 800975a:	0005      	movs	r5, r0
 800975c:	6810      	ldr	r0, [r2, #0]
 800975e:	6a04      	ldr	r4, [r0, #32]
 8009760:	2c00      	cmp	r4, #0
 8009762:	d100      	bne.n	8009766 <strtol+0x12>
 8009764:	4c04      	ldr	r4, [pc, #16]	; (8009778 <strtol+0x24>)
 8009766:	000a      	movs	r2, r1
 8009768:	9400      	str	r4, [sp, #0]
 800976a:	0029      	movs	r1, r5
 800976c:	f7ff ff6c 	bl	8009648 <_strtol_l.isra.0>
 8009770:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 8009772:	46c0      	nop			; (mov r8, r8)
 8009774:	20000008 	.word	0x20000008
 8009778:	2000006c 	.word	0x2000006c

0800977c <__utoa>:
 800977c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800977e:	0017      	movs	r7, r2
 8009780:	b08f      	sub	sp, #60	; 0x3c
 8009782:	2225      	movs	r2, #37	; 0x25
 8009784:	0006      	movs	r6, r0
 8009786:	000d      	movs	r5, r1
 8009788:	a804      	add	r0, sp, #16
 800978a:	4918      	ldr	r1, [pc, #96]	; (80097ec <__utoa+0x70>)
 800978c:	f7fe ffda 	bl	8008744 <memcpy>
 8009790:	aa04      	add	r2, sp, #16
 8009792:	1ebb      	subs	r3, r7, #2
 8009794:	2400      	movs	r4, #0
 8009796:	9203      	str	r2, [sp, #12]
 8009798:	2b22      	cmp	r3, #34	; 0x22
 800979a:	d905      	bls.n	80097a8 <__utoa+0x2c>
 800979c:	702c      	strb	r4, [r5, #0]
 800979e:	0025      	movs	r5, r4
 80097a0:	0028      	movs	r0, r5
 80097a2:	b00f      	add	sp, #60	; 0x3c
 80097a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097a6:	9c01      	ldr	r4, [sp, #4]
 80097a8:	1c63      	adds	r3, r4, #1
 80097aa:	9301      	str	r3, [sp, #4]
 80097ac:	18eb      	adds	r3, r5, r3
 80097ae:	9300      	str	r3, [sp, #0]
 80097b0:	0030      	movs	r0, r6
 80097b2:	3b01      	subs	r3, #1
 80097b4:	0039      	movs	r1, r7
 80097b6:	9302      	str	r3, [sp, #8]
 80097b8:	f7f6 fd52 	bl	8000260 <__aeabi_uidivmod>
 80097bc:	9b03      	ldr	r3, [sp, #12]
 80097be:	9a02      	ldr	r2, [sp, #8]
 80097c0:	5c5b      	ldrb	r3, [r3, r1]
 80097c2:	0030      	movs	r0, r6
 80097c4:	7013      	strb	r3, [r2, #0]
 80097c6:	0039      	movs	r1, r7
 80097c8:	f7f6 fcc4 	bl	8000154 <__udivsi3>
 80097cc:	1e06      	subs	r6, r0, #0
 80097ce:	d1ea      	bne.n	80097a6 <__utoa+0x2a>
 80097d0:	9b00      	ldr	r3, [sp, #0]
 80097d2:	7018      	strb	r0, [r3, #0]
 80097d4:	002b      	movs	r3, r5
 80097d6:	1b5a      	subs	r2, r3, r5
 80097d8:	4294      	cmp	r4, r2
 80097da:	dde1      	ble.n	80097a0 <__utoa+0x24>
 80097dc:	781a      	ldrb	r2, [r3, #0]
 80097de:	5d29      	ldrb	r1, [r5, r4]
 80097e0:	7019      	strb	r1, [r3, #0]
 80097e2:	552a      	strb	r2, [r5, r4]
 80097e4:	3301      	adds	r3, #1
 80097e6:	3c01      	subs	r4, #1
 80097e8:	e7f5      	b.n	80097d6 <__utoa+0x5a>
 80097ea:	46c0      	nop			; (mov r8, r8)
 80097ec:	0800c328 	.word	0x0800c328

080097f0 <rshift>:
 80097f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80097f2:	0006      	movs	r6, r0
 80097f4:	6905      	ldr	r5, [r0, #16]
 80097f6:	3614      	adds	r6, #20
 80097f8:	114b      	asrs	r3, r1, #5
 80097fa:	0034      	movs	r4, r6
 80097fc:	42ab      	cmp	r3, r5
 80097fe:	da1a      	bge.n	8009836 <rshift+0x46>
 8009800:	221f      	movs	r2, #31
 8009802:	00ad      	lsls	r5, r5, #2
 8009804:	009b      	lsls	r3, r3, #2
 8009806:	1975      	adds	r5, r6, r5
 8009808:	18f3      	adds	r3, r6, r3
 800980a:	4011      	ands	r1, r2
 800980c:	d107      	bne.n	800981e <rshift+0x2e>
 800980e:	001a      	movs	r2, r3
 8009810:	0033      	movs	r3, r6
 8009812:	001c      	movs	r4, r3
 8009814:	4295      	cmp	r5, r2
 8009816:	d90e      	bls.n	8009836 <rshift+0x46>
 8009818:	ca02      	ldmia	r2!, {r1}
 800981a:	c302      	stmia	r3!, {r1}
 800981c:	e7f9      	b.n	8009812 <rshift+0x22>
 800981e:	cb04      	ldmia	r3!, {r2}
 8009820:	2720      	movs	r7, #32
 8009822:	40ca      	lsrs	r2, r1
 8009824:	46b4      	mov	ip, r6
 8009826:	1a7f      	subs	r7, r7, r1
 8009828:	4664      	mov	r4, ip
 800982a:	429d      	cmp	r5, r3
 800982c:	d809      	bhi.n	8009842 <rshift+0x52>
 800982e:	6022      	str	r2, [r4, #0]
 8009830:	2a00      	cmp	r2, #0
 8009832:	d000      	beq.n	8009836 <rshift+0x46>
 8009834:	3404      	adds	r4, #4
 8009836:	1ba3      	subs	r3, r4, r6
 8009838:	109b      	asrs	r3, r3, #2
 800983a:	6103      	str	r3, [r0, #16]
 800983c:	d100      	bne.n	8009840 <rshift+0x50>
 800983e:	6143      	str	r3, [r0, #20]
 8009840:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009842:	681c      	ldr	r4, [r3, #0]
 8009844:	40bc      	lsls	r4, r7
 8009846:	4322      	orrs	r2, r4
 8009848:	4664      	mov	r4, ip
 800984a:	c404      	stmia	r4!, {r2}
 800984c:	cb04      	ldmia	r3!, {r2}
 800984e:	46a4      	mov	ip, r4
 8009850:	40ca      	lsrs	r2, r1
 8009852:	e7e9      	b.n	8009828 <rshift+0x38>

08009854 <__hexdig_fun>:
 8009854:	0003      	movs	r3, r0
 8009856:	3b30      	subs	r3, #48	; 0x30
 8009858:	2b09      	cmp	r3, #9
 800985a:	d803      	bhi.n	8009864 <__hexdig_fun+0x10>
 800985c:	3820      	subs	r0, #32
 800985e:	b2c3      	uxtb	r3, r0
 8009860:	0018      	movs	r0, r3
 8009862:	4770      	bx	lr
 8009864:	0003      	movs	r3, r0
 8009866:	3b61      	subs	r3, #97	; 0x61
 8009868:	2b05      	cmp	r3, #5
 800986a:	d801      	bhi.n	8009870 <__hexdig_fun+0x1c>
 800986c:	3847      	subs	r0, #71	; 0x47
 800986e:	e7f6      	b.n	800985e <__hexdig_fun+0xa>
 8009870:	0002      	movs	r2, r0
 8009872:	3a41      	subs	r2, #65	; 0x41
 8009874:	2300      	movs	r3, #0
 8009876:	2a05      	cmp	r2, #5
 8009878:	d8f2      	bhi.n	8009860 <__hexdig_fun+0xc>
 800987a:	3827      	subs	r0, #39	; 0x27
 800987c:	e7ef      	b.n	800985e <__hexdig_fun+0xa>

0800987e <__gethex>:
 800987e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009880:	b08d      	sub	sp, #52	; 0x34
 8009882:	9005      	str	r0, [sp, #20]
 8009884:	9814      	ldr	r0, [sp, #80]	; 0x50
 8009886:	9109      	str	r1, [sp, #36]	; 0x24
 8009888:	9202      	str	r2, [sp, #8]
 800988a:	930a      	str	r3, [sp, #40]	; 0x28
 800988c:	f000 fade 	bl	8009e4c <__localeconv_l>
 8009890:	6803      	ldr	r3, [r0, #0]
 8009892:	0018      	movs	r0, r3
 8009894:	9307      	str	r3, [sp, #28]
 8009896:	f7f6 fc37 	bl	8000108 <strlen>
 800989a:	2202      	movs	r2, #2
 800989c:	9b07      	ldr	r3, [sp, #28]
 800989e:	4252      	negs	r2, r2
 80098a0:	181b      	adds	r3, r3, r0
 80098a2:	3b01      	subs	r3, #1
 80098a4:	781b      	ldrb	r3, [r3, #0]
 80098a6:	9004      	str	r0, [sp, #16]
 80098a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80098aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098ac:	6819      	ldr	r1, [r3, #0]
 80098ae:	1c8b      	adds	r3, r1, #2
 80098b0:	1a52      	subs	r2, r2, r1
 80098b2:	18d1      	adds	r1, r2, r3
 80098b4:	9301      	str	r3, [sp, #4]
 80098b6:	9108      	str	r1, [sp, #32]
 80098b8:	9901      	ldr	r1, [sp, #4]
 80098ba:	3301      	adds	r3, #1
 80098bc:	7808      	ldrb	r0, [r1, #0]
 80098be:	2830      	cmp	r0, #48	; 0x30
 80098c0:	d0f7      	beq.n	80098b2 <__gethex+0x34>
 80098c2:	f7ff ffc7 	bl	8009854 <__hexdig_fun>
 80098c6:	1e07      	subs	r7, r0, #0
 80098c8:	d000      	beq.n	80098cc <__gethex+0x4e>
 80098ca:	e06b      	b.n	80099a4 <__gethex+0x126>
 80098cc:	9a04      	ldr	r2, [sp, #16]
 80098ce:	9907      	ldr	r1, [sp, #28]
 80098d0:	9801      	ldr	r0, [sp, #4]
 80098d2:	f000 fed2 	bl	800a67a <strncmp>
 80098d6:	2800      	cmp	r0, #0
 80098d8:	d000      	beq.n	80098dc <__gethex+0x5e>
 80098da:	e06b      	b.n	80099b4 <__gethex+0x136>
 80098dc:	9b01      	ldr	r3, [sp, #4]
 80098de:	9a04      	ldr	r2, [sp, #16]
 80098e0:	189c      	adds	r4, r3, r2
 80098e2:	7820      	ldrb	r0, [r4, #0]
 80098e4:	f7ff ffb6 	bl	8009854 <__hexdig_fun>
 80098e8:	2800      	cmp	r0, #0
 80098ea:	d067      	beq.n	80099bc <__gethex+0x13e>
 80098ec:	9401      	str	r4, [sp, #4]
 80098ee:	9b01      	ldr	r3, [sp, #4]
 80098f0:	7818      	ldrb	r0, [r3, #0]
 80098f2:	2830      	cmp	r0, #48	; 0x30
 80098f4:	d052      	beq.n	800999c <__gethex+0x11e>
 80098f6:	f7ff ffad 	bl	8009854 <__hexdig_fun>
 80098fa:	4243      	negs	r3, r0
 80098fc:	4143      	adcs	r3, r0
 80098fe:	9303      	str	r3, [sp, #12]
 8009900:	2301      	movs	r3, #1
 8009902:	0026      	movs	r6, r4
 8009904:	9308      	str	r3, [sp, #32]
 8009906:	9c01      	ldr	r4, [sp, #4]
 8009908:	7820      	ldrb	r0, [r4, #0]
 800990a:	f7ff ffa3 	bl	8009854 <__hexdig_fun>
 800990e:	2800      	cmp	r0, #0
 8009910:	d14c      	bne.n	80099ac <__gethex+0x12e>
 8009912:	9a04      	ldr	r2, [sp, #16]
 8009914:	9907      	ldr	r1, [sp, #28]
 8009916:	0020      	movs	r0, r4
 8009918:	f000 feaf 	bl	800a67a <strncmp>
 800991c:	2800      	cmp	r0, #0
 800991e:	d109      	bne.n	8009934 <__gethex+0xb6>
 8009920:	2e00      	cmp	r6, #0
 8009922:	d109      	bne.n	8009938 <__gethex+0xba>
 8009924:	9b04      	ldr	r3, [sp, #16]
 8009926:	18e4      	adds	r4, r4, r3
 8009928:	0026      	movs	r6, r4
 800992a:	7820      	ldrb	r0, [r4, #0]
 800992c:	f7ff ff92 	bl	8009854 <__hexdig_fun>
 8009930:	2800      	cmp	r0, #0
 8009932:	d13d      	bne.n	80099b0 <__gethex+0x132>
 8009934:	1e37      	subs	r7, r6, #0
 8009936:	d001      	beq.n	800993c <__gethex+0xbe>
 8009938:	1b37      	subs	r7, r6, r4
 800993a:	00bf      	lsls	r7, r7, #2
 800993c:	7823      	ldrb	r3, [r4, #0]
 800993e:	2b50      	cmp	r3, #80	; 0x50
 8009940:	d001      	beq.n	8009946 <__gethex+0xc8>
 8009942:	2b70      	cmp	r3, #112	; 0x70
 8009944:	d147      	bne.n	80099d6 <__gethex+0x158>
 8009946:	7863      	ldrb	r3, [r4, #1]
 8009948:	2b2b      	cmp	r3, #43	; 0x2b
 800994a:	d03d      	beq.n	80099c8 <__gethex+0x14a>
 800994c:	2b2d      	cmp	r3, #45	; 0x2d
 800994e:	d037      	beq.n	80099c0 <__gethex+0x142>
 8009950:	2300      	movs	r3, #0
 8009952:	1c66      	adds	r6, r4, #1
 8009954:	9306      	str	r3, [sp, #24]
 8009956:	7830      	ldrb	r0, [r6, #0]
 8009958:	f7ff ff7c 	bl	8009854 <__hexdig_fun>
 800995c:	1e43      	subs	r3, r0, #1
 800995e:	b2db      	uxtb	r3, r3
 8009960:	2b18      	cmp	r3, #24
 8009962:	d838      	bhi.n	80099d6 <__gethex+0x158>
 8009964:	3810      	subs	r0, #16
 8009966:	0005      	movs	r5, r0
 8009968:	3601      	adds	r6, #1
 800996a:	7830      	ldrb	r0, [r6, #0]
 800996c:	f7ff ff72 	bl	8009854 <__hexdig_fun>
 8009970:	1e43      	subs	r3, r0, #1
 8009972:	b2db      	uxtb	r3, r3
 8009974:	2b18      	cmp	r3, #24
 8009976:	d929      	bls.n	80099cc <__gethex+0x14e>
 8009978:	9b06      	ldr	r3, [sp, #24]
 800997a:	2b00      	cmp	r3, #0
 800997c:	d000      	beq.n	8009980 <__gethex+0x102>
 800997e:	426d      	negs	r5, r5
 8009980:	197f      	adds	r7, r7, r5
 8009982:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009984:	601e      	str	r6, [r3, #0]
 8009986:	9b03      	ldr	r3, [sp, #12]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d026      	beq.n	80099da <__gethex+0x15c>
 800998c:	2600      	movs	r6, #0
 800998e:	9b08      	ldr	r3, [sp, #32]
 8009990:	42b3      	cmp	r3, r6
 8009992:	d100      	bne.n	8009996 <__gethex+0x118>
 8009994:	3606      	adds	r6, #6
 8009996:	0030      	movs	r0, r6
 8009998:	b00d      	add	sp, #52	; 0x34
 800999a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800999c:	9b01      	ldr	r3, [sp, #4]
 800999e:	3301      	adds	r3, #1
 80099a0:	9301      	str	r3, [sp, #4]
 80099a2:	e7a4      	b.n	80098ee <__gethex+0x70>
 80099a4:	2300      	movs	r3, #0
 80099a6:	9303      	str	r3, [sp, #12]
 80099a8:	001e      	movs	r6, r3
 80099aa:	e7ac      	b.n	8009906 <__gethex+0x88>
 80099ac:	3401      	adds	r4, #1
 80099ae:	e7ab      	b.n	8009908 <__gethex+0x8a>
 80099b0:	3401      	adds	r4, #1
 80099b2:	e7ba      	b.n	800992a <__gethex+0xac>
 80099b4:	9c01      	ldr	r4, [sp, #4]
 80099b6:	2301      	movs	r3, #1
 80099b8:	9303      	str	r3, [sp, #12]
 80099ba:	e7bf      	b.n	800993c <__gethex+0xbe>
 80099bc:	0007      	movs	r7, r0
 80099be:	e7fa      	b.n	80099b6 <__gethex+0x138>
 80099c0:	2301      	movs	r3, #1
 80099c2:	9306      	str	r3, [sp, #24]
 80099c4:	1ca6      	adds	r6, r4, #2
 80099c6:	e7c6      	b.n	8009956 <__gethex+0xd8>
 80099c8:	2300      	movs	r3, #0
 80099ca:	e7fa      	b.n	80099c2 <__gethex+0x144>
 80099cc:	230a      	movs	r3, #10
 80099ce:	435d      	muls	r5, r3
 80099d0:	182d      	adds	r5, r5, r0
 80099d2:	3d10      	subs	r5, #16
 80099d4:	e7c8      	b.n	8009968 <__gethex+0xea>
 80099d6:	0026      	movs	r6, r4
 80099d8:	e7d3      	b.n	8009982 <__gethex+0x104>
 80099da:	9b01      	ldr	r3, [sp, #4]
 80099dc:	9903      	ldr	r1, [sp, #12]
 80099de:	1ae3      	subs	r3, r4, r3
 80099e0:	3b01      	subs	r3, #1
 80099e2:	2b07      	cmp	r3, #7
 80099e4:	dc47      	bgt.n	8009a76 <__gethex+0x1f8>
 80099e6:	9805      	ldr	r0, [sp, #20]
 80099e8:	f000 fa46 	bl	8009e78 <_Balloc>
 80099ec:	0003      	movs	r3, r0
 80099ee:	3314      	adds	r3, #20
 80099f0:	9303      	str	r3, [sp, #12]
 80099f2:	9308      	str	r3, [sp, #32]
 80099f4:	2300      	movs	r3, #0
 80099f6:	0005      	movs	r5, r0
 80099f8:	001e      	movs	r6, r3
 80099fa:	9306      	str	r3, [sp, #24]
 80099fc:	9b01      	ldr	r3, [sp, #4]
 80099fe:	42a3      	cmp	r3, r4
 8009a00:	d33c      	bcc.n	8009a7c <__gethex+0x1fe>
 8009a02:	9c08      	ldr	r4, [sp, #32]
 8009a04:	9b03      	ldr	r3, [sp, #12]
 8009a06:	c440      	stmia	r4!, {r6}
 8009a08:	1ae4      	subs	r4, r4, r3
 8009a0a:	10a4      	asrs	r4, r4, #2
 8009a0c:	612c      	str	r4, [r5, #16]
 8009a0e:	0030      	movs	r0, r6
 8009a10:	f000 fafe 	bl	800a010 <__hi0bits>
 8009a14:	9b02      	ldr	r3, [sp, #8]
 8009a16:	0164      	lsls	r4, r4, #5
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	1a26      	subs	r6, r4, r0
 8009a1c:	9301      	str	r3, [sp, #4]
 8009a1e:	429e      	cmp	r6, r3
 8009a20:	dd5f      	ble.n	8009ae2 <__gethex+0x264>
 8009a22:	1af6      	subs	r6, r6, r3
 8009a24:	0031      	movs	r1, r6
 8009a26:	0028      	movs	r0, r5
 8009a28:	f000 fdf7 	bl	800a61a <__any_on>
 8009a2c:	1e04      	subs	r4, r0, #0
 8009a2e:	d00f      	beq.n	8009a50 <__gethex+0x1d2>
 8009a30:	2401      	movs	r4, #1
 8009a32:	211f      	movs	r1, #31
 8009a34:	0020      	movs	r0, r4
 8009a36:	1e73      	subs	r3, r6, #1
 8009a38:	4019      	ands	r1, r3
 8009a3a:	4088      	lsls	r0, r1
 8009a3c:	0001      	movs	r1, r0
 8009a3e:	115a      	asrs	r2, r3, #5
 8009a40:	9803      	ldr	r0, [sp, #12]
 8009a42:	0092      	lsls	r2, r2, #2
 8009a44:	5812      	ldr	r2, [r2, r0]
 8009a46:	420a      	tst	r2, r1
 8009a48:	d002      	beq.n	8009a50 <__gethex+0x1d2>
 8009a4a:	42a3      	cmp	r3, r4
 8009a4c:	dc41      	bgt.n	8009ad2 <__gethex+0x254>
 8009a4e:	2402      	movs	r4, #2
 8009a50:	0031      	movs	r1, r6
 8009a52:	0028      	movs	r0, r5
 8009a54:	f7ff fecc 	bl	80097f0 <rshift>
 8009a58:	19bf      	adds	r7, r7, r6
 8009a5a:	9b02      	ldr	r3, [sp, #8]
 8009a5c:	689b      	ldr	r3, [r3, #8]
 8009a5e:	9304      	str	r3, [sp, #16]
 8009a60:	429f      	cmp	r7, r3
 8009a62:	dd4e      	ble.n	8009b02 <__gethex+0x284>
 8009a64:	0029      	movs	r1, r5
 8009a66:	9805      	ldr	r0, [sp, #20]
 8009a68:	f000 fa3e 	bl	8009ee8 <_Bfree>
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009a70:	26a3      	movs	r6, #163	; 0xa3
 8009a72:	6013      	str	r3, [r2, #0]
 8009a74:	e78f      	b.n	8009996 <__gethex+0x118>
 8009a76:	3101      	adds	r1, #1
 8009a78:	105b      	asrs	r3, r3, #1
 8009a7a:	e7b2      	b.n	80099e2 <__gethex+0x164>
 8009a7c:	1e63      	subs	r3, r4, #1
 8009a7e:	9309      	str	r3, [sp, #36]	; 0x24
 8009a80:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009a82:	781b      	ldrb	r3, [r3, #0]
 8009a84:	4293      	cmp	r3, r2
 8009a86:	d015      	beq.n	8009ab4 <__gethex+0x236>
 8009a88:	9b06      	ldr	r3, [sp, #24]
 8009a8a:	2b20      	cmp	r3, #32
 8009a8c:	d105      	bne.n	8009a9a <__gethex+0x21c>
 8009a8e:	9b08      	ldr	r3, [sp, #32]
 8009a90:	601e      	str	r6, [r3, #0]
 8009a92:	2600      	movs	r6, #0
 8009a94:	3304      	adds	r3, #4
 8009a96:	9308      	str	r3, [sp, #32]
 8009a98:	9606      	str	r6, [sp, #24]
 8009a9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a9c:	7818      	ldrb	r0, [r3, #0]
 8009a9e:	f7ff fed9 	bl	8009854 <__hexdig_fun>
 8009aa2:	230f      	movs	r3, #15
 8009aa4:	4018      	ands	r0, r3
 8009aa6:	9b06      	ldr	r3, [sp, #24]
 8009aa8:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8009aaa:	4098      	lsls	r0, r3
 8009aac:	3304      	adds	r3, #4
 8009aae:	4306      	orrs	r6, r0
 8009ab0:	9306      	str	r3, [sp, #24]
 8009ab2:	e7a3      	b.n	80099fc <__gethex+0x17e>
 8009ab4:	2301      	movs	r3, #1
 8009ab6:	9a04      	ldr	r2, [sp, #16]
 8009ab8:	1a9c      	subs	r4, r3, r2
 8009aba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009abc:	191c      	adds	r4, r3, r4
 8009abe:	9b01      	ldr	r3, [sp, #4]
 8009ac0:	42a3      	cmp	r3, r4
 8009ac2:	d8e1      	bhi.n	8009a88 <__gethex+0x20a>
 8009ac4:	9907      	ldr	r1, [sp, #28]
 8009ac6:	0020      	movs	r0, r4
 8009ac8:	f000 fdd7 	bl	800a67a <strncmp>
 8009acc:	2800      	cmp	r0, #0
 8009ace:	d095      	beq.n	80099fc <__gethex+0x17e>
 8009ad0:	e7da      	b.n	8009a88 <__gethex+0x20a>
 8009ad2:	1eb1      	subs	r1, r6, #2
 8009ad4:	0028      	movs	r0, r5
 8009ad6:	f000 fda0 	bl	800a61a <__any_on>
 8009ada:	2800      	cmp	r0, #0
 8009adc:	d0b7      	beq.n	8009a4e <__gethex+0x1d0>
 8009ade:	2403      	movs	r4, #3
 8009ae0:	e7b6      	b.n	8009a50 <__gethex+0x1d2>
 8009ae2:	9b01      	ldr	r3, [sp, #4]
 8009ae4:	2400      	movs	r4, #0
 8009ae6:	429e      	cmp	r6, r3
 8009ae8:	dab7      	bge.n	8009a5a <__gethex+0x1dc>
 8009aea:	1b9e      	subs	r6, r3, r6
 8009aec:	0029      	movs	r1, r5
 8009aee:	0032      	movs	r2, r6
 8009af0:	9805      	ldr	r0, [sp, #20]
 8009af2:	f000 fbc1 	bl	800a278 <__lshift>
 8009af6:	0003      	movs	r3, r0
 8009af8:	3314      	adds	r3, #20
 8009afa:	0005      	movs	r5, r0
 8009afc:	1bbf      	subs	r7, r7, r6
 8009afe:	9303      	str	r3, [sp, #12]
 8009b00:	e7ab      	b.n	8009a5a <__gethex+0x1dc>
 8009b02:	9b02      	ldr	r3, [sp, #8]
 8009b04:	685e      	ldr	r6, [r3, #4]
 8009b06:	42b7      	cmp	r7, r6
 8009b08:	da6b      	bge.n	8009be2 <__gethex+0x364>
 8009b0a:	9b01      	ldr	r3, [sp, #4]
 8009b0c:	1bf6      	subs	r6, r6, r7
 8009b0e:	42b3      	cmp	r3, r6
 8009b10:	dc32      	bgt.n	8009b78 <__gethex+0x2fa>
 8009b12:	9b02      	ldr	r3, [sp, #8]
 8009b14:	68db      	ldr	r3, [r3, #12]
 8009b16:	2b02      	cmp	r3, #2
 8009b18:	d026      	beq.n	8009b68 <__gethex+0x2ea>
 8009b1a:	2b03      	cmp	r3, #3
 8009b1c:	d028      	beq.n	8009b70 <__gethex+0x2f2>
 8009b1e:	2b01      	cmp	r3, #1
 8009b20:	d119      	bne.n	8009b56 <__gethex+0x2d8>
 8009b22:	9b01      	ldr	r3, [sp, #4]
 8009b24:	42b3      	cmp	r3, r6
 8009b26:	d116      	bne.n	8009b56 <__gethex+0x2d8>
 8009b28:	2b01      	cmp	r3, #1
 8009b2a:	dc0d      	bgt.n	8009b48 <__gethex+0x2ca>
 8009b2c:	9b02      	ldr	r3, [sp, #8]
 8009b2e:	2662      	movs	r6, #98	; 0x62
 8009b30:	685b      	ldr	r3, [r3, #4]
 8009b32:	9301      	str	r3, [sp, #4]
 8009b34:	9a01      	ldr	r2, [sp, #4]
 8009b36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b38:	601a      	str	r2, [r3, #0]
 8009b3a:	2301      	movs	r3, #1
 8009b3c:	9a03      	ldr	r2, [sp, #12]
 8009b3e:	612b      	str	r3, [r5, #16]
 8009b40:	6013      	str	r3, [r2, #0]
 8009b42:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009b44:	601d      	str	r5, [r3, #0]
 8009b46:	e726      	b.n	8009996 <__gethex+0x118>
 8009b48:	9901      	ldr	r1, [sp, #4]
 8009b4a:	0028      	movs	r0, r5
 8009b4c:	3901      	subs	r1, #1
 8009b4e:	f000 fd64 	bl	800a61a <__any_on>
 8009b52:	2800      	cmp	r0, #0
 8009b54:	d1ea      	bne.n	8009b2c <__gethex+0x2ae>
 8009b56:	0029      	movs	r1, r5
 8009b58:	9805      	ldr	r0, [sp, #20]
 8009b5a:	f000 f9c5 	bl	8009ee8 <_Bfree>
 8009b5e:	2300      	movs	r3, #0
 8009b60:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009b62:	2650      	movs	r6, #80	; 0x50
 8009b64:	6013      	str	r3, [r2, #0]
 8009b66:	e716      	b.n	8009996 <__gethex+0x118>
 8009b68:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d0de      	beq.n	8009b2c <__gethex+0x2ae>
 8009b6e:	e7f2      	b.n	8009b56 <__gethex+0x2d8>
 8009b70:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d1da      	bne.n	8009b2c <__gethex+0x2ae>
 8009b76:	e7ee      	b.n	8009b56 <__gethex+0x2d8>
 8009b78:	1e77      	subs	r7, r6, #1
 8009b7a:	2c00      	cmp	r4, #0
 8009b7c:	d12f      	bne.n	8009bde <__gethex+0x360>
 8009b7e:	2f00      	cmp	r7, #0
 8009b80:	d004      	beq.n	8009b8c <__gethex+0x30e>
 8009b82:	0039      	movs	r1, r7
 8009b84:	0028      	movs	r0, r5
 8009b86:	f000 fd48 	bl	800a61a <__any_on>
 8009b8a:	0004      	movs	r4, r0
 8009b8c:	231f      	movs	r3, #31
 8009b8e:	117a      	asrs	r2, r7, #5
 8009b90:	401f      	ands	r7, r3
 8009b92:	3b1e      	subs	r3, #30
 8009b94:	40bb      	lsls	r3, r7
 8009b96:	9903      	ldr	r1, [sp, #12]
 8009b98:	0092      	lsls	r2, r2, #2
 8009b9a:	5852      	ldr	r2, [r2, r1]
 8009b9c:	421a      	tst	r2, r3
 8009b9e:	d001      	beq.n	8009ba4 <__gethex+0x326>
 8009ba0:	2302      	movs	r3, #2
 8009ba2:	431c      	orrs	r4, r3
 8009ba4:	9b01      	ldr	r3, [sp, #4]
 8009ba6:	0031      	movs	r1, r6
 8009ba8:	1b9b      	subs	r3, r3, r6
 8009baa:	2602      	movs	r6, #2
 8009bac:	0028      	movs	r0, r5
 8009bae:	9301      	str	r3, [sp, #4]
 8009bb0:	f7ff fe1e 	bl	80097f0 <rshift>
 8009bb4:	9b02      	ldr	r3, [sp, #8]
 8009bb6:	685f      	ldr	r7, [r3, #4]
 8009bb8:	2c00      	cmp	r4, #0
 8009bba:	d041      	beq.n	8009c40 <__gethex+0x3c2>
 8009bbc:	9b02      	ldr	r3, [sp, #8]
 8009bbe:	68db      	ldr	r3, [r3, #12]
 8009bc0:	2b02      	cmp	r3, #2
 8009bc2:	d010      	beq.n	8009be6 <__gethex+0x368>
 8009bc4:	2b03      	cmp	r3, #3
 8009bc6:	d012      	beq.n	8009bee <__gethex+0x370>
 8009bc8:	2b01      	cmp	r3, #1
 8009bca:	d106      	bne.n	8009bda <__gethex+0x35c>
 8009bcc:	07a2      	lsls	r2, r4, #30
 8009bce:	d504      	bpl.n	8009bda <__gethex+0x35c>
 8009bd0:	9a03      	ldr	r2, [sp, #12]
 8009bd2:	6812      	ldr	r2, [r2, #0]
 8009bd4:	4314      	orrs	r4, r2
 8009bd6:	421c      	tst	r4, r3
 8009bd8:	d10c      	bne.n	8009bf4 <__gethex+0x376>
 8009bda:	2310      	movs	r3, #16
 8009bdc:	e02f      	b.n	8009c3e <__gethex+0x3c0>
 8009bde:	2401      	movs	r4, #1
 8009be0:	e7d4      	b.n	8009b8c <__gethex+0x30e>
 8009be2:	2601      	movs	r6, #1
 8009be4:	e7e8      	b.n	8009bb8 <__gethex+0x33a>
 8009be6:	2301      	movs	r3, #1
 8009be8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009bea:	1a9b      	subs	r3, r3, r2
 8009bec:	9313      	str	r3, [sp, #76]	; 0x4c
 8009bee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d0f2      	beq.n	8009bda <__gethex+0x35c>
 8009bf4:	692c      	ldr	r4, [r5, #16]
 8009bf6:	00a3      	lsls	r3, r4, #2
 8009bf8:	9304      	str	r3, [sp, #16]
 8009bfa:	002b      	movs	r3, r5
 8009bfc:	00a2      	lsls	r2, r4, #2
 8009bfe:	3314      	adds	r3, #20
 8009c00:	1899      	adds	r1, r3, r2
 8009c02:	2200      	movs	r2, #0
 8009c04:	4694      	mov	ip, r2
 8009c06:	681a      	ldr	r2, [r3, #0]
 8009c08:	1c50      	adds	r0, r2, #1
 8009c0a:	d01e      	beq.n	8009c4a <__gethex+0x3cc>
 8009c0c:	3201      	adds	r2, #1
 8009c0e:	601a      	str	r2, [r3, #0]
 8009c10:	002b      	movs	r3, r5
 8009c12:	3314      	adds	r3, #20
 8009c14:	2e02      	cmp	r6, #2
 8009c16:	d13b      	bne.n	8009c90 <__gethex+0x412>
 8009c18:	9a02      	ldr	r2, [sp, #8]
 8009c1a:	9901      	ldr	r1, [sp, #4]
 8009c1c:	6812      	ldr	r2, [r2, #0]
 8009c1e:	3a01      	subs	r2, #1
 8009c20:	4291      	cmp	r1, r2
 8009c22:	d10b      	bne.n	8009c3c <__gethex+0x3be>
 8009c24:	114a      	asrs	r2, r1, #5
 8009c26:	211f      	movs	r1, #31
 8009c28:	9801      	ldr	r0, [sp, #4]
 8009c2a:	0092      	lsls	r2, r2, #2
 8009c2c:	4001      	ands	r1, r0
 8009c2e:	2001      	movs	r0, #1
 8009c30:	0004      	movs	r4, r0
 8009c32:	408c      	lsls	r4, r1
 8009c34:	58d3      	ldr	r3, [r2, r3]
 8009c36:	4223      	tst	r3, r4
 8009c38:	d000      	beq.n	8009c3c <__gethex+0x3be>
 8009c3a:	2601      	movs	r6, #1
 8009c3c:	2320      	movs	r3, #32
 8009c3e:	431e      	orrs	r6, r3
 8009c40:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009c42:	601d      	str	r5, [r3, #0]
 8009c44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c46:	601f      	str	r7, [r3, #0]
 8009c48:	e6a5      	b.n	8009996 <__gethex+0x118>
 8009c4a:	4662      	mov	r2, ip
 8009c4c:	c304      	stmia	r3!, {r2}
 8009c4e:	4299      	cmp	r1, r3
 8009c50:	d8d9      	bhi.n	8009c06 <__gethex+0x388>
 8009c52:	68ab      	ldr	r3, [r5, #8]
 8009c54:	429c      	cmp	r4, r3
 8009c56:	db12      	blt.n	8009c7e <__gethex+0x400>
 8009c58:	686b      	ldr	r3, [r5, #4]
 8009c5a:	9805      	ldr	r0, [sp, #20]
 8009c5c:	1c59      	adds	r1, r3, #1
 8009c5e:	f000 f90b 	bl	8009e78 <_Balloc>
 8009c62:	0029      	movs	r1, r5
 8009c64:	692b      	ldr	r3, [r5, #16]
 8009c66:	9003      	str	r0, [sp, #12]
 8009c68:	1c9a      	adds	r2, r3, #2
 8009c6a:	0092      	lsls	r2, r2, #2
 8009c6c:	310c      	adds	r1, #12
 8009c6e:	300c      	adds	r0, #12
 8009c70:	f7fe fd68 	bl	8008744 <memcpy>
 8009c74:	0029      	movs	r1, r5
 8009c76:	9805      	ldr	r0, [sp, #20]
 8009c78:	f000 f936 	bl	8009ee8 <_Bfree>
 8009c7c:	9d03      	ldr	r5, [sp, #12]
 8009c7e:	692b      	ldr	r3, [r5, #16]
 8009c80:	1c5a      	adds	r2, r3, #1
 8009c82:	612a      	str	r2, [r5, #16]
 8009c84:	2201      	movs	r2, #1
 8009c86:	3304      	adds	r3, #4
 8009c88:	009b      	lsls	r3, r3, #2
 8009c8a:	18eb      	adds	r3, r5, r3
 8009c8c:	605a      	str	r2, [r3, #4]
 8009c8e:	e7bf      	b.n	8009c10 <__gethex+0x392>
 8009c90:	692a      	ldr	r2, [r5, #16]
 8009c92:	4294      	cmp	r4, r2
 8009c94:	da0a      	bge.n	8009cac <__gethex+0x42e>
 8009c96:	2101      	movs	r1, #1
 8009c98:	0028      	movs	r0, r5
 8009c9a:	f7ff fda9 	bl	80097f0 <rshift>
 8009c9e:	9b02      	ldr	r3, [sp, #8]
 8009ca0:	3701      	adds	r7, #1
 8009ca2:	689b      	ldr	r3, [r3, #8]
 8009ca4:	429f      	cmp	r7, r3
 8009ca6:	dd00      	ble.n	8009caa <__gethex+0x42c>
 8009ca8:	e6dc      	b.n	8009a64 <__gethex+0x1e6>
 8009caa:	e7c6      	b.n	8009c3a <__gethex+0x3bc>
 8009cac:	241f      	movs	r4, #31
 8009cae:	9a01      	ldr	r2, [sp, #4]
 8009cb0:	2601      	movs	r6, #1
 8009cb2:	4022      	ands	r2, r4
 8009cb4:	1e14      	subs	r4, r2, #0
 8009cb6:	d0c1      	beq.n	8009c3c <__gethex+0x3be>
 8009cb8:	9a04      	ldr	r2, [sp, #16]
 8009cba:	189b      	adds	r3, r3, r2
 8009cbc:	3b04      	subs	r3, #4
 8009cbe:	6818      	ldr	r0, [r3, #0]
 8009cc0:	f000 f9a6 	bl	800a010 <__hi0bits>
 8009cc4:	2120      	movs	r1, #32
 8009cc6:	1b0c      	subs	r4, r1, r4
 8009cc8:	42a0      	cmp	r0, r4
 8009cca:	dbe4      	blt.n	8009c96 <__gethex+0x418>
 8009ccc:	e7b6      	b.n	8009c3c <__gethex+0x3be>

08009cce <L_shift>:
 8009cce:	2308      	movs	r3, #8
 8009cd0:	b570      	push	{r4, r5, r6, lr}
 8009cd2:	2520      	movs	r5, #32
 8009cd4:	1a9a      	subs	r2, r3, r2
 8009cd6:	0092      	lsls	r2, r2, #2
 8009cd8:	1aad      	subs	r5, r5, r2
 8009cda:	6843      	ldr	r3, [r0, #4]
 8009cdc:	6806      	ldr	r6, [r0, #0]
 8009cde:	001c      	movs	r4, r3
 8009ce0:	40ac      	lsls	r4, r5
 8009ce2:	40d3      	lsrs	r3, r2
 8009ce4:	4334      	orrs	r4, r6
 8009ce6:	c010      	stmia	r0!, {r4}
 8009ce8:	6003      	str	r3, [r0, #0]
 8009cea:	4288      	cmp	r0, r1
 8009cec:	d3f5      	bcc.n	8009cda <L_shift+0xc>
 8009cee:	bd70      	pop	{r4, r5, r6, pc}

08009cf0 <__match>:
 8009cf0:	b530      	push	{r4, r5, lr}
 8009cf2:	6803      	ldr	r3, [r0, #0]
 8009cf4:	780c      	ldrb	r4, [r1, #0]
 8009cf6:	3301      	adds	r3, #1
 8009cf8:	2c00      	cmp	r4, #0
 8009cfa:	d102      	bne.n	8009d02 <__match+0x12>
 8009cfc:	6003      	str	r3, [r0, #0]
 8009cfe:	2001      	movs	r0, #1
 8009d00:	bd30      	pop	{r4, r5, pc}
 8009d02:	781a      	ldrb	r2, [r3, #0]
 8009d04:	0015      	movs	r5, r2
 8009d06:	3d41      	subs	r5, #65	; 0x41
 8009d08:	2d19      	cmp	r5, #25
 8009d0a:	d800      	bhi.n	8009d0e <__match+0x1e>
 8009d0c:	3220      	adds	r2, #32
 8009d0e:	3101      	adds	r1, #1
 8009d10:	42a2      	cmp	r2, r4
 8009d12:	d0ef      	beq.n	8009cf4 <__match+0x4>
 8009d14:	2000      	movs	r0, #0
 8009d16:	e7f3      	b.n	8009d00 <__match+0x10>

08009d18 <__hexnan>:
 8009d18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d1a:	b08b      	sub	sp, #44	; 0x2c
 8009d1c:	9201      	str	r2, [sp, #4]
 8009d1e:	680a      	ldr	r2, [r1, #0]
 8009d20:	9901      	ldr	r1, [sp, #4]
 8009d22:	1153      	asrs	r3, r2, #5
 8009d24:	009b      	lsls	r3, r3, #2
 8009d26:	18cb      	adds	r3, r1, r3
 8009d28:	9303      	str	r3, [sp, #12]
 8009d2a:	231f      	movs	r3, #31
 8009d2c:	401a      	ands	r2, r3
 8009d2e:	9008      	str	r0, [sp, #32]
 8009d30:	9206      	str	r2, [sp, #24]
 8009d32:	d002      	beq.n	8009d3a <__hexnan+0x22>
 8009d34:	9b03      	ldr	r3, [sp, #12]
 8009d36:	3304      	adds	r3, #4
 8009d38:	9303      	str	r3, [sp, #12]
 8009d3a:	9b03      	ldr	r3, [sp, #12]
 8009d3c:	2500      	movs	r5, #0
 8009d3e:	1f1e      	subs	r6, r3, #4
 8009d40:	0037      	movs	r7, r6
 8009d42:	0034      	movs	r4, r6
 8009d44:	9b08      	ldr	r3, [sp, #32]
 8009d46:	6035      	str	r5, [r6, #0]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	9507      	str	r5, [sp, #28]
 8009d4c:	9304      	str	r3, [sp, #16]
 8009d4e:	9502      	str	r5, [sp, #8]
 8009d50:	9b04      	ldr	r3, [sp, #16]
 8009d52:	3301      	adds	r3, #1
 8009d54:	9309      	str	r3, [sp, #36]	; 0x24
 8009d56:	9b04      	ldr	r3, [sp, #16]
 8009d58:	785b      	ldrb	r3, [r3, #1]
 8009d5a:	9305      	str	r3, [sp, #20]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d028      	beq.n	8009db2 <__hexnan+0x9a>
 8009d60:	9805      	ldr	r0, [sp, #20]
 8009d62:	f7ff fd77 	bl	8009854 <__hexdig_fun>
 8009d66:	2800      	cmp	r0, #0
 8009d68:	d145      	bne.n	8009df6 <__hexnan+0xde>
 8009d6a:	9b05      	ldr	r3, [sp, #20]
 8009d6c:	2b20      	cmp	r3, #32
 8009d6e:	d819      	bhi.n	8009da4 <__hexnan+0x8c>
 8009d70:	9b02      	ldr	r3, [sp, #8]
 8009d72:	9a07      	ldr	r2, [sp, #28]
 8009d74:	4293      	cmp	r3, r2
 8009d76:	dd12      	ble.n	8009d9e <__hexnan+0x86>
 8009d78:	42bc      	cmp	r4, r7
 8009d7a:	d206      	bcs.n	8009d8a <__hexnan+0x72>
 8009d7c:	2d07      	cmp	r5, #7
 8009d7e:	dc04      	bgt.n	8009d8a <__hexnan+0x72>
 8009d80:	002a      	movs	r2, r5
 8009d82:	0039      	movs	r1, r7
 8009d84:	0020      	movs	r0, r4
 8009d86:	f7ff ffa2 	bl	8009cce <L_shift>
 8009d8a:	9b01      	ldr	r3, [sp, #4]
 8009d8c:	2508      	movs	r5, #8
 8009d8e:	429c      	cmp	r4, r3
 8009d90:	d905      	bls.n	8009d9e <__hexnan+0x86>
 8009d92:	1f27      	subs	r7, r4, #4
 8009d94:	2500      	movs	r5, #0
 8009d96:	003c      	movs	r4, r7
 8009d98:	9b02      	ldr	r3, [sp, #8]
 8009d9a:	603d      	str	r5, [r7, #0]
 8009d9c:	9307      	str	r3, [sp, #28]
 8009d9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009da0:	9304      	str	r3, [sp, #16]
 8009da2:	e7d5      	b.n	8009d50 <__hexnan+0x38>
 8009da4:	9b05      	ldr	r3, [sp, #20]
 8009da6:	2b29      	cmp	r3, #41	; 0x29
 8009da8:	d14a      	bne.n	8009e40 <__hexnan+0x128>
 8009daa:	9b04      	ldr	r3, [sp, #16]
 8009dac:	9a08      	ldr	r2, [sp, #32]
 8009dae:	3302      	adds	r3, #2
 8009db0:	6013      	str	r3, [r2, #0]
 8009db2:	9b02      	ldr	r3, [sp, #8]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d043      	beq.n	8009e40 <__hexnan+0x128>
 8009db8:	42bc      	cmp	r4, r7
 8009dba:	d206      	bcs.n	8009dca <__hexnan+0xb2>
 8009dbc:	2d07      	cmp	r5, #7
 8009dbe:	dc04      	bgt.n	8009dca <__hexnan+0xb2>
 8009dc0:	002a      	movs	r2, r5
 8009dc2:	0039      	movs	r1, r7
 8009dc4:	0020      	movs	r0, r4
 8009dc6:	f7ff ff82 	bl	8009cce <L_shift>
 8009dca:	9b01      	ldr	r3, [sp, #4]
 8009dcc:	429c      	cmp	r4, r3
 8009dce:	d926      	bls.n	8009e1e <__hexnan+0x106>
 8009dd0:	cc04      	ldmia	r4!, {r2}
 8009dd2:	601a      	str	r2, [r3, #0]
 8009dd4:	3304      	adds	r3, #4
 8009dd6:	42a6      	cmp	r6, r4
 8009dd8:	d2fa      	bcs.n	8009dd0 <__hexnan+0xb8>
 8009dda:	2200      	movs	r2, #0
 8009ddc:	c304      	stmia	r3!, {r2}
 8009dde:	429e      	cmp	r6, r3
 8009de0:	d2fc      	bcs.n	8009ddc <__hexnan+0xc4>
 8009de2:	6833      	ldr	r3, [r6, #0]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d104      	bne.n	8009df2 <__hexnan+0xda>
 8009de8:	9b01      	ldr	r3, [sp, #4]
 8009dea:	429e      	cmp	r6, r3
 8009dec:	d126      	bne.n	8009e3c <__hexnan+0x124>
 8009dee:	2301      	movs	r3, #1
 8009df0:	6033      	str	r3, [r6, #0]
 8009df2:	2005      	movs	r0, #5
 8009df4:	e025      	b.n	8009e42 <__hexnan+0x12a>
 8009df6:	9b02      	ldr	r3, [sp, #8]
 8009df8:	3501      	adds	r5, #1
 8009dfa:	3301      	adds	r3, #1
 8009dfc:	9302      	str	r3, [sp, #8]
 8009dfe:	2d08      	cmp	r5, #8
 8009e00:	dd06      	ble.n	8009e10 <__hexnan+0xf8>
 8009e02:	9b01      	ldr	r3, [sp, #4]
 8009e04:	429c      	cmp	r4, r3
 8009e06:	d9ca      	bls.n	8009d9e <__hexnan+0x86>
 8009e08:	2300      	movs	r3, #0
 8009e0a:	2501      	movs	r5, #1
 8009e0c:	3c04      	subs	r4, #4
 8009e0e:	6023      	str	r3, [r4, #0]
 8009e10:	220f      	movs	r2, #15
 8009e12:	6823      	ldr	r3, [r4, #0]
 8009e14:	4010      	ands	r0, r2
 8009e16:	011b      	lsls	r3, r3, #4
 8009e18:	4318      	orrs	r0, r3
 8009e1a:	6020      	str	r0, [r4, #0]
 8009e1c:	e7bf      	b.n	8009d9e <__hexnan+0x86>
 8009e1e:	9b06      	ldr	r3, [sp, #24]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d0de      	beq.n	8009de2 <__hexnan+0xca>
 8009e24:	2120      	movs	r1, #32
 8009e26:	9a06      	ldr	r2, [sp, #24]
 8009e28:	9b03      	ldr	r3, [sp, #12]
 8009e2a:	1a89      	subs	r1, r1, r2
 8009e2c:	2201      	movs	r2, #1
 8009e2e:	4252      	negs	r2, r2
 8009e30:	40ca      	lsrs	r2, r1
 8009e32:	3b04      	subs	r3, #4
 8009e34:	6819      	ldr	r1, [r3, #0]
 8009e36:	400a      	ands	r2, r1
 8009e38:	601a      	str	r2, [r3, #0]
 8009e3a:	e7d2      	b.n	8009de2 <__hexnan+0xca>
 8009e3c:	3e04      	subs	r6, #4
 8009e3e:	e7d0      	b.n	8009de2 <__hexnan+0xca>
 8009e40:	2004      	movs	r0, #4
 8009e42:	b00b      	add	sp, #44	; 0x2c
 8009e44:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009e46 <__locale_ctype_ptr_l>:
 8009e46:	30ec      	adds	r0, #236	; 0xec
 8009e48:	6800      	ldr	r0, [r0, #0]
 8009e4a:	4770      	bx	lr

08009e4c <__localeconv_l>:
 8009e4c:	30f0      	adds	r0, #240	; 0xf0
 8009e4e:	4770      	bx	lr

08009e50 <__ascii_mbtowc>:
 8009e50:	b082      	sub	sp, #8
 8009e52:	2900      	cmp	r1, #0
 8009e54:	d100      	bne.n	8009e58 <__ascii_mbtowc+0x8>
 8009e56:	a901      	add	r1, sp, #4
 8009e58:	1e10      	subs	r0, r2, #0
 8009e5a:	d006      	beq.n	8009e6a <__ascii_mbtowc+0x1a>
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d006      	beq.n	8009e6e <__ascii_mbtowc+0x1e>
 8009e60:	7813      	ldrb	r3, [r2, #0]
 8009e62:	600b      	str	r3, [r1, #0]
 8009e64:	7810      	ldrb	r0, [r2, #0]
 8009e66:	1e43      	subs	r3, r0, #1
 8009e68:	4198      	sbcs	r0, r3
 8009e6a:	b002      	add	sp, #8
 8009e6c:	4770      	bx	lr
 8009e6e:	2002      	movs	r0, #2
 8009e70:	4240      	negs	r0, r0
 8009e72:	e7fa      	b.n	8009e6a <__ascii_mbtowc+0x1a>

08009e74 <__malloc_lock>:
 8009e74:	4770      	bx	lr

08009e76 <__malloc_unlock>:
 8009e76:	4770      	bx	lr

08009e78 <_Balloc>:
 8009e78:	b570      	push	{r4, r5, r6, lr}
 8009e7a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009e7c:	0004      	movs	r4, r0
 8009e7e:	000d      	movs	r5, r1
 8009e80:	2e00      	cmp	r6, #0
 8009e82:	d107      	bne.n	8009e94 <_Balloc+0x1c>
 8009e84:	2010      	movs	r0, #16
 8009e86:	f7fe fc49 	bl	800871c <malloc>
 8009e8a:	6260      	str	r0, [r4, #36]	; 0x24
 8009e8c:	6046      	str	r6, [r0, #4]
 8009e8e:	6086      	str	r6, [r0, #8]
 8009e90:	6006      	str	r6, [r0, #0]
 8009e92:	60c6      	str	r6, [r0, #12]
 8009e94:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009e96:	68f3      	ldr	r3, [r6, #12]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d013      	beq.n	8009ec4 <_Balloc+0x4c>
 8009e9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e9e:	00aa      	lsls	r2, r5, #2
 8009ea0:	68db      	ldr	r3, [r3, #12]
 8009ea2:	189b      	adds	r3, r3, r2
 8009ea4:	6818      	ldr	r0, [r3, #0]
 8009ea6:	2800      	cmp	r0, #0
 8009ea8:	d118      	bne.n	8009edc <_Balloc+0x64>
 8009eaa:	2101      	movs	r1, #1
 8009eac:	000e      	movs	r6, r1
 8009eae:	40ae      	lsls	r6, r5
 8009eb0:	1d72      	adds	r2, r6, #5
 8009eb2:	0092      	lsls	r2, r2, #2
 8009eb4:	0020      	movs	r0, r4
 8009eb6:	f000 fbd2 	bl	800a65e <_calloc_r>
 8009eba:	2800      	cmp	r0, #0
 8009ebc:	d00c      	beq.n	8009ed8 <_Balloc+0x60>
 8009ebe:	6045      	str	r5, [r0, #4]
 8009ec0:	6086      	str	r6, [r0, #8]
 8009ec2:	e00d      	b.n	8009ee0 <_Balloc+0x68>
 8009ec4:	2221      	movs	r2, #33	; 0x21
 8009ec6:	2104      	movs	r1, #4
 8009ec8:	0020      	movs	r0, r4
 8009eca:	f000 fbc8 	bl	800a65e <_calloc_r>
 8009ece:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009ed0:	60f0      	str	r0, [r6, #12]
 8009ed2:	68db      	ldr	r3, [r3, #12]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d1e1      	bne.n	8009e9c <_Balloc+0x24>
 8009ed8:	2000      	movs	r0, #0
 8009eda:	bd70      	pop	{r4, r5, r6, pc}
 8009edc:	6802      	ldr	r2, [r0, #0]
 8009ede:	601a      	str	r2, [r3, #0]
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	6103      	str	r3, [r0, #16]
 8009ee4:	60c3      	str	r3, [r0, #12]
 8009ee6:	e7f8      	b.n	8009eda <_Balloc+0x62>

08009ee8 <_Bfree>:
 8009ee8:	b570      	push	{r4, r5, r6, lr}
 8009eea:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009eec:	0006      	movs	r6, r0
 8009eee:	000d      	movs	r5, r1
 8009ef0:	2c00      	cmp	r4, #0
 8009ef2:	d107      	bne.n	8009f04 <_Bfree+0x1c>
 8009ef4:	2010      	movs	r0, #16
 8009ef6:	f7fe fc11 	bl	800871c <malloc>
 8009efa:	6270      	str	r0, [r6, #36]	; 0x24
 8009efc:	6044      	str	r4, [r0, #4]
 8009efe:	6084      	str	r4, [r0, #8]
 8009f00:	6004      	str	r4, [r0, #0]
 8009f02:	60c4      	str	r4, [r0, #12]
 8009f04:	2d00      	cmp	r5, #0
 8009f06:	d007      	beq.n	8009f18 <_Bfree+0x30>
 8009f08:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009f0a:	686a      	ldr	r2, [r5, #4]
 8009f0c:	68db      	ldr	r3, [r3, #12]
 8009f0e:	0092      	lsls	r2, r2, #2
 8009f10:	189b      	adds	r3, r3, r2
 8009f12:	681a      	ldr	r2, [r3, #0]
 8009f14:	602a      	str	r2, [r5, #0]
 8009f16:	601d      	str	r5, [r3, #0]
 8009f18:	bd70      	pop	{r4, r5, r6, pc}

08009f1a <__multadd>:
 8009f1a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f1c:	001e      	movs	r6, r3
 8009f1e:	2314      	movs	r3, #20
 8009f20:	469c      	mov	ip, r3
 8009f22:	0007      	movs	r7, r0
 8009f24:	000c      	movs	r4, r1
 8009f26:	2000      	movs	r0, #0
 8009f28:	690d      	ldr	r5, [r1, #16]
 8009f2a:	448c      	add	ip, r1
 8009f2c:	4663      	mov	r3, ip
 8009f2e:	8819      	ldrh	r1, [r3, #0]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	4351      	muls	r1, r2
 8009f34:	0c1b      	lsrs	r3, r3, #16
 8009f36:	4353      	muls	r3, r2
 8009f38:	1989      	adds	r1, r1, r6
 8009f3a:	0c0e      	lsrs	r6, r1, #16
 8009f3c:	199b      	adds	r3, r3, r6
 8009f3e:	b289      	uxth	r1, r1
 8009f40:	0c1e      	lsrs	r6, r3, #16
 8009f42:	041b      	lsls	r3, r3, #16
 8009f44:	185b      	adds	r3, r3, r1
 8009f46:	4661      	mov	r1, ip
 8009f48:	3001      	adds	r0, #1
 8009f4a:	c108      	stmia	r1!, {r3}
 8009f4c:	468c      	mov	ip, r1
 8009f4e:	4285      	cmp	r5, r0
 8009f50:	dcec      	bgt.n	8009f2c <__multadd+0x12>
 8009f52:	2e00      	cmp	r6, #0
 8009f54:	d01b      	beq.n	8009f8e <__multadd+0x74>
 8009f56:	68a3      	ldr	r3, [r4, #8]
 8009f58:	429d      	cmp	r5, r3
 8009f5a:	db12      	blt.n	8009f82 <__multadd+0x68>
 8009f5c:	6863      	ldr	r3, [r4, #4]
 8009f5e:	0038      	movs	r0, r7
 8009f60:	1c59      	adds	r1, r3, #1
 8009f62:	f7ff ff89 	bl	8009e78 <_Balloc>
 8009f66:	0021      	movs	r1, r4
 8009f68:	6923      	ldr	r3, [r4, #16]
 8009f6a:	9001      	str	r0, [sp, #4]
 8009f6c:	1c9a      	adds	r2, r3, #2
 8009f6e:	0092      	lsls	r2, r2, #2
 8009f70:	310c      	adds	r1, #12
 8009f72:	300c      	adds	r0, #12
 8009f74:	f7fe fbe6 	bl	8008744 <memcpy>
 8009f78:	0021      	movs	r1, r4
 8009f7a:	0038      	movs	r0, r7
 8009f7c:	f7ff ffb4 	bl	8009ee8 <_Bfree>
 8009f80:	9c01      	ldr	r4, [sp, #4]
 8009f82:	1d2b      	adds	r3, r5, #4
 8009f84:	009b      	lsls	r3, r3, #2
 8009f86:	18e3      	adds	r3, r4, r3
 8009f88:	3501      	adds	r5, #1
 8009f8a:	605e      	str	r6, [r3, #4]
 8009f8c:	6125      	str	r5, [r4, #16]
 8009f8e:	0020      	movs	r0, r4
 8009f90:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08009f92 <__s2b>:
 8009f92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f94:	0006      	movs	r6, r0
 8009f96:	0018      	movs	r0, r3
 8009f98:	000c      	movs	r4, r1
 8009f9a:	3008      	adds	r0, #8
 8009f9c:	2109      	movs	r1, #9
 8009f9e:	9301      	str	r3, [sp, #4]
 8009fa0:	0015      	movs	r5, r2
 8009fa2:	f7f6 f961 	bl	8000268 <__divsi3>
 8009fa6:	2301      	movs	r3, #1
 8009fa8:	2100      	movs	r1, #0
 8009faa:	4283      	cmp	r3, r0
 8009fac:	db20      	blt.n	8009ff0 <__s2b+0x5e>
 8009fae:	0030      	movs	r0, r6
 8009fb0:	f7ff ff62 	bl	8009e78 <_Balloc>
 8009fb4:	9b08      	ldr	r3, [sp, #32]
 8009fb6:	6143      	str	r3, [r0, #20]
 8009fb8:	2301      	movs	r3, #1
 8009fba:	6103      	str	r3, [r0, #16]
 8009fbc:	2d09      	cmp	r5, #9
 8009fbe:	dd1a      	ble.n	8009ff6 <__s2b+0x64>
 8009fc0:	0023      	movs	r3, r4
 8009fc2:	3309      	adds	r3, #9
 8009fc4:	001f      	movs	r7, r3
 8009fc6:	9300      	str	r3, [sp, #0]
 8009fc8:	1964      	adds	r4, r4, r5
 8009fca:	783b      	ldrb	r3, [r7, #0]
 8009fcc:	0001      	movs	r1, r0
 8009fce:	3b30      	subs	r3, #48	; 0x30
 8009fd0:	220a      	movs	r2, #10
 8009fd2:	0030      	movs	r0, r6
 8009fd4:	3701      	adds	r7, #1
 8009fd6:	f7ff ffa0 	bl	8009f1a <__multadd>
 8009fda:	42a7      	cmp	r7, r4
 8009fdc:	d1f5      	bne.n	8009fca <__s2b+0x38>
 8009fde:	002c      	movs	r4, r5
 8009fe0:	9b00      	ldr	r3, [sp, #0]
 8009fe2:	3c08      	subs	r4, #8
 8009fe4:	191c      	adds	r4, r3, r4
 8009fe6:	002f      	movs	r7, r5
 8009fe8:	9b01      	ldr	r3, [sp, #4]
 8009fea:	429f      	cmp	r7, r3
 8009fec:	db06      	blt.n	8009ffc <__s2b+0x6a>
 8009fee:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009ff0:	005b      	lsls	r3, r3, #1
 8009ff2:	3101      	adds	r1, #1
 8009ff4:	e7d9      	b.n	8009faa <__s2b+0x18>
 8009ff6:	340a      	adds	r4, #10
 8009ff8:	2509      	movs	r5, #9
 8009ffa:	e7f4      	b.n	8009fe6 <__s2b+0x54>
 8009ffc:	1b63      	subs	r3, r4, r5
 8009ffe:	5ddb      	ldrb	r3, [r3, r7]
 800a000:	0001      	movs	r1, r0
 800a002:	3b30      	subs	r3, #48	; 0x30
 800a004:	220a      	movs	r2, #10
 800a006:	0030      	movs	r0, r6
 800a008:	f7ff ff87 	bl	8009f1a <__multadd>
 800a00c:	3701      	adds	r7, #1
 800a00e:	e7eb      	b.n	8009fe8 <__s2b+0x56>

0800a010 <__hi0bits>:
 800a010:	0003      	movs	r3, r0
 800a012:	0c02      	lsrs	r2, r0, #16
 800a014:	2000      	movs	r0, #0
 800a016:	4282      	cmp	r2, r0
 800a018:	d101      	bne.n	800a01e <__hi0bits+0xe>
 800a01a:	041b      	lsls	r3, r3, #16
 800a01c:	3010      	adds	r0, #16
 800a01e:	0e1a      	lsrs	r2, r3, #24
 800a020:	d101      	bne.n	800a026 <__hi0bits+0x16>
 800a022:	3008      	adds	r0, #8
 800a024:	021b      	lsls	r3, r3, #8
 800a026:	0f1a      	lsrs	r2, r3, #28
 800a028:	d101      	bne.n	800a02e <__hi0bits+0x1e>
 800a02a:	3004      	adds	r0, #4
 800a02c:	011b      	lsls	r3, r3, #4
 800a02e:	0f9a      	lsrs	r2, r3, #30
 800a030:	d101      	bne.n	800a036 <__hi0bits+0x26>
 800a032:	3002      	adds	r0, #2
 800a034:	009b      	lsls	r3, r3, #2
 800a036:	2b00      	cmp	r3, #0
 800a038:	db03      	blt.n	800a042 <__hi0bits+0x32>
 800a03a:	3001      	adds	r0, #1
 800a03c:	005b      	lsls	r3, r3, #1
 800a03e:	d400      	bmi.n	800a042 <__hi0bits+0x32>
 800a040:	2020      	movs	r0, #32
 800a042:	4770      	bx	lr

0800a044 <__lo0bits>:
 800a044:	2207      	movs	r2, #7
 800a046:	6803      	ldr	r3, [r0, #0]
 800a048:	b510      	push	{r4, lr}
 800a04a:	0001      	movs	r1, r0
 800a04c:	401a      	ands	r2, r3
 800a04e:	d00d      	beq.n	800a06c <__lo0bits+0x28>
 800a050:	2401      	movs	r4, #1
 800a052:	2000      	movs	r0, #0
 800a054:	4223      	tst	r3, r4
 800a056:	d105      	bne.n	800a064 <__lo0bits+0x20>
 800a058:	3002      	adds	r0, #2
 800a05a:	4203      	tst	r3, r0
 800a05c:	d003      	beq.n	800a066 <__lo0bits+0x22>
 800a05e:	40e3      	lsrs	r3, r4
 800a060:	0020      	movs	r0, r4
 800a062:	600b      	str	r3, [r1, #0]
 800a064:	bd10      	pop	{r4, pc}
 800a066:	089b      	lsrs	r3, r3, #2
 800a068:	600b      	str	r3, [r1, #0]
 800a06a:	e7fb      	b.n	800a064 <__lo0bits+0x20>
 800a06c:	b29c      	uxth	r4, r3
 800a06e:	0010      	movs	r0, r2
 800a070:	2c00      	cmp	r4, #0
 800a072:	d101      	bne.n	800a078 <__lo0bits+0x34>
 800a074:	2010      	movs	r0, #16
 800a076:	0c1b      	lsrs	r3, r3, #16
 800a078:	b2da      	uxtb	r2, r3
 800a07a:	2a00      	cmp	r2, #0
 800a07c:	d101      	bne.n	800a082 <__lo0bits+0x3e>
 800a07e:	3008      	adds	r0, #8
 800a080:	0a1b      	lsrs	r3, r3, #8
 800a082:	071a      	lsls	r2, r3, #28
 800a084:	d101      	bne.n	800a08a <__lo0bits+0x46>
 800a086:	3004      	adds	r0, #4
 800a088:	091b      	lsrs	r3, r3, #4
 800a08a:	079a      	lsls	r2, r3, #30
 800a08c:	d101      	bne.n	800a092 <__lo0bits+0x4e>
 800a08e:	3002      	adds	r0, #2
 800a090:	089b      	lsrs	r3, r3, #2
 800a092:	07da      	lsls	r2, r3, #31
 800a094:	d4e8      	bmi.n	800a068 <__lo0bits+0x24>
 800a096:	085b      	lsrs	r3, r3, #1
 800a098:	d001      	beq.n	800a09e <__lo0bits+0x5a>
 800a09a:	3001      	adds	r0, #1
 800a09c:	e7e4      	b.n	800a068 <__lo0bits+0x24>
 800a09e:	2020      	movs	r0, #32
 800a0a0:	e7e0      	b.n	800a064 <__lo0bits+0x20>

0800a0a2 <__i2b>:
 800a0a2:	b510      	push	{r4, lr}
 800a0a4:	000c      	movs	r4, r1
 800a0a6:	2101      	movs	r1, #1
 800a0a8:	f7ff fee6 	bl	8009e78 <_Balloc>
 800a0ac:	2301      	movs	r3, #1
 800a0ae:	6144      	str	r4, [r0, #20]
 800a0b0:	6103      	str	r3, [r0, #16]
 800a0b2:	bd10      	pop	{r4, pc}

0800a0b4 <__multiply>:
 800a0b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0b6:	690b      	ldr	r3, [r1, #16]
 800a0b8:	0015      	movs	r5, r2
 800a0ba:	6912      	ldr	r2, [r2, #16]
 800a0bc:	b089      	sub	sp, #36	; 0x24
 800a0be:	000c      	movs	r4, r1
 800a0c0:	4293      	cmp	r3, r2
 800a0c2:	da01      	bge.n	800a0c8 <__multiply+0x14>
 800a0c4:	002c      	movs	r4, r5
 800a0c6:	000d      	movs	r5, r1
 800a0c8:	6927      	ldr	r7, [r4, #16]
 800a0ca:	692e      	ldr	r6, [r5, #16]
 800a0cc:	68a2      	ldr	r2, [r4, #8]
 800a0ce:	19bb      	adds	r3, r7, r6
 800a0d0:	6861      	ldr	r1, [r4, #4]
 800a0d2:	9301      	str	r3, [sp, #4]
 800a0d4:	4293      	cmp	r3, r2
 800a0d6:	dd00      	ble.n	800a0da <__multiply+0x26>
 800a0d8:	3101      	adds	r1, #1
 800a0da:	f7ff fecd 	bl	8009e78 <_Balloc>
 800a0de:	0003      	movs	r3, r0
 800a0e0:	3314      	adds	r3, #20
 800a0e2:	9300      	str	r3, [sp, #0]
 800a0e4:	9a00      	ldr	r2, [sp, #0]
 800a0e6:	19bb      	adds	r3, r7, r6
 800a0e8:	4694      	mov	ip, r2
 800a0ea:	009b      	lsls	r3, r3, #2
 800a0ec:	449c      	add	ip, r3
 800a0ee:	0013      	movs	r3, r2
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	9004      	str	r0, [sp, #16]
 800a0f4:	4563      	cmp	r3, ip
 800a0f6:	d31c      	bcc.n	800a132 <__multiply+0x7e>
 800a0f8:	002a      	movs	r2, r5
 800a0fa:	3414      	adds	r4, #20
 800a0fc:	00bf      	lsls	r7, r7, #2
 800a0fe:	19e3      	adds	r3, r4, r7
 800a100:	3214      	adds	r2, #20
 800a102:	00b6      	lsls	r6, r6, #2
 800a104:	9305      	str	r3, [sp, #20]
 800a106:	1993      	adds	r3, r2, r6
 800a108:	9402      	str	r4, [sp, #8]
 800a10a:	9306      	str	r3, [sp, #24]
 800a10c:	9b06      	ldr	r3, [sp, #24]
 800a10e:	429a      	cmp	r2, r3
 800a110:	d311      	bcc.n	800a136 <__multiply+0x82>
 800a112:	9b01      	ldr	r3, [sp, #4]
 800a114:	2b00      	cmp	r3, #0
 800a116:	dd06      	ble.n	800a126 <__multiply+0x72>
 800a118:	2304      	movs	r3, #4
 800a11a:	425b      	negs	r3, r3
 800a11c:	449c      	add	ip, r3
 800a11e:	4663      	mov	r3, ip
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d051      	beq.n	800a1ca <__multiply+0x116>
 800a126:	9b04      	ldr	r3, [sp, #16]
 800a128:	9a01      	ldr	r2, [sp, #4]
 800a12a:	0018      	movs	r0, r3
 800a12c:	611a      	str	r2, [r3, #16]
 800a12e:	b009      	add	sp, #36	; 0x24
 800a130:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a132:	c304      	stmia	r3!, {r2}
 800a134:	e7de      	b.n	800a0f4 <__multiply+0x40>
 800a136:	8814      	ldrh	r4, [r2, #0]
 800a138:	2c00      	cmp	r4, #0
 800a13a:	d01e      	beq.n	800a17a <__multiply+0xc6>
 800a13c:	2600      	movs	r6, #0
 800a13e:	9d00      	ldr	r5, [sp, #0]
 800a140:	9f02      	ldr	r7, [sp, #8]
 800a142:	cf01      	ldmia	r7!, {r0}
 800a144:	9507      	str	r5, [sp, #28]
 800a146:	cd08      	ldmia	r5!, {r3}
 800a148:	9303      	str	r3, [sp, #12]
 800a14a:	b283      	uxth	r3, r0
 800a14c:	4363      	muls	r3, r4
 800a14e:	0019      	movs	r1, r3
 800a150:	466b      	mov	r3, sp
 800a152:	0c00      	lsrs	r0, r0, #16
 800a154:	899b      	ldrh	r3, [r3, #12]
 800a156:	4360      	muls	r0, r4
 800a158:	18cb      	adds	r3, r1, r3
 800a15a:	9903      	ldr	r1, [sp, #12]
 800a15c:	199b      	adds	r3, r3, r6
 800a15e:	0c09      	lsrs	r1, r1, #16
 800a160:	1841      	adds	r1, r0, r1
 800a162:	0c18      	lsrs	r0, r3, #16
 800a164:	1809      	adds	r1, r1, r0
 800a166:	0c0e      	lsrs	r6, r1, #16
 800a168:	b29b      	uxth	r3, r3
 800a16a:	0409      	lsls	r1, r1, #16
 800a16c:	430b      	orrs	r3, r1
 800a16e:	9907      	ldr	r1, [sp, #28]
 800a170:	600b      	str	r3, [r1, #0]
 800a172:	9b05      	ldr	r3, [sp, #20]
 800a174:	42bb      	cmp	r3, r7
 800a176:	d8e4      	bhi.n	800a142 <__multiply+0x8e>
 800a178:	602e      	str	r6, [r5, #0]
 800a17a:	6813      	ldr	r3, [r2, #0]
 800a17c:	0c1b      	lsrs	r3, r3, #16
 800a17e:	9303      	str	r3, [sp, #12]
 800a180:	d01e      	beq.n	800a1c0 <__multiply+0x10c>
 800a182:	2600      	movs	r6, #0
 800a184:	9b00      	ldr	r3, [sp, #0]
 800a186:	9c02      	ldr	r4, [sp, #8]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	9800      	ldr	r0, [sp, #0]
 800a18c:	0007      	movs	r7, r0
 800a18e:	8821      	ldrh	r1, [r4, #0]
 800a190:	9d03      	ldr	r5, [sp, #12]
 800a192:	b29b      	uxth	r3, r3
 800a194:	4369      	muls	r1, r5
 800a196:	c820      	ldmia	r0!, {r5}
 800a198:	0c2d      	lsrs	r5, r5, #16
 800a19a:	1949      	adds	r1, r1, r5
 800a19c:	198e      	adds	r6, r1, r6
 800a19e:	0431      	lsls	r1, r6, #16
 800a1a0:	430b      	orrs	r3, r1
 800a1a2:	603b      	str	r3, [r7, #0]
 800a1a4:	cc08      	ldmia	r4!, {r3}
 800a1a6:	9903      	ldr	r1, [sp, #12]
 800a1a8:	0c1b      	lsrs	r3, r3, #16
 800a1aa:	434b      	muls	r3, r1
 800a1ac:	6879      	ldr	r1, [r7, #4]
 800a1ae:	0c36      	lsrs	r6, r6, #16
 800a1b0:	b289      	uxth	r1, r1
 800a1b2:	185b      	adds	r3, r3, r1
 800a1b4:	9905      	ldr	r1, [sp, #20]
 800a1b6:	199b      	adds	r3, r3, r6
 800a1b8:	0c1e      	lsrs	r6, r3, #16
 800a1ba:	42a1      	cmp	r1, r4
 800a1bc:	d8e6      	bhi.n	800a18c <__multiply+0xd8>
 800a1be:	6003      	str	r3, [r0, #0]
 800a1c0:	9b00      	ldr	r3, [sp, #0]
 800a1c2:	3204      	adds	r2, #4
 800a1c4:	3304      	adds	r3, #4
 800a1c6:	9300      	str	r3, [sp, #0]
 800a1c8:	e7a0      	b.n	800a10c <__multiply+0x58>
 800a1ca:	9b01      	ldr	r3, [sp, #4]
 800a1cc:	3b01      	subs	r3, #1
 800a1ce:	9301      	str	r3, [sp, #4]
 800a1d0:	e79f      	b.n	800a112 <__multiply+0x5e>
	...

0800a1d4 <__pow5mult>:
 800a1d4:	2303      	movs	r3, #3
 800a1d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a1d8:	4013      	ands	r3, r2
 800a1da:	0005      	movs	r5, r0
 800a1dc:	000e      	movs	r6, r1
 800a1de:	0014      	movs	r4, r2
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d008      	beq.n	800a1f6 <__pow5mult+0x22>
 800a1e4:	4922      	ldr	r1, [pc, #136]	; (800a270 <__pow5mult+0x9c>)
 800a1e6:	3b01      	subs	r3, #1
 800a1e8:	009a      	lsls	r2, r3, #2
 800a1ea:	5852      	ldr	r2, [r2, r1]
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	0031      	movs	r1, r6
 800a1f0:	f7ff fe93 	bl	8009f1a <__multadd>
 800a1f4:	0006      	movs	r6, r0
 800a1f6:	10a3      	asrs	r3, r4, #2
 800a1f8:	9301      	str	r3, [sp, #4]
 800a1fa:	d036      	beq.n	800a26a <__pow5mult+0x96>
 800a1fc:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 800a1fe:	2c00      	cmp	r4, #0
 800a200:	d107      	bne.n	800a212 <__pow5mult+0x3e>
 800a202:	2010      	movs	r0, #16
 800a204:	f7fe fa8a 	bl	800871c <malloc>
 800a208:	6268      	str	r0, [r5, #36]	; 0x24
 800a20a:	6044      	str	r4, [r0, #4]
 800a20c:	6084      	str	r4, [r0, #8]
 800a20e:	6004      	str	r4, [r0, #0]
 800a210:	60c4      	str	r4, [r0, #12]
 800a212:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 800a214:	68bc      	ldr	r4, [r7, #8]
 800a216:	2c00      	cmp	r4, #0
 800a218:	d107      	bne.n	800a22a <__pow5mult+0x56>
 800a21a:	4916      	ldr	r1, [pc, #88]	; (800a274 <__pow5mult+0xa0>)
 800a21c:	0028      	movs	r0, r5
 800a21e:	f7ff ff40 	bl	800a0a2 <__i2b>
 800a222:	2300      	movs	r3, #0
 800a224:	0004      	movs	r4, r0
 800a226:	60b8      	str	r0, [r7, #8]
 800a228:	6003      	str	r3, [r0, #0]
 800a22a:	2201      	movs	r2, #1
 800a22c:	9b01      	ldr	r3, [sp, #4]
 800a22e:	4213      	tst	r3, r2
 800a230:	d00a      	beq.n	800a248 <__pow5mult+0x74>
 800a232:	0031      	movs	r1, r6
 800a234:	0022      	movs	r2, r4
 800a236:	0028      	movs	r0, r5
 800a238:	f7ff ff3c 	bl	800a0b4 <__multiply>
 800a23c:	0007      	movs	r7, r0
 800a23e:	0031      	movs	r1, r6
 800a240:	0028      	movs	r0, r5
 800a242:	f7ff fe51 	bl	8009ee8 <_Bfree>
 800a246:	003e      	movs	r6, r7
 800a248:	9b01      	ldr	r3, [sp, #4]
 800a24a:	105b      	asrs	r3, r3, #1
 800a24c:	9301      	str	r3, [sp, #4]
 800a24e:	d00c      	beq.n	800a26a <__pow5mult+0x96>
 800a250:	6820      	ldr	r0, [r4, #0]
 800a252:	2800      	cmp	r0, #0
 800a254:	d107      	bne.n	800a266 <__pow5mult+0x92>
 800a256:	0022      	movs	r2, r4
 800a258:	0021      	movs	r1, r4
 800a25a:	0028      	movs	r0, r5
 800a25c:	f7ff ff2a 	bl	800a0b4 <__multiply>
 800a260:	2300      	movs	r3, #0
 800a262:	6020      	str	r0, [r4, #0]
 800a264:	6003      	str	r3, [r0, #0]
 800a266:	0004      	movs	r4, r0
 800a268:	e7df      	b.n	800a22a <__pow5mult+0x56>
 800a26a:	0030      	movs	r0, r6
 800a26c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a26e:	46c0      	nop			; (mov r8, r8)
 800a270:	0800c448 	.word	0x0800c448
 800a274:	00000271 	.word	0x00000271

0800a278 <__lshift>:
 800a278:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a27a:	000d      	movs	r5, r1
 800a27c:	0017      	movs	r7, r2
 800a27e:	692b      	ldr	r3, [r5, #16]
 800a280:	1154      	asrs	r4, r2, #5
 800a282:	b085      	sub	sp, #20
 800a284:	18e3      	adds	r3, r4, r3
 800a286:	9302      	str	r3, [sp, #8]
 800a288:	3301      	adds	r3, #1
 800a28a:	9301      	str	r3, [sp, #4]
 800a28c:	6849      	ldr	r1, [r1, #4]
 800a28e:	68ab      	ldr	r3, [r5, #8]
 800a290:	9003      	str	r0, [sp, #12]
 800a292:	9a01      	ldr	r2, [sp, #4]
 800a294:	4293      	cmp	r3, r2
 800a296:	db34      	blt.n	800a302 <__lshift+0x8a>
 800a298:	9803      	ldr	r0, [sp, #12]
 800a29a:	f7ff fded 	bl	8009e78 <_Balloc>
 800a29e:	2300      	movs	r3, #0
 800a2a0:	0002      	movs	r2, r0
 800a2a2:	0006      	movs	r6, r0
 800a2a4:	0019      	movs	r1, r3
 800a2a6:	3214      	adds	r2, #20
 800a2a8:	42a3      	cmp	r3, r4
 800a2aa:	db2d      	blt.n	800a308 <__lshift+0x90>
 800a2ac:	43e3      	mvns	r3, r4
 800a2ae:	17db      	asrs	r3, r3, #31
 800a2b0:	401c      	ands	r4, r3
 800a2b2:	002b      	movs	r3, r5
 800a2b4:	211f      	movs	r1, #31
 800a2b6:	00a4      	lsls	r4, r4, #2
 800a2b8:	1914      	adds	r4, r2, r4
 800a2ba:	692a      	ldr	r2, [r5, #16]
 800a2bc:	3314      	adds	r3, #20
 800a2be:	0092      	lsls	r2, r2, #2
 800a2c0:	189a      	adds	r2, r3, r2
 800a2c2:	400f      	ands	r7, r1
 800a2c4:	d024      	beq.n	800a310 <__lshift+0x98>
 800a2c6:	3101      	adds	r1, #1
 800a2c8:	1bc9      	subs	r1, r1, r7
 800a2ca:	468c      	mov	ip, r1
 800a2cc:	2100      	movs	r1, #0
 800a2ce:	6818      	ldr	r0, [r3, #0]
 800a2d0:	40b8      	lsls	r0, r7
 800a2d2:	4301      	orrs	r1, r0
 800a2d4:	4660      	mov	r0, ip
 800a2d6:	6021      	str	r1, [r4, #0]
 800a2d8:	cb02      	ldmia	r3!, {r1}
 800a2da:	3404      	adds	r4, #4
 800a2dc:	40c1      	lsrs	r1, r0
 800a2de:	429a      	cmp	r2, r3
 800a2e0:	d8f5      	bhi.n	800a2ce <__lshift+0x56>
 800a2e2:	6021      	str	r1, [r4, #0]
 800a2e4:	2900      	cmp	r1, #0
 800a2e6:	d002      	beq.n	800a2ee <__lshift+0x76>
 800a2e8:	9b02      	ldr	r3, [sp, #8]
 800a2ea:	3302      	adds	r3, #2
 800a2ec:	9301      	str	r3, [sp, #4]
 800a2ee:	9b01      	ldr	r3, [sp, #4]
 800a2f0:	9803      	ldr	r0, [sp, #12]
 800a2f2:	3b01      	subs	r3, #1
 800a2f4:	6133      	str	r3, [r6, #16]
 800a2f6:	0029      	movs	r1, r5
 800a2f8:	f7ff fdf6 	bl	8009ee8 <_Bfree>
 800a2fc:	0030      	movs	r0, r6
 800a2fe:	b005      	add	sp, #20
 800a300:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a302:	3101      	adds	r1, #1
 800a304:	005b      	lsls	r3, r3, #1
 800a306:	e7c4      	b.n	800a292 <__lshift+0x1a>
 800a308:	0098      	lsls	r0, r3, #2
 800a30a:	5011      	str	r1, [r2, r0]
 800a30c:	3301      	adds	r3, #1
 800a30e:	e7cb      	b.n	800a2a8 <__lshift+0x30>
 800a310:	cb02      	ldmia	r3!, {r1}
 800a312:	c402      	stmia	r4!, {r1}
 800a314:	429a      	cmp	r2, r3
 800a316:	d8fb      	bhi.n	800a310 <__lshift+0x98>
 800a318:	e7e9      	b.n	800a2ee <__lshift+0x76>

0800a31a <__mcmp>:
 800a31a:	690a      	ldr	r2, [r1, #16]
 800a31c:	6903      	ldr	r3, [r0, #16]
 800a31e:	b530      	push	{r4, r5, lr}
 800a320:	1a9b      	subs	r3, r3, r2
 800a322:	d10e      	bne.n	800a342 <__mcmp+0x28>
 800a324:	0092      	lsls	r2, r2, #2
 800a326:	3014      	adds	r0, #20
 800a328:	3114      	adds	r1, #20
 800a32a:	1884      	adds	r4, r0, r2
 800a32c:	1889      	adds	r1, r1, r2
 800a32e:	3c04      	subs	r4, #4
 800a330:	3904      	subs	r1, #4
 800a332:	6822      	ldr	r2, [r4, #0]
 800a334:	680d      	ldr	r5, [r1, #0]
 800a336:	42aa      	cmp	r2, r5
 800a338:	d005      	beq.n	800a346 <__mcmp+0x2c>
 800a33a:	42aa      	cmp	r2, r5
 800a33c:	4192      	sbcs	r2, r2
 800a33e:	2301      	movs	r3, #1
 800a340:	4313      	orrs	r3, r2
 800a342:	0018      	movs	r0, r3
 800a344:	bd30      	pop	{r4, r5, pc}
 800a346:	42a0      	cmp	r0, r4
 800a348:	d3f1      	bcc.n	800a32e <__mcmp+0x14>
 800a34a:	e7fa      	b.n	800a342 <__mcmp+0x28>

0800a34c <__mdiff>:
 800a34c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a34e:	000d      	movs	r5, r1
 800a350:	b085      	sub	sp, #20
 800a352:	0007      	movs	r7, r0
 800a354:	0011      	movs	r1, r2
 800a356:	0028      	movs	r0, r5
 800a358:	0014      	movs	r4, r2
 800a35a:	f7ff ffde 	bl	800a31a <__mcmp>
 800a35e:	1e06      	subs	r6, r0, #0
 800a360:	d108      	bne.n	800a374 <__mdiff+0x28>
 800a362:	0001      	movs	r1, r0
 800a364:	0038      	movs	r0, r7
 800a366:	f7ff fd87 	bl	8009e78 <_Balloc>
 800a36a:	2301      	movs	r3, #1
 800a36c:	6146      	str	r6, [r0, #20]
 800a36e:	6103      	str	r3, [r0, #16]
 800a370:	b005      	add	sp, #20
 800a372:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a374:	2301      	movs	r3, #1
 800a376:	9301      	str	r3, [sp, #4]
 800a378:	2800      	cmp	r0, #0
 800a37a:	db04      	blt.n	800a386 <__mdiff+0x3a>
 800a37c:	0023      	movs	r3, r4
 800a37e:	002c      	movs	r4, r5
 800a380:	001d      	movs	r5, r3
 800a382:	2300      	movs	r3, #0
 800a384:	9301      	str	r3, [sp, #4]
 800a386:	6861      	ldr	r1, [r4, #4]
 800a388:	0038      	movs	r0, r7
 800a38a:	f7ff fd75 	bl	8009e78 <_Balloc>
 800a38e:	002f      	movs	r7, r5
 800a390:	2200      	movs	r2, #0
 800a392:	9b01      	ldr	r3, [sp, #4]
 800a394:	6926      	ldr	r6, [r4, #16]
 800a396:	60c3      	str	r3, [r0, #12]
 800a398:	3414      	adds	r4, #20
 800a39a:	00b3      	lsls	r3, r6, #2
 800a39c:	18e3      	adds	r3, r4, r3
 800a39e:	9302      	str	r3, [sp, #8]
 800a3a0:	692b      	ldr	r3, [r5, #16]
 800a3a2:	3714      	adds	r7, #20
 800a3a4:	009b      	lsls	r3, r3, #2
 800a3a6:	18fb      	adds	r3, r7, r3
 800a3a8:	9303      	str	r3, [sp, #12]
 800a3aa:	0003      	movs	r3, r0
 800a3ac:	4694      	mov	ip, r2
 800a3ae:	3314      	adds	r3, #20
 800a3b0:	cc20      	ldmia	r4!, {r5}
 800a3b2:	cf04      	ldmia	r7!, {r2}
 800a3b4:	9201      	str	r2, [sp, #4]
 800a3b6:	b2aa      	uxth	r2, r5
 800a3b8:	4494      	add	ip, r2
 800a3ba:	466a      	mov	r2, sp
 800a3bc:	4661      	mov	r1, ip
 800a3be:	8892      	ldrh	r2, [r2, #4]
 800a3c0:	0c2d      	lsrs	r5, r5, #16
 800a3c2:	1a8a      	subs	r2, r1, r2
 800a3c4:	9901      	ldr	r1, [sp, #4]
 800a3c6:	0c09      	lsrs	r1, r1, #16
 800a3c8:	1a69      	subs	r1, r5, r1
 800a3ca:	1415      	asrs	r5, r2, #16
 800a3cc:	1949      	adds	r1, r1, r5
 800a3ce:	140d      	asrs	r5, r1, #16
 800a3d0:	b292      	uxth	r2, r2
 800a3d2:	0409      	lsls	r1, r1, #16
 800a3d4:	430a      	orrs	r2, r1
 800a3d6:	601a      	str	r2, [r3, #0]
 800a3d8:	9a03      	ldr	r2, [sp, #12]
 800a3da:	46ac      	mov	ip, r5
 800a3dc:	3304      	adds	r3, #4
 800a3de:	42ba      	cmp	r2, r7
 800a3e0:	d8e6      	bhi.n	800a3b0 <__mdiff+0x64>
 800a3e2:	9902      	ldr	r1, [sp, #8]
 800a3e4:	001a      	movs	r2, r3
 800a3e6:	428c      	cmp	r4, r1
 800a3e8:	d305      	bcc.n	800a3f6 <__mdiff+0xaa>
 800a3ea:	3a04      	subs	r2, #4
 800a3ec:	6813      	ldr	r3, [r2, #0]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d00e      	beq.n	800a410 <__mdiff+0xc4>
 800a3f2:	6106      	str	r6, [r0, #16]
 800a3f4:	e7bc      	b.n	800a370 <__mdiff+0x24>
 800a3f6:	cc04      	ldmia	r4!, {r2}
 800a3f8:	b291      	uxth	r1, r2
 800a3fa:	4461      	add	r1, ip
 800a3fc:	140d      	asrs	r5, r1, #16
 800a3fe:	0c12      	lsrs	r2, r2, #16
 800a400:	1952      	adds	r2, r2, r5
 800a402:	1415      	asrs	r5, r2, #16
 800a404:	b289      	uxth	r1, r1
 800a406:	0412      	lsls	r2, r2, #16
 800a408:	430a      	orrs	r2, r1
 800a40a:	46ac      	mov	ip, r5
 800a40c:	c304      	stmia	r3!, {r2}
 800a40e:	e7e8      	b.n	800a3e2 <__mdiff+0x96>
 800a410:	3e01      	subs	r6, #1
 800a412:	e7ea      	b.n	800a3ea <__mdiff+0x9e>

0800a414 <__ulp>:
 800a414:	000b      	movs	r3, r1
 800a416:	4910      	ldr	r1, [pc, #64]	; (800a458 <__ulp+0x44>)
 800a418:	b510      	push	{r4, lr}
 800a41a:	4019      	ands	r1, r3
 800a41c:	4b0f      	ldr	r3, [pc, #60]	; (800a45c <__ulp+0x48>)
 800a41e:	18c9      	adds	r1, r1, r3
 800a420:	2900      	cmp	r1, #0
 800a422:	dd04      	ble.n	800a42e <__ulp+0x1a>
 800a424:	2200      	movs	r2, #0
 800a426:	000b      	movs	r3, r1
 800a428:	0010      	movs	r0, r2
 800a42a:	0019      	movs	r1, r3
 800a42c:	bd10      	pop	{r4, pc}
 800a42e:	4249      	negs	r1, r1
 800a430:	1509      	asrs	r1, r1, #20
 800a432:	2200      	movs	r2, #0
 800a434:	2300      	movs	r3, #0
 800a436:	2913      	cmp	r1, #19
 800a438:	dc04      	bgt.n	800a444 <__ulp+0x30>
 800a43a:	2080      	movs	r0, #128	; 0x80
 800a43c:	0300      	lsls	r0, r0, #12
 800a43e:	4108      	asrs	r0, r1
 800a440:	0003      	movs	r3, r0
 800a442:	e7f1      	b.n	800a428 <__ulp+0x14>
 800a444:	3914      	subs	r1, #20
 800a446:	2001      	movs	r0, #1
 800a448:	291e      	cmp	r1, #30
 800a44a:	dc02      	bgt.n	800a452 <__ulp+0x3e>
 800a44c:	241f      	movs	r4, #31
 800a44e:	1a61      	subs	r1, r4, r1
 800a450:	4088      	lsls	r0, r1
 800a452:	0002      	movs	r2, r0
 800a454:	e7e8      	b.n	800a428 <__ulp+0x14>
 800a456:	46c0      	nop			; (mov r8, r8)
 800a458:	7ff00000 	.word	0x7ff00000
 800a45c:	fcc00000 	.word	0xfcc00000

0800a460 <__b2d>:
 800a460:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a462:	0006      	movs	r6, r0
 800a464:	6903      	ldr	r3, [r0, #16]
 800a466:	3614      	adds	r6, #20
 800a468:	009b      	lsls	r3, r3, #2
 800a46a:	18f3      	adds	r3, r6, r3
 800a46c:	1f1d      	subs	r5, r3, #4
 800a46e:	682c      	ldr	r4, [r5, #0]
 800a470:	000f      	movs	r7, r1
 800a472:	0020      	movs	r0, r4
 800a474:	9301      	str	r3, [sp, #4]
 800a476:	f7ff fdcb 	bl	800a010 <__hi0bits>
 800a47a:	2320      	movs	r3, #32
 800a47c:	1a1b      	subs	r3, r3, r0
 800a47e:	603b      	str	r3, [r7, #0]
 800a480:	491c      	ldr	r1, [pc, #112]	; (800a4f4 <__b2d+0x94>)
 800a482:	280a      	cmp	r0, #10
 800a484:	dc16      	bgt.n	800a4b4 <__b2d+0x54>
 800a486:	230b      	movs	r3, #11
 800a488:	0027      	movs	r7, r4
 800a48a:	1a1b      	subs	r3, r3, r0
 800a48c:	40df      	lsrs	r7, r3
 800a48e:	4339      	orrs	r1, r7
 800a490:	469c      	mov	ip, r3
 800a492:	000b      	movs	r3, r1
 800a494:	2100      	movs	r1, #0
 800a496:	42ae      	cmp	r6, r5
 800a498:	d202      	bcs.n	800a4a0 <__b2d+0x40>
 800a49a:	9901      	ldr	r1, [sp, #4]
 800a49c:	3908      	subs	r1, #8
 800a49e:	6809      	ldr	r1, [r1, #0]
 800a4a0:	3015      	adds	r0, #21
 800a4a2:	4084      	lsls	r4, r0
 800a4a4:	4660      	mov	r0, ip
 800a4a6:	40c1      	lsrs	r1, r0
 800a4a8:	430c      	orrs	r4, r1
 800a4aa:	0022      	movs	r2, r4
 800a4ac:	0010      	movs	r0, r2
 800a4ae:	0019      	movs	r1, r3
 800a4b0:	b003      	add	sp, #12
 800a4b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4b4:	2700      	movs	r7, #0
 800a4b6:	42ae      	cmp	r6, r5
 800a4b8:	d202      	bcs.n	800a4c0 <__b2d+0x60>
 800a4ba:	9d01      	ldr	r5, [sp, #4]
 800a4bc:	3d08      	subs	r5, #8
 800a4be:	682f      	ldr	r7, [r5, #0]
 800a4c0:	380b      	subs	r0, #11
 800a4c2:	4684      	mov	ip, r0
 800a4c4:	1e03      	subs	r3, r0, #0
 800a4c6:	d012      	beq.n	800a4ee <__b2d+0x8e>
 800a4c8:	409c      	lsls	r4, r3
 800a4ca:	2020      	movs	r0, #32
 800a4cc:	4321      	orrs	r1, r4
 800a4ce:	003c      	movs	r4, r7
 800a4d0:	1ac0      	subs	r0, r0, r3
 800a4d2:	40c4      	lsrs	r4, r0
 800a4d4:	4321      	orrs	r1, r4
 800a4d6:	000b      	movs	r3, r1
 800a4d8:	2100      	movs	r1, #0
 800a4da:	42b5      	cmp	r5, r6
 800a4dc:	d901      	bls.n	800a4e2 <__b2d+0x82>
 800a4de:	3d04      	subs	r5, #4
 800a4e0:	6829      	ldr	r1, [r5, #0]
 800a4e2:	4664      	mov	r4, ip
 800a4e4:	40c1      	lsrs	r1, r0
 800a4e6:	40a7      	lsls	r7, r4
 800a4e8:	430f      	orrs	r7, r1
 800a4ea:	003a      	movs	r2, r7
 800a4ec:	e7de      	b.n	800a4ac <__b2d+0x4c>
 800a4ee:	4321      	orrs	r1, r4
 800a4f0:	000b      	movs	r3, r1
 800a4f2:	e7fa      	b.n	800a4ea <__b2d+0x8a>
 800a4f4:	3ff00000 	.word	0x3ff00000

0800a4f8 <__d2b>:
 800a4f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a4fa:	001d      	movs	r5, r3
 800a4fc:	2101      	movs	r1, #1
 800a4fe:	9f08      	ldr	r7, [sp, #32]
 800a500:	0014      	movs	r4, r2
 800a502:	f7ff fcb9 	bl	8009e78 <_Balloc>
 800a506:	032b      	lsls	r3, r5, #12
 800a508:	006d      	lsls	r5, r5, #1
 800a50a:	0006      	movs	r6, r0
 800a50c:	0b1b      	lsrs	r3, r3, #12
 800a50e:	0d6d      	lsrs	r5, r5, #21
 800a510:	d124      	bne.n	800a55c <__d2b+0x64>
 800a512:	9301      	str	r3, [sp, #4]
 800a514:	2c00      	cmp	r4, #0
 800a516:	d027      	beq.n	800a568 <__d2b+0x70>
 800a518:	4668      	mov	r0, sp
 800a51a:	9400      	str	r4, [sp, #0]
 800a51c:	f7ff fd92 	bl	800a044 <__lo0bits>
 800a520:	9c00      	ldr	r4, [sp, #0]
 800a522:	2800      	cmp	r0, #0
 800a524:	d01e      	beq.n	800a564 <__d2b+0x6c>
 800a526:	9b01      	ldr	r3, [sp, #4]
 800a528:	2120      	movs	r1, #32
 800a52a:	001a      	movs	r2, r3
 800a52c:	1a09      	subs	r1, r1, r0
 800a52e:	408a      	lsls	r2, r1
 800a530:	40c3      	lsrs	r3, r0
 800a532:	4322      	orrs	r2, r4
 800a534:	6172      	str	r2, [r6, #20]
 800a536:	9301      	str	r3, [sp, #4]
 800a538:	9c01      	ldr	r4, [sp, #4]
 800a53a:	61b4      	str	r4, [r6, #24]
 800a53c:	1e63      	subs	r3, r4, #1
 800a53e:	419c      	sbcs	r4, r3
 800a540:	3401      	adds	r4, #1
 800a542:	6134      	str	r4, [r6, #16]
 800a544:	2d00      	cmp	r5, #0
 800a546:	d018      	beq.n	800a57a <__d2b+0x82>
 800a548:	4b12      	ldr	r3, [pc, #72]	; (800a594 <__d2b+0x9c>)
 800a54a:	18ed      	adds	r5, r5, r3
 800a54c:	2335      	movs	r3, #53	; 0x35
 800a54e:	182d      	adds	r5, r5, r0
 800a550:	603d      	str	r5, [r7, #0]
 800a552:	1a18      	subs	r0, r3, r0
 800a554:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a556:	6018      	str	r0, [r3, #0]
 800a558:	0030      	movs	r0, r6
 800a55a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a55c:	2280      	movs	r2, #128	; 0x80
 800a55e:	0352      	lsls	r2, r2, #13
 800a560:	4313      	orrs	r3, r2
 800a562:	e7d6      	b.n	800a512 <__d2b+0x1a>
 800a564:	6174      	str	r4, [r6, #20]
 800a566:	e7e7      	b.n	800a538 <__d2b+0x40>
 800a568:	a801      	add	r0, sp, #4
 800a56a:	f7ff fd6b 	bl	800a044 <__lo0bits>
 800a56e:	2401      	movs	r4, #1
 800a570:	9b01      	ldr	r3, [sp, #4]
 800a572:	6134      	str	r4, [r6, #16]
 800a574:	6173      	str	r3, [r6, #20]
 800a576:	3020      	adds	r0, #32
 800a578:	e7e4      	b.n	800a544 <__d2b+0x4c>
 800a57a:	4b07      	ldr	r3, [pc, #28]	; (800a598 <__d2b+0xa0>)
 800a57c:	18c0      	adds	r0, r0, r3
 800a57e:	4b07      	ldr	r3, [pc, #28]	; (800a59c <__d2b+0xa4>)
 800a580:	6038      	str	r0, [r7, #0]
 800a582:	18e3      	adds	r3, r4, r3
 800a584:	009b      	lsls	r3, r3, #2
 800a586:	18f3      	adds	r3, r6, r3
 800a588:	6958      	ldr	r0, [r3, #20]
 800a58a:	f7ff fd41 	bl	800a010 <__hi0bits>
 800a58e:	0164      	lsls	r4, r4, #5
 800a590:	1a20      	subs	r0, r4, r0
 800a592:	e7df      	b.n	800a554 <__d2b+0x5c>
 800a594:	fffffbcd 	.word	0xfffffbcd
 800a598:	fffffbce 	.word	0xfffffbce
 800a59c:	3fffffff 	.word	0x3fffffff

0800a5a0 <__ratio>:
 800a5a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a5a2:	b085      	sub	sp, #20
 800a5a4:	000f      	movs	r7, r1
 800a5a6:	a902      	add	r1, sp, #8
 800a5a8:	0006      	movs	r6, r0
 800a5aa:	f7ff ff59 	bl	800a460 <__b2d>
 800a5ae:	0004      	movs	r4, r0
 800a5b0:	000d      	movs	r5, r1
 800a5b2:	0038      	movs	r0, r7
 800a5b4:	a903      	add	r1, sp, #12
 800a5b6:	9400      	str	r4, [sp, #0]
 800a5b8:	9501      	str	r5, [sp, #4]
 800a5ba:	f7ff ff51 	bl	800a460 <__b2d>
 800a5be:	6936      	ldr	r6, [r6, #16]
 800a5c0:	693f      	ldr	r7, [r7, #16]
 800a5c2:	0002      	movs	r2, r0
 800a5c4:	1bf7      	subs	r7, r6, r7
 800a5c6:	017e      	lsls	r6, r7, #5
 800a5c8:	46b4      	mov	ip, r6
 800a5ca:	9f03      	ldr	r7, [sp, #12]
 800a5cc:	9e02      	ldr	r6, [sp, #8]
 800a5ce:	000b      	movs	r3, r1
 800a5d0:	1bf6      	subs	r6, r6, r7
 800a5d2:	4466      	add	r6, ip
 800a5d4:	0537      	lsls	r7, r6, #20
 800a5d6:	2e00      	cmp	r6, #0
 800a5d8:	dd07      	ble.n	800a5ea <__ratio+0x4a>
 800a5da:	1979      	adds	r1, r7, r5
 800a5dc:	9101      	str	r1, [sp, #4]
 800a5de:	9800      	ldr	r0, [sp, #0]
 800a5e0:	9901      	ldr	r1, [sp, #4]
 800a5e2:	f7f7 fabf 	bl	8001b64 <__aeabi_ddiv>
 800a5e6:	b005      	add	sp, #20
 800a5e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a5ea:	1bcb      	subs	r3, r1, r7
 800a5ec:	e7f7      	b.n	800a5de <__ratio+0x3e>

0800a5ee <__copybits>:
 800a5ee:	0013      	movs	r3, r2
 800a5f0:	3901      	subs	r1, #1
 800a5f2:	b510      	push	{r4, lr}
 800a5f4:	1149      	asrs	r1, r1, #5
 800a5f6:	6912      	ldr	r2, [r2, #16]
 800a5f8:	3101      	adds	r1, #1
 800a5fa:	0089      	lsls	r1, r1, #2
 800a5fc:	3314      	adds	r3, #20
 800a5fe:	0092      	lsls	r2, r2, #2
 800a600:	1841      	adds	r1, r0, r1
 800a602:	189a      	adds	r2, r3, r2
 800a604:	429a      	cmp	r2, r3
 800a606:	d803      	bhi.n	800a610 <__copybits+0x22>
 800a608:	2300      	movs	r3, #0
 800a60a:	4281      	cmp	r1, r0
 800a60c:	d803      	bhi.n	800a616 <__copybits+0x28>
 800a60e:	bd10      	pop	{r4, pc}
 800a610:	cb10      	ldmia	r3!, {r4}
 800a612:	c010      	stmia	r0!, {r4}
 800a614:	e7f6      	b.n	800a604 <__copybits+0x16>
 800a616:	c008      	stmia	r0!, {r3}
 800a618:	e7f7      	b.n	800a60a <__copybits+0x1c>

0800a61a <__any_on>:
 800a61a:	0002      	movs	r2, r0
 800a61c:	6900      	ldr	r0, [r0, #16]
 800a61e:	b510      	push	{r4, lr}
 800a620:	3214      	adds	r2, #20
 800a622:	114b      	asrs	r3, r1, #5
 800a624:	4298      	cmp	r0, r3
 800a626:	db12      	blt.n	800a64e <__any_on+0x34>
 800a628:	dd0b      	ble.n	800a642 <__any_on+0x28>
 800a62a:	201f      	movs	r0, #31
 800a62c:	4001      	ands	r1, r0
 800a62e:	d008      	beq.n	800a642 <__any_on+0x28>
 800a630:	0098      	lsls	r0, r3, #2
 800a632:	5884      	ldr	r4, [r0, r2]
 800a634:	0020      	movs	r0, r4
 800a636:	40c8      	lsrs	r0, r1
 800a638:	4088      	lsls	r0, r1
 800a63a:	0001      	movs	r1, r0
 800a63c:	2001      	movs	r0, #1
 800a63e:	428c      	cmp	r4, r1
 800a640:	d104      	bne.n	800a64c <__any_on+0x32>
 800a642:	009b      	lsls	r3, r3, #2
 800a644:	18d3      	adds	r3, r2, r3
 800a646:	4293      	cmp	r3, r2
 800a648:	d803      	bhi.n	800a652 <__any_on+0x38>
 800a64a:	2000      	movs	r0, #0
 800a64c:	bd10      	pop	{r4, pc}
 800a64e:	0003      	movs	r3, r0
 800a650:	e7f7      	b.n	800a642 <__any_on+0x28>
 800a652:	3b04      	subs	r3, #4
 800a654:	6819      	ldr	r1, [r3, #0]
 800a656:	2900      	cmp	r1, #0
 800a658:	d0f5      	beq.n	800a646 <__any_on+0x2c>
 800a65a:	2001      	movs	r0, #1
 800a65c:	e7f6      	b.n	800a64c <__any_on+0x32>

0800a65e <_calloc_r>:
 800a65e:	434a      	muls	r2, r1
 800a660:	b570      	push	{r4, r5, r6, lr}
 800a662:	0011      	movs	r1, r2
 800a664:	0014      	movs	r4, r2
 800a666:	f7fe f8c9 	bl	80087fc <_malloc_r>
 800a66a:	1e05      	subs	r5, r0, #0
 800a66c:	d003      	beq.n	800a676 <_calloc_r+0x18>
 800a66e:	0022      	movs	r2, r4
 800a670:	2100      	movs	r1, #0
 800a672:	f7fe f870 	bl	8008756 <memset>
 800a676:	0028      	movs	r0, r5
 800a678:	bd70      	pop	{r4, r5, r6, pc}

0800a67a <strncmp>:
 800a67a:	2300      	movs	r3, #0
 800a67c:	b530      	push	{r4, r5, lr}
 800a67e:	429a      	cmp	r2, r3
 800a680:	d00a      	beq.n	800a698 <strncmp+0x1e>
 800a682:	3a01      	subs	r2, #1
 800a684:	5cc4      	ldrb	r4, [r0, r3]
 800a686:	5ccd      	ldrb	r5, [r1, r3]
 800a688:	42ac      	cmp	r4, r5
 800a68a:	d104      	bne.n	800a696 <strncmp+0x1c>
 800a68c:	429a      	cmp	r2, r3
 800a68e:	d002      	beq.n	800a696 <strncmp+0x1c>
 800a690:	3301      	adds	r3, #1
 800a692:	2c00      	cmp	r4, #0
 800a694:	d1f6      	bne.n	800a684 <strncmp+0xa>
 800a696:	1b63      	subs	r3, r4, r5
 800a698:	0018      	movs	r0, r3
 800a69a:	bd30      	pop	{r4, r5, pc}

0800a69c <__ascii_wctomb>:
 800a69c:	1e0b      	subs	r3, r1, #0
 800a69e:	d004      	beq.n	800a6aa <__ascii_wctomb+0xe>
 800a6a0:	2aff      	cmp	r2, #255	; 0xff
 800a6a2:	d904      	bls.n	800a6ae <__ascii_wctomb+0x12>
 800a6a4:	238a      	movs	r3, #138	; 0x8a
 800a6a6:	6003      	str	r3, [r0, #0]
 800a6a8:	3b8b      	subs	r3, #139	; 0x8b
 800a6aa:	0018      	movs	r0, r3
 800a6ac:	4770      	bx	lr
 800a6ae:	700a      	strb	r2, [r1, #0]
 800a6b0:	2301      	movs	r3, #1
 800a6b2:	e7fa      	b.n	800a6aa <__ascii_wctomb+0xe>

0800a6b4 <round>:
 800a6b4:	b570      	push	{r4, r5, r6, lr}
 800a6b6:	004a      	lsls	r2, r1, #1
 800a6b8:	4d1d      	ldr	r5, [pc, #116]	; (800a730 <round+0x7c>)
 800a6ba:	0d52      	lsrs	r2, r2, #21
 800a6bc:	1955      	adds	r5, r2, r5
 800a6be:	000e      	movs	r6, r1
 800a6c0:	2d13      	cmp	r5, #19
 800a6c2:	dc18      	bgt.n	800a6f6 <round+0x42>
 800a6c4:	2d00      	cmp	r5, #0
 800a6c6:	da09      	bge.n	800a6dc <round+0x28>
 800a6c8:	0fcb      	lsrs	r3, r1, #31
 800a6ca:	07db      	lsls	r3, r3, #31
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	1c69      	adds	r1, r5, #1
 800a6d0:	d101      	bne.n	800a6d6 <round+0x22>
 800a6d2:	4918      	ldr	r1, [pc, #96]	; (800a734 <round+0x80>)
 800a6d4:	430b      	orrs	r3, r1
 800a6d6:	0019      	movs	r1, r3
 800a6d8:	0010      	movs	r0, r2
 800a6da:	e016      	b.n	800a70a <round+0x56>
 800a6dc:	4a16      	ldr	r2, [pc, #88]	; (800a738 <round+0x84>)
 800a6de:	412a      	asrs	r2, r5
 800a6e0:	420a      	tst	r2, r1
 800a6e2:	d101      	bne.n	800a6e8 <round+0x34>
 800a6e4:	2800      	cmp	r0, #0
 800a6e6:	d010      	beq.n	800a70a <round+0x56>
 800a6e8:	2380      	movs	r3, #128	; 0x80
 800a6ea:	031b      	lsls	r3, r3, #12
 800a6ec:	412b      	asrs	r3, r5
 800a6ee:	199b      	adds	r3, r3, r6
 800a6f0:	4393      	bics	r3, r2
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	e7ef      	b.n	800a6d6 <round+0x22>
 800a6f6:	2d33      	cmp	r5, #51	; 0x33
 800a6f8:	dd08      	ble.n	800a70c <round+0x58>
 800a6fa:	2380      	movs	r3, #128	; 0x80
 800a6fc:	00db      	lsls	r3, r3, #3
 800a6fe:	429d      	cmp	r5, r3
 800a700:	d103      	bne.n	800a70a <round+0x56>
 800a702:	0002      	movs	r2, r0
 800a704:	000b      	movs	r3, r1
 800a706:	f7f6 ff1d 	bl	8001544 <__aeabi_dadd>
 800a70a:	bd70      	pop	{r4, r5, r6, pc}
 800a70c:	4e0b      	ldr	r6, [pc, #44]	; (800a73c <round+0x88>)
 800a70e:	1992      	adds	r2, r2, r6
 800a710:	2601      	movs	r6, #1
 800a712:	4276      	negs	r6, r6
 800a714:	40d6      	lsrs	r6, r2
 800a716:	4206      	tst	r6, r0
 800a718:	d0f7      	beq.n	800a70a <round+0x56>
 800a71a:	2233      	movs	r2, #51	; 0x33
 800a71c:	1b55      	subs	r5, r2, r5
 800a71e:	3a32      	subs	r2, #50	; 0x32
 800a720:	40aa      	lsls	r2, r5
 800a722:	1812      	adds	r2, r2, r0
 800a724:	4282      	cmp	r2, r0
 800a726:	41a4      	sbcs	r4, r4
 800a728:	4264      	negs	r4, r4
 800a72a:	190b      	adds	r3, r1, r4
 800a72c:	43b2      	bics	r2, r6
 800a72e:	e7d2      	b.n	800a6d6 <round+0x22>
 800a730:	fffffc01 	.word	0xfffffc01
 800a734:	3ff00000 	.word	0x3ff00000
 800a738:	000fffff 	.word	0x000fffff
 800a73c:	fffffbed 	.word	0xfffffbed

0800a740 <atan2>:
 800a740:	b510      	push	{r4, lr}
 800a742:	f000 f9ff 	bl	800ab44 <__ieee754_atan2>
 800a746:	bd10      	pop	{r4, pc}

0800a748 <pow>:
 800a748:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a74a:	b091      	sub	sp, #68	; 0x44
 800a74c:	001f      	movs	r7, r3
 800a74e:	9000      	str	r0, [sp, #0]
 800a750:	9101      	str	r1, [sp, #4]
 800a752:	0016      	movs	r6, r2
 800a754:	f000 faa8 	bl	800aca8 <__ieee754_pow>
 800a758:	4bc5      	ldr	r3, [pc, #788]	; (800aa70 <pow+0x328>)
 800a75a:	0004      	movs	r4, r0
 800a75c:	781b      	ldrb	r3, [r3, #0]
 800a75e:	000d      	movs	r5, r1
 800a760:	b25b      	sxtb	r3, r3
 800a762:	9303      	str	r3, [sp, #12]
 800a764:	3301      	adds	r3, #1
 800a766:	d100      	bne.n	800a76a <pow+0x22>
 800a768:	e0d8      	b.n	800a91c <pow+0x1d4>
 800a76a:	0032      	movs	r2, r6
 800a76c:	003b      	movs	r3, r7
 800a76e:	0030      	movs	r0, r6
 800a770:	0039      	movs	r1, r7
 800a772:	f7f8 fbc1 	bl	8002ef8 <__aeabi_dcmpun>
 800a776:	9004      	str	r0, [sp, #16]
 800a778:	2800      	cmp	r0, #0
 800a77a:	d000      	beq.n	800a77e <pow+0x36>
 800a77c:	e0ce      	b.n	800a91c <pow+0x1d4>
 800a77e:	9a00      	ldr	r2, [sp, #0]
 800a780:	9b01      	ldr	r3, [sp, #4]
 800a782:	0010      	movs	r0, r2
 800a784:	0019      	movs	r1, r3
 800a786:	f7f8 fbb7 	bl	8002ef8 <__aeabi_dcmpun>
 800a78a:	2200      	movs	r2, #0
 800a78c:	9005      	str	r0, [sp, #20]
 800a78e:	2800      	cmp	r0, #0
 800a790:	d020      	beq.n	800a7d4 <pow+0x8c>
 800a792:	2300      	movs	r3, #0
 800a794:	0030      	movs	r0, r6
 800a796:	0039      	movs	r1, r7
 800a798:	f7f5 fe62 	bl	8000460 <__aeabi_dcmpeq>
 800a79c:	2800      	cmp	r0, #0
 800a79e:	d100      	bne.n	800a7a2 <pow+0x5a>
 800a7a0:	e0bc      	b.n	800a91c <pow+0x1d4>
 800a7a2:	2301      	movs	r3, #1
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	9306      	str	r3, [sp, #24]
 800a7a8:	4bb2      	ldr	r3, [pc, #712]	; (800aa74 <pow+0x32c>)
 800a7aa:	960a      	str	r6, [sp, #40]	; 0x28
 800a7ac:	970b      	str	r7, [sp, #44]	; 0x2c
 800a7ae:	9307      	str	r3, [sp, #28]
 800a7b0:	9b04      	ldr	r3, [sp, #16]
 800a7b2:	930e      	str	r3, [sp, #56]	; 0x38
 800a7b4:	9b00      	ldr	r3, [sp, #0]
 800a7b6:	9c01      	ldr	r4, [sp, #4]
 800a7b8:	9308      	str	r3, [sp, #32]
 800a7ba:	9409      	str	r4, [sp, #36]	; 0x24
 800a7bc:	4bae      	ldr	r3, [pc, #696]	; (800aa78 <pow+0x330>)
 800a7be:	920c      	str	r2, [sp, #48]	; 0x30
 800a7c0:	930d      	str	r3, [sp, #52]	; 0x34
 800a7c2:	9b03      	ldr	r3, [sp, #12]
 800a7c4:	2b02      	cmp	r3, #2
 800a7c6:	d035      	beq.n	800a834 <pow+0xec>
 800a7c8:	a806      	add	r0, sp, #24
 800a7ca:	f001 f98f 	bl	800baec <matherr>
 800a7ce:	2800      	cmp	r0, #0
 800a7d0:	d127      	bne.n	800a822 <pow+0xda>
 800a7d2:	e05c      	b.n	800a88e <pow+0x146>
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	9800      	ldr	r0, [sp, #0]
 800a7d8:	9901      	ldr	r1, [sp, #4]
 800a7da:	f7f5 fe41 	bl	8000460 <__aeabi_dcmpeq>
 800a7de:	2800      	cmp	r0, #0
 800a7e0:	d05a      	beq.n	800a898 <pow+0x150>
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	0030      	movs	r0, r6
 800a7e8:	0039      	movs	r1, r7
 800a7ea:	f7f5 fe39 	bl	8000460 <__aeabi_dcmpeq>
 800a7ee:	9004      	str	r0, [sp, #16]
 800a7f0:	2800      	cmp	r0, #0
 800a7f2:	d022      	beq.n	800a83a <pow+0xf2>
 800a7f4:	2301      	movs	r3, #1
 800a7f6:	9306      	str	r3, [sp, #24]
 800a7f8:	4b9e      	ldr	r3, [pc, #632]	; (800aa74 <pow+0x32c>)
 800a7fa:	960a      	str	r6, [sp, #40]	; 0x28
 800a7fc:	970b      	str	r7, [sp, #44]	; 0x2c
 800a7fe:	9307      	str	r3, [sp, #28]
 800a800:	9b05      	ldr	r3, [sp, #20]
 800a802:	930e      	str	r3, [sp, #56]	; 0x38
 800a804:	9b00      	ldr	r3, [sp, #0]
 800a806:	9c01      	ldr	r4, [sp, #4]
 800a808:	9308      	str	r3, [sp, #32]
 800a80a:	9409      	str	r4, [sp, #36]	; 0x24
 800a80c:	2300      	movs	r3, #0
 800a80e:	2400      	movs	r4, #0
 800a810:	930c      	str	r3, [sp, #48]	; 0x30
 800a812:	940d      	str	r4, [sp, #52]	; 0x34
 800a814:	9b03      	ldr	r3, [sp, #12]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d0d6      	beq.n	800a7c8 <pow+0x80>
 800a81a:	2200      	movs	r2, #0
 800a81c:	4b96      	ldr	r3, [pc, #600]	; (800aa78 <pow+0x330>)
 800a81e:	920c      	str	r2, [sp, #48]	; 0x30
 800a820:	930d      	str	r3, [sp, #52]	; 0x34
 800a822:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a824:	9300      	str	r3, [sp, #0]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d004      	beq.n	800a834 <pow+0xec>
 800a82a:	f7fd ff31 	bl	8008690 <__errno>
 800a82e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a830:	9300      	str	r3, [sp, #0]
 800a832:	6003      	str	r3, [r0, #0]
 800a834:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a836:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800a838:	e070      	b.n	800a91c <pow+0x1d4>
 800a83a:	0030      	movs	r0, r6
 800a83c:	0039      	movs	r1, r7
 800a83e:	f001 f94d 	bl	800badc <finite>
 800a842:	2800      	cmp	r0, #0
 800a844:	d06a      	beq.n	800a91c <pow+0x1d4>
 800a846:	2200      	movs	r2, #0
 800a848:	2300      	movs	r3, #0
 800a84a:	0030      	movs	r0, r6
 800a84c:	0039      	movs	r1, r7
 800a84e:	f7f5 fe0d 	bl	800046c <__aeabi_dcmplt>
 800a852:	2800      	cmp	r0, #0
 800a854:	d062      	beq.n	800a91c <pow+0x1d4>
 800a856:	2301      	movs	r3, #1
 800a858:	9306      	str	r3, [sp, #24]
 800a85a:	4b86      	ldr	r3, [pc, #536]	; (800aa74 <pow+0x32c>)
 800a85c:	960a      	str	r6, [sp, #40]	; 0x28
 800a85e:	970b      	str	r7, [sp, #44]	; 0x2c
 800a860:	9307      	str	r3, [sp, #28]
 800a862:	9b04      	ldr	r3, [sp, #16]
 800a864:	930e      	str	r3, [sp, #56]	; 0x38
 800a866:	9b00      	ldr	r3, [sp, #0]
 800a868:	9c01      	ldr	r4, [sp, #4]
 800a86a:	9308      	str	r3, [sp, #32]
 800a86c:	9409      	str	r4, [sp, #36]	; 0x24
 800a86e:	4b80      	ldr	r3, [pc, #512]	; (800aa70 <pow+0x328>)
 800a870:	781b      	ldrb	r3, [r3, #0]
 800a872:	b25b      	sxtb	r3, r3
 800a874:	2b00      	cmp	r3, #0
 800a876:	d104      	bne.n	800a882 <pow+0x13a>
 800a878:	2300      	movs	r3, #0
 800a87a:	2400      	movs	r4, #0
 800a87c:	930c      	str	r3, [sp, #48]	; 0x30
 800a87e:	940d      	str	r4, [sp, #52]	; 0x34
 800a880:	e7a2      	b.n	800a7c8 <pow+0x80>
 800a882:	2000      	movs	r0, #0
 800a884:	497d      	ldr	r1, [pc, #500]	; (800aa7c <pow+0x334>)
 800a886:	900c      	str	r0, [sp, #48]	; 0x30
 800a888:	910d      	str	r1, [sp, #52]	; 0x34
 800a88a:	2b02      	cmp	r3, #2
 800a88c:	d19c      	bne.n	800a7c8 <pow+0x80>
 800a88e:	f7fd feff 	bl	8008690 <__errno>
 800a892:	2321      	movs	r3, #33	; 0x21
 800a894:	6003      	str	r3, [r0, #0]
 800a896:	e7c4      	b.n	800a822 <pow+0xda>
 800a898:	0020      	movs	r0, r4
 800a89a:	0029      	movs	r1, r5
 800a89c:	f001 f91e 	bl	800badc <finite>
 800a8a0:	9003      	str	r0, [sp, #12]
 800a8a2:	2800      	cmp	r0, #0
 800a8a4:	d000      	beq.n	800a8a8 <pow+0x160>
 800a8a6:	e0ab      	b.n	800aa00 <pow+0x2b8>
 800a8a8:	9800      	ldr	r0, [sp, #0]
 800a8aa:	9901      	ldr	r1, [sp, #4]
 800a8ac:	f001 f916 	bl	800badc <finite>
 800a8b0:	2800      	cmp	r0, #0
 800a8b2:	d100      	bne.n	800a8b6 <pow+0x16e>
 800a8b4:	e0a4      	b.n	800aa00 <pow+0x2b8>
 800a8b6:	0030      	movs	r0, r6
 800a8b8:	0039      	movs	r1, r7
 800a8ba:	f001 f90f 	bl	800badc <finite>
 800a8be:	2800      	cmp	r0, #0
 800a8c0:	d100      	bne.n	800a8c4 <pow+0x17c>
 800a8c2:	e09d      	b.n	800aa00 <pow+0x2b8>
 800a8c4:	002b      	movs	r3, r5
 800a8c6:	0022      	movs	r2, r4
 800a8c8:	0020      	movs	r0, r4
 800a8ca:	0029      	movs	r1, r5
 800a8cc:	f7f8 fb14 	bl	8002ef8 <__aeabi_dcmpun>
 800a8d0:	2500      	movs	r5, #0
 800a8d2:	4b67      	ldr	r3, [pc, #412]	; (800aa70 <pow+0x328>)
 800a8d4:	ac06      	add	r4, sp, #24
 800a8d6:	575d      	ldrsb	r5, [r3, r5]
 800a8d8:	4b66      	ldr	r3, [pc, #408]	; (800aa74 <pow+0x32c>)
 800a8da:	2800      	cmp	r0, #0
 800a8dc:	d02f      	beq.n	800a93e <pow+0x1f6>
 800a8de:	2201      	movs	r2, #1
 800a8e0:	6063      	str	r3, [r4, #4]
 800a8e2:	9b03      	ldr	r3, [sp, #12]
 800a8e4:	9206      	str	r2, [sp, #24]
 800a8e6:	6223      	str	r3, [r4, #32]
 800a8e8:	6126      	str	r6, [r4, #16]
 800a8ea:	6167      	str	r7, [r4, #20]
 800a8ec:	9a00      	ldr	r2, [sp, #0]
 800a8ee:	9b01      	ldr	r3, [sp, #4]
 800a8f0:	60a2      	str	r2, [r4, #8]
 800a8f2:	60e3      	str	r3, [r4, #12]
 800a8f4:	2200      	movs	r2, #0
 800a8f6:	2300      	movs	r3, #0
 800a8f8:	2d00      	cmp	r5, #0
 800a8fa:	d113      	bne.n	800a924 <pow+0x1dc>
 800a8fc:	61a2      	str	r2, [r4, #24]
 800a8fe:	61e3      	str	r3, [r4, #28]
 800a900:	0020      	movs	r0, r4
 800a902:	f001 f8f3 	bl	800baec <matherr>
 800a906:	2800      	cmp	r0, #0
 800a908:	d014      	beq.n	800a934 <pow+0x1ec>
 800a90a:	6a23      	ldr	r3, [r4, #32]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d003      	beq.n	800a918 <pow+0x1d0>
 800a910:	f7fd febe 	bl	8008690 <__errno>
 800a914:	6a23      	ldr	r3, [r4, #32]
 800a916:	6003      	str	r3, [r0, #0]
 800a918:	69e5      	ldr	r5, [r4, #28]
 800a91a:	69a4      	ldr	r4, [r4, #24]
 800a91c:	0020      	movs	r0, r4
 800a91e:	0029      	movs	r1, r5
 800a920:	b011      	add	sp, #68	; 0x44
 800a922:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a924:	0010      	movs	r0, r2
 800a926:	0019      	movs	r1, r3
 800a928:	f7f7 f91c 	bl	8001b64 <__aeabi_ddiv>
 800a92c:	61a0      	str	r0, [r4, #24]
 800a92e:	61e1      	str	r1, [r4, #28]
 800a930:	2d02      	cmp	r5, #2
 800a932:	d1e5      	bne.n	800a900 <pow+0x1b8>
 800a934:	f7fd feac 	bl	8008690 <__errno>
 800a938:	2321      	movs	r3, #33	; 0x21
 800a93a:	6003      	str	r3, [r0, #0]
 800a93c:	e7e5      	b.n	800a90a <pow+0x1c2>
 800a93e:	2203      	movs	r2, #3
 800a940:	6063      	str	r3, [r4, #4]
 800a942:	9206      	str	r2, [sp, #24]
 800a944:	6220      	str	r0, [r4, #32]
 800a946:	9a00      	ldr	r2, [sp, #0]
 800a948:	9b01      	ldr	r3, [sp, #4]
 800a94a:	6126      	str	r6, [r4, #16]
 800a94c:	6167      	str	r7, [r4, #20]
 800a94e:	60a2      	str	r2, [r4, #8]
 800a950:	60e3      	str	r3, [r4, #12]
 800a952:	2d00      	cmp	r5, #0
 800a954:	d12c      	bne.n	800a9b0 <pow+0x268>
 800a956:	9800      	ldr	r0, [sp, #0]
 800a958:	9901      	ldr	r1, [sp, #4]
 800a95a:	22e0      	movs	r2, #224	; 0xe0
 800a95c:	4b48      	ldr	r3, [pc, #288]	; (800aa80 <pow+0x338>)
 800a95e:	0612      	lsls	r2, r2, #24
 800a960:	61a2      	str	r2, [r4, #24]
 800a962:	61e3      	str	r3, [r4, #28]
 800a964:	2200      	movs	r2, #0
 800a966:	2300      	movs	r3, #0
 800a968:	f7f5 fd80 	bl	800046c <__aeabi_dcmplt>
 800a96c:	2800      	cmp	r0, #0
 800a96e:	d040      	beq.n	800a9f2 <pow+0x2aa>
 800a970:	2200      	movs	r2, #0
 800a972:	4b44      	ldr	r3, [pc, #272]	; (800aa84 <pow+0x33c>)
 800a974:	0030      	movs	r0, r6
 800a976:	0039      	movs	r1, r7
 800a978:	f7f7 fd28 	bl	80023cc <__aeabi_dmul>
 800a97c:	0006      	movs	r6, r0
 800a97e:	000f      	movs	r7, r1
 800a980:	f001 f8bc 	bl	800bafc <rint>
 800a984:	0002      	movs	r2, r0
 800a986:	000b      	movs	r3, r1
 800a988:	0030      	movs	r0, r6
 800a98a:	0039      	movs	r1, r7
 800a98c:	f7f5 fd68 	bl	8000460 <__aeabi_dcmpeq>
 800a990:	2800      	cmp	r0, #0
 800a992:	d104      	bne.n	800a99e <pow+0x256>
 800a994:	22e0      	movs	r2, #224	; 0xe0
 800a996:	4b3c      	ldr	r3, [pc, #240]	; (800aa88 <pow+0x340>)
 800a998:	0612      	lsls	r2, r2, #24
 800a99a:	61a2      	str	r2, [r4, #24]
 800a99c:	61e3      	str	r3, [r4, #28]
 800a99e:	4b34      	ldr	r3, [pc, #208]	; (800aa70 <pow+0x328>)
 800a9a0:	781b      	ldrb	r3, [r3, #0]
 800a9a2:	b25b      	sxtb	r3, r3
 800a9a4:	2b02      	cmp	r3, #2
 800a9a6:	d124      	bne.n	800a9f2 <pow+0x2aa>
 800a9a8:	f7fd fe72 	bl	8008690 <__errno>
 800a9ac:	2322      	movs	r3, #34	; 0x22
 800a9ae:	e7c4      	b.n	800a93a <pow+0x1f2>
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	9800      	ldr	r0, [sp, #0]
 800a9b4:	9901      	ldr	r1, [sp, #4]
 800a9b6:	4b35      	ldr	r3, [pc, #212]	; (800aa8c <pow+0x344>)
 800a9b8:	61a2      	str	r2, [r4, #24]
 800a9ba:	61e3      	str	r3, [r4, #28]
 800a9bc:	2200      	movs	r2, #0
 800a9be:	2300      	movs	r3, #0
 800a9c0:	f7f5 fd54 	bl	800046c <__aeabi_dcmplt>
 800a9c4:	2800      	cmp	r0, #0
 800a9c6:	d0ea      	beq.n	800a99e <pow+0x256>
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	4b2e      	ldr	r3, [pc, #184]	; (800aa84 <pow+0x33c>)
 800a9cc:	0030      	movs	r0, r6
 800a9ce:	0039      	movs	r1, r7
 800a9d0:	f7f7 fcfc 	bl	80023cc <__aeabi_dmul>
 800a9d4:	0006      	movs	r6, r0
 800a9d6:	000f      	movs	r7, r1
 800a9d8:	f001 f890 	bl	800bafc <rint>
 800a9dc:	0002      	movs	r2, r0
 800a9de:	000b      	movs	r3, r1
 800a9e0:	0030      	movs	r0, r6
 800a9e2:	0039      	movs	r1, r7
 800a9e4:	f7f5 fd3c 	bl	8000460 <__aeabi_dcmpeq>
 800a9e8:	2800      	cmp	r0, #0
 800a9ea:	d1d8      	bne.n	800a99e <pow+0x256>
 800a9ec:	2200      	movs	r2, #0
 800a9ee:	4b23      	ldr	r3, [pc, #140]	; (800aa7c <pow+0x334>)
 800a9f0:	e7d3      	b.n	800a99a <pow+0x252>
 800a9f2:	0020      	movs	r0, r4
 800a9f4:	f001 f87a 	bl	800baec <matherr>
 800a9f8:	2800      	cmp	r0, #0
 800a9fa:	d000      	beq.n	800a9fe <pow+0x2b6>
 800a9fc:	e785      	b.n	800a90a <pow+0x1c2>
 800a9fe:	e7d3      	b.n	800a9a8 <pow+0x260>
 800aa00:	2200      	movs	r2, #0
 800aa02:	2300      	movs	r3, #0
 800aa04:	0020      	movs	r0, r4
 800aa06:	0029      	movs	r1, r5
 800aa08:	f7f5 fd2a 	bl	8000460 <__aeabi_dcmpeq>
 800aa0c:	2800      	cmp	r0, #0
 800aa0e:	d100      	bne.n	800aa12 <pow+0x2ca>
 800aa10:	e784      	b.n	800a91c <pow+0x1d4>
 800aa12:	9800      	ldr	r0, [sp, #0]
 800aa14:	9901      	ldr	r1, [sp, #4]
 800aa16:	f001 f861 	bl	800badc <finite>
 800aa1a:	2800      	cmp	r0, #0
 800aa1c:	d100      	bne.n	800aa20 <pow+0x2d8>
 800aa1e:	e77d      	b.n	800a91c <pow+0x1d4>
 800aa20:	0030      	movs	r0, r6
 800aa22:	0039      	movs	r1, r7
 800aa24:	f001 f85a 	bl	800badc <finite>
 800aa28:	2800      	cmp	r0, #0
 800aa2a:	d100      	bne.n	800aa2e <pow+0x2e6>
 800aa2c:	e776      	b.n	800a91c <pow+0x1d4>
 800aa2e:	2304      	movs	r3, #4
 800aa30:	9306      	str	r3, [sp, #24]
 800aa32:	4b10      	ldr	r3, [pc, #64]	; (800aa74 <pow+0x32c>)
 800aa34:	960a      	str	r6, [sp, #40]	; 0x28
 800aa36:	970b      	str	r7, [sp, #44]	; 0x2c
 800aa38:	9307      	str	r3, [sp, #28]
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	930e      	str	r3, [sp, #56]	; 0x38
 800aa3e:	9b00      	ldr	r3, [sp, #0]
 800aa40:	9c01      	ldr	r4, [sp, #4]
 800aa42:	9308      	str	r3, [sp, #32]
 800aa44:	9409      	str	r4, [sp, #36]	; 0x24
 800aa46:	2300      	movs	r3, #0
 800aa48:	2400      	movs	r4, #0
 800aa4a:	930c      	str	r3, [sp, #48]	; 0x30
 800aa4c:	940d      	str	r4, [sp, #52]	; 0x34
 800aa4e:	4b08      	ldr	r3, [pc, #32]	; (800aa70 <pow+0x328>)
 800aa50:	781b      	ldrb	r3, [r3, #0]
 800aa52:	b25b      	sxtb	r3, r3
 800aa54:	2b02      	cmp	r3, #2
 800aa56:	d103      	bne.n	800aa60 <pow+0x318>
 800aa58:	f7fd fe1a 	bl	8008690 <__errno>
 800aa5c:	2322      	movs	r3, #34	; 0x22
 800aa5e:	e719      	b.n	800a894 <pow+0x14c>
 800aa60:	a806      	add	r0, sp, #24
 800aa62:	f001 f843 	bl	800baec <matherr>
 800aa66:	2800      	cmp	r0, #0
 800aa68:	d000      	beq.n	800aa6c <pow+0x324>
 800aa6a:	e6da      	b.n	800a822 <pow+0xda>
 800aa6c:	e7f4      	b.n	800aa58 <pow+0x310>
 800aa6e:	46c0      	nop			; (mov r8, r8)
 800aa70:	200001d8 	.word	0x200001d8
 800aa74:	0800c555 	.word	0x0800c555
 800aa78:	3ff00000 	.word	0x3ff00000
 800aa7c:	fff00000 	.word	0xfff00000
 800aa80:	47efffff 	.word	0x47efffff
 800aa84:	3fe00000 	.word	0x3fe00000
 800aa88:	c7efffff 	.word	0xc7efffff
 800aa8c:	7ff00000 	.word	0x7ff00000

0800aa90 <sqrt>:
 800aa90:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa92:	b08f      	sub	sp, #60	; 0x3c
 800aa94:	0004      	movs	r4, r0
 800aa96:	000d      	movs	r5, r1
 800aa98:	f000 fde4 	bl	800b664 <__ieee754_sqrt>
 800aa9c:	4b27      	ldr	r3, [pc, #156]	; (800ab3c <sqrt+0xac>)
 800aa9e:	9000      	str	r0, [sp, #0]
 800aaa0:	9101      	str	r1, [sp, #4]
 800aaa2:	781b      	ldrb	r3, [r3, #0]
 800aaa4:	b25b      	sxtb	r3, r3
 800aaa6:	9302      	str	r3, [sp, #8]
 800aaa8:	3301      	adds	r3, #1
 800aaaa:	d033      	beq.n	800ab14 <sqrt+0x84>
 800aaac:	0022      	movs	r2, r4
 800aaae:	002b      	movs	r3, r5
 800aab0:	0020      	movs	r0, r4
 800aab2:	0029      	movs	r1, r5
 800aab4:	f7f8 fa20 	bl	8002ef8 <__aeabi_dcmpun>
 800aab8:	9003      	str	r0, [sp, #12]
 800aaba:	2800      	cmp	r0, #0
 800aabc:	d12a      	bne.n	800ab14 <sqrt+0x84>
 800aabe:	2600      	movs	r6, #0
 800aac0:	2700      	movs	r7, #0
 800aac2:	0032      	movs	r2, r6
 800aac4:	003b      	movs	r3, r7
 800aac6:	0020      	movs	r0, r4
 800aac8:	0029      	movs	r1, r5
 800aaca:	f7f5 fccf 	bl	800046c <__aeabi_dcmplt>
 800aace:	2800      	cmp	r0, #0
 800aad0:	d020      	beq.n	800ab14 <sqrt+0x84>
 800aad2:	2301      	movs	r3, #1
 800aad4:	9304      	str	r3, [sp, #16]
 800aad6:	4b1a      	ldr	r3, [pc, #104]	; (800ab40 <sqrt+0xb0>)
 800aad8:	9408      	str	r4, [sp, #32]
 800aada:	9509      	str	r5, [sp, #36]	; 0x24
 800aadc:	9305      	str	r3, [sp, #20]
 800aade:	9b03      	ldr	r3, [sp, #12]
 800aae0:	9406      	str	r4, [sp, #24]
 800aae2:	9507      	str	r5, [sp, #28]
 800aae4:	930c      	str	r3, [sp, #48]	; 0x30
 800aae6:	9b02      	ldr	r3, [sp, #8]
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d117      	bne.n	800ab1c <sqrt+0x8c>
 800aaec:	960a      	str	r6, [sp, #40]	; 0x28
 800aaee:	970b      	str	r7, [sp, #44]	; 0x2c
 800aaf0:	a804      	add	r0, sp, #16
 800aaf2:	f000 fffb 	bl	800baec <matherr>
 800aaf6:	2800      	cmp	r0, #0
 800aaf8:	d01b      	beq.n	800ab32 <sqrt+0xa2>
 800aafa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aafc:	9302      	str	r3, [sp, #8]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d004      	beq.n	800ab0c <sqrt+0x7c>
 800ab02:	f7fd fdc5 	bl	8008690 <__errno>
 800ab06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab08:	9302      	str	r3, [sp, #8]
 800ab0a:	6003      	str	r3, [r0, #0]
 800ab0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab0e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800ab10:	9300      	str	r3, [sp, #0]
 800ab12:	9401      	str	r4, [sp, #4]
 800ab14:	9800      	ldr	r0, [sp, #0]
 800ab16:	9901      	ldr	r1, [sp, #4]
 800ab18:	b00f      	add	sp, #60	; 0x3c
 800ab1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab1c:	003b      	movs	r3, r7
 800ab1e:	0032      	movs	r2, r6
 800ab20:	0030      	movs	r0, r6
 800ab22:	0039      	movs	r1, r7
 800ab24:	f7f7 f81e 	bl	8001b64 <__aeabi_ddiv>
 800ab28:	9b02      	ldr	r3, [sp, #8]
 800ab2a:	900a      	str	r0, [sp, #40]	; 0x28
 800ab2c:	910b      	str	r1, [sp, #44]	; 0x2c
 800ab2e:	2b02      	cmp	r3, #2
 800ab30:	d1de      	bne.n	800aaf0 <sqrt+0x60>
 800ab32:	f7fd fdad 	bl	8008690 <__errno>
 800ab36:	2321      	movs	r3, #33	; 0x21
 800ab38:	6003      	str	r3, [r0, #0]
 800ab3a:	e7de      	b.n	800aafa <sqrt+0x6a>
 800ab3c:	200001d8 	.word	0x200001d8
 800ab40:	0800c559 	.word	0x0800c559

0800ab44 <__ieee754_atan2>:
 800ab44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab46:	4254      	negs	r4, r2
 800ab48:	005e      	lsls	r6, r3, #1
 800ab4a:	4314      	orrs	r4, r2
 800ab4c:	4d48      	ldr	r5, [pc, #288]	; (800ac70 <__ieee754_atan2+0x12c>)
 800ab4e:	0876      	lsrs	r6, r6, #1
 800ab50:	0fe4      	lsrs	r4, r4, #31
 800ab52:	9001      	str	r0, [sp, #4]
 800ab54:	9100      	str	r1, [sp, #0]
 800ab56:	4334      	orrs	r4, r6
 800ab58:	42ac      	cmp	r4, r5
 800ab5a:	d808      	bhi.n	800ab6e <__ieee754_atan2+0x2a>
 800ab5c:	4244      	negs	r4, r0
 800ab5e:	004d      	lsls	r5, r1, #1
 800ab60:	4304      	orrs	r4, r0
 800ab62:	4f43      	ldr	r7, [pc, #268]	; (800ac70 <__ieee754_atan2+0x12c>)
 800ab64:	086d      	lsrs	r5, r5, #1
 800ab66:	0fe4      	lsrs	r4, r4, #31
 800ab68:	432c      	orrs	r4, r5
 800ab6a:	42bc      	cmp	r4, r7
 800ab6c:	d903      	bls.n	800ab76 <__ieee754_atan2+0x32>
 800ab6e:	f7f6 fce9 	bl	8001544 <__aeabi_dadd>
 800ab72:	b003      	add	sp, #12
 800ab74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab76:	4c3f      	ldr	r4, [pc, #252]	; (800ac74 <__ieee754_atan2+0x130>)
 800ab78:	191c      	adds	r4, r3, r4
 800ab7a:	4314      	orrs	r4, r2
 800ab7c:	d102      	bne.n	800ab84 <__ieee754_atan2+0x40>
 800ab7e:	f000 fe21 	bl	800b7c4 <atan>
 800ab82:	e7f6      	b.n	800ab72 <__ieee754_atan2+0x2e>
 800ab84:	179c      	asrs	r4, r3, #30
 800ab86:	46a4      	mov	ip, r4
 800ab88:	2402      	movs	r4, #2
 800ab8a:	4667      	mov	r7, ip
 800ab8c:	403c      	ands	r4, r7
 800ab8e:	9f00      	ldr	r7, [sp, #0]
 800ab90:	0fff      	lsrs	r7, r7, #31
 800ab92:	433c      	orrs	r4, r7
 800ab94:	9f01      	ldr	r7, [sp, #4]
 800ab96:	432f      	orrs	r7, r5
 800ab98:	d106      	bne.n	800aba8 <__ieee754_atan2+0x64>
 800ab9a:	2c02      	cmp	r4, #2
 800ab9c:	d02c      	beq.n	800abf8 <__ieee754_atan2+0xb4>
 800ab9e:	2c03      	cmp	r4, #3
 800aba0:	d1e7      	bne.n	800ab72 <__ieee754_atan2+0x2e>
 800aba2:	4835      	ldr	r0, [pc, #212]	; (800ac78 <__ieee754_atan2+0x134>)
 800aba4:	4935      	ldr	r1, [pc, #212]	; (800ac7c <__ieee754_atan2+0x138>)
 800aba6:	e7e4      	b.n	800ab72 <__ieee754_atan2+0x2e>
 800aba8:	0037      	movs	r7, r6
 800abaa:	4317      	orrs	r7, r2
 800abac:	d105      	bne.n	800abba <__ieee754_atan2+0x76>
 800abae:	9b00      	ldr	r3, [sp, #0]
 800abb0:	4831      	ldr	r0, [pc, #196]	; (800ac78 <__ieee754_atan2+0x134>)
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	da59      	bge.n	800ac6a <__ieee754_atan2+0x126>
 800abb6:	4932      	ldr	r1, [pc, #200]	; (800ac80 <__ieee754_atan2+0x13c>)
 800abb8:	e7db      	b.n	800ab72 <__ieee754_atan2+0x2e>
 800abba:	4f2d      	ldr	r7, [pc, #180]	; (800ac70 <__ieee754_atan2+0x12c>)
 800abbc:	42be      	cmp	r6, r7
 800abbe:	d11e      	bne.n	800abfe <__ieee754_atan2+0xba>
 800abc0:	42b5      	cmp	r5, r6
 800abc2:	d10e      	bne.n	800abe2 <__ieee754_atan2+0x9e>
 800abc4:	2c02      	cmp	r4, #2
 800abc6:	d006      	beq.n	800abd6 <__ieee754_atan2+0x92>
 800abc8:	2c03      	cmp	r4, #3
 800abca:	d007      	beq.n	800abdc <__ieee754_atan2+0x98>
 800abcc:	482a      	ldr	r0, [pc, #168]	; (800ac78 <__ieee754_atan2+0x134>)
 800abce:	2c01      	cmp	r4, #1
 800abd0:	d149      	bne.n	800ac66 <__ieee754_atan2+0x122>
 800abd2:	492c      	ldr	r1, [pc, #176]	; (800ac84 <__ieee754_atan2+0x140>)
 800abd4:	e7cd      	b.n	800ab72 <__ieee754_atan2+0x2e>
 800abd6:	482c      	ldr	r0, [pc, #176]	; (800ac88 <__ieee754_atan2+0x144>)
 800abd8:	492c      	ldr	r1, [pc, #176]	; (800ac8c <__ieee754_atan2+0x148>)
 800abda:	e7ca      	b.n	800ab72 <__ieee754_atan2+0x2e>
 800abdc:	482a      	ldr	r0, [pc, #168]	; (800ac88 <__ieee754_atan2+0x144>)
 800abde:	492c      	ldr	r1, [pc, #176]	; (800ac90 <__ieee754_atan2+0x14c>)
 800abe0:	e7c7      	b.n	800ab72 <__ieee754_atan2+0x2e>
 800abe2:	2c02      	cmp	r4, #2
 800abe4:	d008      	beq.n	800abf8 <__ieee754_atan2+0xb4>
 800abe6:	2c03      	cmp	r4, #3
 800abe8:	d0db      	beq.n	800aba2 <__ieee754_atan2+0x5e>
 800abea:	2000      	movs	r0, #0
 800abec:	2100      	movs	r1, #0
 800abee:	2c01      	cmp	r4, #1
 800abf0:	d1bf      	bne.n	800ab72 <__ieee754_atan2+0x2e>
 800abf2:	2180      	movs	r1, #128	; 0x80
 800abf4:	0609      	lsls	r1, r1, #24
 800abf6:	e7bc      	b.n	800ab72 <__ieee754_atan2+0x2e>
 800abf8:	481f      	ldr	r0, [pc, #124]	; (800ac78 <__ieee754_atan2+0x134>)
 800abfa:	4926      	ldr	r1, [pc, #152]	; (800ac94 <__ieee754_atan2+0x150>)
 800abfc:	e7b9      	b.n	800ab72 <__ieee754_atan2+0x2e>
 800abfe:	4f1c      	ldr	r7, [pc, #112]	; (800ac70 <__ieee754_atan2+0x12c>)
 800ac00:	42bd      	cmp	r5, r7
 800ac02:	d0d4      	beq.n	800abae <__ieee754_atan2+0x6a>
 800ac04:	1bad      	subs	r5, r5, r6
 800ac06:	152d      	asrs	r5, r5, #20
 800ac08:	2d3c      	cmp	r5, #60	; 0x3c
 800ac0a:	dc16      	bgt.n	800ac3a <__ieee754_atan2+0xf6>
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	da01      	bge.n	800ac14 <__ieee754_atan2+0xd0>
 800ac10:	353c      	adds	r5, #60	; 0x3c
 800ac12:	db15      	blt.n	800ac40 <__ieee754_atan2+0xfc>
 800ac14:	f7f6 ffa6 	bl	8001b64 <__aeabi_ddiv>
 800ac18:	f000 ff5c 	bl	800bad4 <fabs>
 800ac1c:	f000 fdd2 	bl	800b7c4 <atan>
 800ac20:	2c01      	cmp	r4, #1
 800ac22:	d010      	beq.n	800ac46 <__ieee754_atan2+0x102>
 800ac24:	2c02      	cmp	r4, #2
 800ac26:	d013      	beq.n	800ac50 <__ieee754_atan2+0x10c>
 800ac28:	2c00      	cmp	r4, #0
 800ac2a:	d0a2      	beq.n	800ab72 <__ieee754_atan2+0x2e>
 800ac2c:	4a1a      	ldr	r2, [pc, #104]	; (800ac98 <__ieee754_atan2+0x154>)
 800ac2e:	4b1b      	ldr	r3, [pc, #108]	; (800ac9c <__ieee754_atan2+0x158>)
 800ac30:	f7f7 fe4c 	bl	80028cc <__aeabi_dsub>
 800ac34:	4a10      	ldr	r2, [pc, #64]	; (800ac78 <__ieee754_atan2+0x134>)
 800ac36:	4b17      	ldr	r3, [pc, #92]	; (800ac94 <__ieee754_atan2+0x150>)
 800ac38:	e012      	b.n	800ac60 <__ieee754_atan2+0x11c>
 800ac3a:	480f      	ldr	r0, [pc, #60]	; (800ac78 <__ieee754_atan2+0x134>)
 800ac3c:	4918      	ldr	r1, [pc, #96]	; (800aca0 <__ieee754_atan2+0x15c>)
 800ac3e:	e7ef      	b.n	800ac20 <__ieee754_atan2+0xdc>
 800ac40:	2000      	movs	r0, #0
 800ac42:	2100      	movs	r1, #0
 800ac44:	e7ec      	b.n	800ac20 <__ieee754_atan2+0xdc>
 800ac46:	2480      	movs	r4, #128	; 0x80
 800ac48:	0624      	lsls	r4, r4, #24
 800ac4a:	190b      	adds	r3, r1, r4
 800ac4c:	0019      	movs	r1, r3
 800ac4e:	e790      	b.n	800ab72 <__ieee754_atan2+0x2e>
 800ac50:	4a11      	ldr	r2, [pc, #68]	; (800ac98 <__ieee754_atan2+0x154>)
 800ac52:	4b12      	ldr	r3, [pc, #72]	; (800ac9c <__ieee754_atan2+0x158>)
 800ac54:	f7f7 fe3a 	bl	80028cc <__aeabi_dsub>
 800ac58:	0002      	movs	r2, r0
 800ac5a:	000b      	movs	r3, r1
 800ac5c:	4806      	ldr	r0, [pc, #24]	; (800ac78 <__ieee754_atan2+0x134>)
 800ac5e:	490d      	ldr	r1, [pc, #52]	; (800ac94 <__ieee754_atan2+0x150>)
 800ac60:	f7f7 fe34 	bl	80028cc <__aeabi_dsub>
 800ac64:	e785      	b.n	800ab72 <__ieee754_atan2+0x2e>
 800ac66:	490f      	ldr	r1, [pc, #60]	; (800aca4 <__ieee754_atan2+0x160>)
 800ac68:	e783      	b.n	800ab72 <__ieee754_atan2+0x2e>
 800ac6a:	490d      	ldr	r1, [pc, #52]	; (800aca0 <__ieee754_atan2+0x15c>)
 800ac6c:	e781      	b.n	800ab72 <__ieee754_atan2+0x2e>
 800ac6e:	46c0      	nop			; (mov r8, r8)
 800ac70:	7ff00000 	.word	0x7ff00000
 800ac74:	c0100000 	.word	0xc0100000
 800ac78:	54442d18 	.word	0x54442d18
 800ac7c:	c00921fb 	.word	0xc00921fb
 800ac80:	bff921fb 	.word	0xbff921fb
 800ac84:	bfe921fb 	.word	0xbfe921fb
 800ac88:	7f3321d2 	.word	0x7f3321d2
 800ac8c:	4002d97c 	.word	0x4002d97c
 800ac90:	c002d97c 	.word	0xc002d97c
 800ac94:	400921fb 	.word	0x400921fb
 800ac98:	33145c07 	.word	0x33145c07
 800ac9c:	3ca1a626 	.word	0x3ca1a626
 800aca0:	3ff921fb 	.word	0x3ff921fb
 800aca4:	3fe921fb 	.word	0x3fe921fb

0800aca8 <__ieee754_pow>:
 800aca8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800acaa:	b097      	sub	sp, #92	; 0x5c
 800acac:	9200      	str	r2, [sp, #0]
 800acae:	9301      	str	r3, [sp, #4]
 800acb0:	9b01      	ldr	r3, [sp, #4]
 800acb2:	000e      	movs	r6, r1
 800acb4:	9106      	str	r1, [sp, #24]
 800acb6:	9900      	ldr	r1, [sp, #0]
 800acb8:	005d      	lsls	r5, r3, #1
 800acba:	9302      	str	r3, [sp, #8]
 800acbc:	000b      	movs	r3, r1
 800acbe:	086d      	lsrs	r5, r5, #1
 800acc0:	0007      	movs	r7, r0
 800acc2:	432b      	orrs	r3, r5
 800acc4:	d101      	bne.n	800acca <__ieee754_pow+0x22>
 800acc6:	f000 fc94 	bl	800b5f2 <__ieee754_pow+0x94a>
 800acca:	4b74      	ldr	r3, [pc, #464]	; (800ae9c <__ieee754_pow+0x1f4>)
 800accc:	0074      	lsls	r4, r6, #1
 800acce:	0864      	lsrs	r4, r4, #1
 800acd0:	469c      	mov	ip, r3
 800acd2:	429c      	cmp	r4, r3
 800acd4:	dc0b      	bgt.n	800acee <__ieee754_pow+0x46>
 800acd6:	d104      	bne.n	800ace2 <__ieee754_pow+0x3a>
 800acd8:	2800      	cmp	r0, #0
 800acda:	d108      	bne.n	800acee <__ieee754_pow+0x46>
 800acdc:	42a5      	cmp	r5, r4
 800acde:	dc0c      	bgt.n	800acfa <__ieee754_pow+0x52>
 800ace0:	e001      	b.n	800ace6 <__ieee754_pow+0x3e>
 800ace2:	429d      	cmp	r5, r3
 800ace4:	dc03      	bgt.n	800acee <__ieee754_pow+0x46>
 800ace6:	4565      	cmp	r5, ip
 800ace8:	d10c      	bne.n	800ad04 <__ieee754_pow+0x5c>
 800acea:	2900      	cmp	r1, #0
 800acec:	d00a      	beq.n	800ad04 <__ieee754_pow+0x5c>
 800acee:	4b6c      	ldr	r3, [pc, #432]	; (800aea0 <__ieee754_pow+0x1f8>)
 800acf0:	18e4      	adds	r4, r4, r3
 800acf2:	4327      	orrs	r7, r4
 800acf4:	d101      	bne.n	800acfa <__ieee754_pow+0x52>
 800acf6:	f000 fc7c 	bl	800b5f2 <__ieee754_pow+0x94a>
 800acfa:	486a      	ldr	r0, [pc, #424]	; (800aea4 <__ieee754_pow+0x1fc>)
 800acfc:	f000 fef8 	bl	800baf0 <nan>
 800ad00:	b017      	add	sp, #92	; 0x5c
 800ad02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad04:	2300      	movs	r3, #0
 800ad06:	9304      	str	r3, [sp, #16]
 800ad08:	2e00      	cmp	r6, #0
 800ad0a:	da17      	bge.n	800ad3c <__ieee754_pow+0x94>
 800ad0c:	4a66      	ldr	r2, [pc, #408]	; (800aea8 <__ieee754_pow+0x200>)
 800ad0e:	4295      	cmp	r5, r2
 800ad10:	dc47      	bgt.n	800ada2 <__ieee754_pow+0xfa>
 800ad12:	4a66      	ldr	r2, [pc, #408]	; (800aeac <__ieee754_pow+0x204>)
 800ad14:	4295      	cmp	r5, r2
 800ad16:	dd11      	ble.n	800ad3c <__ieee754_pow+0x94>
 800ad18:	4b65      	ldr	r3, [pc, #404]	; (800aeb0 <__ieee754_pow+0x208>)
 800ad1a:	152a      	asrs	r2, r5, #20
 800ad1c:	18d2      	adds	r2, r2, r3
 800ad1e:	2a14      	cmp	r2, #20
 800ad20:	dd21      	ble.n	800ad66 <__ieee754_pow+0xbe>
 800ad22:	2034      	movs	r0, #52	; 0x34
 800ad24:	1a82      	subs	r2, r0, r2
 800ad26:	9800      	ldr	r0, [sp, #0]
 800ad28:	40d0      	lsrs	r0, r2
 800ad2a:	0003      	movs	r3, r0
 800ad2c:	4093      	lsls	r3, r2
 800ad2e:	4299      	cmp	r1, r3
 800ad30:	d104      	bne.n	800ad3c <__ieee754_pow+0x94>
 800ad32:	2201      	movs	r2, #1
 800ad34:	4010      	ands	r0, r2
 800ad36:	1892      	adds	r2, r2, r2
 800ad38:	1a13      	subs	r3, r2, r0
 800ad3a:	9304      	str	r3, [sp, #16]
 800ad3c:	2900      	cmp	r1, #0
 800ad3e:	d155      	bne.n	800adec <__ieee754_pow+0x144>
 800ad40:	4565      	cmp	r5, ip
 800ad42:	d11f      	bne.n	800ad84 <__ieee754_pow+0xdc>
 800ad44:	4b56      	ldr	r3, [pc, #344]	; (800aea0 <__ieee754_pow+0x1f8>)
 800ad46:	18e3      	adds	r3, r4, r3
 800ad48:	431f      	orrs	r7, r3
 800ad4a:	d101      	bne.n	800ad50 <__ieee754_pow+0xa8>
 800ad4c:	f000 fc51 	bl	800b5f2 <__ieee754_pow+0x94a>
 800ad50:	4b56      	ldr	r3, [pc, #344]	; (800aeac <__ieee754_pow+0x204>)
 800ad52:	429c      	cmp	r4, r3
 800ad54:	dd27      	ble.n	800ada6 <__ieee754_pow+0xfe>
 800ad56:	9800      	ldr	r0, [sp, #0]
 800ad58:	9901      	ldr	r1, [sp, #4]
 800ad5a:	9b02      	ldr	r3, [sp, #8]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	dacf      	bge.n	800ad00 <__ieee754_pow+0x58>
 800ad60:	2000      	movs	r0, #0
 800ad62:	2100      	movs	r1, #0
 800ad64:	e7cc      	b.n	800ad00 <__ieee754_pow+0x58>
 800ad66:	2900      	cmp	r1, #0
 800ad68:	d140      	bne.n	800adec <__ieee754_pow+0x144>
 800ad6a:	2314      	movs	r3, #20
 800ad6c:	1a9a      	subs	r2, r3, r2
 800ad6e:	002b      	movs	r3, r5
 800ad70:	4113      	asrs	r3, r2
 800ad72:	0019      	movs	r1, r3
 800ad74:	4091      	lsls	r1, r2
 800ad76:	428d      	cmp	r5, r1
 800ad78:	d104      	bne.n	800ad84 <__ieee754_pow+0xdc>
 800ad7a:	2201      	movs	r2, #1
 800ad7c:	4013      	ands	r3, r2
 800ad7e:	1892      	adds	r2, r2, r2
 800ad80:	1ad3      	subs	r3, r2, r3
 800ad82:	9304      	str	r3, [sp, #16]
 800ad84:	4b4b      	ldr	r3, [pc, #300]	; (800aeb4 <__ieee754_pow+0x20c>)
 800ad86:	429d      	cmp	r5, r3
 800ad88:	d119      	bne.n	800adbe <__ieee754_pow+0x116>
 800ad8a:	9b02      	ldr	r3, [sp, #8]
 800ad8c:	0038      	movs	r0, r7
 800ad8e:	0031      	movs	r1, r6
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	dab5      	bge.n	800ad00 <__ieee754_pow+0x58>
 800ad94:	003a      	movs	r2, r7
 800ad96:	0033      	movs	r3, r6
 800ad98:	2000      	movs	r0, #0
 800ad9a:	4946      	ldr	r1, [pc, #280]	; (800aeb4 <__ieee754_pow+0x20c>)
 800ad9c:	f7f6 fee2 	bl	8001b64 <__aeabi_ddiv>
 800ada0:	e7ae      	b.n	800ad00 <__ieee754_pow+0x58>
 800ada2:	2302      	movs	r3, #2
 800ada4:	e7c9      	b.n	800ad3a <__ieee754_pow+0x92>
 800ada6:	9b02      	ldr	r3, [sp, #8]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	dad9      	bge.n	800ad60 <__ieee754_pow+0xb8>
 800adac:	2280      	movs	r2, #128	; 0x80
 800adae:	0612      	lsls	r2, r2, #24
 800adb0:	4694      	mov	ip, r2
 800adb2:	9b00      	ldr	r3, [sp, #0]
 800adb4:	0018      	movs	r0, r3
 800adb6:	9b01      	ldr	r3, [sp, #4]
 800adb8:	4463      	add	r3, ip
 800adba:	0019      	movs	r1, r3
 800adbc:	e7a0      	b.n	800ad00 <__ieee754_pow+0x58>
 800adbe:	2380      	movs	r3, #128	; 0x80
 800adc0:	9a02      	ldr	r2, [sp, #8]
 800adc2:	05db      	lsls	r3, r3, #23
 800adc4:	429a      	cmp	r2, r3
 800adc6:	d106      	bne.n	800add6 <__ieee754_pow+0x12e>
 800adc8:	003a      	movs	r2, r7
 800adca:	0033      	movs	r3, r6
 800adcc:	0038      	movs	r0, r7
 800adce:	0031      	movs	r1, r6
 800add0:	f7f7 fafc 	bl	80023cc <__aeabi_dmul>
 800add4:	e794      	b.n	800ad00 <__ieee754_pow+0x58>
 800add6:	4b38      	ldr	r3, [pc, #224]	; (800aeb8 <__ieee754_pow+0x210>)
 800add8:	9a02      	ldr	r2, [sp, #8]
 800adda:	429a      	cmp	r2, r3
 800addc:	d106      	bne.n	800adec <__ieee754_pow+0x144>
 800adde:	2e00      	cmp	r6, #0
 800ade0:	db04      	blt.n	800adec <__ieee754_pow+0x144>
 800ade2:	0038      	movs	r0, r7
 800ade4:	0031      	movs	r1, r6
 800ade6:	f000 fc3d 	bl	800b664 <__ieee754_sqrt>
 800adea:	e789      	b.n	800ad00 <__ieee754_pow+0x58>
 800adec:	0038      	movs	r0, r7
 800adee:	0031      	movs	r1, r6
 800adf0:	f000 fe70 	bl	800bad4 <fabs>
 800adf4:	2f00      	cmp	r7, #0
 800adf6:	d127      	bne.n	800ae48 <__ieee754_pow+0x1a0>
 800adf8:	2c00      	cmp	r4, #0
 800adfa:	d004      	beq.n	800ae06 <__ieee754_pow+0x15e>
 800adfc:	4a2d      	ldr	r2, [pc, #180]	; (800aeb4 <__ieee754_pow+0x20c>)
 800adfe:	00b3      	lsls	r3, r6, #2
 800ae00:	089b      	lsrs	r3, r3, #2
 800ae02:	4293      	cmp	r3, r2
 800ae04:	d120      	bne.n	800ae48 <__ieee754_pow+0x1a0>
 800ae06:	9b02      	ldr	r3, [sp, #8]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	da05      	bge.n	800ae18 <__ieee754_pow+0x170>
 800ae0c:	0002      	movs	r2, r0
 800ae0e:	000b      	movs	r3, r1
 800ae10:	2000      	movs	r0, #0
 800ae12:	4928      	ldr	r1, [pc, #160]	; (800aeb4 <__ieee754_pow+0x20c>)
 800ae14:	f7f6 fea6 	bl	8001b64 <__aeabi_ddiv>
 800ae18:	9b06      	ldr	r3, [sp, #24]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	db00      	blt.n	800ae20 <__ieee754_pow+0x178>
 800ae1e:	e76f      	b.n	800ad00 <__ieee754_pow+0x58>
 800ae20:	4b1f      	ldr	r3, [pc, #124]	; (800aea0 <__ieee754_pow+0x1f8>)
 800ae22:	18e4      	adds	r4, r4, r3
 800ae24:	9b04      	ldr	r3, [sp, #16]
 800ae26:	431c      	orrs	r4, r3
 800ae28:	d106      	bne.n	800ae38 <__ieee754_pow+0x190>
 800ae2a:	0002      	movs	r2, r0
 800ae2c:	000b      	movs	r3, r1
 800ae2e:	f7f7 fd4d 	bl	80028cc <__aeabi_dsub>
 800ae32:	0002      	movs	r2, r0
 800ae34:	000b      	movs	r3, r1
 800ae36:	e7b1      	b.n	800ad9c <__ieee754_pow+0xf4>
 800ae38:	9b04      	ldr	r3, [sp, #16]
 800ae3a:	2b01      	cmp	r3, #1
 800ae3c:	d000      	beq.n	800ae40 <__ieee754_pow+0x198>
 800ae3e:	e75f      	b.n	800ad00 <__ieee754_pow+0x58>
 800ae40:	2480      	movs	r4, #128	; 0x80
 800ae42:	0624      	lsls	r4, r4, #24
 800ae44:	190b      	adds	r3, r1, r4
 800ae46:	e7b8      	b.n	800adba <__ieee754_pow+0x112>
 800ae48:	0ff3      	lsrs	r3, r6, #31
 800ae4a:	3b01      	subs	r3, #1
 800ae4c:	9310      	str	r3, [sp, #64]	; 0x40
 800ae4e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ae50:	9b04      	ldr	r3, [sp, #16]
 800ae52:	4313      	orrs	r3, r2
 800ae54:	d104      	bne.n	800ae60 <__ieee754_pow+0x1b8>
 800ae56:	003a      	movs	r2, r7
 800ae58:	0033      	movs	r3, r6
 800ae5a:	0038      	movs	r0, r7
 800ae5c:	0031      	movs	r1, r6
 800ae5e:	e7e6      	b.n	800ae2e <__ieee754_pow+0x186>
 800ae60:	4b16      	ldr	r3, [pc, #88]	; (800aebc <__ieee754_pow+0x214>)
 800ae62:	429d      	cmp	r5, r3
 800ae64:	dc00      	bgt.n	800ae68 <__ieee754_pow+0x1c0>
 800ae66:	e0f5      	b.n	800b054 <__ieee754_pow+0x3ac>
 800ae68:	4b15      	ldr	r3, [pc, #84]	; (800aec0 <__ieee754_pow+0x218>)
 800ae6a:	429d      	cmp	r5, r3
 800ae6c:	dd0b      	ble.n	800ae86 <__ieee754_pow+0x1de>
 800ae6e:	4b0f      	ldr	r3, [pc, #60]	; (800aeac <__ieee754_pow+0x204>)
 800ae70:	429c      	cmp	r4, r3
 800ae72:	dc0e      	bgt.n	800ae92 <__ieee754_pow+0x1ea>
 800ae74:	9b02      	ldr	r3, [sp, #8]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	db00      	blt.n	800ae7c <__ieee754_pow+0x1d4>
 800ae7a:	e771      	b.n	800ad60 <__ieee754_pow+0xb8>
 800ae7c:	4a11      	ldr	r2, [pc, #68]	; (800aec4 <__ieee754_pow+0x21c>)
 800ae7e:	4b12      	ldr	r3, [pc, #72]	; (800aec8 <__ieee754_pow+0x220>)
 800ae80:	0010      	movs	r0, r2
 800ae82:	0019      	movs	r1, r3
 800ae84:	e7a4      	b.n	800add0 <__ieee754_pow+0x128>
 800ae86:	4b11      	ldr	r3, [pc, #68]	; (800aecc <__ieee754_pow+0x224>)
 800ae88:	429c      	cmp	r4, r3
 800ae8a:	ddf3      	ble.n	800ae74 <__ieee754_pow+0x1cc>
 800ae8c:	4b09      	ldr	r3, [pc, #36]	; (800aeb4 <__ieee754_pow+0x20c>)
 800ae8e:	429c      	cmp	r4, r3
 800ae90:	dd1e      	ble.n	800aed0 <__ieee754_pow+0x228>
 800ae92:	9b02      	ldr	r3, [sp, #8]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	dcf1      	bgt.n	800ae7c <__ieee754_pow+0x1d4>
 800ae98:	e762      	b.n	800ad60 <__ieee754_pow+0xb8>
 800ae9a:	46c0      	nop			; (mov r8, r8)
 800ae9c:	7ff00000 	.word	0x7ff00000
 800aea0:	c0100000 	.word	0xc0100000
 800aea4:	0800c1ab 	.word	0x0800c1ab
 800aea8:	433fffff 	.word	0x433fffff
 800aeac:	3fefffff 	.word	0x3fefffff
 800aeb0:	fffffc01 	.word	0xfffffc01
 800aeb4:	3ff00000 	.word	0x3ff00000
 800aeb8:	3fe00000 	.word	0x3fe00000
 800aebc:	41e00000 	.word	0x41e00000
 800aec0:	43f00000 	.word	0x43f00000
 800aec4:	8800759c 	.word	0x8800759c
 800aec8:	7e37e43c 	.word	0x7e37e43c
 800aecc:	3feffffe 	.word	0x3feffffe
 800aed0:	2200      	movs	r2, #0
 800aed2:	4b52      	ldr	r3, [pc, #328]	; (800b01c <__ieee754_pow+0x374>)
 800aed4:	f7f7 fcfa 	bl	80028cc <__aeabi_dsub>
 800aed8:	22c0      	movs	r2, #192	; 0xc0
 800aeda:	4b51      	ldr	r3, [pc, #324]	; (800b020 <__ieee754_pow+0x378>)
 800aedc:	05d2      	lsls	r2, r2, #23
 800aede:	0006      	movs	r6, r0
 800aee0:	000f      	movs	r7, r1
 800aee2:	f7f7 fa73 	bl	80023cc <__aeabi_dmul>
 800aee6:	4a4f      	ldr	r2, [pc, #316]	; (800b024 <__ieee754_pow+0x37c>)
 800aee8:	9002      	str	r0, [sp, #8]
 800aeea:	9103      	str	r1, [sp, #12]
 800aeec:	4b4e      	ldr	r3, [pc, #312]	; (800b028 <__ieee754_pow+0x380>)
 800aeee:	0030      	movs	r0, r6
 800aef0:	0039      	movs	r1, r7
 800aef2:	f7f7 fa6b 	bl	80023cc <__aeabi_dmul>
 800aef6:	2200      	movs	r2, #0
 800aef8:	9006      	str	r0, [sp, #24]
 800aefa:	9107      	str	r1, [sp, #28]
 800aefc:	4b4b      	ldr	r3, [pc, #300]	; (800b02c <__ieee754_pow+0x384>)
 800aefe:	0030      	movs	r0, r6
 800af00:	0039      	movs	r1, r7
 800af02:	f7f7 fa63 	bl	80023cc <__aeabi_dmul>
 800af06:	0002      	movs	r2, r0
 800af08:	000b      	movs	r3, r1
 800af0a:	4849      	ldr	r0, [pc, #292]	; (800b030 <__ieee754_pow+0x388>)
 800af0c:	4949      	ldr	r1, [pc, #292]	; (800b034 <__ieee754_pow+0x38c>)
 800af0e:	f7f7 fcdd 	bl	80028cc <__aeabi_dsub>
 800af12:	0032      	movs	r2, r6
 800af14:	003b      	movs	r3, r7
 800af16:	f7f7 fa59 	bl	80023cc <__aeabi_dmul>
 800af1a:	0002      	movs	r2, r0
 800af1c:	000b      	movs	r3, r1
 800af1e:	2000      	movs	r0, #0
 800af20:	4945      	ldr	r1, [pc, #276]	; (800b038 <__ieee754_pow+0x390>)
 800af22:	f7f7 fcd3 	bl	80028cc <__aeabi_dsub>
 800af26:	0032      	movs	r2, r6
 800af28:	0004      	movs	r4, r0
 800af2a:	000d      	movs	r5, r1
 800af2c:	003b      	movs	r3, r7
 800af2e:	0030      	movs	r0, r6
 800af30:	0039      	movs	r1, r7
 800af32:	f7f7 fa4b 	bl	80023cc <__aeabi_dmul>
 800af36:	0002      	movs	r2, r0
 800af38:	000b      	movs	r3, r1
 800af3a:	0020      	movs	r0, r4
 800af3c:	0029      	movs	r1, r5
 800af3e:	f7f7 fa45 	bl	80023cc <__aeabi_dmul>
 800af42:	4a3e      	ldr	r2, [pc, #248]	; (800b03c <__ieee754_pow+0x394>)
 800af44:	4b36      	ldr	r3, [pc, #216]	; (800b020 <__ieee754_pow+0x378>)
 800af46:	f7f7 fa41 	bl	80023cc <__aeabi_dmul>
 800af4a:	0002      	movs	r2, r0
 800af4c:	000b      	movs	r3, r1
 800af4e:	9806      	ldr	r0, [sp, #24]
 800af50:	9907      	ldr	r1, [sp, #28]
 800af52:	f7f7 fcbb 	bl	80028cc <__aeabi_dsub>
 800af56:	0002      	movs	r2, r0
 800af58:	000b      	movs	r3, r1
 800af5a:	0004      	movs	r4, r0
 800af5c:	000d      	movs	r5, r1
 800af5e:	9802      	ldr	r0, [sp, #8]
 800af60:	9903      	ldr	r1, [sp, #12]
 800af62:	f7f6 faef 	bl	8001544 <__aeabi_dadd>
 800af66:	9a02      	ldr	r2, [sp, #8]
 800af68:	9b03      	ldr	r3, [sp, #12]
 800af6a:	2000      	movs	r0, #0
 800af6c:	9006      	str	r0, [sp, #24]
 800af6e:	9107      	str	r1, [sp, #28]
 800af70:	f7f7 fcac 	bl	80028cc <__aeabi_dsub>
 800af74:	0002      	movs	r2, r0
 800af76:	000b      	movs	r3, r1
 800af78:	0020      	movs	r0, r4
 800af7a:	0029      	movs	r1, r5
 800af7c:	f7f7 fca6 	bl	80028cc <__aeabi_dsub>
 800af80:	9b04      	ldr	r3, [sp, #16]
 800af82:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800af84:	3b01      	subs	r3, #1
 800af86:	0006      	movs	r6, r0
 800af88:	000f      	movs	r7, r1
 800af8a:	4313      	orrs	r3, r2
 800af8c:	d000      	beq.n	800af90 <__ieee754_pow+0x2e8>
 800af8e:	e1da      	b.n	800b346 <__ieee754_pow+0x69e>
 800af90:	2300      	movs	r3, #0
 800af92:	4c2b      	ldr	r4, [pc, #172]	; (800b040 <__ieee754_pow+0x398>)
 800af94:	9302      	str	r3, [sp, #8]
 800af96:	9403      	str	r4, [sp, #12]
 800af98:	9c00      	ldr	r4, [sp, #0]
 800af9a:	9d01      	ldr	r5, [sp, #4]
 800af9c:	9800      	ldr	r0, [sp, #0]
 800af9e:	9901      	ldr	r1, [sp, #4]
 800afa0:	2400      	movs	r4, #0
 800afa2:	002b      	movs	r3, r5
 800afa4:	0022      	movs	r2, r4
 800afa6:	f7f7 fc91 	bl	80028cc <__aeabi_dsub>
 800afaa:	9a06      	ldr	r2, [sp, #24]
 800afac:	9b07      	ldr	r3, [sp, #28]
 800afae:	f7f7 fa0d 	bl	80023cc <__aeabi_dmul>
 800afb2:	9a00      	ldr	r2, [sp, #0]
 800afb4:	9b01      	ldr	r3, [sp, #4]
 800afb6:	9004      	str	r0, [sp, #16]
 800afb8:	9105      	str	r1, [sp, #20]
 800afba:	0030      	movs	r0, r6
 800afbc:	0039      	movs	r1, r7
 800afbe:	f7f7 fa05 	bl	80023cc <__aeabi_dmul>
 800afc2:	0002      	movs	r2, r0
 800afc4:	000b      	movs	r3, r1
 800afc6:	9804      	ldr	r0, [sp, #16]
 800afc8:	9905      	ldr	r1, [sp, #20]
 800afca:	f7f6 fabb 	bl	8001544 <__aeabi_dadd>
 800afce:	0022      	movs	r2, r4
 800afd0:	002b      	movs	r3, r5
 800afd2:	9004      	str	r0, [sp, #16]
 800afd4:	9105      	str	r1, [sp, #20]
 800afd6:	9806      	ldr	r0, [sp, #24]
 800afd8:	9907      	ldr	r1, [sp, #28]
 800afda:	f7f7 f9f7 	bl	80023cc <__aeabi_dmul>
 800afde:	0006      	movs	r6, r0
 800afe0:	000f      	movs	r7, r1
 800afe2:	000b      	movs	r3, r1
 800afe4:	0002      	movs	r2, r0
 800afe6:	9804      	ldr	r0, [sp, #16]
 800afe8:	9905      	ldr	r1, [sp, #20]
 800afea:	9606      	str	r6, [sp, #24]
 800afec:	9707      	str	r7, [sp, #28]
 800afee:	f7f6 faa9 	bl	8001544 <__aeabi_dadd>
 800aff2:	4b14      	ldr	r3, [pc, #80]	; (800b044 <__ieee754_pow+0x39c>)
 800aff4:	0005      	movs	r5, r0
 800aff6:	000c      	movs	r4, r1
 800aff8:	9108      	str	r1, [sp, #32]
 800affa:	4299      	cmp	r1, r3
 800affc:	dc00      	bgt.n	800b000 <__ieee754_pow+0x358>
 800affe:	e2d4      	b.n	800b5aa <__ieee754_pow+0x902>
 800b000:	4b11      	ldr	r3, [pc, #68]	; (800b048 <__ieee754_pow+0x3a0>)
 800b002:	18cb      	adds	r3, r1, r3
 800b004:	4303      	orrs	r3, r0
 800b006:	d100      	bne.n	800b00a <__ieee754_pow+0x362>
 800b008:	e1d6      	b.n	800b3b8 <__ieee754_pow+0x710>
 800b00a:	9802      	ldr	r0, [sp, #8]
 800b00c:	9903      	ldr	r1, [sp, #12]
 800b00e:	4a0f      	ldr	r2, [pc, #60]	; (800b04c <__ieee754_pow+0x3a4>)
 800b010:	4b0f      	ldr	r3, [pc, #60]	; (800b050 <__ieee754_pow+0x3a8>)
 800b012:	f7f7 f9db 	bl	80023cc <__aeabi_dmul>
 800b016:	4a0d      	ldr	r2, [pc, #52]	; (800b04c <__ieee754_pow+0x3a4>)
 800b018:	4b0d      	ldr	r3, [pc, #52]	; (800b050 <__ieee754_pow+0x3a8>)
 800b01a:	e6d9      	b.n	800add0 <__ieee754_pow+0x128>
 800b01c:	3ff00000 	.word	0x3ff00000
 800b020:	3ff71547 	.word	0x3ff71547
 800b024:	f85ddf44 	.word	0xf85ddf44
 800b028:	3e54ae0b 	.word	0x3e54ae0b
 800b02c:	3fd00000 	.word	0x3fd00000
 800b030:	55555555 	.word	0x55555555
 800b034:	3fd55555 	.word	0x3fd55555
 800b038:	3fe00000 	.word	0x3fe00000
 800b03c:	652b82fe 	.word	0x652b82fe
 800b040:	bff00000 	.word	0xbff00000
 800b044:	408fffff 	.word	0x408fffff
 800b048:	bf700000 	.word	0xbf700000
 800b04c:	8800759c 	.word	0x8800759c
 800b050:	7e37e43c 	.word	0x7e37e43c
 800b054:	4bbd      	ldr	r3, [pc, #756]	; (800b34c <__ieee754_pow+0x6a4>)
 800b056:	2200      	movs	r2, #0
 800b058:	429c      	cmp	r4, r3
 800b05a:	dc06      	bgt.n	800b06a <__ieee754_pow+0x3c2>
 800b05c:	2200      	movs	r2, #0
 800b05e:	4bbc      	ldr	r3, [pc, #752]	; (800b350 <__ieee754_pow+0x6a8>)
 800b060:	f7f7 f9b4 	bl	80023cc <__aeabi_dmul>
 800b064:	2235      	movs	r2, #53	; 0x35
 800b066:	000c      	movs	r4, r1
 800b068:	4252      	negs	r2, r2
 800b06a:	4dba      	ldr	r5, [pc, #744]	; (800b354 <__ieee754_pow+0x6ac>)
 800b06c:	1523      	asrs	r3, r4, #20
 800b06e:	195b      	adds	r3, r3, r5
 800b070:	189b      	adds	r3, r3, r2
 800b072:	930b      	str	r3, [sp, #44]	; 0x2c
 800b074:	0324      	lsls	r4, r4, #12
 800b076:	4db8      	ldr	r5, [pc, #736]	; (800b358 <__ieee754_pow+0x6b0>)
 800b078:	4bb8      	ldr	r3, [pc, #736]	; (800b35c <__ieee754_pow+0x6b4>)
 800b07a:	0b24      	lsrs	r4, r4, #12
 800b07c:	4325      	orrs	r5, r4
 800b07e:	2600      	movs	r6, #0
 800b080:	429c      	cmp	r4, r3
 800b082:	dd09      	ble.n	800b098 <__ieee754_pow+0x3f0>
 800b084:	4bb6      	ldr	r3, [pc, #728]	; (800b360 <__ieee754_pow+0x6b8>)
 800b086:	3601      	adds	r6, #1
 800b088:	429c      	cmp	r4, r3
 800b08a:	dd05      	ble.n	800b098 <__ieee754_pow+0x3f0>
 800b08c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b08e:	199b      	adds	r3, r3, r6
 800b090:	2600      	movs	r6, #0
 800b092:	930b      	str	r3, [sp, #44]	; 0x2c
 800b094:	4bb3      	ldr	r3, [pc, #716]	; (800b364 <__ieee754_pow+0x6bc>)
 800b096:	18ed      	adds	r5, r5, r3
 800b098:	0029      	movs	r1, r5
 800b09a:	00f3      	lsls	r3, r6, #3
 800b09c:	9311      	str	r3, [sp, #68]	; 0x44
 800b09e:	4bb2      	ldr	r3, [pc, #712]	; (800b368 <__ieee754_pow+0x6c0>)
 800b0a0:	00f2      	lsls	r2, r6, #3
 800b0a2:	189b      	adds	r3, r3, r2
 800b0a4:	685c      	ldr	r4, [r3, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	930e      	str	r3, [sp, #56]	; 0x38
 800b0aa:	940f      	str	r4, [sp, #60]	; 0x3c
 800b0ac:	001a      	movs	r2, r3
 800b0ae:	0023      	movs	r3, r4
 800b0b0:	900c      	str	r0, [sp, #48]	; 0x30
 800b0b2:	910d      	str	r1, [sp, #52]	; 0x34
 800b0b4:	f7f7 fc0a 	bl	80028cc <__aeabi_dsub>
 800b0b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b0ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b0bc:	9012      	str	r0, [sp, #72]	; 0x48
 800b0be:	9113      	str	r1, [sp, #76]	; 0x4c
 800b0c0:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b0c2:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b0c4:	f7f6 fa3e 	bl	8001544 <__aeabi_dadd>
 800b0c8:	0002      	movs	r2, r0
 800b0ca:	000b      	movs	r3, r1
 800b0cc:	2000      	movs	r0, #0
 800b0ce:	49a2      	ldr	r1, [pc, #648]	; (800b358 <__ieee754_pow+0x6b0>)
 800b0d0:	f7f6 fd48 	bl	8001b64 <__aeabi_ddiv>
 800b0d4:	0002      	movs	r2, r0
 800b0d6:	000b      	movs	r3, r1
 800b0d8:	9014      	str	r0, [sp, #80]	; 0x50
 800b0da:	9115      	str	r1, [sp, #84]	; 0x54
 800b0dc:	9812      	ldr	r0, [sp, #72]	; 0x48
 800b0de:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b0e0:	f7f7 f974 	bl	80023cc <__aeabi_dmul>
 800b0e4:	9008      	str	r0, [sp, #32]
 800b0e6:	9109      	str	r1, [sp, #36]	; 0x24
 800b0e8:	9b08      	ldr	r3, [sp, #32]
 800b0ea:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800b0ec:	2180      	movs	r1, #128	; 0x80
 800b0ee:	106d      	asrs	r5, r5, #1
 800b0f0:	0589      	lsls	r1, r1, #22
 800b0f2:	9306      	str	r3, [sp, #24]
 800b0f4:	9407      	str	r4, [sp, #28]
 800b0f6:	430d      	orrs	r5, r1
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	2180      	movs	r1, #128	; 0x80
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	9306      	str	r3, [sp, #24]
 800b100:	0309      	lsls	r1, r1, #12
 800b102:	9b06      	ldr	r3, [sp, #24]
 800b104:	9c07      	ldr	r4, [sp, #28]
 800b106:	186d      	adds	r5, r5, r1
 800b108:	9302      	str	r3, [sp, #8]
 800b10a:	9403      	str	r4, [sp, #12]
 800b10c:	9802      	ldr	r0, [sp, #8]
 800b10e:	9903      	ldr	r1, [sp, #12]
 800b110:	04b6      	lsls	r6, r6, #18
 800b112:	19ab      	adds	r3, r5, r6
 800b114:	0014      	movs	r4, r2
 800b116:	001d      	movs	r5, r3
 800b118:	f7f7 f958 	bl	80023cc <__aeabi_dmul>
 800b11c:	0002      	movs	r2, r0
 800b11e:	000b      	movs	r3, r1
 800b120:	9812      	ldr	r0, [sp, #72]	; 0x48
 800b122:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b124:	f7f7 fbd2 	bl	80028cc <__aeabi_dsub>
 800b128:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b12a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b12c:	0006      	movs	r6, r0
 800b12e:	000f      	movs	r7, r1
 800b130:	0020      	movs	r0, r4
 800b132:	0029      	movs	r1, r5
 800b134:	f7f7 fbca 	bl	80028cc <__aeabi_dsub>
 800b138:	0002      	movs	r2, r0
 800b13a:	000b      	movs	r3, r1
 800b13c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b13e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b140:	f7f7 fbc4 	bl	80028cc <__aeabi_dsub>
 800b144:	9a02      	ldr	r2, [sp, #8]
 800b146:	9b03      	ldr	r3, [sp, #12]
 800b148:	f7f7 f940 	bl	80023cc <__aeabi_dmul>
 800b14c:	0002      	movs	r2, r0
 800b14e:	000b      	movs	r3, r1
 800b150:	0030      	movs	r0, r6
 800b152:	0039      	movs	r1, r7
 800b154:	f7f7 fbba 	bl	80028cc <__aeabi_dsub>
 800b158:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b15a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b15c:	f7f7 f936 	bl	80023cc <__aeabi_dmul>
 800b160:	9a08      	ldr	r2, [sp, #32]
 800b162:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b164:	900c      	str	r0, [sp, #48]	; 0x30
 800b166:	910d      	str	r1, [sp, #52]	; 0x34
 800b168:	0010      	movs	r0, r2
 800b16a:	0019      	movs	r1, r3
 800b16c:	f7f7 f92e 	bl	80023cc <__aeabi_dmul>
 800b170:	0006      	movs	r6, r0
 800b172:	000f      	movs	r7, r1
 800b174:	4a7d      	ldr	r2, [pc, #500]	; (800b36c <__ieee754_pow+0x6c4>)
 800b176:	4b7e      	ldr	r3, [pc, #504]	; (800b370 <__ieee754_pow+0x6c8>)
 800b178:	f7f7 f928 	bl	80023cc <__aeabi_dmul>
 800b17c:	4a7d      	ldr	r2, [pc, #500]	; (800b374 <__ieee754_pow+0x6cc>)
 800b17e:	4b7e      	ldr	r3, [pc, #504]	; (800b378 <__ieee754_pow+0x6d0>)
 800b180:	f7f6 f9e0 	bl	8001544 <__aeabi_dadd>
 800b184:	0032      	movs	r2, r6
 800b186:	003b      	movs	r3, r7
 800b188:	f7f7 f920 	bl	80023cc <__aeabi_dmul>
 800b18c:	4a7b      	ldr	r2, [pc, #492]	; (800b37c <__ieee754_pow+0x6d4>)
 800b18e:	4b7c      	ldr	r3, [pc, #496]	; (800b380 <__ieee754_pow+0x6d8>)
 800b190:	f7f6 f9d8 	bl	8001544 <__aeabi_dadd>
 800b194:	0032      	movs	r2, r6
 800b196:	003b      	movs	r3, r7
 800b198:	f7f7 f918 	bl	80023cc <__aeabi_dmul>
 800b19c:	4a79      	ldr	r2, [pc, #484]	; (800b384 <__ieee754_pow+0x6dc>)
 800b19e:	4b7a      	ldr	r3, [pc, #488]	; (800b388 <__ieee754_pow+0x6e0>)
 800b1a0:	f7f6 f9d0 	bl	8001544 <__aeabi_dadd>
 800b1a4:	0032      	movs	r2, r6
 800b1a6:	003b      	movs	r3, r7
 800b1a8:	f7f7 f910 	bl	80023cc <__aeabi_dmul>
 800b1ac:	4a77      	ldr	r2, [pc, #476]	; (800b38c <__ieee754_pow+0x6e4>)
 800b1ae:	4b78      	ldr	r3, [pc, #480]	; (800b390 <__ieee754_pow+0x6e8>)
 800b1b0:	f7f6 f9c8 	bl	8001544 <__aeabi_dadd>
 800b1b4:	0032      	movs	r2, r6
 800b1b6:	003b      	movs	r3, r7
 800b1b8:	f7f7 f908 	bl	80023cc <__aeabi_dmul>
 800b1bc:	4a75      	ldr	r2, [pc, #468]	; (800b394 <__ieee754_pow+0x6ec>)
 800b1be:	4b76      	ldr	r3, [pc, #472]	; (800b398 <__ieee754_pow+0x6f0>)
 800b1c0:	f7f6 f9c0 	bl	8001544 <__aeabi_dadd>
 800b1c4:	0032      	movs	r2, r6
 800b1c6:	0004      	movs	r4, r0
 800b1c8:	000d      	movs	r5, r1
 800b1ca:	003b      	movs	r3, r7
 800b1cc:	0030      	movs	r0, r6
 800b1ce:	0039      	movs	r1, r7
 800b1d0:	f7f7 f8fc 	bl	80023cc <__aeabi_dmul>
 800b1d4:	0002      	movs	r2, r0
 800b1d6:	000b      	movs	r3, r1
 800b1d8:	0020      	movs	r0, r4
 800b1da:	0029      	movs	r1, r5
 800b1dc:	f7f7 f8f6 	bl	80023cc <__aeabi_dmul>
 800b1e0:	9a02      	ldr	r2, [sp, #8]
 800b1e2:	9b03      	ldr	r3, [sp, #12]
 800b1e4:	0004      	movs	r4, r0
 800b1e6:	000d      	movs	r5, r1
 800b1e8:	9808      	ldr	r0, [sp, #32]
 800b1ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b1ec:	f7f6 f9aa 	bl	8001544 <__aeabi_dadd>
 800b1f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b1f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b1f4:	f7f7 f8ea 	bl	80023cc <__aeabi_dmul>
 800b1f8:	0022      	movs	r2, r4
 800b1fa:	002b      	movs	r3, r5
 800b1fc:	f7f6 f9a2 	bl	8001544 <__aeabi_dadd>
 800b200:	9a02      	ldr	r2, [sp, #8]
 800b202:	9b03      	ldr	r3, [sp, #12]
 800b204:	900e      	str	r0, [sp, #56]	; 0x38
 800b206:	910f      	str	r1, [sp, #60]	; 0x3c
 800b208:	0010      	movs	r0, r2
 800b20a:	0019      	movs	r1, r3
 800b20c:	f7f7 f8de 	bl	80023cc <__aeabi_dmul>
 800b210:	2200      	movs	r2, #0
 800b212:	4b62      	ldr	r3, [pc, #392]	; (800b39c <__ieee754_pow+0x6f4>)
 800b214:	0004      	movs	r4, r0
 800b216:	000d      	movs	r5, r1
 800b218:	f7f6 f994 	bl	8001544 <__aeabi_dadd>
 800b21c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b21e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b220:	f7f6 f990 	bl	8001544 <__aeabi_dadd>
 800b224:	9e06      	ldr	r6, [sp, #24]
 800b226:	000f      	movs	r7, r1
 800b228:	0032      	movs	r2, r6
 800b22a:	000b      	movs	r3, r1
 800b22c:	9802      	ldr	r0, [sp, #8]
 800b22e:	9903      	ldr	r1, [sp, #12]
 800b230:	f7f7 f8cc 	bl	80023cc <__aeabi_dmul>
 800b234:	2200      	movs	r2, #0
 800b236:	9002      	str	r0, [sp, #8]
 800b238:	9103      	str	r1, [sp, #12]
 800b23a:	4b58      	ldr	r3, [pc, #352]	; (800b39c <__ieee754_pow+0x6f4>)
 800b23c:	0030      	movs	r0, r6
 800b23e:	0039      	movs	r1, r7
 800b240:	f7f7 fb44 	bl	80028cc <__aeabi_dsub>
 800b244:	0022      	movs	r2, r4
 800b246:	002b      	movs	r3, r5
 800b248:	f7f7 fb40 	bl	80028cc <__aeabi_dsub>
 800b24c:	0002      	movs	r2, r0
 800b24e:	000b      	movs	r3, r1
 800b250:	980e      	ldr	r0, [sp, #56]	; 0x38
 800b252:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b254:	f7f7 fb3a 	bl	80028cc <__aeabi_dsub>
 800b258:	9a08      	ldr	r2, [sp, #32]
 800b25a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b25c:	f7f7 f8b6 	bl	80023cc <__aeabi_dmul>
 800b260:	0032      	movs	r2, r6
 800b262:	0004      	movs	r4, r0
 800b264:	000d      	movs	r5, r1
 800b266:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b268:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b26a:	003b      	movs	r3, r7
 800b26c:	f7f7 f8ae 	bl	80023cc <__aeabi_dmul>
 800b270:	0002      	movs	r2, r0
 800b272:	000b      	movs	r3, r1
 800b274:	0020      	movs	r0, r4
 800b276:	0029      	movs	r1, r5
 800b278:	f7f6 f964 	bl	8001544 <__aeabi_dadd>
 800b27c:	0004      	movs	r4, r0
 800b27e:	000d      	movs	r5, r1
 800b280:	0002      	movs	r2, r0
 800b282:	000b      	movs	r3, r1
 800b284:	9802      	ldr	r0, [sp, #8]
 800b286:	9903      	ldr	r1, [sp, #12]
 800b288:	f7f6 f95c 	bl	8001544 <__aeabi_dadd>
 800b28c:	22e0      	movs	r2, #224	; 0xe0
 800b28e:	9e06      	ldr	r6, [sp, #24]
 800b290:	0612      	lsls	r2, r2, #24
 800b292:	4b43      	ldr	r3, [pc, #268]	; (800b3a0 <__ieee754_pow+0x6f8>)
 800b294:	0030      	movs	r0, r6
 800b296:	000f      	movs	r7, r1
 800b298:	f7f7 f898 	bl	80023cc <__aeabi_dmul>
 800b29c:	9a02      	ldr	r2, [sp, #8]
 800b29e:	9b03      	ldr	r3, [sp, #12]
 800b2a0:	9008      	str	r0, [sp, #32]
 800b2a2:	9109      	str	r1, [sp, #36]	; 0x24
 800b2a4:	0030      	movs	r0, r6
 800b2a6:	0039      	movs	r1, r7
 800b2a8:	f7f7 fb10 	bl	80028cc <__aeabi_dsub>
 800b2ac:	0002      	movs	r2, r0
 800b2ae:	000b      	movs	r3, r1
 800b2b0:	0020      	movs	r0, r4
 800b2b2:	0029      	movs	r1, r5
 800b2b4:	f7f7 fb0a 	bl	80028cc <__aeabi_dsub>
 800b2b8:	4a3a      	ldr	r2, [pc, #232]	; (800b3a4 <__ieee754_pow+0x6fc>)
 800b2ba:	4b39      	ldr	r3, [pc, #228]	; (800b3a0 <__ieee754_pow+0x6f8>)
 800b2bc:	f7f7 f886 	bl	80023cc <__aeabi_dmul>
 800b2c0:	4a39      	ldr	r2, [pc, #228]	; (800b3a8 <__ieee754_pow+0x700>)
 800b2c2:	0004      	movs	r4, r0
 800b2c4:	000d      	movs	r5, r1
 800b2c6:	4b39      	ldr	r3, [pc, #228]	; (800b3ac <__ieee754_pow+0x704>)
 800b2c8:	0030      	movs	r0, r6
 800b2ca:	0039      	movs	r1, r7
 800b2cc:	f7f7 f87e 	bl	80023cc <__aeabi_dmul>
 800b2d0:	0002      	movs	r2, r0
 800b2d2:	000b      	movs	r3, r1
 800b2d4:	0020      	movs	r0, r4
 800b2d6:	0029      	movs	r1, r5
 800b2d8:	f7f6 f934 	bl	8001544 <__aeabi_dadd>
 800b2dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b2de:	4b34      	ldr	r3, [pc, #208]	; (800b3b0 <__ieee754_pow+0x708>)
 800b2e0:	189b      	adds	r3, r3, r2
 800b2e2:	681a      	ldr	r2, [r3, #0]
 800b2e4:	685b      	ldr	r3, [r3, #4]
 800b2e6:	f7f6 f92d 	bl	8001544 <__aeabi_dadd>
 800b2ea:	9002      	str	r0, [sp, #8]
 800b2ec:	9103      	str	r1, [sp, #12]
 800b2ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b2f0:	f7f7 fe56 	bl	8002fa0 <__aeabi_i2d>
 800b2f4:	0004      	movs	r4, r0
 800b2f6:	000d      	movs	r5, r1
 800b2f8:	9808      	ldr	r0, [sp, #32]
 800b2fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b2fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b2fe:	4b2d      	ldr	r3, [pc, #180]	; (800b3b4 <__ieee754_pow+0x70c>)
 800b300:	189b      	adds	r3, r3, r2
 800b302:	681e      	ldr	r6, [r3, #0]
 800b304:	685f      	ldr	r7, [r3, #4]
 800b306:	9a02      	ldr	r2, [sp, #8]
 800b308:	9b03      	ldr	r3, [sp, #12]
 800b30a:	f7f6 f91b 	bl	8001544 <__aeabi_dadd>
 800b30e:	0032      	movs	r2, r6
 800b310:	003b      	movs	r3, r7
 800b312:	f7f6 f917 	bl	8001544 <__aeabi_dadd>
 800b316:	0022      	movs	r2, r4
 800b318:	002b      	movs	r3, r5
 800b31a:	f7f6 f913 	bl	8001544 <__aeabi_dadd>
 800b31e:	9806      	ldr	r0, [sp, #24]
 800b320:	0022      	movs	r2, r4
 800b322:	002b      	movs	r3, r5
 800b324:	9006      	str	r0, [sp, #24]
 800b326:	9107      	str	r1, [sp, #28]
 800b328:	f7f7 fad0 	bl	80028cc <__aeabi_dsub>
 800b32c:	0032      	movs	r2, r6
 800b32e:	003b      	movs	r3, r7
 800b330:	f7f7 facc 	bl	80028cc <__aeabi_dsub>
 800b334:	9a08      	ldr	r2, [sp, #32]
 800b336:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b338:	f7f7 fac8 	bl	80028cc <__aeabi_dsub>
 800b33c:	0002      	movs	r2, r0
 800b33e:	000b      	movs	r3, r1
 800b340:	9802      	ldr	r0, [sp, #8]
 800b342:	9903      	ldr	r1, [sp, #12]
 800b344:	e61a      	b.n	800af7c <__ieee754_pow+0x2d4>
 800b346:	2300      	movs	r3, #0
 800b348:	4c03      	ldr	r4, [pc, #12]	; (800b358 <__ieee754_pow+0x6b0>)
 800b34a:	e623      	b.n	800af94 <__ieee754_pow+0x2ec>
 800b34c:	000fffff 	.word	0x000fffff
 800b350:	43400000 	.word	0x43400000
 800b354:	fffffc01 	.word	0xfffffc01
 800b358:	3ff00000 	.word	0x3ff00000
 800b35c:	0003988e 	.word	0x0003988e
 800b360:	000bb679 	.word	0x000bb679
 800b364:	fff00000 	.word	0xfff00000
 800b368:	0800c560 	.word	0x0800c560
 800b36c:	4a454eef 	.word	0x4a454eef
 800b370:	3fca7e28 	.word	0x3fca7e28
 800b374:	93c9db65 	.word	0x93c9db65
 800b378:	3fcd864a 	.word	0x3fcd864a
 800b37c:	a91d4101 	.word	0xa91d4101
 800b380:	3fd17460 	.word	0x3fd17460
 800b384:	518f264d 	.word	0x518f264d
 800b388:	3fd55555 	.word	0x3fd55555
 800b38c:	db6fabff 	.word	0xdb6fabff
 800b390:	3fdb6db6 	.word	0x3fdb6db6
 800b394:	33333303 	.word	0x33333303
 800b398:	3fe33333 	.word	0x3fe33333
 800b39c:	40080000 	.word	0x40080000
 800b3a0:	3feec709 	.word	0x3feec709
 800b3a4:	dc3a03fd 	.word	0xdc3a03fd
 800b3a8:	145b01f5 	.word	0x145b01f5
 800b3ac:	be3e2fe0 	.word	0xbe3e2fe0
 800b3b0:	0800c580 	.word	0x0800c580
 800b3b4:	0800c570 	.word	0x0800c570
 800b3b8:	4a90      	ldr	r2, [pc, #576]	; (800b5fc <__ieee754_pow+0x954>)
 800b3ba:	4b91      	ldr	r3, [pc, #580]	; (800b600 <__ieee754_pow+0x958>)
 800b3bc:	9804      	ldr	r0, [sp, #16]
 800b3be:	9905      	ldr	r1, [sp, #20]
 800b3c0:	f7f6 f8c0 	bl	8001544 <__aeabi_dadd>
 800b3c4:	0032      	movs	r2, r6
 800b3c6:	9000      	str	r0, [sp, #0]
 800b3c8:	9101      	str	r1, [sp, #4]
 800b3ca:	003b      	movs	r3, r7
 800b3cc:	0028      	movs	r0, r5
 800b3ce:	0021      	movs	r1, r4
 800b3d0:	f7f7 fa7c 	bl	80028cc <__aeabi_dsub>
 800b3d4:	0002      	movs	r2, r0
 800b3d6:	000b      	movs	r3, r1
 800b3d8:	9800      	ldr	r0, [sp, #0]
 800b3da:	9901      	ldr	r1, [sp, #4]
 800b3dc:	f7f5 f85a 	bl	8000494 <__aeabi_dcmpgt>
 800b3e0:	2800      	cmp	r0, #0
 800b3e2:	d000      	beq.n	800b3e6 <__ieee754_pow+0x73e>
 800b3e4:	e611      	b.n	800b00a <__ieee754_pow+0x362>
 800b3e6:	2100      	movs	r1, #0
 800b3e8:	4a86      	ldr	r2, [pc, #536]	; (800b604 <__ieee754_pow+0x95c>)
 800b3ea:	0063      	lsls	r3, r4, #1
 800b3ec:	085b      	lsrs	r3, r3, #1
 800b3ee:	9100      	str	r1, [sp, #0]
 800b3f0:	4293      	cmp	r3, r2
 800b3f2:	dd25      	ble.n	800b440 <__ieee754_pow+0x798>
 800b3f4:	4a84      	ldr	r2, [pc, #528]	; (800b608 <__ieee754_pow+0x960>)
 800b3f6:	151b      	asrs	r3, r3, #20
 800b3f8:	189b      	adds	r3, r3, r2
 800b3fa:	2280      	movs	r2, #128	; 0x80
 800b3fc:	0352      	lsls	r2, r2, #13
 800b3fe:	4694      	mov	ip, r2
 800b400:	411a      	asrs	r2, r3
 800b402:	1914      	adds	r4, r2, r4
 800b404:	0060      	lsls	r0, r4, #1
 800b406:	4b81      	ldr	r3, [pc, #516]	; (800b60c <__ieee754_pow+0x964>)
 800b408:	0d40      	lsrs	r0, r0, #21
 800b40a:	4d81      	ldr	r5, [pc, #516]	; (800b610 <__ieee754_pow+0x968>)
 800b40c:	18c0      	adds	r0, r0, r3
 800b40e:	4105      	asrs	r5, r0
 800b410:	0021      	movs	r1, r4
 800b412:	43a9      	bics	r1, r5
 800b414:	000b      	movs	r3, r1
 800b416:	4661      	mov	r1, ip
 800b418:	0324      	lsls	r4, r4, #12
 800b41a:	0b24      	lsrs	r4, r4, #12
 800b41c:	4321      	orrs	r1, r4
 800b41e:	2414      	movs	r4, #20
 800b420:	1a20      	subs	r0, r4, r0
 800b422:	4101      	asrs	r1, r0
 800b424:	9100      	str	r1, [sp, #0]
 800b426:	9908      	ldr	r1, [sp, #32]
 800b428:	2200      	movs	r2, #0
 800b42a:	2900      	cmp	r1, #0
 800b42c:	da02      	bge.n	800b434 <__ieee754_pow+0x78c>
 800b42e:	9900      	ldr	r1, [sp, #0]
 800b430:	4249      	negs	r1, r1
 800b432:	9100      	str	r1, [sp, #0]
 800b434:	0030      	movs	r0, r6
 800b436:	0039      	movs	r1, r7
 800b438:	f7f7 fa48 	bl	80028cc <__aeabi_dsub>
 800b43c:	9006      	str	r0, [sp, #24]
 800b43e:	9107      	str	r1, [sp, #28]
 800b440:	9a04      	ldr	r2, [sp, #16]
 800b442:	9b05      	ldr	r3, [sp, #20]
 800b444:	9806      	ldr	r0, [sp, #24]
 800b446:	9907      	ldr	r1, [sp, #28]
 800b448:	2600      	movs	r6, #0
 800b44a:	f7f6 f87b 	bl	8001544 <__aeabi_dadd>
 800b44e:	2200      	movs	r2, #0
 800b450:	4b70      	ldr	r3, [pc, #448]	; (800b614 <__ieee754_pow+0x96c>)
 800b452:	0030      	movs	r0, r6
 800b454:	000f      	movs	r7, r1
 800b456:	f7f6 ffb9 	bl	80023cc <__aeabi_dmul>
 800b45a:	9a06      	ldr	r2, [sp, #24]
 800b45c:	9b07      	ldr	r3, [sp, #28]
 800b45e:	9008      	str	r0, [sp, #32]
 800b460:	9109      	str	r1, [sp, #36]	; 0x24
 800b462:	0030      	movs	r0, r6
 800b464:	0039      	movs	r1, r7
 800b466:	f7f7 fa31 	bl	80028cc <__aeabi_dsub>
 800b46a:	0002      	movs	r2, r0
 800b46c:	000b      	movs	r3, r1
 800b46e:	9804      	ldr	r0, [sp, #16]
 800b470:	9905      	ldr	r1, [sp, #20]
 800b472:	f7f7 fa2b 	bl	80028cc <__aeabi_dsub>
 800b476:	4a68      	ldr	r2, [pc, #416]	; (800b618 <__ieee754_pow+0x970>)
 800b478:	4b68      	ldr	r3, [pc, #416]	; (800b61c <__ieee754_pow+0x974>)
 800b47a:	f7f6 ffa7 	bl	80023cc <__aeabi_dmul>
 800b47e:	4a68      	ldr	r2, [pc, #416]	; (800b620 <__ieee754_pow+0x978>)
 800b480:	0004      	movs	r4, r0
 800b482:	000d      	movs	r5, r1
 800b484:	4b67      	ldr	r3, [pc, #412]	; (800b624 <__ieee754_pow+0x97c>)
 800b486:	0030      	movs	r0, r6
 800b488:	0039      	movs	r1, r7
 800b48a:	f7f6 ff9f 	bl	80023cc <__aeabi_dmul>
 800b48e:	0002      	movs	r2, r0
 800b490:	000b      	movs	r3, r1
 800b492:	0020      	movs	r0, r4
 800b494:	0029      	movs	r1, r5
 800b496:	f7f6 f855 	bl	8001544 <__aeabi_dadd>
 800b49a:	0004      	movs	r4, r0
 800b49c:	000d      	movs	r5, r1
 800b49e:	0002      	movs	r2, r0
 800b4a0:	000b      	movs	r3, r1
 800b4a2:	9808      	ldr	r0, [sp, #32]
 800b4a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b4a6:	f7f6 f84d 	bl	8001544 <__aeabi_dadd>
 800b4aa:	9a08      	ldr	r2, [sp, #32]
 800b4ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4ae:	0006      	movs	r6, r0
 800b4b0:	000f      	movs	r7, r1
 800b4b2:	f7f7 fa0b 	bl	80028cc <__aeabi_dsub>
 800b4b6:	0002      	movs	r2, r0
 800b4b8:	000b      	movs	r3, r1
 800b4ba:	0020      	movs	r0, r4
 800b4bc:	0029      	movs	r1, r5
 800b4be:	f7f7 fa05 	bl	80028cc <__aeabi_dsub>
 800b4c2:	0032      	movs	r2, r6
 800b4c4:	9004      	str	r0, [sp, #16]
 800b4c6:	9105      	str	r1, [sp, #20]
 800b4c8:	003b      	movs	r3, r7
 800b4ca:	0030      	movs	r0, r6
 800b4cc:	0039      	movs	r1, r7
 800b4ce:	f7f6 ff7d 	bl	80023cc <__aeabi_dmul>
 800b4d2:	0004      	movs	r4, r0
 800b4d4:	000d      	movs	r5, r1
 800b4d6:	4a54      	ldr	r2, [pc, #336]	; (800b628 <__ieee754_pow+0x980>)
 800b4d8:	4b54      	ldr	r3, [pc, #336]	; (800b62c <__ieee754_pow+0x984>)
 800b4da:	f7f6 ff77 	bl	80023cc <__aeabi_dmul>
 800b4de:	4a54      	ldr	r2, [pc, #336]	; (800b630 <__ieee754_pow+0x988>)
 800b4e0:	4b54      	ldr	r3, [pc, #336]	; (800b634 <__ieee754_pow+0x98c>)
 800b4e2:	f7f7 f9f3 	bl	80028cc <__aeabi_dsub>
 800b4e6:	0022      	movs	r2, r4
 800b4e8:	002b      	movs	r3, r5
 800b4ea:	f7f6 ff6f 	bl	80023cc <__aeabi_dmul>
 800b4ee:	4a52      	ldr	r2, [pc, #328]	; (800b638 <__ieee754_pow+0x990>)
 800b4f0:	4b52      	ldr	r3, [pc, #328]	; (800b63c <__ieee754_pow+0x994>)
 800b4f2:	f7f6 f827 	bl	8001544 <__aeabi_dadd>
 800b4f6:	0022      	movs	r2, r4
 800b4f8:	002b      	movs	r3, r5
 800b4fa:	f7f6 ff67 	bl	80023cc <__aeabi_dmul>
 800b4fe:	4a50      	ldr	r2, [pc, #320]	; (800b640 <__ieee754_pow+0x998>)
 800b500:	4b50      	ldr	r3, [pc, #320]	; (800b644 <__ieee754_pow+0x99c>)
 800b502:	f7f7 f9e3 	bl	80028cc <__aeabi_dsub>
 800b506:	0022      	movs	r2, r4
 800b508:	002b      	movs	r3, r5
 800b50a:	f7f6 ff5f 	bl	80023cc <__aeabi_dmul>
 800b50e:	4a4e      	ldr	r2, [pc, #312]	; (800b648 <__ieee754_pow+0x9a0>)
 800b510:	4b4e      	ldr	r3, [pc, #312]	; (800b64c <__ieee754_pow+0x9a4>)
 800b512:	f7f6 f817 	bl	8001544 <__aeabi_dadd>
 800b516:	0022      	movs	r2, r4
 800b518:	002b      	movs	r3, r5
 800b51a:	f7f6 ff57 	bl	80023cc <__aeabi_dmul>
 800b51e:	0002      	movs	r2, r0
 800b520:	000b      	movs	r3, r1
 800b522:	0030      	movs	r0, r6
 800b524:	0039      	movs	r1, r7
 800b526:	f7f7 f9d1 	bl	80028cc <__aeabi_dsub>
 800b52a:	0004      	movs	r4, r0
 800b52c:	000d      	movs	r5, r1
 800b52e:	0002      	movs	r2, r0
 800b530:	000b      	movs	r3, r1
 800b532:	0030      	movs	r0, r6
 800b534:	0039      	movs	r1, r7
 800b536:	f7f6 ff49 	bl	80023cc <__aeabi_dmul>
 800b53a:	2380      	movs	r3, #128	; 0x80
 800b53c:	9006      	str	r0, [sp, #24]
 800b53e:	9107      	str	r1, [sp, #28]
 800b540:	2200      	movs	r2, #0
 800b542:	05db      	lsls	r3, r3, #23
 800b544:	0020      	movs	r0, r4
 800b546:	0029      	movs	r1, r5
 800b548:	f7f7 f9c0 	bl	80028cc <__aeabi_dsub>
 800b54c:	0002      	movs	r2, r0
 800b54e:	000b      	movs	r3, r1
 800b550:	9806      	ldr	r0, [sp, #24]
 800b552:	9907      	ldr	r1, [sp, #28]
 800b554:	f7f6 fb06 	bl	8001b64 <__aeabi_ddiv>
 800b558:	9a04      	ldr	r2, [sp, #16]
 800b55a:	9b05      	ldr	r3, [sp, #20]
 800b55c:	0004      	movs	r4, r0
 800b55e:	000d      	movs	r5, r1
 800b560:	0030      	movs	r0, r6
 800b562:	0039      	movs	r1, r7
 800b564:	f7f6 ff32 	bl	80023cc <__aeabi_dmul>
 800b568:	9a04      	ldr	r2, [sp, #16]
 800b56a:	9b05      	ldr	r3, [sp, #20]
 800b56c:	f7f5 ffea 	bl	8001544 <__aeabi_dadd>
 800b570:	0002      	movs	r2, r0
 800b572:	000b      	movs	r3, r1
 800b574:	0020      	movs	r0, r4
 800b576:	0029      	movs	r1, r5
 800b578:	f7f7 f9a8 	bl	80028cc <__aeabi_dsub>
 800b57c:	0032      	movs	r2, r6
 800b57e:	003b      	movs	r3, r7
 800b580:	f7f7 f9a4 	bl	80028cc <__aeabi_dsub>
 800b584:	0002      	movs	r2, r0
 800b586:	000b      	movs	r3, r1
 800b588:	2000      	movs	r0, #0
 800b58a:	4931      	ldr	r1, [pc, #196]	; (800b650 <__ieee754_pow+0x9a8>)
 800b58c:	f7f7 f99e 	bl	80028cc <__aeabi_dsub>
 800b590:	9b00      	ldr	r3, [sp, #0]
 800b592:	051b      	lsls	r3, r3, #20
 800b594:	185b      	adds	r3, r3, r1
 800b596:	151a      	asrs	r2, r3, #20
 800b598:	2a00      	cmp	r2, #0
 800b59a:	dc28      	bgt.n	800b5ee <__ieee754_pow+0x946>
 800b59c:	9a00      	ldr	r2, [sp, #0]
 800b59e:	f000 fb35 	bl	800bc0c <scalbn>
 800b5a2:	9a02      	ldr	r2, [sp, #8]
 800b5a4:	9b03      	ldr	r3, [sp, #12]
 800b5a6:	f7ff fc13 	bl	800add0 <__ieee754_pow+0x128>
 800b5aa:	4a2a      	ldr	r2, [pc, #168]	; (800b654 <__ieee754_pow+0x9ac>)
 800b5ac:	004b      	lsls	r3, r1, #1
 800b5ae:	085b      	lsrs	r3, r3, #1
 800b5b0:	4293      	cmp	r3, r2
 800b5b2:	dc00      	bgt.n	800b5b6 <__ieee754_pow+0x90e>
 800b5b4:	e717      	b.n	800b3e6 <__ieee754_pow+0x73e>
 800b5b6:	4b28      	ldr	r3, [pc, #160]	; (800b658 <__ieee754_pow+0x9b0>)
 800b5b8:	18cb      	adds	r3, r1, r3
 800b5ba:	4303      	orrs	r3, r0
 800b5bc:	d009      	beq.n	800b5d2 <__ieee754_pow+0x92a>
 800b5be:	9802      	ldr	r0, [sp, #8]
 800b5c0:	9903      	ldr	r1, [sp, #12]
 800b5c2:	4a26      	ldr	r2, [pc, #152]	; (800b65c <__ieee754_pow+0x9b4>)
 800b5c4:	4b26      	ldr	r3, [pc, #152]	; (800b660 <__ieee754_pow+0x9b8>)
 800b5c6:	f7f6 ff01 	bl	80023cc <__aeabi_dmul>
 800b5ca:	4a24      	ldr	r2, [pc, #144]	; (800b65c <__ieee754_pow+0x9b4>)
 800b5cc:	4b24      	ldr	r3, [pc, #144]	; (800b660 <__ieee754_pow+0x9b8>)
 800b5ce:	f7ff fbff 	bl	800add0 <__ieee754_pow+0x128>
 800b5d2:	0032      	movs	r2, r6
 800b5d4:	003b      	movs	r3, r7
 800b5d6:	f7f7 f979 	bl	80028cc <__aeabi_dsub>
 800b5da:	0002      	movs	r2, r0
 800b5dc:	000b      	movs	r3, r1
 800b5de:	9804      	ldr	r0, [sp, #16]
 800b5e0:	9905      	ldr	r1, [sp, #20]
 800b5e2:	f7f4 ff4d 	bl	8000480 <__aeabi_dcmple>
 800b5e6:	2800      	cmp	r0, #0
 800b5e8:	d100      	bne.n	800b5ec <__ieee754_pow+0x944>
 800b5ea:	e6fc      	b.n	800b3e6 <__ieee754_pow+0x73e>
 800b5ec:	e7e7      	b.n	800b5be <__ieee754_pow+0x916>
 800b5ee:	0019      	movs	r1, r3
 800b5f0:	e7d7      	b.n	800b5a2 <__ieee754_pow+0x8fa>
 800b5f2:	2000      	movs	r0, #0
 800b5f4:	4916      	ldr	r1, [pc, #88]	; (800b650 <__ieee754_pow+0x9a8>)
 800b5f6:	f7ff fb83 	bl	800ad00 <__ieee754_pow+0x58>
 800b5fa:	46c0      	nop			; (mov r8, r8)
 800b5fc:	652b82fe 	.word	0x652b82fe
 800b600:	3c971547 	.word	0x3c971547
 800b604:	3fe00000 	.word	0x3fe00000
 800b608:	fffffc02 	.word	0xfffffc02
 800b60c:	fffffc01 	.word	0xfffffc01
 800b610:	000fffff 	.word	0x000fffff
 800b614:	3fe62e43 	.word	0x3fe62e43
 800b618:	fefa39ef 	.word	0xfefa39ef
 800b61c:	3fe62e42 	.word	0x3fe62e42
 800b620:	0ca86c39 	.word	0x0ca86c39
 800b624:	be205c61 	.word	0xbe205c61
 800b628:	72bea4d0 	.word	0x72bea4d0
 800b62c:	3e663769 	.word	0x3e663769
 800b630:	c5d26bf1 	.word	0xc5d26bf1
 800b634:	3ebbbd41 	.word	0x3ebbbd41
 800b638:	af25de2c 	.word	0xaf25de2c
 800b63c:	3f11566a 	.word	0x3f11566a
 800b640:	16bebd93 	.word	0x16bebd93
 800b644:	3f66c16c 	.word	0x3f66c16c
 800b648:	5555553e 	.word	0x5555553e
 800b64c:	3fc55555 	.word	0x3fc55555
 800b650:	3ff00000 	.word	0x3ff00000
 800b654:	4090cbff 	.word	0x4090cbff
 800b658:	3f6f3400 	.word	0x3f6f3400
 800b65c:	c2f8f359 	.word	0xc2f8f359
 800b660:	01a56e1f 	.word	0x01a56e1f

0800b664 <__ieee754_sqrt>:
 800b664:	4b54      	ldr	r3, [pc, #336]	; (800b7b8 <__ieee754_sqrt+0x154>)
 800b666:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b668:	001e      	movs	r6, r3
 800b66a:	0005      	movs	r5, r0
 800b66c:	000c      	movs	r4, r1
 800b66e:	0002      	movs	r2, r0
 800b670:	400e      	ands	r6, r1
 800b672:	429e      	cmp	r6, r3
 800b674:	d10f      	bne.n	800b696 <__ieee754_sqrt+0x32>
 800b676:	0002      	movs	r2, r0
 800b678:	000b      	movs	r3, r1
 800b67a:	f7f6 fea7 	bl	80023cc <__aeabi_dmul>
 800b67e:	0002      	movs	r2, r0
 800b680:	000b      	movs	r3, r1
 800b682:	0028      	movs	r0, r5
 800b684:	0021      	movs	r1, r4
 800b686:	f7f5 ff5d 	bl	8001544 <__aeabi_dadd>
 800b68a:	0005      	movs	r5, r0
 800b68c:	000c      	movs	r4, r1
 800b68e:	0028      	movs	r0, r5
 800b690:	0021      	movs	r1, r4
 800b692:	b003      	add	sp, #12
 800b694:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b696:	2900      	cmp	r1, #0
 800b698:	dc0e      	bgt.n	800b6b8 <__ieee754_sqrt+0x54>
 800b69a:	004b      	lsls	r3, r1, #1
 800b69c:	085b      	lsrs	r3, r3, #1
 800b69e:	4303      	orrs	r3, r0
 800b6a0:	d0f5      	beq.n	800b68e <__ieee754_sqrt+0x2a>
 800b6a2:	2900      	cmp	r1, #0
 800b6a4:	d00a      	beq.n	800b6bc <__ieee754_sqrt+0x58>
 800b6a6:	0002      	movs	r2, r0
 800b6a8:	000b      	movs	r3, r1
 800b6aa:	f7f7 f90f 	bl	80028cc <__aeabi_dsub>
 800b6ae:	0002      	movs	r2, r0
 800b6b0:	000b      	movs	r3, r1
 800b6b2:	f7f6 fa57 	bl	8001b64 <__aeabi_ddiv>
 800b6b6:	e7e8      	b.n	800b68a <__ieee754_sqrt+0x26>
 800b6b8:	150b      	asrs	r3, r1, #20
 800b6ba:	d10f      	bne.n	800b6dc <__ieee754_sqrt+0x78>
 800b6bc:	2300      	movs	r3, #0
 800b6be:	2900      	cmp	r1, #0
 800b6c0:	d06f      	beq.n	800b7a2 <__ieee754_sqrt+0x13e>
 800b6c2:	2480      	movs	r4, #128	; 0x80
 800b6c4:	2000      	movs	r0, #0
 800b6c6:	0364      	lsls	r4, r4, #13
 800b6c8:	4221      	tst	r1, r4
 800b6ca:	d06e      	beq.n	800b7aa <__ieee754_sqrt+0x146>
 800b6cc:	1e44      	subs	r4, r0, #1
 800b6ce:	1b1b      	subs	r3, r3, r4
 800b6d0:	2420      	movs	r4, #32
 800b6d2:	0015      	movs	r5, r2
 800b6d4:	1a24      	subs	r4, r4, r0
 800b6d6:	40e5      	lsrs	r5, r4
 800b6d8:	4082      	lsls	r2, r0
 800b6da:	4329      	orrs	r1, r5
 800b6dc:	4837      	ldr	r0, [pc, #220]	; (800b7bc <__ieee754_sqrt+0x158>)
 800b6de:	0309      	lsls	r1, r1, #12
 800b6e0:	1818      	adds	r0, r3, r0
 800b6e2:	2380      	movs	r3, #128	; 0x80
 800b6e4:	0b09      	lsrs	r1, r1, #12
 800b6e6:	035b      	lsls	r3, r3, #13
 800b6e8:	4319      	orrs	r1, r3
 800b6ea:	07c3      	lsls	r3, r0, #31
 800b6ec:	d503      	bpl.n	800b6f6 <__ieee754_sqrt+0x92>
 800b6ee:	0fd3      	lsrs	r3, r2, #31
 800b6f0:	0049      	lsls	r1, r1, #1
 800b6f2:	1859      	adds	r1, r3, r1
 800b6f4:	0052      	lsls	r2, r2, #1
 800b6f6:	2400      	movs	r4, #0
 800b6f8:	1043      	asrs	r3, r0, #1
 800b6fa:	9301      	str	r3, [sp, #4]
 800b6fc:	0fd3      	lsrs	r3, r2, #31
 800b6fe:	185b      	adds	r3, r3, r1
 800b700:	2580      	movs	r5, #128	; 0x80
 800b702:	185b      	adds	r3, r3, r1
 800b704:	0020      	movs	r0, r4
 800b706:	2116      	movs	r1, #22
 800b708:	0052      	lsls	r2, r2, #1
 800b70a:	03ad      	lsls	r5, r5, #14
 800b70c:	1946      	adds	r6, r0, r5
 800b70e:	429e      	cmp	r6, r3
 800b710:	dc02      	bgt.n	800b718 <__ieee754_sqrt+0xb4>
 800b712:	1970      	adds	r0, r6, r5
 800b714:	1b9b      	subs	r3, r3, r6
 800b716:	1964      	adds	r4, r4, r5
 800b718:	0fd6      	lsrs	r6, r2, #31
 800b71a:	005b      	lsls	r3, r3, #1
 800b71c:	3901      	subs	r1, #1
 800b71e:	18f3      	adds	r3, r6, r3
 800b720:	0052      	lsls	r2, r2, #1
 800b722:	086d      	lsrs	r5, r5, #1
 800b724:	2900      	cmp	r1, #0
 800b726:	d1f1      	bne.n	800b70c <__ieee754_sqrt+0xa8>
 800b728:	2520      	movs	r5, #32
 800b72a:	2680      	movs	r6, #128	; 0x80
 800b72c:	46ac      	mov	ip, r5
 800b72e:	9100      	str	r1, [sp, #0]
 800b730:	0636      	lsls	r6, r6, #24
 800b732:	9d00      	ldr	r5, [sp, #0]
 800b734:	1977      	adds	r7, r6, r5
 800b736:	4283      	cmp	r3, r0
 800b738:	dc02      	bgt.n	800b740 <__ieee754_sqrt+0xdc>
 800b73a:	d112      	bne.n	800b762 <__ieee754_sqrt+0xfe>
 800b73c:	4297      	cmp	r7, r2
 800b73e:	d810      	bhi.n	800b762 <__ieee754_sqrt+0xfe>
 800b740:	19bd      	adds	r5, r7, r6
 800b742:	9500      	str	r5, [sp, #0]
 800b744:	0005      	movs	r5, r0
 800b746:	2f00      	cmp	r7, #0
 800b748:	da03      	bge.n	800b752 <__ieee754_sqrt+0xee>
 800b74a:	9d00      	ldr	r5, [sp, #0]
 800b74c:	43ed      	mvns	r5, r5
 800b74e:	0fed      	lsrs	r5, r5, #31
 800b750:	1945      	adds	r5, r0, r5
 800b752:	1a1b      	subs	r3, r3, r0
 800b754:	42ba      	cmp	r2, r7
 800b756:	4180      	sbcs	r0, r0
 800b758:	4240      	negs	r0, r0
 800b75a:	1a1b      	subs	r3, r3, r0
 800b75c:	0028      	movs	r0, r5
 800b75e:	1bd2      	subs	r2, r2, r7
 800b760:	1989      	adds	r1, r1, r6
 800b762:	0fd5      	lsrs	r5, r2, #31
 800b764:	18ed      	adds	r5, r5, r3
 800b766:	18eb      	adds	r3, r5, r3
 800b768:	2501      	movs	r5, #1
 800b76a:	426d      	negs	r5, r5
 800b76c:	44ac      	add	ip, r5
 800b76e:	4665      	mov	r5, ip
 800b770:	0052      	lsls	r2, r2, #1
 800b772:	0876      	lsrs	r6, r6, #1
 800b774:	2d00      	cmp	r5, #0
 800b776:	d1dc      	bne.n	800b732 <__ieee754_sqrt+0xce>
 800b778:	4313      	orrs	r3, r2
 800b77a:	d003      	beq.n	800b784 <__ieee754_sqrt+0x120>
 800b77c:	1c4b      	adds	r3, r1, #1
 800b77e:	d117      	bne.n	800b7b0 <__ieee754_sqrt+0x14c>
 800b780:	4661      	mov	r1, ip
 800b782:	3401      	adds	r4, #1
 800b784:	4b0e      	ldr	r3, [pc, #56]	; (800b7c0 <__ieee754_sqrt+0x15c>)
 800b786:	1060      	asrs	r0, r4, #1
 800b788:	18c0      	adds	r0, r0, r3
 800b78a:	0849      	lsrs	r1, r1, #1
 800b78c:	07e3      	lsls	r3, r4, #31
 800b78e:	d502      	bpl.n	800b796 <__ieee754_sqrt+0x132>
 800b790:	2380      	movs	r3, #128	; 0x80
 800b792:	061b      	lsls	r3, r3, #24
 800b794:	4319      	orrs	r1, r3
 800b796:	9b01      	ldr	r3, [sp, #4]
 800b798:	000d      	movs	r5, r1
 800b79a:	051c      	lsls	r4, r3, #20
 800b79c:	1823      	adds	r3, r4, r0
 800b79e:	001c      	movs	r4, r3
 800b7a0:	e775      	b.n	800b68e <__ieee754_sqrt+0x2a>
 800b7a2:	0ad1      	lsrs	r1, r2, #11
 800b7a4:	3b15      	subs	r3, #21
 800b7a6:	0552      	lsls	r2, r2, #21
 800b7a8:	e789      	b.n	800b6be <__ieee754_sqrt+0x5a>
 800b7aa:	0049      	lsls	r1, r1, #1
 800b7ac:	3001      	adds	r0, #1
 800b7ae:	e78b      	b.n	800b6c8 <__ieee754_sqrt+0x64>
 800b7b0:	2301      	movs	r3, #1
 800b7b2:	3101      	adds	r1, #1
 800b7b4:	4399      	bics	r1, r3
 800b7b6:	e7e5      	b.n	800b784 <__ieee754_sqrt+0x120>
 800b7b8:	7ff00000 	.word	0x7ff00000
 800b7bc:	fffffc01 	.word	0xfffffc01
 800b7c0:	3fe00000 	.word	0x3fe00000

0800b7c4 <atan>:
 800b7c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b7c6:	4b9c      	ldr	r3, [pc, #624]	; (800ba38 <atan+0x274>)
 800b7c8:	b085      	sub	sp, #20
 800b7ca:	004e      	lsls	r6, r1, #1
 800b7cc:	0004      	movs	r4, r0
 800b7ce:	000d      	movs	r5, r1
 800b7d0:	9103      	str	r1, [sp, #12]
 800b7d2:	0876      	lsrs	r6, r6, #1
 800b7d4:	429e      	cmp	r6, r3
 800b7d6:	dd18      	ble.n	800b80a <atan+0x46>
 800b7d8:	4b98      	ldr	r3, [pc, #608]	; (800ba3c <atan+0x278>)
 800b7da:	429e      	cmp	r6, r3
 800b7dc:	dc02      	bgt.n	800b7e4 <atan+0x20>
 800b7de:	d10a      	bne.n	800b7f6 <atan+0x32>
 800b7e0:	2800      	cmp	r0, #0
 800b7e2:	d008      	beq.n	800b7f6 <atan+0x32>
 800b7e4:	0022      	movs	r2, r4
 800b7e6:	002b      	movs	r3, r5
 800b7e8:	0020      	movs	r0, r4
 800b7ea:	0029      	movs	r1, r5
 800b7ec:	f7f5 feaa 	bl	8001544 <__aeabi_dadd>
 800b7f0:	0004      	movs	r4, r0
 800b7f2:	000d      	movs	r5, r1
 800b7f4:	e005      	b.n	800b802 <atan+0x3e>
 800b7f6:	9b03      	ldr	r3, [sp, #12]
 800b7f8:	4c91      	ldr	r4, [pc, #580]	; (800ba40 <atan+0x27c>)
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	dd00      	ble.n	800b800 <atan+0x3c>
 800b7fe:	e118      	b.n	800ba32 <atan+0x26e>
 800b800:	4d90      	ldr	r5, [pc, #576]	; (800ba44 <atan+0x280>)
 800b802:	0020      	movs	r0, r4
 800b804:	0029      	movs	r1, r5
 800b806:	b005      	add	sp, #20
 800b808:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b80a:	4b8f      	ldr	r3, [pc, #572]	; (800ba48 <atan+0x284>)
 800b80c:	429e      	cmp	r6, r3
 800b80e:	dc0f      	bgt.n	800b830 <atan+0x6c>
 800b810:	4b8e      	ldr	r3, [pc, #568]	; (800ba4c <atan+0x288>)
 800b812:	429e      	cmp	r6, r3
 800b814:	dc09      	bgt.n	800b82a <atan+0x66>
 800b816:	4a8e      	ldr	r2, [pc, #568]	; (800ba50 <atan+0x28c>)
 800b818:	4b8e      	ldr	r3, [pc, #568]	; (800ba54 <atan+0x290>)
 800b81a:	f7f5 fe93 	bl	8001544 <__aeabi_dadd>
 800b81e:	2200      	movs	r2, #0
 800b820:	4b8d      	ldr	r3, [pc, #564]	; (800ba58 <atan+0x294>)
 800b822:	f7f4 fe37 	bl	8000494 <__aeabi_dcmpgt>
 800b826:	2800      	cmp	r0, #0
 800b828:	d1eb      	bne.n	800b802 <atan+0x3e>
 800b82a:	2301      	movs	r3, #1
 800b82c:	425b      	negs	r3, r3
 800b82e:	e025      	b.n	800b87c <atan+0xb8>
 800b830:	f000 f950 	bl	800bad4 <fabs>
 800b834:	4b89      	ldr	r3, [pc, #548]	; (800ba5c <atan+0x298>)
 800b836:	0004      	movs	r4, r0
 800b838:	000d      	movs	r5, r1
 800b83a:	429e      	cmp	r6, r3
 800b83c:	dd00      	ble.n	800b840 <atan+0x7c>
 800b83e:	e0aa      	b.n	800b996 <atan+0x1d2>
 800b840:	4b87      	ldr	r3, [pc, #540]	; (800ba60 <atan+0x29c>)
 800b842:	429e      	cmp	r6, r3
 800b844:	dd00      	ble.n	800b848 <atan+0x84>
 800b846:	e090      	b.n	800b96a <atan+0x1a6>
 800b848:	0002      	movs	r2, r0
 800b84a:	000b      	movs	r3, r1
 800b84c:	f7f5 fe7a 	bl	8001544 <__aeabi_dadd>
 800b850:	2200      	movs	r2, #0
 800b852:	4b81      	ldr	r3, [pc, #516]	; (800ba58 <atan+0x294>)
 800b854:	f7f7 f83a 	bl	80028cc <__aeabi_dsub>
 800b858:	2380      	movs	r3, #128	; 0x80
 800b85a:	0006      	movs	r6, r0
 800b85c:	000f      	movs	r7, r1
 800b85e:	2200      	movs	r2, #0
 800b860:	05db      	lsls	r3, r3, #23
 800b862:	0020      	movs	r0, r4
 800b864:	0029      	movs	r1, r5
 800b866:	f7f5 fe6d 	bl	8001544 <__aeabi_dadd>
 800b86a:	000b      	movs	r3, r1
 800b86c:	0002      	movs	r2, r0
 800b86e:	0039      	movs	r1, r7
 800b870:	0030      	movs	r0, r6
 800b872:	f7f6 f977 	bl	8001b64 <__aeabi_ddiv>
 800b876:	2300      	movs	r3, #0
 800b878:	0004      	movs	r4, r0
 800b87a:	000d      	movs	r5, r1
 800b87c:	9302      	str	r3, [sp, #8]
 800b87e:	0022      	movs	r2, r4
 800b880:	002b      	movs	r3, r5
 800b882:	0020      	movs	r0, r4
 800b884:	0029      	movs	r1, r5
 800b886:	f7f6 fda1 	bl	80023cc <__aeabi_dmul>
 800b88a:	0002      	movs	r2, r0
 800b88c:	000b      	movs	r3, r1
 800b88e:	9000      	str	r0, [sp, #0]
 800b890:	9101      	str	r1, [sp, #4]
 800b892:	f7f6 fd9b 	bl	80023cc <__aeabi_dmul>
 800b896:	0006      	movs	r6, r0
 800b898:	000f      	movs	r7, r1
 800b89a:	4a72      	ldr	r2, [pc, #456]	; (800ba64 <atan+0x2a0>)
 800b89c:	4b72      	ldr	r3, [pc, #456]	; (800ba68 <atan+0x2a4>)
 800b89e:	f7f6 fd95 	bl	80023cc <__aeabi_dmul>
 800b8a2:	4a72      	ldr	r2, [pc, #456]	; (800ba6c <atan+0x2a8>)
 800b8a4:	4b72      	ldr	r3, [pc, #456]	; (800ba70 <atan+0x2ac>)
 800b8a6:	f7f5 fe4d 	bl	8001544 <__aeabi_dadd>
 800b8aa:	0032      	movs	r2, r6
 800b8ac:	003b      	movs	r3, r7
 800b8ae:	f7f6 fd8d 	bl	80023cc <__aeabi_dmul>
 800b8b2:	4a70      	ldr	r2, [pc, #448]	; (800ba74 <atan+0x2b0>)
 800b8b4:	4b70      	ldr	r3, [pc, #448]	; (800ba78 <atan+0x2b4>)
 800b8b6:	f7f5 fe45 	bl	8001544 <__aeabi_dadd>
 800b8ba:	0032      	movs	r2, r6
 800b8bc:	003b      	movs	r3, r7
 800b8be:	f7f6 fd85 	bl	80023cc <__aeabi_dmul>
 800b8c2:	4a6e      	ldr	r2, [pc, #440]	; (800ba7c <atan+0x2b8>)
 800b8c4:	4b6e      	ldr	r3, [pc, #440]	; (800ba80 <atan+0x2bc>)
 800b8c6:	f7f5 fe3d 	bl	8001544 <__aeabi_dadd>
 800b8ca:	0032      	movs	r2, r6
 800b8cc:	003b      	movs	r3, r7
 800b8ce:	f7f6 fd7d 	bl	80023cc <__aeabi_dmul>
 800b8d2:	4a6c      	ldr	r2, [pc, #432]	; (800ba84 <atan+0x2c0>)
 800b8d4:	4b6c      	ldr	r3, [pc, #432]	; (800ba88 <atan+0x2c4>)
 800b8d6:	f7f5 fe35 	bl	8001544 <__aeabi_dadd>
 800b8da:	0032      	movs	r2, r6
 800b8dc:	003b      	movs	r3, r7
 800b8de:	f7f6 fd75 	bl	80023cc <__aeabi_dmul>
 800b8e2:	4a6a      	ldr	r2, [pc, #424]	; (800ba8c <atan+0x2c8>)
 800b8e4:	4b6a      	ldr	r3, [pc, #424]	; (800ba90 <atan+0x2cc>)
 800b8e6:	f7f5 fe2d 	bl	8001544 <__aeabi_dadd>
 800b8ea:	9a00      	ldr	r2, [sp, #0]
 800b8ec:	9b01      	ldr	r3, [sp, #4]
 800b8ee:	f7f6 fd6d 	bl	80023cc <__aeabi_dmul>
 800b8f2:	4a68      	ldr	r2, [pc, #416]	; (800ba94 <atan+0x2d0>)
 800b8f4:	9000      	str	r0, [sp, #0]
 800b8f6:	9101      	str	r1, [sp, #4]
 800b8f8:	4b67      	ldr	r3, [pc, #412]	; (800ba98 <atan+0x2d4>)
 800b8fa:	0030      	movs	r0, r6
 800b8fc:	0039      	movs	r1, r7
 800b8fe:	f7f6 fd65 	bl	80023cc <__aeabi_dmul>
 800b902:	4a66      	ldr	r2, [pc, #408]	; (800ba9c <atan+0x2d8>)
 800b904:	4b66      	ldr	r3, [pc, #408]	; (800baa0 <atan+0x2dc>)
 800b906:	f7f6 ffe1 	bl	80028cc <__aeabi_dsub>
 800b90a:	0032      	movs	r2, r6
 800b90c:	003b      	movs	r3, r7
 800b90e:	f7f6 fd5d 	bl	80023cc <__aeabi_dmul>
 800b912:	4a64      	ldr	r2, [pc, #400]	; (800baa4 <atan+0x2e0>)
 800b914:	4b64      	ldr	r3, [pc, #400]	; (800baa8 <atan+0x2e4>)
 800b916:	f7f6 ffd9 	bl	80028cc <__aeabi_dsub>
 800b91a:	0032      	movs	r2, r6
 800b91c:	003b      	movs	r3, r7
 800b91e:	f7f6 fd55 	bl	80023cc <__aeabi_dmul>
 800b922:	4a62      	ldr	r2, [pc, #392]	; (800baac <atan+0x2e8>)
 800b924:	4b62      	ldr	r3, [pc, #392]	; (800bab0 <atan+0x2ec>)
 800b926:	f7f6 ffd1 	bl	80028cc <__aeabi_dsub>
 800b92a:	0032      	movs	r2, r6
 800b92c:	003b      	movs	r3, r7
 800b92e:	f7f6 fd4d 	bl	80023cc <__aeabi_dmul>
 800b932:	4a60      	ldr	r2, [pc, #384]	; (800bab4 <atan+0x2f0>)
 800b934:	4b60      	ldr	r3, [pc, #384]	; (800bab8 <atan+0x2f4>)
 800b936:	f7f6 ffc9 	bl	80028cc <__aeabi_dsub>
 800b93a:	0032      	movs	r2, r6
 800b93c:	003b      	movs	r3, r7
 800b93e:	f7f6 fd45 	bl	80023cc <__aeabi_dmul>
 800b942:	000b      	movs	r3, r1
 800b944:	9902      	ldr	r1, [sp, #8]
 800b946:	0002      	movs	r2, r0
 800b948:	3101      	adds	r1, #1
 800b94a:	d14b      	bne.n	800b9e4 <atan+0x220>
 800b94c:	9800      	ldr	r0, [sp, #0]
 800b94e:	9901      	ldr	r1, [sp, #4]
 800b950:	f7f5 fdf8 	bl	8001544 <__aeabi_dadd>
 800b954:	0022      	movs	r2, r4
 800b956:	002b      	movs	r3, r5
 800b958:	f7f6 fd38 	bl	80023cc <__aeabi_dmul>
 800b95c:	0002      	movs	r2, r0
 800b95e:	000b      	movs	r3, r1
 800b960:	0020      	movs	r0, r4
 800b962:	0029      	movs	r1, r5
 800b964:	f7f6 ffb2 	bl	80028cc <__aeabi_dsub>
 800b968:	e742      	b.n	800b7f0 <atan+0x2c>
 800b96a:	2200      	movs	r2, #0
 800b96c:	4b3a      	ldr	r3, [pc, #232]	; (800ba58 <atan+0x294>)
 800b96e:	f7f6 ffad 	bl	80028cc <__aeabi_dsub>
 800b972:	2200      	movs	r2, #0
 800b974:	0006      	movs	r6, r0
 800b976:	000f      	movs	r7, r1
 800b978:	4b37      	ldr	r3, [pc, #220]	; (800ba58 <atan+0x294>)
 800b97a:	0020      	movs	r0, r4
 800b97c:	0029      	movs	r1, r5
 800b97e:	f7f5 fde1 	bl	8001544 <__aeabi_dadd>
 800b982:	000b      	movs	r3, r1
 800b984:	0002      	movs	r2, r0
 800b986:	0039      	movs	r1, r7
 800b988:	0030      	movs	r0, r6
 800b98a:	f7f6 f8eb 	bl	8001b64 <__aeabi_ddiv>
 800b98e:	2301      	movs	r3, #1
 800b990:	0004      	movs	r4, r0
 800b992:	000d      	movs	r5, r1
 800b994:	e772      	b.n	800b87c <atan+0xb8>
 800b996:	4b49      	ldr	r3, [pc, #292]	; (800babc <atan+0x2f8>)
 800b998:	429e      	cmp	r6, r3
 800b99a:	dc19      	bgt.n	800b9d0 <atan+0x20c>
 800b99c:	2200      	movs	r2, #0
 800b99e:	4b48      	ldr	r3, [pc, #288]	; (800bac0 <atan+0x2fc>)
 800b9a0:	f7f6 ff94 	bl	80028cc <__aeabi_dsub>
 800b9a4:	2200      	movs	r2, #0
 800b9a6:	0006      	movs	r6, r0
 800b9a8:	000f      	movs	r7, r1
 800b9aa:	4b45      	ldr	r3, [pc, #276]	; (800bac0 <atan+0x2fc>)
 800b9ac:	0020      	movs	r0, r4
 800b9ae:	0029      	movs	r1, r5
 800b9b0:	f7f6 fd0c 	bl	80023cc <__aeabi_dmul>
 800b9b4:	2200      	movs	r2, #0
 800b9b6:	4b28      	ldr	r3, [pc, #160]	; (800ba58 <atan+0x294>)
 800b9b8:	f7f5 fdc4 	bl	8001544 <__aeabi_dadd>
 800b9bc:	000b      	movs	r3, r1
 800b9be:	0002      	movs	r2, r0
 800b9c0:	0039      	movs	r1, r7
 800b9c2:	0030      	movs	r0, r6
 800b9c4:	f7f6 f8ce 	bl	8001b64 <__aeabi_ddiv>
 800b9c8:	2302      	movs	r3, #2
 800b9ca:	0004      	movs	r4, r0
 800b9cc:	000d      	movs	r5, r1
 800b9ce:	e755      	b.n	800b87c <atan+0xb8>
 800b9d0:	000b      	movs	r3, r1
 800b9d2:	0002      	movs	r2, r0
 800b9d4:	493b      	ldr	r1, [pc, #236]	; (800bac4 <atan+0x300>)
 800b9d6:	2000      	movs	r0, #0
 800b9d8:	f7f6 f8c4 	bl	8001b64 <__aeabi_ddiv>
 800b9dc:	2303      	movs	r3, #3
 800b9de:	0004      	movs	r4, r0
 800b9e0:	000d      	movs	r5, r1
 800b9e2:	e74b      	b.n	800b87c <atan+0xb8>
 800b9e4:	9902      	ldr	r1, [sp, #8]
 800b9e6:	4f38      	ldr	r7, [pc, #224]	; (800bac8 <atan+0x304>)
 800b9e8:	00ce      	lsls	r6, r1, #3
 800b9ea:	9800      	ldr	r0, [sp, #0]
 800b9ec:	9901      	ldr	r1, [sp, #4]
 800b9ee:	f7f5 fda9 	bl	8001544 <__aeabi_dadd>
 800b9f2:	0022      	movs	r2, r4
 800b9f4:	002b      	movs	r3, r5
 800b9f6:	f7f6 fce9 	bl	80023cc <__aeabi_dmul>
 800b9fa:	4b34      	ldr	r3, [pc, #208]	; (800bacc <atan+0x308>)
 800b9fc:	19bf      	adds	r7, r7, r6
 800b9fe:	199e      	adds	r6, r3, r6
 800ba00:	6832      	ldr	r2, [r6, #0]
 800ba02:	6873      	ldr	r3, [r6, #4]
 800ba04:	f7f6 ff62 	bl	80028cc <__aeabi_dsub>
 800ba08:	0022      	movs	r2, r4
 800ba0a:	002b      	movs	r3, r5
 800ba0c:	f7f6 ff5e 	bl	80028cc <__aeabi_dsub>
 800ba10:	000b      	movs	r3, r1
 800ba12:	0002      	movs	r2, r0
 800ba14:	6838      	ldr	r0, [r7, #0]
 800ba16:	6879      	ldr	r1, [r7, #4]
 800ba18:	f7f6 ff58 	bl	80028cc <__aeabi_dsub>
 800ba1c:	9b03      	ldr	r3, [sp, #12]
 800ba1e:	0004      	movs	r4, r0
 800ba20:	000d      	movs	r5, r1
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	db00      	blt.n	800ba28 <atan+0x264>
 800ba26:	e6ec      	b.n	800b802 <atan+0x3e>
 800ba28:	2180      	movs	r1, #128	; 0x80
 800ba2a:	0609      	lsls	r1, r1, #24
 800ba2c:	186b      	adds	r3, r5, r1
 800ba2e:	001d      	movs	r5, r3
 800ba30:	e6e7      	b.n	800b802 <atan+0x3e>
 800ba32:	4d27      	ldr	r5, [pc, #156]	; (800bad0 <atan+0x30c>)
 800ba34:	e6e5      	b.n	800b802 <atan+0x3e>
 800ba36:	46c0      	nop			; (mov r8, r8)
 800ba38:	440fffff 	.word	0x440fffff
 800ba3c:	7ff00000 	.word	0x7ff00000
 800ba40:	54442d18 	.word	0x54442d18
 800ba44:	bff921fb 	.word	0xbff921fb
 800ba48:	3fdbffff 	.word	0x3fdbffff
 800ba4c:	3e1fffff 	.word	0x3e1fffff
 800ba50:	8800759c 	.word	0x8800759c
 800ba54:	7e37e43c 	.word	0x7e37e43c
 800ba58:	3ff00000 	.word	0x3ff00000
 800ba5c:	3ff2ffff 	.word	0x3ff2ffff
 800ba60:	3fe5ffff 	.word	0x3fe5ffff
 800ba64:	e322da11 	.word	0xe322da11
 800ba68:	3f90ad3a 	.word	0x3f90ad3a
 800ba6c:	24760deb 	.word	0x24760deb
 800ba70:	3fa97b4b 	.word	0x3fa97b4b
 800ba74:	a0d03d51 	.word	0xa0d03d51
 800ba78:	3fb10d66 	.word	0x3fb10d66
 800ba7c:	c54c206e 	.word	0xc54c206e
 800ba80:	3fb745cd 	.word	0x3fb745cd
 800ba84:	920083ff 	.word	0x920083ff
 800ba88:	3fc24924 	.word	0x3fc24924
 800ba8c:	5555550d 	.word	0x5555550d
 800ba90:	3fd55555 	.word	0x3fd55555
 800ba94:	2c6a6c2f 	.word	0x2c6a6c2f
 800ba98:	bfa2b444 	.word	0xbfa2b444
 800ba9c:	52defd9a 	.word	0x52defd9a
 800baa0:	3fadde2d 	.word	0x3fadde2d
 800baa4:	af749a6d 	.word	0xaf749a6d
 800baa8:	3fb3b0f2 	.word	0x3fb3b0f2
 800baac:	fe231671 	.word	0xfe231671
 800bab0:	3fbc71c6 	.word	0x3fbc71c6
 800bab4:	9998ebc4 	.word	0x9998ebc4
 800bab8:	3fc99999 	.word	0x3fc99999
 800babc:	40037fff 	.word	0x40037fff
 800bac0:	3ff80000 	.word	0x3ff80000
 800bac4:	bff00000 	.word	0xbff00000
 800bac8:	0800c590 	.word	0x0800c590
 800bacc:	0800c5b0 	.word	0x0800c5b0
 800bad0:	3ff921fb 	.word	0x3ff921fb

0800bad4 <fabs>:
 800bad4:	0049      	lsls	r1, r1, #1
 800bad6:	084b      	lsrs	r3, r1, #1
 800bad8:	0019      	movs	r1, r3
 800bada:	4770      	bx	lr

0800badc <finite>:
 800badc:	0048      	lsls	r0, r1, #1
 800bade:	4b02      	ldr	r3, [pc, #8]	; (800bae8 <finite+0xc>)
 800bae0:	0840      	lsrs	r0, r0, #1
 800bae2:	18c0      	adds	r0, r0, r3
 800bae4:	0fc0      	lsrs	r0, r0, #31
 800bae6:	4770      	bx	lr
 800bae8:	80100000 	.word	0x80100000

0800baec <matherr>:
 800baec:	2000      	movs	r0, #0
 800baee:	4770      	bx	lr

0800baf0 <nan>:
 800baf0:	2000      	movs	r0, #0
 800baf2:	4901      	ldr	r1, [pc, #4]	; (800baf8 <nan+0x8>)
 800baf4:	4770      	bx	lr
 800baf6:	46c0      	nop			; (mov r8, r8)
 800baf8:	7ff80000 	.word	0x7ff80000

0800bafc <rint>:
 800bafc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bafe:	004e      	lsls	r6, r1, #1
 800bb00:	0d76      	lsrs	r6, r6, #21
 800bb02:	46b4      	mov	ip, r6
 800bb04:	4e3d      	ldr	r6, [pc, #244]	; (800bbfc <rint+0x100>)
 800bb06:	b085      	sub	sp, #20
 800bb08:	4466      	add	r6, ip
 800bb0a:	0005      	movs	r5, r0
 800bb0c:	000b      	movs	r3, r1
 800bb0e:	9101      	str	r1, [sp, #4]
 800bb10:	0002      	movs	r2, r0
 800bb12:	0fcc      	lsrs	r4, r1, #31
 800bb14:	2e13      	cmp	r6, #19
 800bb16:	dc55      	bgt.n	800bbc4 <rint+0xc8>
 800bb18:	2e00      	cmp	r6, #0
 800bb1a:	da28      	bge.n	800bb6e <rint+0x72>
 800bb1c:	004a      	lsls	r2, r1, #1
 800bb1e:	0852      	lsrs	r2, r2, #1
 800bb20:	4302      	orrs	r2, r0
 800bb22:	d022      	beq.n	800bb6a <rint+0x6e>
 800bb24:	030a      	lsls	r2, r1, #12
 800bb26:	0b12      	lsrs	r2, r2, #12
 800bb28:	4315      	orrs	r5, r2
 800bb2a:	426a      	negs	r2, r5
 800bb2c:	432a      	orrs	r2, r5
 800bb2e:	2580      	movs	r5, #128	; 0x80
 800bb30:	0c4b      	lsrs	r3, r1, #17
 800bb32:	0b12      	lsrs	r2, r2, #12
 800bb34:	032d      	lsls	r5, r5, #12
 800bb36:	045b      	lsls	r3, r3, #17
 800bb38:	402a      	ands	r2, r5
 800bb3a:	431a      	orrs	r2, r3
 800bb3c:	4b30      	ldr	r3, [pc, #192]	; (800bc00 <rint+0x104>)
 800bb3e:	0011      	movs	r1, r2
 800bb40:	00e2      	lsls	r2, r4, #3
 800bb42:	189b      	adds	r3, r3, r2
 800bb44:	681e      	ldr	r6, [r3, #0]
 800bb46:	685f      	ldr	r7, [r3, #4]
 800bb48:	0032      	movs	r2, r6
 800bb4a:	003b      	movs	r3, r7
 800bb4c:	f7f5 fcfa 	bl	8001544 <__aeabi_dadd>
 800bb50:	9002      	str	r0, [sp, #8]
 800bb52:	9103      	str	r1, [sp, #12]
 800bb54:	9802      	ldr	r0, [sp, #8]
 800bb56:	9903      	ldr	r1, [sp, #12]
 800bb58:	003b      	movs	r3, r7
 800bb5a:	0032      	movs	r2, r6
 800bb5c:	f7f6 feb6 	bl	80028cc <__aeabi_dsub>
 800bb60:	004b      	lsls	r3, r1, #1
 800bb62:	085b      	lsrs	r3, r3, #1
 800bb64:	07e4      	lsls	r4, r4, #31
 800bb66:	4323      	orrs	r3, r4
 800bb68:	0019      	movs	r1, r3
 800bb6a:	b005      	add	sp, #20
 800bb6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb6e:	4d25      	ldr	r5, [pc, #148]	; (800bc04 <rint+0x108>)
 800bb70:	4135      	asrs	r5, r6
 800bb72:	002f      	movs	r7, r5
 800bb74:	400f      	ands	r7, r1
 800bb76:	4307      	orrs	r7, r0
 800bb78:	d0f7      	beq.n	800bb6a <rint+0x6e>
 800bb7a:	086d      	lsrs	r5, r5, #1
 800bb7c:	0028      	movs	r0, r5
 800bb7e:	4008      	ands	r0, r1
 800bb80:	4310      	orrs	r0, r2
 800bb82:	2200      	movs	r2, #0
 800bb84:	4290      	cmp	r0, r2
 800bb86:	d009      	beq.n	800bb9c <rint+0xa0>
 800bb88:	2e13      	cmp	r6, #19
 800bb8a:	d101      	bne.n	800bb90 <rint+0x94>
 800bb8c:	2280      	movs	r2, #128	; 0x80
 800bb8e:	0612      	lsls	r2, r2, #24
 800bb90:	2780      	movs	r7, #128	; 0x80
 800bb92:	02ff      	lsls	r7, r7, #11
 800bb94:	4137      	asrs	r7, r6
 800bb96:	43ab      	bics	r3, r5
 800bb98:	431f      	orrs	r7, r3
 800bb9a:	9701      	str	r7, [sp, #4]
 800bb9c:	4b18      	ldr	r3, [pc, #96]	; (800bc00 <rint+0x104>)
 800bb9e:	00e4      	lsls	r4, r4, #3
 800bba0:	191c      	adds	r4, r3, r4
 800bba2:	6865      	ldr	r5, [r4, #4]
 800bba4:	6824      	ldr	r4, [r4, #0]
 800bba6:	9901      	ldr	r1, [sp, #4]
 800bba8:	002b      	movs	r3, r5
 800bbaa:	0010      	movs	r0, r2
 800bbac:	0022      	movs	r2, r4
 800bbae:	f7f5 fcc9 	bl	8001544 <__aeabi_dadd>
 800bbb2:	9002      	str	r0, [sp, #8]
 800bbb4:	9103      	str	r1, [sp, #12]
 800bbb6:	9802      	ldr	r0, [sp, #8]
 800bbb8:	9903      	ldr	r1, [sp, #12]
 800bbba:	0022      	movs	r2, r4
 800bbbc:	002b      	movs	r3, r5
 800bbbe:	f7f6 fe85 	bl	80028cc <__aeabi_dsub>
 800bbc2:	e7d2      	b.n	800bb6a <rint+0x6e>
 800bbc4:	2e33      	cmp	r6, #51	; 0x33
 800bbc6:	dd08      	ble.n	800bbda <rint+0xde>
 800bbc8:	2380      	movs	r3, #128	; 0x80
 800bbca:	00db      	lsls	r3, r3, #3
 800bbcc:	429e      	cmp	r6, r3
 800bbce:	d1cc      	bne.n	800bb6a <rint+0x6e>
 800bbd0:	0002      	movs	r2, r0
 800bbd2:	000b      	movs	r3, r1
 800bbd4:	f7f5 fcb6 	bl	8001544 <__aeabi_dadd>
 800bbd8:	e7c7      	b.n	800bb6a <rint+0x6e>
 800bbda:	2601      	movs	r6, #1
 800bbdc:	4d0a      	ldr	r5, [pc, #40]	; (800bc08 <rint+0x10c>)
 800bbde:	4276      	negs	r6, r6
 800bbe0:	4465      	add	r5, ip
 800bbe2:	40ee      	lsrs	r6, r5
 800bbe4:	4206      	tst	r6, r0
 800bbe6:	d0c0      	beq.n	800bb6a <rint+0x6e>
 800bbe8:	0876      	lsrs	r6, r6, #1
 800bbea:	4206      	tst	r6, r0
 800bbec:	d0d6      	beq.n	800bb9c <rint+0xa0>
 800bbee:	2380      	movs	r3, #128	; 0x80
 800bbf0:	05db      	lsls	r3, r3, #23
 800bbf2:	412b      	asrs	r3, r5
 800bbf4:	43b2      	bics	r2, r6
 800bbf6:	431a      	orrs	r2, r3
 800bbf8:	e7d0      	b.n	800bb9c <rint+0xa0>
 800bbfa:	46c0      	nop			; (mov r8, r8)
 800bbfc:	fffffc01 	.word	0xfffffc01
 800bc00:	0800c5d0 	.word	0x0800c5d0
 800bc04:	000fffff 	.word	0x000fffff
 800bc08:	fffffbed 	.word	0xfffffbed

0800bc0c <scalbn>:
 800bc0c:	004b      	lsls	r3, r1, #1
 800bc0e:	b570      	push	{r4, r5, r6, lr}
 800bc10:	0d5b      	lsrs	r3, r3, #21
 800bc12:	0014      	movs	r4, r2
 800bc14:	000a      	movs	r2, r1
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d10e      	bne.n	800bc38 <scalbn+0x2c>
 800bc1a:	004b      	lsls	r3, r1, #1
 800bc1c:	085b      	lsrs	r3, r3, #1
 800bc1e:	4303      	orrs	r3, r0
 800bc20:	d011      	beq.n	800bc46 <scalbn+0x3a>
 800bc22:	2200      	movs	r2, #0
 800bc24:	4b20      	ldr	r3, [pc, #128]	; (800bca8 <scalbn+0x9c>)
 800bc26:	f7f6 fbd1 	bl	80023cc <__aeabi_dmul>
 800bc2a:	4b20      	ldr	r3, [pc, #128]	; (800bcac <scalbn+0xa0>)
 800bc2c:	000a      	movs	r2, r1
 800bc2e:	429c      	cmp	r4, r3
 800bc30:	da0a      	bge.n	800bc48 <scalbn+0x3c>
 800bc32:	4a1f      	ldr	r2, [pc, #124]	; (800bcb0 <scalbn+0xa4>)
 800bc34:	4b1f      	ldr	r3, [pc, #124]	; (800bcb4 <scalbn+0xa8>)
 800bc36:	e016      	b.n	800bc66 <scalbn+0x5a>
 800bc38:	4d1f      	ldr	r5, [pc, #124]	; (800bcb8 <scalbn+0xac>)
 800bc3a:	42ab      	cmp	r3, r5
 800bc3c:	d107      	bne.n	800bc4e <scalbn+0x42>
 800bc3e:	0002      	movs	r2, r0
 800bc40:	000b      	movs	r3, r1
 800bc42:	f7f5 fc7f 	bl	8001544 <__aeabi_dadd>
 800bc46:	bd70      	pop	{r4, r5, r6, pc}
 800bc48:	004b      	lsls	r3, r1, #1
 800bc4a:	0d5b      	lsrs	r3, r3, #21
 800bc4c:	3b36      	subs	r3, #54	; 0x36
 800bc4e:	4d1b      	ldr	r5, [pc, #108]	; (800bcbc <scalbn+0xb0>)
 800bc50:	18e3      	adds	r3, r4, r3
 800bc52:	42ab      	cmp	r3, r5
 800bc54:	dd0a      	ble.n	800bc6c <scalbn+0x60>
 800bc56:	0002      	movs	r2, r0
 800bc58:	000b      	movs	r3, r1
 800bc5a:	4819      	ldr	r0, [pc, #100]	; (800bcc0 <scalbn+0xb4>)
 800bc5c:	4919      	ldr	r1, [pc, #100]	; (800bcc4 <scalbn+0xb8>)
 800bc5e:	f000 f839 	bl	800bcd4 <copysign>
 800bc62:	4a17      	ldr	r2, [pc, #92]	; (800bcc0 <scalbn+0xb4>)
 800bc64:	4b17      	ldr	r3, [pc, #92]	; (800bcc4 <scalbn+0xb8>)
 800bc66:	f7f6 fbb1 	bl	80023cc <__aeabi_dmul>
 800bc6a:	e7ec      	b.n	800bc46 <scalbn+0x3a>
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	dd05      	ble.n	800bc7c <scalbn+0x70>
 800bc70:	4c15      	ldr	r4, [pc, #84]	; (800bcc8 <scalbn+0xbc>)
 800bc72:	051b      	lsls	r3, r3, #20
 800bc74:	4022      	ands	r2, r4
 800bc76:	431a      	orrs	r2, r3
 800bc78:	0011      	movs	r1, r2
 800bc7a:	e7e4      	b.n	800bc46 <scalbn+0x3a>
 800bc7c:	001d      	movs	r5, r3
 800bc7e:	3535      	adds	r5, #53	; 0x35
 800bc80:	da09      	bge.n	800bc96 <scalbn+0x8a>
 800bc82:	4b12      	ldr	r3, [pc, #72]	; (800bccc <scalbn+0xc0>)
 800bc84:	0002      	movs	r2, r0
 800bc86:	429c      	cmp	r4, r3
 800bc88:	dce6      	bgt.n	800bc58 <scalbn+0x4c>
 800bc8a:	000b      	movs	r3, r1
 800bc8c:	4808      	ldr	r0, [pc, #32]	; (800bcb0 <scalbn+0xa4>)
 800bc8e:	4909      	ldr	r1, [pc, #36]	; (800bcb4 <scalbn+0xa8>)
 800bc90:	f000 f820 	bl	800bcd4 <copysign>
 800bc94:	e7cd      	b.n	800bc32 <scalbn+0x26>
 800bc96:	4c0c      	ldr	r4, [pc, #48]	; (800bcc8 <scalbn+0xbc>)
 800bc98:	3336      	adds	r3, #54	; 0x36
 800bc9a:	4022      	ands	r2, r4
 800bc9c:	051b      	lsls	r3, r3, #20
 800bc9e:	4313      	orrs	r3, r2
 800bca0:	0019      	movs	r1, r3
 800bca2:	2200      	movs	r2, #0
 800bca4:	4b0a      	ldr	r3, [pc, #40]	; (800bcd0 <scalbn+0xc4>)
 800bca6:	e7de      	b.n	800bc66 <scalbn+0x5a>
 800bca8:	43500000 	.word	0x43500000
 800bcac:	ffff3cb0 	.word	0xffff3cb0
 800bcb0:	c2f8f359 	.word	0xc2f8f359
 800bcb4:	01a56e1f 	.word	0x01a56e1f
 800bcb8:	000007ff 	.word	0x000007ff
 800bcbc:	000007fe 	.word	0x000007fe
 800bcc0:	8800759c 	.word	0x8800759c
 800bcc4:	7e37e43c 	.word	0x7e37e43c
 800bcc8:	800fffff 	.word	0x800fffff
 800bccc:	0000c350 	.word	0x0000c350
 800bcd0:	3c900000 	.word	0x3c900000

0800bcd4 <copysign>:
 800bcd4:	b530      	push	{r4, r5, lr}
 800bcd6:	004a      	lsls	r2, r1, #1
 800bcd8:	0fdb      	lsrs	r3, r3, #31
 800bcda:	07db      	lsls	r3, r3, #31
 800bcdc:	0852      	lsrs	r2, r2, #1
 800bcde:	431a      	orrs	r2, r3
 800bce0:	0011      	movs	r1, r2
 800bce2:	bd30      	pop	{r4, r5, pc}

0800bce4 <_init>:
 800bce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bce6:	46c0      	nop			; (mov r8, r8)
 800bce8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bcea:	bc08      	pop	{r3}
 800bcec:	469e      	mov	lr, r3
 800bcee:	4770      	bx	lr

0800bcf0 <_fini>:
 800bcf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcf2:	46c0      	nop			; (mov r8, r8)
 800bcf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bcf6:	bc08      	pop	{r3}
 800bcf8:	469e      	mov	lr, r3
 800bcfa:	4770      	bx	lr
