// Seed: 1182602079
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output wor id_2,
    input tri0 id_3,
    input wand id_4,
    output uwire id_5,
    input wire id_6,
    input tri id_7,
    input wand id_8,
    input tri0 id_9,
    input wire id_10,
    input wor id_11
    , id_19,
    output wor id_12,
    input supply0 id_13,
    input wor id_14,
    input wor id_15,
    input supply0 id_16,
    output tri1 id_17
);
  wire id_20;
  wire id_21;
  assign id_17 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input uwire id_4,
    output supply0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    output wand id_8,
    input wire id_9,
    input wire id_10
    , id_13,
    output logic id_11
);
  module_0(
      id_0,
      id_10,
      id_8,
      id_4,
      id_2,
      id_8,
      id_9,
      id_10,
      id_10,
      id_9,
      id_1,
      id_0,
      id_3,
      id_2,
      id_4,
      id_0,
      id_1,
      id_8
  );
  always @(posedge 1) #1;
  initial
    if (1) begin
      id_11 <= 1;
    end
  and (id_8, id_9, id_6, id_4, id_13, id_1, id_10, id_2, id_0);
endmodule
