// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Rocca_S_hw_v2_convert_endian_128_hw (
        ap_ready,
        val_r,
        ap_return
);


output   ap_ready;
input  [127:0] val_r;
output  [127:0] ap_return;

wire   [3:0] trunc_ln85_fu_158_p1;
wire   [3:0] tmp_fu_148_p4;
wire   [3:0] trunc_ln_fu_138_p4;
wire   [3:0] trunc_ln85_3_fu_162_p4;
wire   [3:0] trunc_ln85_4_fu_172_p4;
wire   [3:0] trunc_ln85_5_fu_182_p4;
wire   [3:0] trunc_ln85_6_fu_192_p4;
wire   [3:0] trunc_ln85_7_fu_202_p4;
wire   [3:0] trunc_ln85_8_fu_212_p4;
wire   [3:0] trunc_ln85_9_fu_222_p4;
wire   [3:0] trunc_ln85_s_fu_232_p4;
wire   [3:0] trunc_ln85_10_fu_242_p4;
wire   [3:0] trunc_ln85_11_fu_252_p4;
wire   [3:0] trunc_ln85_12_fu_262_p4;
wire   [3:0] trunc_ln85_13_fu_272_p4;
wire   [3:0] trunc_ln85_14_fu_282_p4;
wire   [3:0] trunc_ln85_15_fu_292_p4;
wire   [3:0] trunc_ln85_16_fu_302_p4;
wire   [3:0] trunc_ln85_17_fu_312_p4;
wire   [3:0] trunc_ln85_18_fu_322_p4;
wire   [3:0] trunc_ln85_19_fu_332_p4;
wire   [3:0] trunc_ln85_20_fu_342_p4;
wire   [3:0] trunc_ln85_21_fu_352_p4;
wire   [3:0] trunc_ln85_22_fu_362_p4;
wire   [3:0] trunc_ln85_23_fu_372_p4;
wire   [3:0] trunc_ln85_24_fu_382_p4;
wire   [3:0] trunc_ln85_25_fu_392_p4;
wire   [3:0] trunc_ln85_26_fu_402_p4;
wire   [3:0] trunc_ln82_1_fu_412_p4;
wire   [3:0] trunc_ln85_1_fu_422_p4;
wire   [3:0] trunc_ln85_2_fu_432_p4;
wire   [3:0] val_assign_s_fu_442_p4;

assign ap_ready = 1'b1;

assign tmp_fu_148_p4 = {{val_r[7:4]}};

assign trunc_ln82_1_fu_412_p4 = {{val_r[115:112]}};

assign trunc_ln85_10_fu_242_p4 = {{val_r[47:44]}};

assign trunc_ln85_11_fu_252_p4 = {{val_r[51:48]}};

assign trunc_ln85_12_fu_262_p4 = {{val_r[55:52]}};

assign trunc_ln85_13_fu_272_p4 = {{val_r[59:56]}};

assign trunc_ln85_14_fu_282_p4 = {{val_r[63:60]}};

assign trunc_ln85_15_fu_292_p4 = {{val_r[67:64]}};

assign trunc_ln85_16_fu_302_p4 = {{val_r[71:68]}};

assign trunc_ln85_17_fu_312_p4 = {{val_r[75:72]}};

assign trunc_ln85_18_fu_322_p4 = {{val_r[79:76]}};

assign trunc_ln85_19_fu_332_p4 = {{val_r[83:80]}};

assign trunc_ln85_1_fu_422_p4 = {{val_r[119:116]}};

assign trunc_ln85_20_fu_342_p4 = {{val_r[87:84]}};

assign trunc_ln85_21_fu_352_p4 = {{val_r[91:88]}};

assign trunc_ln85_22_fu_362_p4 = {{val_r[95:92]}};

assign trunc_ln85_23_fu_372_p4 = {{val_r[99:96]}};

assign trunc_ln85_24_fu_382_p4 = {{val_r[103:100]}};

assign trunc_ln85_25_fu_392_p4 = {{val_r[107:104]}};

assign trunc_ln85_26_fu_402_p4 = {{val_r[111:108]}};

assign trunc_ln85_2_fu_432_p4 = {{val_r[123:120]}};

assign trunc_ln85_3_fu_162_p4 = {{val_r[15:12]}};

assign trunc_ln85_4_fu_172_p4 = {{val_r[19:16]}};

assign trunc_ln85_5_fu_182_p4 = {{val_r[23:20]}};

assign trunc_ln85_6_fu_192_p4 = {{val_r[27:24]}};

assign trunc_ln85_7_fu_202_p4 = {{val_r[31:28]}};

assign trunc_ln85_8_fu_212_p4 = {{val_r[35:32]}};

assign trunc_ln85_9_fu_222_p4 = {{val_r[39:36]}};

assign trunc_ln85_fu_158_p1 = val_r[3:0];

assign trunc_ln85_s_fu_232_p4 = {{val_r[43:40]}};

assign trunc_ln_fu_138_p4 = {{val_r[11:8]}};

assign val_assign_s_fu_442_p4 = {{val_r[127:124]}};

assign ap_return = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{trunc_ln85_fu_158_p1}, {tmp_fu_148_p4}}, {trunc_ln_fu_138_p4}}, {trunc_ln85_3_fu_162_p4}}, {trunc_ln85_4_fu_172_p4}}, {trunc_ln85_5_fu_182_p4}}, {trunc_ln85_6_fu_192_p4}}, {trunc_ln85_7_fu_202_p4}}, {trunc_ln85_8_fu_212_p4}}, {trunc_ln85_9_fu_222_p4}}, {trunc_ln85_s_fu_232_p4}}, {trunc_ln85_10_fu_242_p4}}, {trunc_ln85_11_fu_252_p4}}, {trunc_ln85_12_fu_262_p4}}, {trunc_ln85_13_fu_272_p4}}, {trunc_ln85_14_fu_282_p4}}, {trunc_ln85_15_fu_292_p4}}, {trunc_ln85_16_fu_302_p4}}, {trunc_ln85_17_fu_312_p4}}, {trunc_ln85_18_fu_322_p4}}, {trunc_ln85_19_fu_332_p4}}, {trunc_ln85_20_fu_342_p4}}, {trunc_ln85_21_fu_352_p4}}, {trunc_ln85_22_fu_362_p4}}, {trunc_ln85_23_fu_372_p4}}, {trunc_ln85_24_fu_382_p4}}, {trunc_ln85_25_fu_392_p4}}, {trunc_ln85_26_fu_402_p4}}, {trunc_ln82_1_fu_412_p4}}, {trunc_ln85_1_fu_422_p4}}, {trunc_ln85_2_fu_432_p4}}, {val_assign_s_fu_442_p4}};

endmodule //Rocca_S_hw_v2_convert_endian_128_hw
