Protel Design System Design Rule Check
PCB File : D:\Projectfiles\AD23\Ariapa CMP\Digital Interface\pcb_V0.0.PcbDoc
Date     : 8/12/2024
Time     : 2:14:37 PM

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in- Between Pad -1(290.206mm,11.385mm) on Top Layer And Pad IC?-1(294.57mm,9.689mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in- Between Pad RA?-2(278.497mm,8.553mm) on Top Layer And Pad -1(290.206mm,11.385mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Net_8 Between Pad -8(291.606mm,11.385mm) on Top Layer And Pad IC?-3(294.57mm,8.419mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net VCORE_1V8_West Between Pad C100-1(358.013mm,103.312mm) on Top Layer And Pad C101-1(358.013mm,107.63mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCORE_1V8_West Between Pad C99-1(358.013mm,98.994mm) on Top Layer And Pad C100-1(358.013mm,103.312mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C100-2(358.013mm,104.712mm) on Top Layer And Pad C101-2(358.013mm,109.03mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C99-2(358.013mm,100.394mm) on Top Layer And Pad C100-2(358.013mm,104.712mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MCU_SUP_3V3ISO Between Pad C10-1(97.638mm,199.161mm) on Top Layer And Pad D3-1(112.522mm,196.728mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net VCORE_1V8_West Between Pad C101-1(358.013mm,107.63mm) on Top Layer And Pad C91-1(358.013mm,218.501mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C101-2(358.013mm,109.03mm) on Top Layer And Pad C102-2(358.013mm,113.348mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad C10-2(100.838mm,199.161mm) on Top Layer And Pad C11-2(107.442mm,199.161mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_3V3 Between Pad C102-1(358.013mm,111.948mm) on Top Layer And Pad C103-1(358.013mm,116.266mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C102-2(358.013mm,113.348mm) on Top Layer And Pad C103-2(358.013mm,117.666mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_3V3 Between Pad C103-1(358.013mm,116.266mm) on Top Layer And Pad C104-1(358.013mm,120.584mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C103-2(358.013mm,117.666mm) on Top Layer And Pad C104-2(358.013mm,121.984mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C103-2(358.013mm,117.666mm) on Top Layer And Pad C115-2(376.555mm,117.666mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_3V3 Between Pad C104-1(358.013mm,120.584mm) on Top Layer And Pad C105-1(358.013mm,124.902mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C104-2(358.013mm,121.984mm) on Top Layer And Pad C105-2(358.013mm,126.302mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_3V3 Between Pad C105-1(358.013mm,124.902mm) on Top Layer And Pad FB5-1(359.475mm,162.432mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C105-2(358.013mm,126.302mm) on Top Layer And Pad R41-2(358.013mm,130.62mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCORE_1V8_East Between Pad C107-1(376.555mm,189.545mm) on Top Layer And Pad C106-1(379.379mm,198.5mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCORE_1V8_East Between Pad U10-64(377.078mm,205.037mm) on Top Layer And Pad C106-1(379.379mm,198.5mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C108-2(376.555mm,195.263mm) on Top Layer And Pad C106-2(376.779mm,198.5mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C106-2(376.779mm,198.5mm) on Top Layer And Pad U10-1(379.028mm,203.087mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCORE_1V8_East Between Pad C113-1(376.555mm,107.63mm) on Top Layer And Pad C107-1(376.555mm,189.545mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C107-2(376.555mm,190.945mm) on Top Layer And Pad C108-2(376.555mm,195.263mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D10-1(376.555mm,185.127mm) on Top Layer And Pad C107-2(376.555mm,190.945mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_East_3V3 Between Pad C108-1(376.555mm,193.863mm) on Top Layer And Pad U10-56(377.078mm,209.037mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_East_3V3 Between Pad C108-1(376.555mm,193.863mm) on Top Layer And Pad U11-6(377.465mm,164.154mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC109_1 Between Pad C109-1(376.809mm,148.986mm) on Top Layer And Pad U10-2(379.528mm,203.087mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC109_1 Between Pad C109-1(376.809mm,148.986mm) on Top Layer And Pad X4-2(377.432mm,144.398mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C110-2(376.809mm,139.937mm) on Top Layer And Pad C109-2(376.809mm,150.986mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C109-2(376.809mm,150.986mm) on Top Layer And Pad U11-7(377.465mm,163.504mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C1-1(247.077mm,348.106mm) on Top Layer And Pad C35-2(247.253mm,386.714mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC110_1 Between Pad C110-1(376.809mm,137.937mm) on Top Layer And Pad X4-1(388.632mm,144.398mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R49-2(376.555mm,130.62mm) on Top Layer And Pad C110-2(376.809mm,139.937mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_2_in+ Between Pad C11-1(104.242mm,199.161mm) on Top Layer And Pad D3-2(112.522mm,200.528mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net VCORE_1V8_East Between Pad C111-1(376.555mm,98.994mm) on Top Layer And Pad C112-1(376.555mm,103.312mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C111-2(376.555mm,100.394mm) on Top Layer And Pad C112-2(376.555mm,104.712mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C111-2(376.555mm,100.394mm) on Top Layer And Pad R52-2(413.512mm,100.394mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad C11-2(107.442mm,199.161mm) on Top Layer And Pad C70-2(156.575mm,219.836mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCORE_1V8_East Between Pad C112-1(376.555mm,103.312mm) on Top Layer And Pad C113-1(376.555mm,107.63mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C112-2(376.555mm,104.712mm) on Top Layer And Pad C113-2(376.555mm,109.03mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C113-2(376.555mm,109.03mm) on Top Layer And Pad C114-2(376.555mm,113.348mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_East_3V3 Between Pad C114-1(376.555mm,111.948mm) on Top Layer And Pad C115-1(376.555mm,116.266mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C114-2(376.555mm,113.348mm) on Top Layer And Pad C115-2(376.555mm,117.666mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_East_3V3 Between Pad C115-1(376.555mm,116.266mm) on Top Layer And Pad C116-1(376.555mm,120.584mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C115-2(376.555mm,117.666mm) on Top Layer And Pad C116-2(376.555mm,121.984mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_East_3V3 Between Pad C116-1(376.555mm,120.584mm) on Top Layer And Pad C117-1(376.555mm,124.902mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C116-2(376.555mm,121.984mm) on Top Layer And Pad C117-2(376.555mm,126.302mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_East_3V3 Between Pad C117-1(376.555mm,124.902mm) on Top Layer And Pad U11-8(377.465mm,162.854mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C117-2(376.555mm,126.302mm) on Top Layer And Pad R49-2(376.555mm,130.62mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U12-26(179.014mm,366.652mm) on Top Layer And Pad C118-1(181.926mm,368.426mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT232_VCCIO Between Pad C118-2(183.326mm,368.426mm) on Top Layer And Pad P9-2(186.944mm,365.251mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net FT232_VCCIO Between Pad U12-4(172.014mm,366.002mm) on Top Layer And Pad C118-2(183.326mm,368.426mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC119_1 Between Pad C119-1(167.448mm,368.426mm) on Top Layer And Pad U12-17(179.014mm,360.802mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C120-2(163.322mm,368.202mm) on Top Layer And Pad C119-2(168.848mm,368.426mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C119-2(168.848mm,368.426mm) on Top Layer And Pad U12-7(172.014mm,364.052mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC1_2 Between Pad C1-2(248.477mm,348.106mm) on Top Layer And Pad FB1-1(251.333mm,346.644mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC1_2 Between Pad PUSB1-1(99.02mm,5.14mm) on Top Layer And Pad C1-2(248.477mm,348.106mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT232_VDD Between Pad C121-1(158.812mm,368.426mm) on Top Layer And Pad C120-1(163.322mm,365.602mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT232_VDD Between Pad C120-1(163.322mm,365.602mm) on Top Layer And Pad U12-20(179.014mm,362.752mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C121-2(160.212mm,368.426mm) on Top Layer And Pad C120-2(163.322mm,368.202mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +Vin Between Pad R5-2(450.342mm,163.005mm) on Top Layer And Pad C12-1(450.342mm,165.923mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C121-2(160.212mm,368.426mm) on Top Layer And Pad C46-2(160.212mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND1 Between Pad D6-2(450.342mm,147.23mm) on Top Layer And Pad C12-2(450.342mm,167.323mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C14-1(266mm,204.723mm) on Top Layer And Pad C13-1(275.144mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C13-1(275.144mm,204.723mm) on Top Layer And Pad U3-99(282.79mm,204.392mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PC14_MainMCU Between Pad X1-2(272.399mm,204.469mm) on Top Layer And Pad C13-2(276.544mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C15-1(261.682mm,204.723mm) on Top Layer And Pad C14-1(266mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PC15_MainMCU Between Pad C14-2(267.4mm,204.723mm) on Top Layer And Pad X1-1(270.399mm,204.469mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C16-1(246.696mm,204.723mm) on Top Layer And Pad C15-1(261.682mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net OSCIN_MainMCU Between Pad R9-2(258.764mm,204.723mm) on Top Layer And Pad C15-2(263.082mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net OSCIN_MainMCU Between Pad C15-2(263.082mm,204.723mm) on Top Layer And Pad U3-12(280.62mm,197.222mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad P5-3(243.078mm,204.088mm) on Multi-Layer And Pad C16-1(246.696mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net OSCOUT_MainMCU Between Pad C16-2(248.096mm,204.723mm) on Top Layer And Pad R9-1(257.364mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VDDA_MainMCU Between Pad C17-1(160.417mm,204.469mm) on Top Layer And Pad U3-21(280.62mm,192.722mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C17-2(162.417mm,204.469mm) on Top Layer And Pad C18-2(167.243mm,204.469mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad SW1-1(155.702mm,197.159mm) on Top Layer And Pad C17-2(162.417mm,204.469mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U5-10(155.093mm,246.379mm) on Top Layer And Pad C17-2(162.417mm,204.469mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MainMCU_3V3 Between Pad C18-1(165.243mm,204.469mm) on Top Layer And Pad C19-1(169.988mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C18-2(167.243mm,204.469mm) on Top Layer And Pad C19-2(171.388mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MainMCU_3V3 Between Pad C19-1(169.988mm,204.723mm) on Top Layer And Pad C20-1(174.387mm,204.469mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C19-2(171.388mm,204.723mm) on Top Layer And Pad C20-2(176.387mm,204.469mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MainMCU_3V3 Between Pad C20-1(174.387mm,204.469mm) on Top Layer And Pad C21-1(179.259mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C20-2(176.387mm,204.469mm) on Top Layer And Pad C21-2(180.659mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND1 Between Pad C2-1(158.344mm,35.433mm) on Top Layer And Pad C3-1(159.97mm,29.108mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND1 Between Pad C2-1(158.344mm,35.433mm) on Top Layer And Pad U1-2(159.106mm,49.378mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net MainMCU_3V3 Between Pad C21-1(179.259mm,204.723mm) on Top Layer And Pad C22-1(183.658mm,204.469mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C21-2(180.659mm,204.723mm) on Top Layer And Pad C22-2(185.658mm,204.469mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC2_2 Between Pad D1-1(153.314mm,40.606mm) on Top Layer [Unplated] And Pad C2-2(158.344mm,41.833mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC2_2 Between Pad C2-2(158.344mm,41.833mm) on Top Layer And Pad L1-1(163.932mm,39.319mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net MainMCU_3V3 Between Pad C22-1(183.658mm,204.469mm) on Top Layer And Pad C23-1(188.403mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C22-2(185.658mm,204.469mm) on Top Layer And Pad C23-2(189.803mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MainMCU_3V3 Between Pad C23-1(188.403mm,204.723mm) on Top Layer And Pad C24-1(192.802mm,204.469mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C23-2(189.803mm,204.723mm) on Top Layer And Pad C24-2(194.802mm,204.469mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MainMCU_3V3 Between Pad C24-1(192.802mm,204.469mm) on Top Layer And Pad C25-1(197.547mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C24-2(194.802mm,204.469mm) on Top Layer And Pad C25-2(198.947mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MainMCU_3V3 Between Pad C25-1(197.547mm,204.723mm) on Top Layer And Pad C26-1(201.946mm,204.469mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C25-2(198.947mm,204.723mm) on Top Layer And Pad C26-2(203.946mm,204.469mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MainMCU_3V3 Between Pad C26-1(201.946mm,204.469mm) on Top Layer And Pad C27-1(206.818mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C26-2(203.946mm,204.469mm) on Top Layer And Pad C27-2(208.218mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MainMCU_3V3 Between Pad C27-1(206.818mm,204.723mm) on Top Layer And Pad R11-2(235.142mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C27-2(208.218mm,204.723mm) on Top Layer And Pad C28-2(213.217mm,204.469mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C27-2(208.218mm,204.723mm) on Top Layer And Pad IC10-15(209.411mm,160.502mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net VREF+ Between Pad C28-1(211.217mm,204.469mm) on Top Layer And Pad C29-1(215.962mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VREF+ Between Pad C78-1(191.705mm,220.09mm) on Top Layer And Pad C28-1(211.217mm,204.469mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C28-2(213.217mm,204.469mm) on Top Layer And Pad C29-2(217.362mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VREF+ Between Pad C29-1(215.962mm,204.723mm) on Top Layer And Pad U3-20(280.62mm,193.222mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C29-2(217.362mm,204.723mm) on Top Layer And Pad C30-2(222.361mm,204.469mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCAP Between Pad C30-1(220.361mm,204.469mm) on Top Layer And Pad C31-1(225.106mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCAP Between Pad C80-1(200.976mm,220.09mm) on Top Layer And Pad C30-1(220.361mm,204.469mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C30-2(222.361mm,204.469mm) on Top Layer And Pad C31-2(226.506mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad SW2-1(221.742mm,212.526mm) on Top Layer And Pad C30-2(222.361mm,204.469mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND1 Between Pad C5-1(128.423mm,29.032mm) on Top Layer And Pad C3-1(159.97mm,29.108mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND1 Between Pad C3-1(159.97mm,29.108mm) on Top Layer And Pad J5-2(166.345mm,7.595mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VCAP Between Pad C31-1(225.106mm,204.723mm) on Top Layer And Pad U3-73(295.96mm,201.722mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C31-2(226.506mm,204.723mm) on Top Layer And Pad C32-2(230.824mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC3_2 Between Pad C3-2(166.37mm,29.108mm) on Top Layer And Pad L1-2(167.182mm,39.319mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net RES_DISP Between Pad C32-1(229.424mm,204.723mm) on Top Layer And Pad R11-1(233.742mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RES_DISP Between Pad SW1-2(155.702mm,204.159mm) on Top Layer And Pad C32-1(229.424mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C32-2(230.824mm,204.723mm) on Top Layer And Pad P5-3(243.078mm,204.088mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetC33_1 Between Pad X2-2(260.35mm,386.091mm) on Top Layer And Pad C33-1(264.938mm,386.714mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C34-1(249.998mm,386.968mm) on Top Layer And Pad C33-2(266.938mm,386.714mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C35-2(247.253mm,386.714mm) on Top Layer And Pad C34-1(249.998mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net HUB_3V3 Between Pad C34-2(251.398mm,386.968mm) on Top Layer And Pad R12-2(271.21mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net HUB_3V3 Between Pad R15-1(236.409mm,386.968mm) on Top Layer And Pad C34-2(251.398mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC35_1 Between Pad IC4-32(-10.389mm,136.506mm) on Top Layer [Unplated] And Pad C35-1(245.253mm,386.714mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC35_1 Between Pad C35-1(245.253mm,386.714mm) on Top Layer And Pad R13-1(254.316mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R18-1(227.773mm,386.968mm) on Top Layer And Pad C35-2(247.253mm,386.714mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net HUB_3V3 Between Pad C36-1(214.946mm,386.968mm) on Top Layer And Pad R14-1(232.091mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net HUB_3V3 Between Pad R19-2(194.756mm,386.968mm) on Top Layer And Pad C36-1(214.946mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C40-2(212.028mm,386.968mm) on Top Layer And Pad C36-2(216.346mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C36-2(216.346mm,386.968mm) on Top Layer And Pad R16-1(219.264mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CRFILT Between Pad C37-1(197.674mm,386.968mm) on Top Layer And Pad C38-1(201.992mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CRFILT Between Pad IC4-14(-10.389mm,130.906mm) on Top Layer [Unplated] And Pad C37-1(197.674mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C37-2(199.074mm,386.968mm) on Top Layer And Pad C38-2(203.392mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R21-1(184.72mm,386.968mm) on Top Layer And Pad C37-2(199.074mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C38-2(203.392mm,386.968mm) on Top Layer And Pad C39-2(207.71mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PLLFILT Between Pad C39-1(206.31mm,386.968mm) on Top Layer And Pad C40-1(210.628mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PLLFILT Between Pad IC4-34(-11.389mm,136.506mm) on Top Layer [Unplated] And Pad C39-1(206.31mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C39-2(207.71mm,386.968mm) on Top Layer And Pad C40-2(212.028mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND1 Between Pad C4-1(127.432mm,34.468mm) on Top Layer And Pad C5-1(128.423mm,29.032mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND1 Between Pad C4-1(127.432mm,34.468mm) on Top Layer And Pad U2-2(127.584mm,49.124mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C41-1(167.448mm,386.968mm) on Top Layer And Pad C42-1(171.766mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R22-1(163.13mm,386.968mm) on Top Layer And Pad C41-1(167.448mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net HUB_3V3 Between Pad C41-2(168.848mm,386.968mm) on Top Layer And Pad C42-2(173.166mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net HUB_3V3 Between Pad IC4-29(-8.889mm,136.506mm) on Top Layer [Unplated] And Pad C41-2(168.848mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC4_2 Between Pad D2-1(121.641mm,39.869mm) on Top Layer [Unplated] And Pad C4-2(127.432mm,40.868mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC4_2 Between Pad C4-2(127.432mm,40.868mm) on Top Layer And Pad L2-1(132.437mm,37.846mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C42-1(171.766mm,386.968mm) on Top Layer And Pad C43-1(176.084mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net HUB_3V3 Between Pad C42-2(173.166mm,386.968mm) on Top Layer And Pad C43-2(177.484mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C43-1(176.084mm,386.968mm) on Top Layer And Pad C44-1(180.402mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net HUB_3V3 Between Pad C43-2(177.484mm,386.968mm) on Top Layer And Pad C44-2(181.802mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C44-1(180.402mm,386.968mm) on Top Layer And Pad R21-1(184.72mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net HUB_3V3 Between Pad C44-2(181.802mm,386.968mm) on Top Layer And Pad R19-2(194.756mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RESETn_USBHUB Between Pad IC4-26(-7.589mm,135.206mm) on Top Layer [Unplated] And Pad C45-1(154.494mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RESETn_USBHUB Between Pad C45-1(154.494mm,386.968mm) on Top Layer And Pad R19-1(193.356mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C45-2(155.894mm,386.968mm) on Top Layer And Pad C46-2(160.212mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBUS_UP_Connect Between Pad C46-1(158.812mm,386.968mm) on Top Layer And Pad R20-1(189.038mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C46-2(160.212mm,386.968mm) on Top Layer And Pad R22-1(163.13mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C47-1(122.707mm,78.726mm) on Top Layer And Pad FL1-2(125.324mm,78.1mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad IC4-11(-11.889mm,130.906mm) on Top Layer [Unplated] And Pad C47-1(122.707mm,78.726mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U2-5(119.964mm,69.444mm) on Multi-Layer And Pad C47-1(122.707mm,78.726mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_1_in- Between Pad C47-2(122.707mm,80.126mm) on Top Layer And Pad FL1-5(124.374mm,80.6mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetC48_1 Between Pad FL1-4(126.274mm,80.6mm) on Top Layer [Unplated] And Pad C48-1(127.914mm,80.1mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC48_2 Between Pad FL1-3(126.274mm,78.1mm) on Top Layer [Unplated] And Pad C48-2(127.914mm,78.7mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad C49-1(154.711mm,78.523mm) on Top Layer And Pad FL2-2(157.455mm,78.049mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad U1-5(151.486mm,69.698mm) on Multi-Layer And Pad C49-1(154.711mm,78.523mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_2_in- Between Pad C49-2(154.711mm,79.923mm) on Top Layer And Pad FL2-5(156.505mm,80.549mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad IC1-4(138.328mm,85.522mm) on Top Layer [Unplated] And Pad C50-1(141.289mm,98.019mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C50-1(141.289mm,98.019mm) on Top Layer And Pad IC9-9(223.165mm,128.854mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad FL3-5(139.466mm,99.736mm) on Top Layer [Unplated] And Pad C50-2(139.889mm,98.019mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC51_1 Between Pad FL2-4(158.405mm,80.549mm) on Top Layer [Unplated] And Pad C51-1(160.045mm,80.075mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC51_2 Between Pad FL2-3(158.405mm,78.049mm) on Top Layer [Unplated] And Pad C51-2(160.045mm,78.675mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC5_2 Between Pad C5-2(134.823mm,29.032mm) on Top Layer And Pad L2-2(135.687mm,37.846mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetC52_1 Between Pad FL3-4(139.466mm,101.636mm) on Top Layer [Unplated] And Pad C52-1(140.041mm,103.48mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC52_2 Between Pad C52-2(141.441mm,103.48mm) on Top Layer And Pad FL3-3(141.966mm,101.636mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad C53-1(175.825mm,100.965mm) on Top Layer And Pad C8-2(177.14mm,85.217mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad C53-1(175.825mm,100.965mm) on Top Layer And Pad FL4-2(176.127mm,104.099mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad IC3-1(148.565mm,100.711mm) on Top Layer [Unplated] And Pad C53-1(175.825mm,100.965mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_2_in- Between Pad FL4-5(173.627mm,103.149mm) on Top Layer [Unplated] And Pad C53-2(174.425mm,100.965mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_2_in- Between Pad IC2-1(168.306mm,80.842mm) on Top Layer [Unplated] And Pad C53-2(174.425mm,100.965mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC54_1 Between Pad FL4-4(173.627mm,105.049mm) on Top Layer [Unplated] And Pad C54-1(174.425mm,107.264mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC54_2 Between Pad C54-2(175.825mm,107.264mm) on Top Layer And Pad FL4-3(176.127mm,105.049mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net RS232_VDD Between Pad C55-1(181.229mm,255.366mm) on Top Layer And Pad JP5-2(451.104mm,134.746mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net RS232_VDD Between Pad U5-3(155.093mm,255.269mm) on Top Layer And Pad C55-1(181.229mm,255.366mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C66-2(174.69mm,275.97mm) on Top Layer And Pad C55-2(181.229mm,257.966mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U5-4(155.093mm,253.999mm) on Top Layer And Pad C55-2(181.229mm,257.966mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC56_1 Between Pad C57-2(185.547mm,257.966mm) on Top Layer And Pad C56-1(189.865mm,255.366mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_SER_232 Between Pad C60-1(168.275mm,255.366mm) on Top Layer And Pad C56-2(189.865mm,257.966mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC57_1 Between Pad U5-19(164.693mm,256.539mm) on Top Layer And Pad C57-1(185.547mm,255.366mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC56_1 Between Pad U5-20(164.693mm,257.809mm) on Top Layer And Pad C57-2(185.547mm,257.966mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC58_1 Between Pad U5-18(164.693mm,255.269mm) on Top Layer And Pad C58-1(176.911mm,255.366mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC58_2 Between Pad U5-17(164.693mm,253.999mm) on Top Layer And Pad C58-2(176.911mm,257.966mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC59_1 Between Pad U5-14(164.693mm,250.189mm) on Top Layer And Pad C59-1(172.593mm,255.366mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC59_2 Between Pad U5-13(164.693mm,248.919mm) on Top Layer And Pad C59-2(172.593mm,257.966mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_SER_232 Between Pad U5-11(164.693mm,246.379mm) on Top Layer And Pad C60-1(168.275mm,255.366mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC60_2 Between Pad U5-12(164.693mm,247.649mm) on Top Layer And Pad C60-2(168.275mm,257.966mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in+ Between Pad IC1-3(140.608mm,78.722mm) on Top Layer [Unplated] And Pad C6-1(143.637mm,78.994mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC61_1 Between Pad C61-1(192.086mm,275.97mm) on Top Layer And Pad C62-2(197.804mm,275.97mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C61-2(193.486mm,275.97mm) on Top Layer And Pad C62-1(196.404mm,275.97mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C66-2(174.69mm,275.97mm) on Top Layer And Pad C61-2(193.486mm,275.97mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad IC1-4(138.328mm,85.522mm) on Top Layer [Unplated] And Pad C6-2(143.637mm,82.194mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C62-1(196.404mm,275.97mm) on Top Layer And Pad IC5-1(201.155mm,275.589mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetC61_1 Between Pad C62-2(197.804mm,275.97mm) on Top Layer And Pad IC5-2(201.155mm,274.319mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetC63_1 Between Pad C63-1(183.45mm,275.97mm) on Top Layer And Pad C64-2(189.168mm,275.97mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC63_1 Between Pad FB2-2(177.546mm,275.908mm) on Top Layer And Pad C63-1(183.45mm,275.97mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_SER_485 Between Pad C63-2(184.85mm,275.97mm) on Top Layer And Pad C64-1(187.768mm,275.97mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_SER_485 Between Pad C68-1(164.654mm,275.97mm) on Top Layer And Pad C63-2(184.85mm,275.97mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_SER_485 Between Pad C64-1(187.768mm,275.97mm) on Top Layer And Pad IC5-20(210.579mm,275.589mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetC63_1 Between Pad C64-2(189.168mm,275.97mm) on Top Layer And Pad IC5-19(210.579mm,274.319mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C65-1(168.972mm,275.97mm) on Top Layer And Pad C66-2(174.69mm,275.97mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC65_2 Between Pad C65-2(170.372mm,275.97mm) on Top Layer And Pad C66-1(173.29mm,275.97mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC65_2 Between Pad C66-1(173.29mm,275.97mm) on Top Layer And Pad IC5-8(201.155mm,266.699mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C66-2(174.69mm,275.97mm) on Top Layer And Pad U12-18(179.014mm,361.452mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC67_1 Between Pad FB3-1(154.432mm,274.508mm) on Top Layer And Pad C67-1(160.336mm,275.97mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC67_1 Between Pad C67-1(160.336mm,275.97mm) on Top Layer And Pad IC5-11(210.579mm,264.159mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetC67_2 Between Pad C67-2(161.736mm,275.97mm) on Top Layer And Pad FB2-1(177.546mm,274.508mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_SER_485 Between Pad FB3-2(154.432mm,275.908mm) on Top Layer And Pad C68-1(164.654mm,275.97mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC63_1 Between Pad C68-2(166.054mm,275.97mm) on Top Layer And Pad FB2-2(177.546mm,275.908mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RESET_NOT_MCU_SUP Between Pad C69-1(226.249mm,220.09mm) on Top Layer And Pad R31-1(230.567mm,220.09mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RESET_NOT_MCU_SUP Between Pad SW2-2(221.742mm,219.526mm) on Top Layer And Pad C69-1(226.249mm,220.09mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad SW2-1(221.742mm,212.526mm) on Top Layer And Pad C69-2(227.649mm,220.09mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VDDA Between Pad C70-1(154.575mm,219.836mm) on Top Layer And Pad U6-9(235.576mm,213.887mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad C70-2(156.575mm,219.836mm) on Top Layer And Pad C71-2(161.401mm,219.836mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_1_in- Between Pad FL1-5(124.374mm,80.6mm) on Top Layer [Unplated] And Pad C7-1(132.563mm,78.791mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_1_in- Between Pad C7-1(132.563mm,78.791mm) on Top Layer And Pad IC1-1(136.048mm,78.722mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net MCU_SUP_3V3ISO Between Pad C71-1(159.401mm,219.836mm) on Top Layer And Pad C72-1(164.146mm,220.09mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MCU_SUP_3V3ISO Between Pad D3-1(112.522mm,196.728mm) on Top Layer [Unplated] And Pad C71-1(159.401mm,219.836mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MCU_SUP_3V3ISO Between Pad IC3-2(150.465mm,100.711mm) on Top Layer [Unplated] And Pad C71-1(159.401mm,219.836mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad C71-2(161.401mm,219.836mm) on Top Layer And Pad C72-2(165.546mm,220.09mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad FL1-2(125.324mm,78.1mm) on Top Layer [Unplated] And Pad C7-2(132.563mm,81.991mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C7-2(132.563mm,81.991mm) on Top Layer And Pad IC1-4(138.328mm,85.522mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net MCU_SUP_3V3ISO Between Pad C72-1(164.146mm,220.09mm) on Top Layer And Pad C73-1(168.545mm,219.836mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad C72-2(165.546mm,220.09mm) on Top Layer And Pad C73-2(170.545mm,219.836mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MCU_SUP_3V3ISO Between Pad C73-1(168.545mm,219.836mm) on Top Layer And Pad C74-1(173.417mm,220.09mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad C73-2(170.545mm,219.836mm) on Top Layer And Pad C74-2(174.817mm,220.09mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MCU_SUP_3V3ISO Between Pad C74-1(173.417mm,220.09mm) on Top Layer And Pad C75-1(177.816mm,219.836mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad C74-2(174.817mm,220.09mm) on Top Layer And Pad C75-2(179.816mm,219.836mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MCU_SUP_3V3ISO Between Pad C75-1(177.816mm,219.836mm) on Top Layer And Pad C76-1(182.561mm,220.09mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad C75-2(179.816mm,219.836mm) on Top Layer And Pad C76-2(183.961mm,220.09mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MCU_SUP_3V3ISO Between Pad C76-1(182.561mm,220.09mm) on Top Layer And Pad P6-2(214.503mm,214.375mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad C76-2(183.961mm,220.09mm) on Top Layer And Pad C77-2(188.96mm,219.836mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VREF+ Between Pad C77-1(186.96mm,219.836mm) on Top Layer And Pad C78-1(191.705mm,220.09mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad C77-2(188.96mm,219.836mm) on Top Layer And Pad C78-2(193.105mm,220.09mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad C78-2(193.105mm,220.09mm) on Top Layer And Pad C79-2(198.104mm,219.836mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCAP Between Pad C79-1(196.104mm,219.836mm) on Top Layer And Pad C80-1(200.976mm,220.09mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad C79-2(198.104mm,219.836mm) on Top Layer And Pad C80-2(202.376mm,220.09mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad C80-2(202.376mm,220.09mm) on Top Layer And Pad P6-6(214.503mm,219.455mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in+ Between Pad IC2-3(172.866mm,80.842mm) on Top Layer [Unplated] And Pad C8-1(177.14mm,82.017mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in+ Between Pad C81-1(242.519mm,30.318mm) on Top Layer And Pad U7-2(268.75mm,57.726mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C81-2(242.519mm,32.918mm) on Top Layer And Pad U7-1(266.21mm,57.726mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad IC2-4(170.586mm,87.642mm) on Top Layer [Unplated] And Pad C8-2(177.14mm,85.217mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in+ Between Pad C84-1(454.406mm,116.266mm) on Top Layer And Pad C82-1(454.406mm,124.902mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in+ Between Pad JP5-1(453.644mm,134.746mm) on Multi-Layer And Pad C82-1(454.406mm,124.902mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C84-2(454.406mm,117.666mm) on Top Layer And Pad C82-2(454.406mm,126.302mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in- Between Pad C85-1(454.406mm,120.584mm) on Top Layer And Pad C83-1(454.406mm,129.22mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad C85-2(454.406mm,121.984mm) on Top Layer And Pad C83-2(454.406mm,130.62mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in+ Between Pad C86-1(454.406mm,107.63mm) on Top Layer And Pad C84-1(454.406mm,116.266mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C86-2(454.406mm,109.03mm) on Top Layer And Pad C84-2(454.406mm,117.666mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in- Between Pad C87-1(454.406mm,111.948mm) on Top Layer And Pad C85-1(454.406mm,120.584mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad C87-2(454.406mm,113.348mm) on Top Layer And Pad C85-2(454.406mm,121.984mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in+ Between Pad C88-1(454.406mm,98.994mm) on Top Layer And Pad C86-1(454.406mm,107.63mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C88-2(454.406mm,100.394mm) on Top Layer And Pad C86-2(454.406mm,109.03mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in- Between Pad C89-1(454.406mm,103.312mm) on Top Layer And Pad C87-1(454.406mm,111.948mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad C89-2(454.406mm,104.712mm) on Top Layer And Pad C87-2(454.406mm,113.348mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R52-2(413.512mm,100.394mm) on Top Layer And Pad C88-2(454.406mm,100.394mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in- Between Pad IC?-1(414.153mm,9.689mm) on Top Layer [Unplated] And Pad C89-1(454.406mm,103.312mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad IC?-13(419.577mm,2.705mm) on Top Layer [Unplated] And Pad C89-2(454.406mm,104.712mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCORE_1V8_West Between Pad C91-1(358.013mm,218.501mm) on Top Layer And Pad C90-1(360.837mm,227.456mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCORE_1V8_West Between Pad C90-1(360.837mm,227.456mm) on Top Layer And Pad U8-64(376.57mm,226.754mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C92-2(358.013mm,224.219mm) on Top Layer And Pad C90-2(358.237mm,227.456mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_2_in- Between Pad FL2-5(156.505mm,80.549mm) on Top Layer [Unplated] And Pad C9-1(164.084mm,81.306mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_2_in- Between Pad C9-1(164.084mm,81.306mm) on Top Layer And Pad IC2-1(168.306mm,80.842mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C91-2(358.013mm,219.901mm) on Top Layer And Pad C92-2(358.013mm,224.219mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D8-2(358.013mm,215.683mm) on Top Layer And Pad C91-2(358.013mm,219.901mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad FL2-2(157.455mm,78.049mm) on Top Layer [Unplated] And Pad C9-2(164.084mm,84.506mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad C9-2(164.084mm,84.506mm) on Top Layer And Pad IC2-4(170.586mm,87.642mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net FT2232_West_3V3 Between Pad C92-1(358.013mm,222.819mm) on Top Layer And Pad FB4-1(359.475mm,199.516mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_3V3 Between Pad C92-1(358.013mm,222.819mm) on Top Layer And Pad R34-2(358.013mm,247.206mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_3V3 Between Pad C92-1(358.013mm,222.819mm) on Top Layer And Pad U8-56(376.57mm,230.754mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_VPLL Between Pad C94-1(358.013mm,182.306mm) on Top Layer And Pad C93-1(360.837mm,186.943mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_VPLL Between Pad FB4-2(358.075mm,199.516mm) on Top Layer And Pad C93-1(360.837mm,186.943mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C94-2(358.013mm,183.706mm) on Top Layer And Pad C93-2(358.237mm,186.943mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U3-49(293.79mm,189.052mm) on Top Layer And Pad C93-2(358.237mm,186.943mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C94-2(358.013mm,183.706mm) on Top Layer And Pad U9-5(358.923mm,179.282mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC95_1 Between Pad C95-1(358.267mm,157.622mm) on Top Layer And Pad U8-2(379.02mm,224.804mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC95_1 Between Pad C95-1(358.267mm,157.622mm) on Top Layer And Pad X3-2(358.89mm,144.398mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C96-2(358.237mm,153.542mm) on Top Layer And Pad C95-2(358.267mm,159.622mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_VPHY Between Pad C97-1(358.013mm,148.905mm) on Top Layer And Pad C96-1(360.837mm,153.542mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_VPHY Between Pad FB5-2(358.075mm,162.432mm) on Top Layer And Pad C96-1(360.837mm,153.542mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C97-2(358.013mm,150.305mm) on Top Layer And Pad C96-2(358.237mm,153.542mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C97-2(358.013mm,150.305mm) on Top Layer And Pad C98-2(358.267mm,139.937mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC98_1 Between Pad C98-1(358.267mm,137.937mm) on Top Layer And Pad X3-1(370.09mm,144.398mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R41-2(358.013mm,130.62mm) on Top Layer And Pad C98-2(358.267mm,139.937mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D11-1(376.555mm,180.809mm) on Top Layer And Pad D10-1(376.555mm,185.127mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_East_DM Between Pad R43-1(376.555mm,176.464mm) on Top Layer And Pad D10-2(376.555mm,186.727mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R38-1(368.574mm,173.354mm) on Multi-Layer And Pad D11-1(376.555mm,180.809mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D11-1(376.555mm,180.809mm) on Top Layer And Pad U11-5(377.465mm,164.804mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_East_DP Between Pad R44-1(376.555mm,172.146mm) on Top Layer And Pad D11-2(376.555mm,182.409mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +Vin Between Pad D2-2(121.641mm,35.569mm) on Top Layer [Unplated] And Pad D1-2(153.314mm,36.306mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net +Vin Between Pad D1-2(153.314mm,36.306mm) on Top Layer [Unplated] And Pad J5-1(166.345mm,13.595mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +Vin Between Pad D1-2(153.314mm,36.306mm) on Top Layer [Unplated] And Pad R5-2(450.342mm,163.005mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_2_in+ Between Pad D3-2(112.522mm,200.528mm) on Top Layer [Unplated] And Pad IC3-3(149.515mm,102.811mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in+ Between Pad D4-1(140.152mm,75.387mm) on Top Layer [Unplated] And Pad IC1-3(140.608mm,78.722mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_1_in- Between Pad IC1-1(136.048mm,78.722mm) on Top Layer [Unplated] And Pad D4-2(136.352mm,75.387mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in+ Between Pad D5-1(172.258mm,76.911mm) on Top Layer [Unplated] And Pad IC2-3(172.866mm,80.842mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_2_in- Between Pad IC2-1(168.306mm,80.842mm) on Top Layer [Unplated] And Pad D5-2(168.458mm,76.911mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetD6_1 Between Pad D6-1(450.342mm,145.63mm) on Top Layer And Pad R5-1(450.342mm,161.605mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND1 Between Pad R56-1(205.003mm,17.45mm) on Top Layer And Pad D6-2(450.342mm,147.23mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD7_1 Between Pad R15-2(237.809mm,386.968mm) on Top Layer And Pad D7-1(240.754mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD7_2 Between Pad R14-2(233.491mm,386.968mm) on Top Layer And Pad D7-2(242.354mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_DM Between Pad R35-1(358.013mm,205.42mm) on Top Layer And Pad D8-1(358.013mm,214.083mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D9-2(358.013mm,211.365mm) on Top Layer And Pad D8-2(358.013mm,215.683mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_DP Between Pad R36-1(358.013mm,195.26mm) on Top Layer And Pad D9-1(358.013mm,209.765mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D9-2(358.013mm,211.365mm) on Top Layer And Pad U10-51(377.078mm,211.537mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT232_VDD Between Pad FB1-2(251.333mm,348.044mm) on Top Layer And Pad JP6-1(398.272mm,201.294mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net FT232_VDD Between Pad P9-1(186.944mm,362.711mm) on Multi-Layer And Pad FB1-2(251.333mm,348.044mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC67_2 Between Pad FB2-1(177.546mm,274.508mm) on Top Layer And Pad IC5-12(210.579mm,265.429mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND_SER_485 Between Pad P3-1(88.706mm,139.171mm) on Multi-Layer And Pad FB3-2(154.432mm,275.908mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_3V3 Between Pad FB4-1(359.475mm,199.516mm) on Top Layer And Pad R37-1(368.574mm,191.642mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_3V3 Between Pad U9-6(358.923mm,178.632mm) on Top Layer And Pad FB4-1(359.475mm,199.516mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_VPLL Between Pad FB4-2(358.075mm,199.516mm) on Top Layer And Pad U8-9(382.52mm,224.804mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_3V3 Between Pad U9-8(358.923mm,177.332mm) on Top Layer And Pad FB5-1(359.475mm,162.432mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_VPHY Between Pad FB5-2(358.075mm,162.432mm) on Top Layer And Pad U8-4(380.02mm,224.804mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5_Current_Measurement Between Pad FL1-1(124.374mm,78.1mm) on Top Layer [Unplated] And Pad U3-32(285.29mm,189.052mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC48_2 Between Pad R24-2(119.736mm,74.468mm) on Top Layer And Pad FL1-3(126.274mm,78.1mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetC48_1 Between Pad R23-1(124.384mm,83.612mm) on Top Layer And Pad FL1-4(126.274mm,80.6mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_1_in- Between Pad FL1-5(124.374mm,80.6mm) on Top Layer [Unplated] And Pad R23-2(124.384mm,89.412mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5VISO_Current_Measurement Between Pad FL2-1(156.505mm,78.049mm) on Top Layer [Unplated] And Pad U3-33(285.79mm,189.052mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC51_2 Between Pad R27-2(151.663mm,74.54mm) on Top Layer And Pad FL2-3(158.405mm,78.049mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetC51_1 Between Pad R25-1(156.362mm,84.349mm) on Top Layer And Pad FL2-4(158.405mm,80.549mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_2_in- Between Pad R25-2(156.362mm,90.149mm) on Top Layer And Pad FL2-5(156.505mm,80.549mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net +3V3 Main_Current_Measurement Between Pad FL3-1(141.966mm,99.736mm) on Top Layer [Unplated] And Pad U3-35(286.79mm,189.052mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad FL3-2(141.966mm,100.686mm) on Top Layer [Unplated] And Pad IC3-1(148.565mm,100.711mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetC52_2 Between Pad FL3-3(141.966mm,101.636mm) on Top Layer [Unplated] And Pad R28-2(144.382mm,94.945mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC52_1 Between Pad R26-1(135.285mm,100.279mm) on Top Layer And Pad FL3-4(139.466mm,101.636mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net +3V3 ISO_Current_Measurement Between Pad FL4-1(176.127mm,103.149mm) on Top Layer [Unplated] And Pad U3-34(286.29mm,189.052mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P1-15(174.752mm,140.487mm) on Multi-Layer And Pad FL4-2(176.127mm,104.099mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetC54_2 Between Pad FL4-3(176.127mm,105.049mm) on Top Layer [Unplated] And Pad R30-2(177.529mm,95.961mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC54_1 Between Pad R29-1(168.889mm,101.117mm) on Top Layer And Pad FL4-4(173.627mm,105.049mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in- Between Pad IC?-1(294.57mm,9.689mm) on Top Layer [Unplated] And Pad IC?-1(414.153mm,9.689mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC?_10 Between Pad RA?-5(327.623mm,6.953mm) on Top Layer And Pad IC?-10(414.153mm,3.975mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad IC?-12(294.57mm,2.705mm) on Top Layer [Unplated] And Pad IC?-11(294.57mm,3.339mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad IC7-9(246.342mm,146.761mm) on Top Layer [Unplated] And Pad IC?-11(294.57mm,3.339mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad IC?-12(414.153mm,2.705mm) on Top Layer [Unplated] And Pad IC?-11(414.153mm,3.339mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad IC?-12(294.57mm,2.705mm) on Top Layer [Unplated] And Pad IC?-13(299.994mm,2.705mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad IC?-13(299.994mm,2.705mm) on Top Layer [Unplated] And Pad IC?-12(414.153mm,2.705mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad IC?-12(414.153mm,2.705mm) on Top Layer [Unplated] And Pad IC?-13(419.577mm,2.705mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC?_14 Between Pad RA?-4(320.356mm,6.953mm) on Top Layer And Pad IC?-14(419.577mm,3.339mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC?_15 Between Pad RA?-3(214.108mm,7.753mm) on Top Layer And Pad IC?-15(299.994mm,3.975mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC?_16 Between Pad RA?-2(343.775mm,8.553mm) on Top Layer And Pad IC?-16(419.577mm,4.609mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC?_17 Between Pad RA?-1(237.527mm,9.353mm) on Top Layer And Pad IC?-17(299.994mm,5.245mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC?_18 Between Pad RA?-4(367.194mm,6.953mm) on Top Layer And Pad IC?-18(419.577mm,5.879mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC?_19 Between Pad RA?-3(378.903mm,7.753mm) on Top Layer And Pad IC?-19(419.577mm,6.515mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC?_20 Between Pad RA?-2(390.612mm,8.553mm) on Top Layer And Pad IC?-20(419.577mm,7.149mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC?_21 Between Pad RA?-1(402.322mm,9.353mm) on Top Layer And Pad IC?-21(419.577mm,7.785mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Power Switch Between Pad IC?-23(299.994mm,9.055mm) on Top Layer [Unplated] And Pad IC?-23(419.577mm,9.055mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Power Switch Between Pad IC?-23(299.994mm,9.055mm) on Top Layer [Unplated] And Pad IC?-24(299.994mm,9.689mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Power Switch Between Pad IC?-23(419.577mm,9.055mm) on Top Layer [Unplated] And Pad IC?-24(419.577mm,9.689mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC?_3 Between Pad RA?-8(409.564mm,9.353mm) on Top Layer And Pad IC?-3(414.153mm,8.419mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC?_4 Between Pad RA?-7(279.897mm,8.553mm) on Top Layer And Pad IC?-4(294.57mm,7.785mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC?_5 Between Pad RA?-6(386.145mm,7.753mm) on Top Layer And Pad IC?-5(414.153mm,7.149mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC?_6 Between Pad RA?-5(374.436mm,6.953mm) on Top Layer And Pad IC?-6(414.153mm,6.515mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC?_7 Between Pad RA?-8(362.726mm,9.353mm) on Top Layer And Pad IC?-7(414.153mm,5.879mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC?_8 Between Pad RA?-7(351.042mm,8.553mm) on Top Layer And Pad IC?-8(414.153mm,5.245mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC?_9 Between Pad RA?-6(221.375mm,7.753mm) on Top Layer And Pad IC?-9(294.57mm,4.609mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in- Between Pad IC10-1(199.987mm,161.772mm) on Top Layer [Unplated] And Pad IC9-1(213.741mm,137.744mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in- Between Pad TP3-1(160.147mm,353.567mm) on Multi-Layer And Pad IC10-1(199.987mm,161.772mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GPI7_OUT Between Pad IC10-11(209.411mm,155.422mm) on Top Layer [Unplated] And Pad U10-54(377.078mm,210.037mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPI6_OUT Between Pad IC10-12(209.411mm,156.692mm) on Top Layer [Unplated] And Pad U10-53(377.078mm,210.537mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPI5_OUT Between Pad IC10-13(209.411mm,157.962mm) on Top Layer [Unplated] And Pad U10-52(377.078mm,211.037mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPI4_OUT Between Pad IC10-14(209.411mm,159.232mm) on Top Layer [Unplated] And Pad U10-48(379.028mm,214.487mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad IC10-9(209.411mm,152.882mm) on Top Layer [Unplated] And Pad IC10-15(209.411mm,160.502mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in+ Between Pad IC10-16(209.411mm,161.772mm) on Top Layer [Unplated] And Pad IC8-1(223.71mm,155.651mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad IC10-8(199.987mm,152.882mm) on Top Layer [Unplated] And Pad IC10-2(199.987mm,160.502mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GPI4_IN Between Pad P1-6(165.1mm,137.647mm) on Multi-Layer And Pad IC10-3(199.987mm,159.232mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GPI5_IN Between Pad P1-7(162.348mm,137.647mm) on Multi-Layer And Pad IC10-4(199.987mm,157.962mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GPI6_IN Between Pad P1-8(159.597mm,137.647mm) on Multi-Layer And Pad IC10-5(199.987mm,156.692mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GPI7_IN Between Pad P1-9(156.845mm,137.647mm) on Multi-Layer And Pad IC10-6(199.987mm,155.422mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad IC10-8(199.987mm,152.882mm) on Top Layer [Unplated] And Pad IC9-2(213.741mm,136.474mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P1-14(177.504mm,140.487mm) on Multi-Layer And Pad IC10-8(199.987mm,152.882mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad IC10-9(209.411mm,152.882mm) on Top Layer [Unplated] And Pad IC8-2(223.71mm,154.381mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_1_in- Between Pad IC1-1(136.048mm,78.722mm) on Top Layer [Unplated] And Pad TP1-1(171.831mm,353.567mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in+ Between Pad R28-1(138.582mm,94.945mm) on Top Layer And Pad IC1-3(140.608mm,78.722mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in+ Between Pad R30-1(171.729mm,95.961mm) on Top Layer And Pad IC2-3(172.866mm,80.842mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_2_in+ Between Pad IC3-3(149.515mm,102.811mm) on Top Layer [Unplated] And Pad R1-1(151.765mm,84.404mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_DM Between Pad IC4-1(-13.189mm,135.706mm) on Top Layer [Unplated] And Pad R35-1(358.013mm,205.42mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net HUB_3V3 Between Pad IC4-10(-12.389mm,130.906mm) on Top Layer [Unplated] And Pad IC4-15(-9.889mm,130.906mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net HUB_3V3 Between Pad IC4-5(-13.189mm,133.706mm) on Top Layer [Unplated] And Pad IC4-10(-12.389mm,130.906mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad IC4-11(-11.889mm,130.906mm) on Top Layer [Unplated] And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net FT2232_West_DP Between Pad IC4-2(-13.189mm,135.206mm) on Top Layer [Unplated] And Pad R36-1(358.013mm,195.26mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetIC4_22 Between Pad IC4-22(-7.589mm,133.206mm) on Top Layer [Unplated] And Pad R16-2(220.664mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net HUB_3V3 Between Pad IC4-29(-8.889mm,136.506mm) on Top Layer [Unplated] And Pad IC4-23(-7.589mm,133.706mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC4_24 Between Pad IC4-24(-7.589mm,134.206mm) on Top Layer [Unplated] And Pad R17-2(224.855mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetIC4_25 Between Pad IC4-25(-7.589mm,134.706mm) on Top Layer [Unplated] And Pad R18-2(229.173mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBUS_DET Between Pad IC4-27(-7.589mm,135.706mm) on Top Layer [Unplated] And Pad R22-2(164.53mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD7_2 Between Pad IC4-28(-8.389mm,136.506mm) on Top Layer [Unplated] And Pad R14-2(233.491mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net HUB_3V3 Between Pad IC4-36(-12.389mm,136.506mm) on Top Layer [Unplated] And Pad IC4-29(-8.889mm,136.506mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net FT2232_East_DM Between Pad IC4-3(-13.189mm,134.706mm) on Top Layer [Unplated] And Pad R43-1(376.555mm,176.464mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net USBUP_DM Between Pad IC4-30(-9.389mm,136.506mm) on Top Layer [Unplated] And Pad PUSB1-2(98.37mm,5.14mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net USBUP_DM Between Pad IC4-30(-9.389mm,136.506mm) on Top Layer [Unplated] And Pad U12-16(179.014mm,360.152mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net USBUP_DP Between Pad IC4-31(-9.889mm,136.506mm) on Top Layer [Unplated] And Pad PUSB1-3(97.72mm,5.14mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net USBUP_DP Between Pad IC4-31(-9.889mm,136.506mm) on Top Layer [Unplated] And Pad U12-15(179.014mm,359.502mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC33_1 Between Pad IC4-33(-10.889mm,136.506mm) on Top Layer [Unplated] And Pad R13-2(255.716mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RBIAS Between Pad IC4-35(-11.889mm,136.506mm) on Top Layer [Unplated] And Pad R21-2(186.12mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net HUB_3V3 Between Pad IC4-5(-13.189mm,133.706mm) on Top Layer [Unplated] And Pad IC4-36(-12.389mm,136.506mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net FT2232_East_DP Between Pad IC4-4(-13.189mm,134.206mm) on Top Layer [Unplated] And Pad R44-1(376.555mm,172.146mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad IC5-3(201.155mm,273.049mm) on Top Layer [Unplated] And Pad IC5-1(201.155mm,275.589mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad IC5-10(201.155mm,264.159mm) on Top Layer [Unplated] And Pad IC5-9(201.155mm,265.429mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Y_485 Between Pad P3-9(78.906mm,142.011mm) on Multi-Layer And Pad IC5-13(210.579mm,266.699mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND_SER_485 Between Pad IC5-14(210.579mm,267.969mm) on Top Layer [Unplated] And Pad IC5-16(210.579mm,270.509mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Z_485 Between Pad P3-8(81.706mm,142.011mm) on Multi-Layer And Pad IC5-15(210.579mm,269.239mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND_SER_485 Between Pad IC5-16(210.579mm,270.509mm) on Top Layer [Unplated] And Pad IC5-20(210.579mm,275.589mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net B_485 Between Pad P3-5(77.506mm,139.171mm) on Multi-Layer And Pad IC5-17(210.579mm,271.779mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net A_485 Between Pad P3-4(80.306mm,139.171mm) on Multi-Layer And Pad IC5-18(210.579mm,273.049mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad IC5-9(201.155mm,265.429mm) on Top Layer [Unplated] And Pad IC5-3(201.155mm,273.049mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net ADM2587_RX Between Pad IC5-4(201.155mm,271.779mm) on Top Layer [Unplated] And Pad U8-16(386.02mm,224.804mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ADM2587_TX Between Pad IC5-7(201.155mm,267.969mm) on Top Layer [Unplated] And Pad U8-17(387.97mm,226.754mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in+ Between Pad IC8-1(223.71mm,155.651mm) on Top Layer [Unplated] And Pad IC7-1(236.918mm,155.651mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in+ Between Pad IC7-1(236.918mm,155.651mm) on Top Layer [Unplated] And Pad JP2-1(453.644mm,156.59mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in+ Between Pad R31-2(231.967mm,220.09mm) on Top Layer And Pad IC7-1(236.918mm,155.651mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GPO3_OUT Between Pad P2-5(43.265mm,137.516mm) on Multi-Layer And Pad IC7-11(246.342mm,149.301mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GPO2_OUT Between Pad P2-4(46.016mm,137.516mm) on Multi-Layer And Pad IC7-12(246.342mm,150.571mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GPO1_OUT Between Pad P2-3(48.768mm,137.516mm) on Multi-Layer And Pad IC7-13(246.342mm,151.841mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GPO0_OUT Between Pad P2-2(51.52mm,137.516mm) on Multi-Layer And Pad IC7-14(246.342mm,153.111mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad IC7-9(246.342mm,146.761mm) on Top Layer [Unplated] And Pad IC7-15(246.342mm,154.381mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad IC8-15(233.134mm,154.381mm) on Top Layer [Unplated] And Pad IC7-15(246.342mm,154.381mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad U6-23(242.026mm,210.937mm) on Top Layer And Pad IC7-15(246.342mm,154.381mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in- Between Pad IC8-16(233.134mm,155.651mm) on Top Layer [Unplated] And Pad IC7-16(246.342mm,155.651mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad IC7-8(236.918mm,146.761mm) on Top Layer [Unplated] And Pad IC7-2(236.918mm,154.381mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad IC8-2(223.71mm,154.381mm) on Top Layer [Unplated] And Pad IC7-2(236.918mm,154.381mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GPO0_IN Between Pad IC7-3(236.918mm,153.111mm) on Top Layer [Unplated] And Pad U8-43(381.02mm,236.204mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPO1_IN Between Pad IC7-4(236.918mm,151.841mm) on Top Layer [Unplated] And Pad U8-44(380.52mm,236.204mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPO2_IN Between Pad IC7-5(236.918mm,150.571mm) on Top Layer [Unplated] And Pad U8-45(380.02mm,236.204mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPO3_IN Between Pad IC7-6(236.918mm,149.301mm) on Top Layer [Unplated] And Pad U8-46(379.52mm,236.204mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in+ Between Pad IC9-16(223.165mm,137.744mm) on Top Layer [Unplated] And Pad IC8-1(223.71mm,155.651mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GPO7_OUT Between Pad P2-9(32.258mm,137.516mm) on Multi-Layer And Pad IC8-11(233.134mm,149.301mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GPO6_OUT Between Pad P2-8(35.01mm,137.516mm) on Multi-Layer And Pad IC8-12(233.134mm,150.571mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GPO5_OUT Between Pad P2-7(37.761mm,137.516mm) on Multi-Layer And Pad IC8-13(233.134mm,151.841mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GPO4_OUT Between Pad P2-6(40.513mm,137.516mm) on Multi-Layer And Pad IC8-14(233.134mm,153.111mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad IC8-9(233.134mm,146.761mm) on Top Layer [Unplated] And Pad IC8-15(233.134mm,154.381mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in- Between Pad IC9-1(213.741mm,137.744mm) on Top Layer [Unplated] And Pad IC8-16(233.134mm,155.651mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad IC8-8(223.71mm,146.761mm) on Top Layer [Unplated] And Pad IC8-2(223.71mm,154.381mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GPO4_IN Between Pad IC8-3(223.71mm,153.111mm) on Top Layer [Unplated] And Pad U8-48(378.52mm,236.204mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPO5_IN Between Pad IC8-4(223.71mm,151.841mm) on Top Layer [Unplated] And Pad U8-52(376.57mm,232.754mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPO6_IN Between Pad IC8-5(223.71mm,150.571mm) on Top Layer [Unplated] And Pad U8-53(376.57mm,232.254mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPO7_IN Between Pad IC8-6(223.71mm,149.301mm) on Top Layer [Unplated] And Pad U8-54(376.57mm,231.754mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad IC9-15(223.165mm,136.474mm) on Top Layer [Unplated] And Pad IC8-8(223.71mm,146.761mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad IC9-2(213.741mm,136.474mm) on Top Layer [Unplated] And Pad IC8-9(233.134mm,146.761mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in- Between Pad R29-2(163.089mm,101.117mm) on Top Layer And Pad IC9-1(213.741mm,137.744mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GPI3_OUT Between Pad IC9-11(223.165mm,131.394mm) on Top Layer [Unplated] And Pad U10-46(380.028mm,214.487mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPI2_OUT Between Pad IC9-12(223.165mm,132.664mm) on Top Layer [Unplated] And Pad U10-45(380.528mm,214.487mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPI1_OUT Between Pad IC9-13(223.165mm,133.934mm) on Top Layer [Unplated] And Pad U10-44(381.028mm,214.487mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPI0_OUT Between Pad IC9-14(223.165mm,135.204mm) on Top Layer [Unplated] And Pad U10-43(381.528mm,214.487mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad IC9-9(223.165mm,128.854mm) on Top Layer [Unplated] And Pad IC9-15(223.165mm,136.474mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in+ Between Pad R28-1(138.582mm,94.945mm) on Top Layer And Pad IC9-16(223.165mm,137.744mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in+ Between Pad IC9-16(223.165mm,137.744mm) on Top Layer [Unplated] And Pad U7-2(268.75mm,57.726mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad IC9-8(213.741mm,128.854mm) on Top Layer [Unplated] And Pad IC9-2(213.741mm,136.474mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GPI0_IN Between Pad P1-2(176.107mm,137.647mm) on Multi-Layer And Pad IC9-3(213.741mm,135.204mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GPI1_IN Between Pad P1-3(173.355mm,137.647mm) on Multi-Layer And Pad IC9-4(213.741mm,133.934mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GPI2_IN Between Pad P1-4(170.603mm,137.647mm) on Multi-Layer And Pad IC9-5(213.741mm,132.664mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GPI3_IN Between Pad P1-5(167.852mm,137.647mm) on Multi-Layer And Pad IC9-6(213.741mm,131.394mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad IC9-9(223.165mm,128.854mm) on Top Layer [Unplated] And Pad U7-1(266.21mm,57.726mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +Vin Between Pad J5-1(166.345mm,13.595mm) on Multi-Layer And Pad SW3-1(181.969mm,3.251mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND1 Between Pad J5-2(166.345mm,7.595mm) on Multi-Layer And Pad J5-3(171.045mm,10.595mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND1 Between Pad J5-3(171.045mm,10.595mm) on Multi-Layer And Pad R54-1(181.305mm,6.206mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in+ Between Pad JP2-1(453.644mm,156.59mm) on Multi-Layer And Pad JP1-1(453.644mm,171.068mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net HUB_VDD Between Pad R12-1(269.81mm,386.968mm) on Top Layer And Pad JP1-2(451.104mm,171.068mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in+ Between Pad JP3-1(453.644mm,150.748mm) on Multi-Layer And Pad JP2-1(453.644mm,156.59mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net MCU_VDD Between Pad R6-1(307.656mm,204.723mm) on Top Layer And Pad JP2-2(451.104mm,156.59mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in+ Between Pad JP4-1(453.644mm,140.588mm) on Multi-Layer And Pad JP3-1(453.644mm,150.748mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_East_VDD Between Pad R42-1(376.555mm,216.85mm) on Top Layer And Pad JP3-2(451.104mm,150.748mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in+ Between Pad JP5-1(453.644mm,134.746mm) on Multi-Layer And Pad JP4-1(453.644mm,140.588mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_VDD Between Pad R34-1(358.013mm,245.806mm) on Top Layer And Pad JP4-2(451.104mm,140.588mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net FT232_VDD Between Pad R48-1(376.555mm,133.538mm) on Top Layer And Pad JP6-1(398.272mm,201.294mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VBUS_UP_Connect Between Pad R20-1(189.038mm,386.968mm) on Top Layer And Pad JP6-2(398.272mm,198.754mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetC3_2 Between Pad U1-1(164.186mm,49.378mm) on Multi-Layer And Pad L1-2(167.182mm,39.319mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetC5_2 Between Pad U2-1(132.664mm,49.124mm) on Multi-Layer And Pad L2-2(135.687mm,37.846mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net Power_Switch Between Pad P2-1(54.271mm,137.516mm) on Multi-Layer And Pad P1-1(178.858mm,137.647mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P1-15(174.752mm,140.487mm) on Multi-Layer And Pad P1-14(177.504mm,140.487mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P1-16(172mm,140.487mm) on Multi-Layer And Pad P1-15(174.752mm,140.487mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P1-17(169.249mm,140.487mm) on Multi-Layer And Pad P1-16(172mm,140.487mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P1-18(166.497mm,140.487mm) on Multi-Layer And Pad P1-17(169.249mm,140.487mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P1-19(163.745mm,140.487mm) on Multi-Layer And Pad P1-18(166.497mm,140.487mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P1-20(160.994mm,140.487mm) on Multi-Layer And Pad P1-19(163.745mm,140.487mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P1-21(158.242mm,140.487mm) on Multi-Layer And Pad P1-20(160.994mm,140.487mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P1-22(155.49mm,140.487mm) on Multi-Layer And Pad P1-21(158.242mm,140.487mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P1-23(152.739mm,140.487mm) on Multi-Layer And Pad P1-22(155.49mm,140.487mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P1-24(149.987mm,140.487mm) on Multi-Layer And Pad P1-23(152.739mm,140.487mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P1-25(147.235mm,140.487mm) on Multi-Layer And Pad P1-24(149.987mm,140.487mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P2-14(52.917mm,140.356mm) on Multi-Layer And Pad P1-25(147.235mm,140.487mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net SHILED Between Pad P1-MH2(138.811mm,138.917mm) on Multi-Layer And Pad P1-MH1(185.801mm,138.917mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net SHILED Between Pad P4-MH1(130.505mm,140.467mm) on Multi-Layer And Pad P1-MH2(138.811mm,138.917mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P2-15(50.165mm,140.356mm) on Multi-Layer And Pad P2-14(52.917mm,140.356mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P2-16(47.413mm,140.356mm) on Multi-Layer And Pad P2-15(50.165mm,140.356mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P2-17(44.662mm,140.356mm) on Multi-Layer And Pad P2-16(47.413mm,140.356mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P2-18(41.91mm,140.356mm) on Multi-Layer And Pad P2-17(44.662mm,140.356mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P2-19(39.158mm,140.356mm) on Multi-Layer And Pad P2-18(41.91mm,140.356mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P2-20(36.407mm,140.356mm) on Multi-Layer And Pad P2-19(39.158mm,140.356mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P2-21(33.655mm,140.356mm) on Multi-Layer And Pad P2-20(36.407mm,140.356mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P2-22(30.903mm,140.356mm) on Multi-Layer And Pad P2-21(33.655mm,140.356mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P2-23(28.152mm,140.356mm) on Multi-Layer And Pad P2-22(30.903mm,140.356mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P2-24(25.4mm,140.356mm) on Multi-Layer And Pad P2-23(28.152mm,140.356mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P2-25(22.648mm,140.356mm) on Multi-Layer And Pad P2-24(25.4mm,140.356mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net SHILED Between Pad P2-MH2(14.224mm,138.786mm) on Multi-Layer And Pad P2-MH1(61.214mm,138.786mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net SHILED Between Pad P2-MH1(61.214mm,138.786mm) on Multi-Layer And Pad P3-MH2(70.606mm,140.441mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net SHILED Between Pad P3-MH2(70.606mm,140.441mm) on Multi-Layer And Pad P3-MH1(95.606mm,140.441mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net SHILED Between Pad P3-MH1(95.606mm,140.441mm) on Multi-Layer And Pad P4-MH2(105.505mm,140.467mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net SHILED Between Pad PUSB1-SH2(95.42mm,5.34mm) on Multi-Layer And Pad P3-MH1(95.606mm,140.441mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net RX_232 Between Pad P4-2(120.805mm,139.197mm) on Multi-Layer And Pad U5-8(155.093mm,248.919mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net TX_232 Between Pad P4-3(118.005mm,139.197mm) on Multi-Layer And Pad U5-16(164.693mm,252.729mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_SER_232 Between Pad P4-5(112.405mm,139.197mm) on Multi-Layer And Pad U5-11(164.693mm,246.379mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SHILED Between Pad P4-MH2(105.505mm,140.467mm) on Multi-Layer And Pad P4-MH1(130.505mm,140.467mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net MainMCU_3V3 Between Pad R11-2(235.142mm,204.723mm) on Top Layer And Pad P5-1(243.078mm,199.008mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net MainMCU_3V3 Between Pad P5-1(243.078mm,199.008mm) on Multi-Layer And Pad U3-11(280.62mm,197.722mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetP5_2 Between Pad R10-2(239.46mm,204.723mm) on Top Layer And Pad P5-2(243.078mm,201.548mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net SHILED Between Pad P5-MH2(108.289mm,5.278mm) on Multi-Layer And Pad P5-MH1(155.279mm,5.278mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net SHILED Between Pad PUSB1-SH1(100.02mm,5.34mm) on Multi-Layer And Pad P5-MH2(108.289mm,5.278mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net MCU_SUP_3V3ISO Between Pad P6-2(214.503mm,214.375mm) on Multi-Layer And Pad P6-1(217.043mm,214.375mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net MCU_SUP_3V3ISO Between Pad P6-1(217.043mm,214.375mm) on Multi-Layer And Pad U6-48(237.026mm,219.337mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetP6_3 Between Pad R32-2(206.694mm,220.09mm) on Top Layer And Pad P6-3(217.043mm,216.915mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP6_4 Between Pad R33-1(209.612mm,220.09mm) on Top Layer And Pad P6-4(214.503mm,216.915mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P6-6(214.503mm,219.455mm) on Multi-Layer And Pad P6-5(217.043mm,219.455mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad P6-5(217.043mm,219.455mm) on Multi-Layer And Pad U6-47(237.526mm,219.337mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT232_VDD Between Pad U12-20(179.014mm,362.752mm) on Top Layer And Pad P9-1(186.944mm,362.711mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetC119_1 Between Pad U12-17(179.014mm,360.802mm) on Top Layer And Pad P9-3(186.944mm,367.791mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad PUSB1-5(96.42mm,5.14mm) on Top Layer And Pad U2-5(119.964mm,69.444mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net SHILED Between Pad PUSB1-SH4(98.92mm,2.54mm) on Top Layer And Pad PUSB1-SH1(100.02mm,5.34mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net SHILED Between Pad PUSB1-SH2(95.42mm,5.34mm) on Multi-Layer And Pad PUSB1-SH5(96.52mm,2.54mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SHILED Between Pad PUSB1-SH5(96.52mm,2.54mm) on Top Layer And Pad PUSB1-SH4(98.92mm,2.54mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SHILED Between Pad PUSB1-SH4(98.92mm,2.54mm) on Top Layer And Pad PUSB1-SH7(101.92mm,2.34mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net SHILED Between Pad PUSB1-SH8(93.52mm,2.34mm) on Multi-Layer And Pad PUSB1-SH5(96.52mm,2.54mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net BOOT0_MainMCU Between Pad R10-1(238.06mm,204.723mm) on Top Layer And Pad U3-94(285.29mm,204.392mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_2_in+ Between Pad R27-1(151.663mm,80.34mm) on Top Layer And Pad R1-1(151.765mm,84.404mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RES_DISP Between Pad R11-1(233.742mm,204.723mm) on Top Layer And Pad U3-14(280.62mm,196.222mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_2_in- Between Pad R1-2(151.765mm,90.204mm) on Top Layer And Pad R25-2(156.362mm,90.149mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_2_in- Between Pad R1-2(151.765mm,90.204mm) on Top Layer And Pad TP4-1(154.305mm,353.567mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetC35_1 Between Pad R13-1(254.316mm,386.968mm) on Top Layer And Pad X2-1(260.35mm,374.891mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC33_1 Between Pad R13-2(255.716mm,386.968mm) on Top Layer And Pad X2-2(260.35mm,386.091mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net HUB_3V3 Between Pad R14-1(232.091mm,386.968mm) on Top Layer And Pad R15-1(236.409mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R16-1(219.264mm,386.968mm) on Top Layer And Pad R17-1(223.455mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R17-1(223.455mm,386.968mm) on Top Layer And Pad R18-1(227.773mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBUS_DET Between Pad R22-2(164.53mm,386.968mm) on Top Layer And Pad R20-2(190.438mm,386.968mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_1_in+ Between Pad R24-1(119.736mm,80.268mm) on Top Layer And Pad R2-1(119.761mm,83.693mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_1_in- Between Pad R2-2(119.761mm,89.493mm) on Top Layer And Pad R23-2(124.384mm,89.412mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_1_in+ Between Pad R24-1(119.736mm,80.268mm) on Top Layer And Pad U2-3(140.284mm,69.444mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in- Between Pad R26-2(129.485mm,100.279mm) on Top Layer And Pad R3-1(129.485mm,94.894mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_2_in+ Between Pad R27-1(151.663mm,80.34mm) on Top Layer And Pad U1-3(171.806mm,69.698mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in+ Between Pad R3-2(135.285mm,94.894mm) on Top Layer And Pad R28-1(138.582mm,94.945mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in- Between Pad R29-2(163.089mm,101.117mm) on Top Layer And Pad R4-1(163.089mm,96.215mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in+ Between Pad R4-2(168.889mm,96.215mm) on Top Layer And Pad R30-1(171.729mm,95.961mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RESET_NOT_MCU_SUP Between Pad R31-1(230.567mm,220.09mm) on Top Layer And Pad U6-7(235.576mm,214.887mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_3_in+ Between Pad TP2-1(165.989mm,353.567mm) on Multi-Layer And Pad R31-2(231.967mm,220.09mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net BOOT0_SUPMCU Between Pad R32-1(205.294mm,220.09mm) on Top Layer And Pad U6-44(239.026mm,219.337mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net BOOT1_SUPMCU Between Pad R33-2(211.012mm,220.09mm) on Top Layer And Pad U6-20(240.526mm,210.937mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR35_2 Between Pad R35-2(358.013mm,206.82mm) on Top Layer And Pad U8-7(381.52mm,224.804mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR36_2 Between Pad R36-2(358.013mm,196.66mm) on Top Layer And Pad U8-8(382.02mm,224.804mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR37_2 Between Pad R37-2(358.374mm,191.642mm) on Multi-Layer And Pad U9-4(364.723mm,179.282mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U9-7(358.923mm,177.982mm) on Top Layer And Pad R38-1(368.574mm,173.354mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR38_2 Between Pad R38-2(358.374mm,173.354mm) on Multi-Layer And Pad U8-6(381.02mm,224.804mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR37_2 Between Pad U9-4(364.723mm,179.282mm) on Top Layer And Pad R39-1(368.574mm,169.036mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR39_2 Between Pad R39-2(358.374mm,169.036mm) on Multi-Layer And Pad U9-3(364.723mm,178.632mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT232_VDD Between Pad R40-1(358.013mm,133.538mm) on Top Layer And Pad R48-1(376.555mm,133.538mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ResetN_FT2232_West Between Pad R41-1(358.013mm,129.22mm) on Top Layer And Pad R40-2(358.013mm,134.938mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ResetN_FT2232_West Between Pad R40-2(358.013mm,134.938mm) on Top Layer And Pad U8-14(385.02mm,224.804mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in- Between Pad R4-1(163.089mm,96.215mm) on Top Layer And Pad RA?-4(208.266mm,6.953mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_East_3V3 Between Pad R42-2(376.555mm,218.25mm) on Top Layer And Pad U10-50(377.078mm,212.037mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR43_2 Between Pad R43-2(376.555mm,177.864mm) on Top Layer And Pad U10-7(382.028mm,203.087mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR44_2 Between Pad R44-2(376.555mm,173.546mm) on Top Layer And Pad U10-8(382.528mm,203.087mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_East_3V3 Between Pad U11-6(377.465mm,164.154mm) on Top Layer And Pad R45-1(387.116mm,168.528mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR45_2 Between Pad R45-2(376.916mm,168.528mm) on Multi-Layer And Pad U11-4(383.265mm,164.804mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U11-7(377.465mm,163.504mm) on Top Layer And Pad R46-1(387.116mm,158.876mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR46_2 Between Pad R46-2(376.916mm,158.876mm) on Multi-Layer And Pad U10-6(381.528mm,203.087mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR45_2 Between Pad U11-4(383.265mm,164.804mm) on Top Layer And Pad R47-1(387.116mm,154.558mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR47_2 Between Pad R47-2(376.916mm,154.558mm) on Multi-Layer And Pad U11-3(383.265mm,164.154mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT232_VDD Between Pad R48-1(376.555mm,133.538mm) on Top Layer And Pad R51-1(413.512mm,103.312mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ResetN_FT2232_East Between Pad R49-1(376.555mm,129.22mm) on Top Layer And Pad R48-2(376.555mm,134.938mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ResetN_FT2232_East Between Pad R48-2(376.555mm,134.938mm) on Top Layer And Pad U10-14(385.528mm,203.087mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR50_1 Between Pad R50-1(154.494mm,368.426mm) on Top Layer And Pad U12-14(172.014mm,359.502mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT232_VCCIO Between Pad R50-2(155.894mm,368.426mm) on Top Layer And Pad U12-4(172.014mm,366.002mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR51_2 Between Pad R52-1(413.512mm,98.994mm) on Top Layer And Pad R51-2(413.512mm,104.712mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR51_2 Between Pad U12-19(179.014mm,362.102mm) on Top Layer And Pad R51-2(413.512mm,104.712mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ON/OFF Remote1 Between Pad R54-2(181.305mm,10.406mm) on Top Layer And Pad R53-1(189.027mm,10.287mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR53_2 Between Pad R53-2(189.027mm,6.087mm) on Top Layer And Pad R55-2(210.388mm,19.016mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR53_2 Between Pad SW3-3(186.969mm,3.251mm) on Multi-Layer And Pad R53-2(189.027mm,6.087mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND1 Between Pad R54-1(181.305mm,6.206mm) on Top Layer And Pad R56-1(205.003mm,17.45mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ON/OFF Remote1 Between Pad U2-6(119.964mm,49.124mm) on Multi-Layer And Pad R54-2(181.305mm,10.406mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ON/OFF Remote2 Between Pad R56-2(205.003mm,21.65mm) on Top Layer And Pad R55-1(210.388mm,14.816mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ON/OFF Remote2 Between Pad U1-6(151.486mm,49.378mm) on Multi-Layer And Pad R56-2(205.003mm,21.65mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MainMCU_3V3 Between Pad R7-2(304.738mm,204.723mm) on Top Layer And Pad R6-2(309.056mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VDDA_MainMCU Between Pad R8-2(300.42mm,204.723mm) on Top Layer And Pad R7-1(303.338mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MainMCU_3V3 Between Pad U3-75(295.96mm,202.722mm) on Top Layer And Pad R7-2(304.738mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VREF+ Between Pad U3-20(280.62mm,193.222mm) on Top Layer And Pad R8-1(299.02mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VDDA_MainMCU Between Pad U3-21(280.62mm,192.722mm) on Top Layer And Pad R8-2(300.42mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net OSCOUT_MainMCU Between Pad R9-1(257.364mm,204.723mm) on Top Layer And Pad U3-13(280.62mm,196.722mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net OSCOUT_MainMCU Between Pad Y1-1(252.857mm,192.646mm) on Top Layer And Pad R9-1(257.364mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net OSCIN_MainMCU Between Pad Y1-2(252.857mm,203.846mm) on Top Layer And Pad R9-2(258.764mm,204.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in- Between Pad RA?-2(231.685mm,8.553mm) on Top Layer And Pad RA?-1(243.394mm,9.353mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in- Between Pad RA?-1(243.394mm,9.353mm) on Top Layer And Pad RA?-4(260.945mm,6.953mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in- Between Pad RA?-3(219.975mm,7.753mm) on Top Layer And Pad RA?-2(231.685mm,8.553mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in- Between Pad RA?-3(266.787mm,7.753mm) on Top Layer And Pad RA?-2(278.497mm,8.553mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in- Between Pad RA?-4(208.266mm,6.953mm) on Top Layer And Pad RA?-3(219.975mm,7.753mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Current_Measurement_4_in- Between Pad RA?-4(260.945mm,6.953mm) on Top Layer And Pad RA?-3(266.787mm,7.753mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +Vin Between Pad SW3-1(181.969mm,3.251mm) on Multi-Layer And Pad SW3-2(184.469mm,3.251mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U10-1(379.028mm,203.087mm) on Top Layer And Pad U10-5(381.028mm,203.087mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U10-10(383.528mm,203.087mm) on Top Layer And Pad U10-11(384.028mm,203.087mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U10-5(381.028mm,203.087mm) on Top Layer And Pad U10-10(383.528mm,203.087mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U10-11(384.028mm,203.087mm) on Top Layer And Pad U10-13(385.028mm,203.087mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCORE_1V8_East Between Pad U10-64(377.078mm,205.037mm) on Top Layer And Pad U10-12(384.528mm,203.087mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U10-13(385.028mm,203.087mm) on Top Layer And Pad U10-15(386.028mm,203.087mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U10-15(386.028mm,203.087mm) on Top Layer And Pad U10-25(388.478mm,209.037mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ADM3251_TX Between Pad U5-9(155.093mm,247.649mm) on Top Layer And Pad U10-16(386.528mm,203.087mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ADM3251_RX Between Pad U5-15(164.693mm,251.459mm) on Top Layer And Pad U10-17(388.478mm,205.037mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_East_3V3 Between Pad U10-20(388.478mm,206.537mm) on Top Layer And Pad U10-31(388.478mm,212.037mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U10-35(385.528mm,214.487mm) on Top Layer And Pad U10-25(388.478mm,209.037mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC110_1 Between Pad U10-3(380.028mm,203.087mm) on Top Layer And Pad X4-1(388.632mm,144.398mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_East_3V3 Between Pad U10-42(382.028mm,214.487mm) on Top Layer And Pad U10-31(388.478mm,212.037mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U10-47(379.528mm,214.487mm) on Top Layer And Pad U10-35(385.528mm,214.487mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U8-15(385.52mm,224.804mm) on Top Layer And Pad U10-35(385.528mm,214.487mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCORE_1V8_East Between Pad U10-49(377.078mm,212.537mm) on Top Layer And Pad U10-37(384.528mm,214.487mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_East_3V3 Between Pad U10-50(377.078mm,212.037mm) on Top Layer And Pad U10-42(382.028mm,214.487mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U10-51(377.078mm,211.537mm) on Top Layer And Pad U10-47(379.528mm,214.487mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCORE_1V8_East Between Pad U10-64(377.078mm,205.037mm) on Top Layer And Pad U10-49(377.078mm,212.537mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_East_3V3 Between Pad U10-56(377.078mm,209.037mm) on Top Layer And Pad U10-50(377.078mm,212.037mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR47_2 Between Pad U10-61(377.078mm,206.537mm) on Top Layer And Pad U11-3(383.265mm,164.154mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetU10_62 Between Pad U10-62(377.078mm,206.037mm) on Top Layer And Pad U11-2(383.265mm,163.504mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetU10_63 Between Pad U10-63(377.078mm,205.537mm) on Top Layer And Pad U11-1(383.265mm,162.854mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U11-7(377.465mm,163.504mm) on Top Layer And Pad U11-5(377.465mm,164.804mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_East_3V3 Between Pad U11-8(377.465mm,162.854mm) on Top Layer And Pad U11-6(377.465mm,164.154mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net USB_TTL_TX Between Pad U12-1(172.014mm,367.952mm) on Top Layer And Pad U3-23(280.62mm,191.722mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net USB_TTL_CTS Between Pad U12-11(172.014mm,361.452mm) on Top Layer And Pad U3-53(295.96mm,191.722mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U12-18(179.014mm,361.452mm) on Top Layer And Pad U12-21(179.014mm,363.402mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U12-21(179.014mm,363.402mm) on Top Layer And Pad U12-25(179.014mm,366.002mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U12-7(172.014mm,364.052mm) on Top Layer And Pad U12-21(179.014mm,363.402mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U12-25(179.014mm,366.002mm) on Top Layer And Pad U12-26(179.014mm,366.652mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net USB_TTL_RTS Between Pad U12-3(172.014mm,366.652mm) on Top Layer And Pad U3-54(295.96mm,192.222mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net USB_TTL_RX Between Pad U12-5(172.014mm,365.352mm) on Top Layer And Pad U3-22(280.62mm,192.222mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U3-19(280.62mm,193.722mm) on Top Layer And Pad U3-10(280.62mm,198.222mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U3-10(280.62mm,198.222mm) on Top Layer And Pad U3-99(282.79mm,204.392mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MainMCU_3V3 Between Pad U3-11(280.62mm,197.722mm) on Top Layer And Pad U3-100(282.29mm,204.392mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MainMCU_3V3 Between Pad U3-11(280.62mm,197.722mm) on Top Layer And Pad U3-27(282.79mm,189.052mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RES_DISP Between Pad U3-14(280.62mm,196.222mm) on Top Layer And Pad U3-67(295.96mm,198.722mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RES_DISP Between Pad U7-5(276.37mm,57.726mm) on Multi-Layer And Pad U3-14(280.62mm,196.222mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U3-19(280.62mm,193.722mm) on Top Layer And Pad U3-26(282.29mm,189.052mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U3-26(282.29mm,189.052mm) on Top Layer And Pad U3-49(293.79mm,189.052mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MainMCU_3V3 Between Pad U3-27(282.79mm,189.052mm) on Top Layer And Pad U3-50(294.29mm,189.052mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SCK_DISP Between Pad U7-3(271.29mm,57.726mm) on Multi-Layer And Pad U3-29(283.79mm,189.052mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MOSI_DISP Between Pad U7-4(273.83mm,57.726mm) on Multi-Layer And Pad U3-31(284.79mm,189.052mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCAP Between Pad U3-48(293.29mm,189.052mm) on Top Layer And Pad U3-73(295.96mm,201.722mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U3-49(293.79mm,189.052mm) on Top Layer And Pad U3-74(295.96mm,202.222mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MainMCU_3V3 Between Pad U3-50(294.29mm,189.052mm) on Top Layer And Pad U3-75(295.96mm,202.722mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC_DISP Between Pad U7-6(278.91mm,57.726mm) on Multi-Layer And Pad U3-68(295.96mm,199.222mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CS_DISP Between Pad U7-7(281.45mm,57.726mm) on Multi-Layer And Pad U3-69(295.96mm,199.722mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U5-10(155.093mm,246.379mm) on Top Layer And Pad U5-7(155.093mm,250.189mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RS232_VDD Between Pad U5-3(155.093mm,255.269mm) on Top Layer And Pad U5-2(155.093mm,256.539mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U5-5(155.093mm,252.729mm) on Top Layer And Pad U5-4(155.093mm,253.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U5-6(155.093mm,251.459mm) on Top Layer And Pad U5-5(155.093mm,252.729mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U5-7(155.093mm,250.189mm) on Top Layer And Pad U5-6(155.093mm,251.459mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad U6-23(242.026mm,210.937mm) on Top Layer And Pad U6-35(243.976mm,217.387mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MCU_SUP_3V3ISO Between Pad U6-24(242.526mm,210.937mm) on Top Layer And Pad U6-36(243.976mm,217.887mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad U6-47(237.526mm,219.337mm) on Top Layer And Pad U6-35(243.976mm,217.387mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MCU_SUP_3V3ISO Between Pad U6-48(237.026mm,219.337mm) on Top Layer And Pad U6-36(243.976mm,217.887mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND_ISO Between Pad U6-8(235.576mm,214.387mm) on Top Layer And Pad U6-47(237.526mm,219.337mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U8-1(378.52mm,224.804mm) on Top Layer And Pad U8-5(380.52mm,224.804mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U8-10(383.02mm,224.804mm) on Top Layer And Pad U8-11(383.52mm,224.804mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U8-5(380.52mm,224.804mm) on Top Layer And Pad U8-10(383.02mm,224.804mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U8-11(383.52mm,224.804mm) on Top Layer And Pad U8-13(384.52mm,224.804mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCORE_1V8_West Between Pad U8-64(376.57mm,226.754mm) on Top Layer And Pad U8-12(384.02mm,224.804mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U8-13(384.52mm,224.804mm) on Top Layer And Pad U8-15(385.52mm,224.804mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U8-15(385.52mm,224.804mm) on Top Layer And Pad U8-25(387.97mm,230.754mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_3V3 Between Pad U8-20(387.97mm,228.254mm) on Top Layer And Pad U8-31(387.97mm,233.754mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U8-35(385.02mm,236.204mm) on Top Layer And Pad U8-25(387.97mm,230.754mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC98_1 Between Pad X3-1(370.09mm,144.398mm) on Top Layer And Pad U8-3(379.52mm,224.804mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_3V3 Between Pad U8-42(381.52mm,236.204mm) on Top Layer And Pad U8-31(387.97mm,233.754mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U8-47(379.02mm,236.204mm) on Top Layer And Pad U8-35(385.02mm,236.204mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCORE_1V8_West Between Pad U8-49(376.57mm,234.254mm) on Top Layer And Pad U8-37(384.02mm,236.204mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_3V3 Between Pad U8-50(376.57mm,233.754mm) on Top Layer And Pad U8-42(381.52mm,236.204mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U8-51(376.57mm,233.254mm) on Top Layer And Pad U8-47(379.02mm,236.204mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCORE_1V8_West Between Pad U8-64(376.57mm,226.754mm) on Top Layer And Pad U8-49(376.57mm,234.254mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_3V3 Between Pad U8-56(376.57mm,230.754mm) on Top Layer And Pad U8-50(376.57mm,233.754mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR39_2 Between Pad U9-3(364.723mm,178.632mm) on Top Layer And Pad U8-61(376.57mm,228.254mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetU8_62 Between Pad U9-2(364.723mm,177.982mm) on Top Layer And Pad U8-62(376.57mm,227.754mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetU8_63 Between Pad U9-1(364.723mm,177.332mm) on Top Layer And Pad U8-63(376.57mm,227.254mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U9-7(358.923mm,177.982mm) on Top Layer And Pad U9-5(358.923mm,179.282mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FT2232_West_3V3 Between Pad U9-8(358.923mm,177.332mm) on Top Layer And Pad U9-6(358.923mm,178.632mm) on Top Layer 
Rule Violations :687

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad J5-1(166.345mm,13.595mm) on Multi-Layer Actual Slot Hole Width = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad J5-2(166.345mm,7.595mm) on Multi-Layer Actual Slot Hole Width = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad J5-3(171.045mm,10.595mm) on Multi-Layer Actual Slot Hole Width = 3mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad M?-1(195.529mm,5.969mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad P1-MH1(185.801mm,138.917mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad P1-MH2(138.811mm,138.917mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad P2-MH1(61.214mm,138.786mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad P2-MH2(14.224mm,138.786mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad P3-MH1(95.606mm,140.441mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad P3-MH2(70.606mm,140.441mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad P4-MH1(130.505mm,140.467mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad P4-MH2(105.505mm,140.467mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad P5-MH1(155.279mm,5.278mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad P5-MH2(108.289mm,5.278mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad U7-(262.128mm,33.426mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad U7-(262.128mm,57.226mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad U7-(285.528mm,33.426mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad U7-(285.528mm,57.226mm) on Multi-Layer Actual Hole Size = 3.2mm
Rule Violations :18

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad -1(290.206mm,11.385mm) on Top Layer And Pad -2(290.206mm,10.585mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad -2(290.206mm,10.585mm) on Top Layer And Pad -3(290.206mm,9.785mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad -3(290.206mm,9.785mm) on Top Layer And Pad -4(290.206mm,8.985mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad -5(291.606mm,8.985mm) on Top Layer And Pad -6(291.606mm,9.785mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad -6(291.606mm,9.785mm) on Top Layer And Pad -7(291.606mm,10.585mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad -7(291.606mm,10.585mm) on Top Layer And Pad -8(291.606mm,11.385mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad C13-1(275.144mm,204.723mm) on Top Layer And Pad C13-2(276.544mm,204.723mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad C14-1(266mm,204.723mm) on Top Layer And Pad C14-2(267.4mm,204.723mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad C15-1(261.682mm,204.723mm) on Top Layer And Pad C15-2(263.082mm,204.723mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad C16-1(246.696mm,204.723mm) on Top Layer And Pad C16-2(248.096mm,204.723mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad FL1-1(124.374mm,78.1mm) on Top Layer And Pad FL1-2(125.324mm,78.1mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad FL1-2(125.324mm,78.1mm) on Top Layer And Pad FL1-3(126.274mm,78.1mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad FL2-1(156.505mm,78.049mm) on Top Layer And Pad FL2-2(157.455mm,78.049mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad FL2-2(157.455mm,78.049mm) on Top Layer And Pad FL2-3(158.405mm,78.049mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad FL3-1(141.966mm,99.736mm) on Top Layer And Pad FL3-2(141.966mm,100.686mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad FL3-2(141.966mm,100.686mm) on Top Layer And Pad FL3-3(141.966mm,101.636mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad FL4-1(176.127mm,103.149mm) on Top Layer And Pad FL4-2(176.127mm,104.099mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad FL4-2(176.127mm,104.099mm) on Top Layer And Pad FL4-3(176.127mm,105.049mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad IC11-1(201.453mm,-4.864mm) on Top Layer And Pad IC11-40(202.203mm,-4.114mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-1(201.453mm,-4.864mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad IC11-10(201.453mm,-8.464mm) on Top Layer And Pad IC11-11(202.203mm,-9.214mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-10(201.453mm,-8.464mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-11(202.203mm,-9.214mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-12(202.603mm,-9.214mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-13(203.003mm,-9.214mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-14(203.403mm,-9.214mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-15(203.803mm,-9.214mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-16(204.203mm,-9.214mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-17(204.603mm,-9.214mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-18(205.003mm,-9.214mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-19(205.403mm,-9.214mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-2(201.453mm,-5.264mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad IC11-20(205.803mm,-9.214mm) on Top Layer And Pad IC11-21(206.553mm,-8.464mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-20(205.803mm,-9.214mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-21(206.553mm,-8.464mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-22(206.553mm,-8.064mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-23(206.553mm,-7.664mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-24(206.553mm,-7.264mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-25(206.553mm,-6.864mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-26(206.553mm,-6.464mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-27(206.553mm,-6.064mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-28(206.553mm,-5.664mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-29(206.553mm,-5.264mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-3(201.453mm,-5.664mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad IC11-30(206.553mm,-4.864mm) on Top Layer And Pad IC11-31(205.803mm,-4.114mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-30(206.553mm,-4.864mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-31(205.803mm,-4.114mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-32(205.403mm,-4.114mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-33(205.003mm,-4.114mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-34(204.603mm,-4.114mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-35(204.203mm,-4.114mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-36(203.803mm,-4.114mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-37(203.403mm,-4.114mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-38(203.003mm,-4.114mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-39(202.603mm,-4.114mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-4(201.453mm,-6.064mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-40(202.203mm,-4.114mm) on Top Layer And Pad IC11-41(204.003mm,-6.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-41(204.003mm,-6.664mm) on Top Layer And Pad IC11-5(201.453mm,-6.464mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-41(204.003mm,-6.664mm) on Top Layer And Pad IC11-6(201.453mm,-6.864mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-41(204.003mm,-6.664mm) on Top Layer And Pad IC11-7(201.453mm,-7.264mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-41(204.003mm,-6.664mm) on Top Layer And Pad IC11-8(201.453mm,-7.664mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC11-41(204.003mm,-6.664mm) on Top Layer And Pad IC11-9(201.453mm,-8.064mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-1(-13.189mm,135.706mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-10(-12.389mm,130.906mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-11(-11.889mm,130.906mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-12(-11.389mm,130.906mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-13(-10.889mm,130.906mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-14(-10.389mm,130.906mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-15(-9.889mm,130.906mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-16(-9.389mm,130.906mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-17(-8.889mm,130.906mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-18(-8.389mm,130.906mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-19(-7.589mm,131.706mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-2(-13.189mm,135.206mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-20(-7.589mm,132.206mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-21(-7.589mm,132.706mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-22(-7.589mm,133.206mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-23(-7.589mm,133.706mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-24(-7.589mm,134.206mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-25(-7.589mm,134.706mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-26(-7.589mm,135.206mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-27(-7.589mm,135.706mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-28(-8.389mm,136.506mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-29(-8.889mm,136.506mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-3(-13.189mm,134.706mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-30(-9.389mm,136.506mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-31(-9.889mm,136.506mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-32(-10.389mm,136.506mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-33(-10.889mm,136.506mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-34(-11.389mm,136.506mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-35(-11.889mm,136.506mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-36(-12.389mm,136.506mm) on Top Layer And Pad IC4-37(-10.389mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-37(-10.389mm,133.706mm) on Top Layer And Pad IC4-4(-13.189mm,134.206mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-37(-10.389mm,133.706mm) on Top Layer And Pad IC4-5(-13.189mm,133.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-37(-10.389mm,133.706mm) on Top Layer And Pad IC4-6(-13.189mm,133.206mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-37(-10.389mm,133.706mm) on Top Layer And Pad IC4-7(-13.189mm,132.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-37(-10.389mm,133.706mm) on Top Layer And Pad IC4-8(-13.189mm,132.206mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC4-37(-10.389mm,133.706mm) on Top Layer And Pad IC4-9(-13.189mm,131.706mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J6-1(164.429mm,239.648mm) on Top Layer And Pad J6-2(163.329mm,239.648mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J6-10(154.429mm,239.048mm) on Top Layer And Pad J6-9(155.629mm,239.648mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J6-2(163.329mm,239.648mm) on Top Layer And Pad J6-3(162.229mm,239.648mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J6-3(162.229mm,239.648mm) on Top Layer And Pad J6-4(161.129mm,239.648mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J6-4(161.129mm,239.648mm) on Top Layer And Pad J6-5(160.029mm,239.648mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J6-5(160.029mm,239.648mm) on Top Layer And Pad J6-6(158.929mm,239.648mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J6-6(158.929mm,239.648mm) on Top Layer And Pad J6-7(157.829mm,239.648mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J6-7(157.829mm,239.648mm) on Top Layer And Pad J6-8(156.729mm,239.648mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J6-8(156.729mm,239.648mm) on Top Layer And Pad J6-9(155.629mm,239.648mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.254mm) Between Pad J7-1(-21.361mm,143.51mm) on Multi-Layer And Pad J7-2(-18.821mm,143.51mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.254mm) Between Pad J7-10(-18.821mm,133.35mm) on Multi-Layer And Pad J7-9(-21.361mm,133.35mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.254mm) Between Pad J7-11(-21.361mm,130.81mm) on Multi-Layer And Pad J7-12(-18.821mm,130.81mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.254mm) Between Pad J7-13(-21.361mm,128.27mm) on Multi-Layer And Pad J7-14(-18.821mm,128.27mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.254mm) Between Pad J7-15(-21.361mm,125.73mm) on Multi-Layer And Pad J7-16(-18.821mm,125.73mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.254mm) Between Pad J7-3(-21.361mm,140.97mm) on Multi-Layer And Pad J7-4(-18.821mm,140.97mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.254mm) Between Pad J7-5(-21.361mm,138.43mm) on Multi-Layer And Pad J7-6(-18.821mm,138.43mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.254mm) Between Pad J7-7(-21.361mm,135.89mm) on Multi-Layer And Pad J7-8(-18.821mm,135.89mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad PUSB1-1(99.02mm,5.14mm) on Top Layer And Pad PUSB1-2(98.37mm,5.14mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad PUSB1-1(99.02mm,5.14mm) on Top Layer And Pad PUSB1-SH1(100.02mm,5.34mm) on Multi-Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad PUSB1-2(98.37mm,5.14mm) on Top Layer And Pad PUSB1-3(97.72mm,5.14mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad PUSB1-3(97.72mm,5.14mm) on Top Layer And Pad PUSB1-4(97.07mm,5.14mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad PUSB1-4(97.07mm,5.14mm) on Top Layer And Pad PUSB1-5(96.42mm,5.14mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad PUSB1-5(96.42mm,5.14mm) on Top Layer And Pad PUSB1-SH2(95.42mm,5.34mm) on Multi-Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PUSB1-SH4(98.92mm,2.54mm) on Top Layer And Pad PUSB1-SH5(96.52mm,2.54mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(202.398mm,9.353mm) on Top Layer And Pad RA?-2(202.398mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(208.266mm,9.353mm) on Top Layer And Pad RA?-2(208.266mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(214.108mm,9.353mm) on Top Layer And Pad RA?-2(214.108mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(219.975mm,9.353mm) on Top Layer And Pad RA?-2(219.975mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(225.817mm,9.353mm) on Top Layer And Pad RA?-2(225.817mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(231.685mm,9.353mm) on Top Layer And Pad RA?-2(231.685mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(237.527mm,9.353mm) on Top Layer And Pad RA?-2(237.527mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(243.394mm,9.353mm) on Top Layer And Pad RA?-2(243.394mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(249.236mm,9.353mm) on Top Layer And Pad RA?-2(249.236mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(255.078mm,9.353mm) on Top Layer And Pad RA?-2(255.078mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(260.945mm,9.353mm) on Top Layer And Pad RA?-2(260.945mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(266.787mm,9.353mm) on Top Layer And Pad RA?-2(266.787mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(272.655mm,9.353mm) on Top Layer And Pad RA?-2(272.655mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(278.497mm,9.353mm) on Top Layer And Pad RA?-2(278.497mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(284.364mm,9.353mm) on Top Layer And Pad RA?-2(284.364mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(320.356mm,9.353mm) on Top Layer And Pad RA?-2(320.356mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(326.223mm,9.353mm) on Top Layer And Pad RA?-2(326.223mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(332.065mm,9.353mm) on Top Layer And Pad RA?-2(332.065mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(337.933mm,9.353mm) on Top Layer And Pad RA?-2(337.933mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(343.775mm,9.353mm) on Top Layer And Pad RA?-2(343.775mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(349.642mm,9.353mm) on Top Layer And Pad RA?-2(349.642mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(355.484mm,9.353mm) on Top Layer And Pad RA?-2(355.484mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(361.326mm,9.353mm) on Top Layer And Pad RA?-2(361.326mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(367.194mm,9.353mm) on Top Layer And Pad RA?-2(367.194mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(373.036mm,9.353mm) on Top Layer And Pad RA?-2(373.036mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(378.903mm,9.353mm) on Top Layer And Pad RA?-2(378.903mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(384.745mm,9.353mm) on Top Layer And Pad RA?-2(384.745mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(390.612mm,9.353mm) on Top Layer And Pad RA?-2(390.612mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(396.454mm,9.353mm) on Top Layer And Pad RA?-2(396.454mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(402.322mm,9.353mm) on Top Layer And Pad RA?-2(402.322mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(408.164mm,9.353mm) on Top Layer And Pad RA?-2(408.164mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(202.398mm,8.553mm) on Top Layer And Pad RA?-3(202.398mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(208.266mm,8.553mm) on Top Layer And Pad RA?-3(208.266mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(214.108mm,8.553mm) on Top Layer And Pad RA?-3(214.108mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(219.975mm,8.553mm) on Top Layer And Pad RA?-3(219.975mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(225.817mm,8.553mm) on Top Layer And Pad RA?-3(225.817mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(231.685mm,8.553mm) on Top Layer And Pad RA?-3(231.685mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(237.527mm,8.553mm) on Top Layer And Pad RA?-3(237.527mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(243.394mm,8.553mm) on Top Layer And Pad RA?-3(243.394mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(249.236mm,8.553mm) on Top Layer And Pad RA?-3(249.236mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(255.078mm,8.553mm) on Top Layer And Pad RA?-3(255.078mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(260.945mm,8.553mm) on Top Layer And Pad RA?-3(260.945mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(266.787mm,8.553mm) on Top Layer And Pad RA?-3(266.787mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(272.655mm,8.553mm) on Top Layer And Pad RA?-3(272.655mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(278.497mm,8.553mm) on Top Layer And Pad RA?-3(278.497mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(284.364mm,8.553mm) on Top Layer And Pad RA?-3(284.364mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(320.356mm,8.553mm) on Top Layer And Pad RA?-3(320.356mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(326.223mm,8.553mm) on Top Layer And Pad RA?-3(326.223mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(332.065mm,8.553mm) on Top Layer And Pad RA?-3(332.065mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(337.933mm,8.553mm) on Top Layer And Pad RA?-3(337.933mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(343.775mm,8.553mm) on Top Layer And Pad RA?-3(343.775mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(349.642mm,8.553mm) on Top Layer And Pad RA?-3(349.642mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(355.484mm,8.553mm) on Top Layer And Pad RA?-3(355.484mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(361.326mm,8.553mm) on Top Layer And Pad RA?-3(361.326mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(367.194mm,8.553mm) on Top Layer And Pad RA?-3(367.194mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(373.036mm,8.553mm) on Top Layer And Pad RA?-3(373.036mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(378.903mm,8.553mm) on Top Layer And Pad RA?-3(378.903mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(384.745mm,8.553mm) on Top Layer And Pad RA?-3(384.745mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(390.612mm,8.553mm) on Top Layer And Pad RA?-3(390.612mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(396.454mm,8.553mm) on Top Layer And Pad RA?-3(396.454mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(402.322mm,8.553mm) on Top Layer And Pad RA?-3(402.322mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-2(408.164mm,8.553mm) on Top Layer And Pad RA?-3(408.164mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(202.398mm,7.753mm) on Top Layer And Pad RA?-4(202.398mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(208.266mm,7.753mm) on Top Layer And Pad RA?-4(208.266mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(214.108mm,7.753mm) on Top Layer And Pad RA?-4(214.108mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(219.975mm,7.753mm) on Top Layer And Pad RA?-4(219.975mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(225.817mm,7.753mm) on Top Layer And Pad RA?-4(225.817mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(231.685mm,7.753mm) on Top Layer And Pad RA?-4(231.685mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(237.527mm,7.753mm) on Top Layer And Pad RA?-4(237.527mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(243.394mm,7.753mm) on Top Layer And Pad RA?-4(243.394mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(249.236mm,7.753mm) on Top Layer And Pad RA?-4(249.236mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(255.078mm,7.753mm) on Top Layer And Pad RA?-4(255.078mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(260.945mm,7.753mm) on Top Layer And Pad RA?-4(260.945mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(266.787mm,7.753mm) on Top Layer And Pad RA?-4(266.787mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(272.655mm,7.753mm) on Top Layer And Pad RA?-4(272.655mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(278.497mm,7.753mm) on Top Layer And Pad RA?-4(278.497mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(284.364mm,7.753mm) on Top Layer And Pad RA?-4(284.364mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(320.356mm,7.753mm) on Top Layer And Pad RA?-4(320.356mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(326.223mm,7.753mm) on Top Layer And Pad RA?-4(326.223mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(332.065mm,7.753mm) on Top Layer And Pad RA?-4(332.065mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(337.933mm,7.753mm) on Top Layer And Pad RA?-4(337.933mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(343.775mm,7.753mm) on Top Layer And Pad RA?-4(343.775mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(349.642mm,7.753mm) on Top Layer And Pad RA?-4(349.642mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(355.484mm,7.753mm) on Top Layer And Pad RA?-4(355.484mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(361.326mm,7.753mm) on Top Layer And Pad RA?-4(361.326mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(367.194mm,7.753mm) on Top Layer And Pad RA?-4(367.194mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(373.036mm,7.753mm) on Top Layer And Pad RA?-4(373.036mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(378.903mm,7.753mm) on Top Layer And Pad RA?-4(378.903mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(384.745mm,7.753mm) on Top Layer And Pad RA?-4(384.745mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(390.612mm,7.753mm) on Top Layer And Pad RA?-4(390.612mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(396.454mm,7.753mm) on Top Layer And Pad RA?-4(396.454mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(402.322mm,7.753mm) on Top Layer And Pad RA?-4(402.322mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-3(408.164mm,7.753mm) on Top Layer And Pad RA?-4(408.164mm,6.953mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(203.798mm,6.953mm) on Top Layer And Pad RA?-6(203.798mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(209.666mm,6.953mm) on Top Layer And Pad RA?-6(209.666mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(215.508mm,6.953mm) on Top Layer And Pad RA?-6(215.508mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(221.375mm,6.953mm) on Top Layer And Pad RA?-6(221.375mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(227.217mm,6.953mm) on Top Layer And Pad RA?-6(227.217mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(233.085mm,6.953mm) on Top Layer And Pad RA?-6(233.085mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(238.927mm,6.953mm) on Top Layer And Pad RA?-6(238.927mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(244.794mm,6.953mm) on Top Layer And Pad RA?-6(244.794mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(250.636mm,6.953mm) on Top Layer And Pad RA?-6(250.636mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(256.478mm,6.953mm) on Top Layer And Pad RA?-6(256.478mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(262.345mm,6.953mm) on Top Layer And Pad RA?-6(262.345mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(268.187mm,6.953mm) on Top Layer And Pad RA?-6(268.187mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(274.055mm,6.953mm) on Top Layer And Pad RA?-6(274.055mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(279.897mm,6.953mm) on Top Layer And Pad RA?-6(279.897mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(285.764mm,6.953mm) on Top Layer And Pad RA?-6(285.764mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(321.756mm,6.953mm) on Top Layer And Pad RA?-6(321.756mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(327.623mm,6.953mm) on Top Layer And Pad RA?-6(327.623mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(333.465mm,6.953mm) on Top Layer And Pad RA?-6(333.465mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(339.333mm,6.953mm) on Top Layer And Pad RA?-6(339.333mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(345.175mm,6.953mm) on Top Layer And Pad RA?-6(345.175mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(351.042mm,6.953mm) on Top Layer And Pad RA?-6(351.042mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(356.884mm,6.953mm) on Top Layer And Pad RA?-6(356.884mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(362.726mm,6.953mm) on Top Layer And Pad RA?-6(362.726mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(368.594mm,6.953mm) on Top Layer And Pad RA?-6(368.594mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(374.436mm,6.953mm) on Top Layer And Pad RA?-6(374.436mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(380.303mm,6.953mm) on Top Layer And Pad RA?-6(380.303mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(386.145mm,6.953mm) on Top Layer And Pad RA?-6(386.145mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(392.012mm,6.953mm) on Top Layer And Pad RA?-6(392.012mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(397.854mm,6.953mm) on Top Layer And Pad RA?-6(397.854mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(403.722mm,6.953mm) on Top Layer And Pad RA?-6(403.722mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(409.564mm,6.953mm) on Top Layer And Pad RA?-6(409.564mm,7.753mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(203.798mm,7.753mm) on Top Layer And Pad RA?-7(203.798mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(209.666mm,7.753mm) on Top Layer And Pad RA?-7(209.666mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(215.508mm,7.753mm) on Top Layer And Pad RA?-7(215.508mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(221.375mm,7.753mm) on Top Layer And Pad RA?-7(221.375mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(227.217mm,7.753mm) on Top Layer And Pad RA?-7(227.217mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(233.085mm,7.753mm) on Top Layer And Pad RA?-7(233.085mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(238.927mm,7.753mm) on Top Layer And Pad RA?-7(238.927mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(244.794mm,7.753mm) on Top Layer And Pad RA?-7(244.794mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(250.636mm,7.753mm) on Top Layer And Pad RA?-7(250.636mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(256.478mm,7.753mm) on Top Layer And Pad RA?-7(256.478mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(262.345mm,7.753mm) on Top Layer And Pad RA?-7(262.345mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(268.187mm,7.753mm) on Top Layer And Pad RA?-7(268.187mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(274.055mm,7.753mm) on Top Layer And Pad RA?-7(274.055mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(279.897mm,7.753mm) on Top Layer And Pad RA?-7(279.897mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(285.764mm,7.753mm) on Top Layer And Pad RA?-7(285.764mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(321.756mm,7.753mm) on Top Layer And Pad RA?-7(321.756mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(327.623mm,7.753mm) on Top Layer And Pad RA?-7(327.623mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(333.465mm,7.753mm) on Top Layer And Pad RA?-7(333.465mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(339.333mm,7.753mm) on Top Layer And Pad RA?-7(339.333mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(345.175mm,7.753mm) on Top Layer And Pad RA?-7(345.175mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(351.042mm,7.753mm) on Top Layer And Pad RA?-7(351.042mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(356.884mm,7.753mm) on Top Layer And Pad RA?-7(356.884mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(362.726mm,7.753mm) on Top Layer And Pad RA?-7(362.726mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(368.594mm,7.753mm) on Top Layer And Pad RA?-7(368.594mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(374.436mm,7.753mm) on Top Layer And Pad RA?-7(374.436mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(380.303mm,7.753mm) on Top Layer And Pad RA?-7(380.303mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(386.145mm,7.753mm) on Top Layer And Pad RA?-7(386.145mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(392.012mm,7.753mm) on Top Layer And Pad RA?-7(392.012mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(397.854mm,7.753mm) on Top Layer And Pad RA?-7(397.854mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(403.722mm,7.753mm) on Top Layer And Pad RA?-7(403.722mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-6(409.564mm,7.753mm) on Top Layer And Pad RA?-7(409.564mm,8.553mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(203.798mm,8.553mm) on Top Layer And Pad RA?-8(203.798mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(209.666mm,8.553mm) on Top Layer And Pad RA?-8(209.666mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(215.508mm,8.553mm) on Top Layer And Pad RA?-8(215.508mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(221.375mm,8.553mm) on Top Layer And Pad RA?-8(221.375mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(227.217mm,8.553mm) on Top Layer And Pad RA?-8(227.217mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(233.085mm,8.553mm) on Top Layer And Pad RA?-8(233.085mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(238.927mm,8.553mm) on Top Layer And Pad RA?-8(238.927mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(244.794mm,8.553mm) on Top Layer And Pad RA?-8(244.794mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(250.636mm,8.553mm) on Top Layer And Pad RA?-8(250.636mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(256.478mm,8.553mm) on Top Layer And Pad RA?-8(256.478mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(262.345mm,8.553mm) on Top Layer And Pad RA?-8(262.345mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(268.187mm,8.553mm) on Top Layer And Pad RA?-8(268.187mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(274.055mm,8.553mm) on Top Layer And Pad RA?-8(274.055mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(279.897mm,8.553mm) on Top Layer And Pad RA?-8(279.897mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(285.764mm,8.553mm) on Top Layer And Pad RA?-8(285.764mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(321.756mm,8.553mm) on Top Layer And Pad RA?-8(321.756mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(327.623mm,8.553mm) on Top Layer And Pad RA?-8(327.623mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(333.465mm,8.553mm) on Top Layer And Pad RA?-8(333.465mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(339.333mm,8.553mm) on Top Layer And Pad RA?-8(339.333mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(345.175mm,8.553mm) on Top Layer And Pad RA?-8(345.175mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(351.042mm,8.553mm) on Top Layer And Pad RA?-8(351.042mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(356.884mm,8.553mm) on Top Layer And Pad RA?-8(356.884mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(362.726mm,8.553mm) on Top Layer And Pad RA?-8(362.726mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(368.594mm,8.553mm) on Top Layer And Pad RA?-8(368.594mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(374.436mm,8.553mm) on Top Layer And Pad RA?-8(374.436mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(380.303mm,8.553mm) on Top Layer And Pad RA?-8(380.303mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(386.145mm,8.553mm) on Top Layer And Pad RA?-8(386.145mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(392.012mm,8.553mm) on Top Layer And Pad RA?-8(392.012mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(397.854mm,8.553mm) on Top Layer And Pad RA?-8(397.854mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(403.722mm,8.553mm) on Top Layer And Pad RA?-8(403.722mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RA?-7(409.564mm,8.553mm) on Top Layer And Pad RA?-8(409.564mm,9.353mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-1(379.028mm,203.087mm) on Top Layer And Pad U10-2(379.528mm,203.087mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-10(383.528mm,203.087mm) on Top Layer And Pad U10-11(384.028mm,203.087mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-10(383.528mm,203.087mm) on Top Layer And Pad U10-9(383.028mm,203.087mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-11(384.028mm,203.087mm) on Top Layer And Pad U10-12(384.528mm,203.087mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-12(384.528mm,203.087mm) on Top Layer And Pad U10-13(385.028mm,203.087mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-13(385.028mm,203.087mm) on Top Layer And Pad U10-14(385.528mm,203.087mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-14(385.528mm,203.087mm) on Top Layer And Pad U10-15(386.028mm,203.087mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-15(386.028mm,203.087mm) on Top Layer And Pad U10-16(386.528mm,203.087mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-17(388.478mm,205.037mm) on Top Layer And Pad U10-18(388.478mm,205.537mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-18(388.478mm,205.537mm) on Top Layer And Pad U10-19(388.478mm,206.037mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-19(388.478mm,206.037mm) on Top Layer And Pad U10-20(388.478mm,206.537mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-2(379.528mm,203.087mm) on Top Layer And Pad U10-3(380.028mm,203.087mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-20(388.478mm,206.537mm) on Top Layer And Pad U10-21(388.478mm,207.037mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-21(388.478mm,207.037mm) on Top Layer And Pad U10-22(388.478mm,207.537mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-22(388.478mm,207.537mm) on Top Layer And Pad U10-23(388.478mm,208.037mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-23(388.478mm,208.037mm) on Top Layer And Pad U10-24(388.478mm,208.537mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-24(388.478mm,208.537mm) on Top Layer And Pad U10-25(388.478mm,209.037mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-25(388.478mm,209.037mm) on Top Layer And Pad U10-26(388.478mm,209.537mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-26(388.478mm,209.537mm) on Top Layer And Pad U10-27(388.478mm,210.037mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-27(388.478mm,210.037mm) on Top Layer And Pad U10-28(388.478mm,210.537mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-28(388.478mm,210.537mm) on Top Layer And Pad U10-29(388.478mm,211.037mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-29(388.478mm,211.037mm) on Top Layer And Pad U10-30(388.478mm,211.537mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-3(380.028mm,203.087mm) on Top Layer And Pad U10-4(380.528mm,203.087mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-30(388.478mm,211.537mm) on Top Layer And Pad U10-31(388.478mm,212.037mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-31(388.478mm,212.037mm) on Top Layer And Pad U10-32(388.478mm,212.537mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-33(386.528mm,214.487mm) on Top Layer And Pad U10-34(386.028mm,214.487mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-34(386.028mm,214.487mm) on Top Layer And Pad U10-35(385.528mm,214.487mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-35(385.528mm,214.487mm) on Top Layer And Pad U10-36(385.028mm,214.487mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-36(385.028mm,214.487mm) on Top Layer And Pad U10-37(384.528mm,214.487mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-37(384.528mm,214.487mm) on Top Layer And Pad U10-38(384.028mm,214.487mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-38(384.028mm,214.487mm) on Top Layer And Pad U10-39(383.528mm,214.487mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-39(383.528mm,214.487mm) on Top Layer And Pad U10-40(383.028mm,214.487mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-4(380.528mm,203.087mm) on Top Layer And Pad U10-5(381.028mm,203.087mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-40(383.028mm,214.487mm) on Top Layer And Pad U10-41(382.528mm,214.487mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-41(382.528mm,214.487mm) on Top Layer And Pad U10-42(382.028mm,214.487mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-42(382.028mm,214.487mm) on Top Layer And Pad U10-43(381.528mm,214.487mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-43(381.528mm,214.487mm) on Top Layer And Pad U10-44(381.028mm,214.487mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-44(381.028mm,214.487mm) on Top Layer And Pad U10-45(380.528mm,214.487mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-45(380.528mm,214.487mm) on Top Layer And Pad U10-46(380.028mm,214.487mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-46(380.028mm,214.487mm) on Top Layer And Pad U10-47(379.528mm,214.487mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-47(379.528mm,214.487mm) on Top Layer And Pad U10-48(379.028mm,214.487mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-49(377.078mm,212.537mm) on Top Layer And Pad U10-50(377.078mm,212.037mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-5(381.028mm,203.087mm) on Top Layer And Pad U10-6(381.528mm,203.087mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-50(377.078mm,212.037mm) on Top Layer And Pad U10-51(377.078mm,211.537mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-51(377.078mm,211.537mm) on Top Layer And Pad U10-52(377.078mm,211.037mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-52(377.078mm,211.037mm) on Top Layer And Pad U10-53(377.078mm,210.537mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-53(377.078mm,210.537mm) on Top Layer And Pad U10-54(377.078mm,210.037mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-54(377.078mm,210.037mm) on Top Layer And Pad U10-55(377.078mm,209.537mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-55(377.078mm,209.537mm) on Top Layer And Pad U10-56(377.078mm,209.037mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-56(377.078mm,209.037mm) on Top Layer And Pad U10-57(377.078mm,208.537mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-57(377.078mm,208.537mm) on Top Layer And Pad U10-58(377.078mm,208.037mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-58(377.078mm,208.037mm) on Top Layer And Pad U10-59(377.078mm,207.537mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-59(377.078mm,207.537mm) on Top Layer And Pad U10-60(377.078mm,207.037mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-6(381.528mm,203.087mm) on Top Layer And Pad U10-7(382.028mm,203.087mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-60(377.078mm,207.037mm) on Top Layer And Pad U10-61(377.078mm,206.537mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-61(377.078mm,206.537mm) on Top Layer And Pad U10-62(377.078mm,206.037mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-62(377.078mm,206.037mm) on Top Layer And Pad U10-63(377.078mm,205.537mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-63(377.078mm,205.537mm) on Top Layer And Pad U10-64(377.078mm,205.037mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-7(382.028mm,203.087mm) on Top Layer And Pad U10-8(382.528mm,203.087mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U10-8(382.528mm,203.087mm) on Top Layer And Pad U10-9(383.028mm,203.087mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U11-1(383.265mm,162.854mm) on Top Layer And Pad U11-2(383.265mm,163.504mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U11-2(383.265mm,163.504mm) on Top Layer And Pad U11-3(383.265mm,164.154mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U11-3(383.265mm,164.154mm) on Top Layer And Pad U11-4(383.265mm,164.804mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U11-5(377.465mm,164.804mm) on Top Layer And Pad U11-6(377.465mm,164.154mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U11-6(377.465mm,164.154mm) on Top Layer And Pad U11-7(377.465mm,163.504mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U11-7(377.465mm,163.504mm) on Top Layer And Pad U11-8(377.465mm,162.854mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-1(172.014mm,367.952mm) on Top Layer And Pad U12-2(172.014mm,367.302mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-10(172.014mm,362.102mm) on Top Layer And Pad U12-11(172.014mm,361.452mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-10(172.014mm,362.102mm) on Top Layer And Pad U12-9(172.014mm,362.752mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-11(172.014mm,361.452mm) on Top Layer And Pad U12-12(172.014mm,360.802mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-12(172.014mm,360.802mm) on Top Layer And Pad U12-13(172.014mm,360.152mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-13(172.014mm,360.152mm) on Top Layer And Pad U12-14(172.014mm,359.502mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-15(179.014mm,359.502mm) on Top Layer And Pad U12-16(179.014mm,360.152mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-16(179.014mm,360.152mm) on Top Layer And Pad U12-17(179.014mm,360.802mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-17(179.014mm,360.802mm) on Top Layer And Pad U12-18(179.014mm,361.452mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-18(179.014mm,361.452mm) on Top Layer And Pad U12-19(179.014mm,362.102mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-19(179.014mm,362.102mm) on Top Layer And Pad U12-20(179.014mm,362.752mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-2(172.014mm,367.302mm) on Top Layer And Pad U12-3(172.014mm,366.652mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-20(179.014mm,362.752mm) on Top Layer And Pad U12-21(179.014mm,363.402mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-21(179.014mm,363.402mm) on Top Layer And Pad U12-22(179.014mm,364.052mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-22(179.014mm,364.052mm) on Top Layer And Pad U12-23(179.014mm,364.702mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-23(179.014mm,364.702mm) on Top Layer And Pad U12-24(179.014mm,365.352mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-24(179.014mm,365.352mm) on Top Layer And Pad U12-25(179.014mm,366.002mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-25(179.014mm,366.002mm) on Top Layer And Pad U12-26(179.014mm,366.652mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-26(179.014mm,366.652mm) on Top Layer And Pad U12-27(179.014mm,367.302mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-27(179.014mm,367.302mm) on Top Layer And Pad U12-28(179.014mm,367.952mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-3(172.014mm,366.652mm) on Top Layer And Pad U12-4(172.014mm,366.002mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-4(172.014mm,366.002mm) on Top Layer And Pad U12-5(172.014mm,365.352mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-5(172.014mm,365.352mm) on Top Layer And Pad U12-6(172.014mm,364.702mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-6(172.014mm,364.702mm) on Top Layer And Pad U12-7(172.014mm,364.052mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-7(172.014mm,364.052mm) on Top Layer And Pad U12-8(172.014mm,363.402mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U12-8(172.014mm,363.402mm) on Top Layer And Pad U12-9(172.014mm,362.752mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-1(280.62mm,202.722mm) on Top Layer And Pad U3-2(280.62mm,202.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-10(280.62mm,198.222mm) on Top Layer And Pad U3-11(280.62mm,197.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-10(280.62mm,198.222mm) on Top Layer And Pad U3-9(280.62mm,198.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-100(282.29mm,204.392mm) on Top Layer And Pad U3-99(282.79mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-11(280.62mm,197.722mm) on Top Layer And Pad U3-12(280.62mm,197.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-12(280.62mm,197.222mm) on Top Layer And Pad U3-13(280.62mm,196.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-13(280.62mm,196.722mm) on Top Layer And Pad U3-14(280.62mm,196.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-14(280.62mm,196.222mm) on Top Layer And Pad U3-15(280.62mm,195.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-15(280.62mm,195.722mm) on Top Layer And Pad U3-16(280.62mm,195.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-16(280.62mm,195.222mm) on Top Layer And Pad U3-17(280.62mm,194.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-17(280.62mm,194.722mm) on Top Layer And Pad U3-18(280.62mm,194.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-18(280.62mm,194.222mm) on Top Layer And Pad U3-19(280.62mm,193.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-19(280.62mm,193.722mm) on Top Layer And Pad U3-20(280.62mm,193.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-2(280.62mm,202.222mm) on Top Layer And Pad U3-3(280.62mm,201.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-20(280.62mm,193.222mm) on Top Layer And Pad U3-21(280.62mm,192.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-21(280.62mm,192.722mm) on Top Layer And Pad U3-22(280.62mm,192.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-22(280.62mm,192.222mm) on Top Layer And Pad U3-23(280.62mm,191.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-23(280.62mm,191.722mm) on Top Layer And Pad U3-24(280.62mm,191.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-24(280.62mm,191.222mm) on Top Layer And Pad U3-25(280.62mm,190.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-26(282.29mm,189.052mm) on Top Layer And Pad U3-27(282.79mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-27(282.79mm,189.052mm) on Top Layer And Pad U3-28(283.29mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-28(283.29mm,189.052mm) on Top Layer And Pad U3-29(283.79mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-29(283.79mm,189.052mm) on Top Layer And Pad U3-30(284.29mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-3(280.62mm,201.722mm) on Top Layer And Pad U3-4(280.62mm,201.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-30(284.29mm,189.052mm) on Top Layer And Pad U3-31(284.79mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-31(284.79mm,189.052mm) on Top Layer And Pad U3-32(285.29mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-32(285.29mm,189.052mm) on Top Layer And Pad U3-33(285.79mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-33(285.79mm,189.052mm) on Top Layer And Pad U3-34(286.29mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-34(286.29mm,189.052mm) on Top Layer And Pad U3-35(286.79mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-35(286.79mm,189.052mm) on Top Layer And Pad U3-36(287.29mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-36(287.29mm,189.052mm) on Top Layer And Pad U3-37(287.79mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-37(287.79mm,189.052mm) on Top Layer And Pad U3-38(288.29mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-38(288.29mm,189.052mm) on Top Layer And Pad U3-39(288.79mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-39(288.79mm,189.052mm) on Top Layer And Pad U3-40(289.29mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-4(280.62mm,201.222mm) on Top Layer And Pad U3-5(280.62mm,200.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-40(289.29mm,189.052mm) on Top Layer And Pad U3-41(289.79mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-41(289.79mm,189.052mm) on Top Layer And Pad U3-42(290.29mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-42(290.29mm,189.052mm) on Top Layer And Pad U3-43(290.79mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-43(290.79mm,189.052mm) on Top Layer And Pad U3-44(291.29mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-44(291.29mm,189.052mm) on Top Layer And Pad U3-45(291.79mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-45(291.79mm,189.052mm) on Top Layer And Pad U3-46(292.29mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-46(292.29mm,189.052mm) on Top Layer And Pad U3-47(292.79mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-47(292.79mm,189.052mm) on Top Layer And Pad U3-48(293.29mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-48(293.29mm,189.052mm) on Top Layer And Pad U3-49(293.79mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-49(293.79mm,189.052mm) on Top Layer And Pad U3-50(294.29mm,189.052mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-5(280.62mm,200.722mm) on Top Layer And Pad U3-6(280.62mm,200.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-51(295.96mm,190.722mm) on Top Layer And Pad U3-52(295.96mm,191.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-52(295.96mm,191.222mm) on Top Layer And Pad U3-53(295.96mm,191.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-53(295.96mm,191.722mm) on Top Layer And Pad U3-54(295.96mm,192.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-54(295.96mm,192.222mm) on Top Layer And Pad U3-55(295.96mm,192.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-55(295.96mm,192.722mm) on Top Layer And Pad U3-56(295.96mm,193.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-56(295.96mm,193.222mm) on Top Layer And Pad U3-57(295.96mm,193.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-57(295.96mm,193.722mm) on Top Layer And Pad U3-58(295.96mm,194.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-58(295.96mm,194.222mm) on Top Layer And Pad U3-59(295.96mm,194.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-59(295.96mm,194.722mm) on Top Layer And Pad U3-60(295.96mm,195.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-6(280.62mm,200.222mm) on Top Layer And Pad U3-7(280.62mm,199.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-60(295.96mm,195.222mm) on Top Layer And Pad U3-61(295.96mm,195.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-61(295.96mm,195.722mm) on Top Layer And Pad U3-62(295.96mm,196.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-62(295.96mm,196.222mm) on Top Layer And Pad U3-63(295.96mm,196.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-63(295.96mm,196.722mm) on Top Layer And Pad U3-64(295.96mm,197.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-64(295.96mm,197.222mm) on Top Layer And Pad U3-65(295.96mm,197.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-65(295.96mm,197.722mm) on Top Layer And Pad U3-66(295.96mm,198.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-66(295.96mm,198.222mm) on Top Layer And Pad U3-67(295.96mm,198.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-67(295.96mm,198.722mm) on Top Layer And Pad U3-68(295.96mm,199.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-68(295.96mm,199.222mm) on Top Layer And Pad U3-69(295.96mm,199.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-69(295.96mm,199.722mm) on Top Layer And Pad U3-70(295.96mm,200.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-7(280.62mm,199.722mm) on Top Layer And Pad U3-8(280.62mm,199.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-70(295.96mm,200.222mm) on Top Layer And Pad U3-71(295.96mm,200.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-71(295.96mm,200.722mm) on Top Layer And Pad U3-72(295.96mm,201.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-72(295.96mm,201.222mm) on Top Layer And Pad U3-73(295.96mm,201.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-73(295.96mm,201.722mm) on Top Layer And Pad U3-74(295.96mm,202.222mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-74(295.96mm,202.222mm) on Top Layer And Pad U3-75(295.96mm,202.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-76(294.29mm,204.392mm) on Top Layer And Pad U3-77(293.79mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-77(293.79mm,204.392mm) on Top Layer And Pad U3-78(293.29mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-78(293.29mm,204.392mm) on Top Layer And Pad U3-79(292.79mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-79(292.79mm,204.392mm) on Top Layer And Pad U3-80(292.29mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-8(280.62mm,199.222mm) on Top Layer And Pad U3-9(280.62mm,198.722mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-80(292.29mm,204.392mm) on Top Layer And Pad U3-81(291.79mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-81(291.79mm,204.392mm) on Top Layer And Pad U3-82(291.29mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-82(291.29mm,204.392mm) on Top Layer And Pad U3-83(290.79mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-83(290.79mm,204.392mm) on Top Layer And Pad U3-84(290.29mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-84(290.29mm,204.392mm) on Top Layer And Pad U3-85(289.79mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-85(289.79mm,204.392mm) on Top Layer And Pad U3-86(289.29mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-86(289.29mm,204.392mm) on Top Layer And Pad U3-87(288.79mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-87(288.79mm,204.392mm) on Top Layer And Pad U3-88(288.29mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-88(288.29mm,204.392mm) on Top Layer And Pad U3-89(287.79mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-89(287.79mm,204.392mm) on Top Layer And Pad U3-90(287.29mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-90(287.29mm,204.392mm) on Top Layer And Pad U3-91(286.79mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-91(286.79mm,204.392mm) on Top Layer And Pad U3-92(286.29mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-92(286.29mm,204.392mm) on Top Layer And Pad U3-93(285.79mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-93(285.79mm,204.392mm) on Top Layer And Pad U3-94(285.29mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-94(285.29mm,204.392mm) on Top Layer And Pad U3-95(284.79mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-95(284.79mm,204.392mm) on Top Layer And Pad U3-96(284.29mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-96(284.29mm,204.392mm) on Top Layer And Pad U3-97(283.79mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-97(283.79mm,204.392mm) on Top Layer And Pad U3-98(283.29mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-98(283.29mm,204.392mm) on Top Layer And Pad U3-99(282.79mm,204.392mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-1(235.576mm,217.887mm) on Top Layer And Pad U6-2(235.576mm,217.387mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-10(235.576mm,213.387mm) on Top Layer And Pad U6-11(235.576mm,212.887mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-10(235.576mm,213.387mm) on Top Layer And Pad U6-9(235.576mm,213.887mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-11(235.576mm,212.887mm) on Top Layer And Pad U6-12(235.576mm,212.387mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-13(237.026mm,210.937mm) on Top Layer And Pad U6-14(237.526mm,210.937mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-14(237.526mm,210.937mm) on Top Layer And Pad U6-15(238.026mm,210.937mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-15(238.026mm,210.937mm) on Top Layer And Pad U6-16(238.526mm,210.937mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-16(238.526mm,210.937mm) on Top Layer And Pad U6-17(239.026mm,210.937mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-17(239.026mm,210.937mm) on Top Layer And Pad U6-18(239.526mm,210.937mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-18(239.526mm,210.937mm) on Top Layer And Pad U6-19(240.026mm,210.937mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-19(240.026mm,210.937mm) on Top Layer And Pad U6-20(240.526mm,210.937mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-2(235.576mm,217.387mm) on Top Layer And Pad U6-3(235.576mm,216.887mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-20(240.526mm,210.937mm) on Top Layer And Pad U6-21(241.026mm,210.937mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-21(241.026mm,210.937mm) on Top Layer And Pad U6-22(241.526mm,210.937mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-22(241.526mm,210.937mm) on Top Layer And Pad U6-23(242.026mm,210.937mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-23(242.026mm,210.937mm) on Top Layer And Pad U6-24(242.526mm,210.937mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-25(243.976mm,212.387mm) on Top Layer And Pad U6-26(243.976mm,212.887mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-26(243.976mm,212.887mm) on Top Layer And Pad U6-27(243.976mm,213.387mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-27(243.976mm,213.387mm) on Top Layer And Pad U6-28(243.976mm,213.887mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-28(243.976mm,213.887mm) on Top Layer And Pad U6-29(243.976mm,214.387mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-29(243.976mm,214.387mm) on Top Layer And Pad U6-30(243.976mm,214.887mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-3(235.576mm,216.887mm) on Top Layer And Pad U6-4(235.576mm,216.387mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-30(243.976mm,214.887mm) on Top Layer And Pad U6-31(243.976mm,215.387mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-31(243.976mm,215.387mm) on Top Layer And Pad U6-32(243.976mm,215.887mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-32(243.976mm,215.887mm) on Top Layer And Pad U6-33(243.976mm,216.387mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-33(243.976mm,216.387mm) on Top Layer And Pad U6-34(243.976mm,216.887mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-34(243.976mm,216.887mm) on Top Layer And Pad U6-35(243.976mm,217.387mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-35(243.976mm,217.387mm) on Top Layer And Pad U6-36(243.976mm,217.887mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-37(242.526mm,219.337mm) on Top Layer And Pad U6-38(242.026mm,219.337mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-38(242.026mm,219.337mm) on Top Layer And Pad U6-39(241.526mm,219.337mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-39(241.526mm,219.337mm) on Top Layer And Pad U6-40(241.026mm,219.337mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-4(235.576mm,216.387mm) on Top Layer And Pad U6-5(235.576mm,215.887mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-40(241.026mm,219.337mm) on Top Layer And Pad U6-41(240.526mm,219.337mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-41(240.526mm,219.337mm) on Top Layer And Pad U6-42(240.026mm,219.337mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-42(240.026mm,219.337mm) on Top Layer And Pad U6-43(239.526mm,219.337mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-43(239.526mm,219.337mm) on Top Layer And Pad U6-44(239.026mm,219.337mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-44(239.026mm,219.337mm) on Top Layer And Pad U6-45(238.526mm,219.337mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-45(238.526mm,219.337mm) on Top Layer And Pad U6-46(238.026mm,219.337mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-46(238.026mm,219.337mm) on Top Layer And Pad U6-47(237.526mm,219.337mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-47(237.526mm,219.337mm) on Top Layer And Pad U6-48(237.026mm,219.337mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-5(235.576mm,215.887mm) on Top Layer And Pad U6-6(235.576mm,215.387mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-6(235.576mm,215.387mm) on Top Layer And Pad U6-7(235.576mm,214.887mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-7(235.576mm,214.887mm) on Top Layer And Pad U6-8(235.576mm,214.387mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U6-8(235.576mm,214.387mm) on Top Layer And Pad U6-9(235.576mm,213.887mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-1(378.52mm,224.804mm) on Top Layer And Pad U8-2(379.02mm,224.804mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-10(383.02mm,224.804mm) on Top Layer And Pad U8-11(383.52mm,224.804mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-10(383.02mm,224.804mm) on Top Layer And Pad U8-9(382.52mm,224.804mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-11(383.52mm,224.804mm) on Top Layer And Pad U8-12(384.02mm,224.804mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-12(384.02mm,224.804mm) on Top Layer And Pad U8-13(384.52mm,224.804mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-13(384.52mm,224.804mm) on Top Layer And Pad U8-14(385.02mm,224.804mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-14(385.02mm,224.804mm) on Top Layer And Pad U8-15(385.52mm,224.804mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-15(385.52mm,224.804mm) on Top Layer And Pad U8-16(386.02mm,224.804mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-17(387.97mm,226.754mm) on Top Layer And Pad U8-18(387.97mm,227.254mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-18(387.97mm,227.254mm) on Top Layer And Pad U8-19(387.97mm,227.754mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-19(387.97mm,227.754mm) on Top Layer And Pad U8-20(387.97mm,228.254mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-2(379.02mm,224.804mm) on Top Layer And Pad U8-3(379.52mm,224.804mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-20(387.97mm,228.254mm) on Top Layer And Pad U8-21(387.97mm,228.754mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-21(387.97mm,228.754mm) on Top Layer And Pad U8-22(387.97mm,229.254mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-22(387.97mm,229.254mm) on Top Layer And Pad U8-23(387.97mm,229.754mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-23(387.97mm,229.754mm) on Top Layer And Pad U8-24(387.97mm,230.254mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-24(387.97mm,230.254mm) on Top Layer And Pad U8-25(387.97mm,230.754mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-25(387.97mm,230.754mm) on Top Layer And Pad U8-26(387.97mm,231.254mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-26(387.97mm,231.254mm) on Top Layer And Pad U8-27(387.97mm,231.754mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-27(387.97mm,231.754mm) on Top Layer And Pad U8-28(387.97mm,232.254mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-28(387.97mm,232.254mm) on Top Layer And Pad U8-29(387.97mm,232.754mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-29(387.97mm,232.754mm) on Top Layer And Pad U8-30(387.97mm,233.254mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-3(379.52mm,224.804mm) on Top Layer And Pad U8-4(380.02mm,224.804mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-30(387.97mm,233.254mm) on Top Layer And Pad U8-31(387.97mm,233.754mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-31(387.97mm,233.754mm) on Top Layer And Pad U8-32(387.97mm,234.254mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-33(386.02mm,236.204mm) on Top Layer And Pad U8-34(385.52mm,236.204mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-34(385.52mm,236.204mm) on Top Layer And Pad U8-35(385.02mm,236.204mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-35(385.02mm,236.204mm) on Top Layer And Pad U8-36(384.52mm,236.204mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-36(384.52mm,236.204mm) on Top Layer And Pad U8-37(384.02mm,236.204mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-37(384.02mm,236.204mm) on Top Layer And Pad U8-38(383.52mm,236.204mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-38(383.52mm,236.204mm) on Top Layer And Pad U8-39(383.02mm,236.204mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-39(383.02mm,236.204mm) on Top Layer And Pad U8-40(382.52mm,236.204mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-4(380.02mm,224.804mm) on Top Layer And Pad U8-5(380.52mm,224.804mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-40(382.52mm,236.204mm) on Top Layer And Pad U8-41(382.02mm,236.204mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-41(382.02mm,236.204mm) on Top Layer And Pad U8-42(381.52mm,236.204mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-42(381.52mm,236.204mm) on Top Layer And Pad U8-43(381.02mm,236.204mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-43(381.02mm,236.204mm) on Top Layer And Pad U8-44(380.52mm,236.204mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-44(380.52mm,236.204mm) on Top Layer And Pad U8-45(380.02mm,236.204mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-45(380.02mm,236.204mm) on Top Layer And Pad U8-46(379.52mm,236.204mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-46(379.52mm,236.204mm) on Top Layer And Pad U8-47(379.02mm,236.204mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-47(379.02mm,236.204mm) on Top Layer And Pad U8-48(378.52mm,236.204mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-49(376.57mm,234.254mm) on Top Layer And Pad U8-50(376.57mm,233.754mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-5(380.52mm,224.804mm) on Top Layer And Pad U8-6(381.02mm,224.804mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-50(376.57mm,233.754mm) on Top Layer And Pad U8-51(376.57mm,233.254mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-51(376.57mm,233.254mm) on Top Layer And Pad U8-52(376.57mm,232.754mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-52(376.57mm,232.754mm) on Top Layer And Pad U8-53(376.57mm,232.254mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-53(376.57mm,232.254mm) on Top Layer And Pad U8-54(376.57mm,231.754mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-54(376.57mm,231.754mm) on Top Layer And Pad U8-55(376.57mm,231.254mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-55(376.57mm,231.254mm) on Top Layer And Pad U8-56(376.57mm,230.754mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-56(376.57mm,230.754mm) on Top Layer And Pad U8-57(376.57mm,230.254mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-57(376.57mm,230.254mm) on Top Layer And Pad U8-58(376.57mm,229.754mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-58(376.57mm,229.754mm) on Top Layer And Pad U8-59(376.57mm,229.254mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-59(376.57mm,229.254mm) on Top Layer And Pad U8-60(376.57mm,228.754mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-6(381.02mm,224.804mm) on Top Layer And Pad U8-7(381.52mm,224.804mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-60(376.57mm,228.754mm) on Top Layer And Pad U8-61(376.57mm,228.254mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-61(376.57mm,228.254mm) on Top Layer And Pad U8-62(376.57mm,227.754mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-62(376.57mm,227.754mm) on Top Layer And Pad U8-63(376.57mm,227.254mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-63(376.57mm,227.254mm) on Top Layer And Pad U8-64(376.57mm,226.754mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-7(381.52mm,224.804mm) on Top Layer And Pad U8-8(382.02mm,224.804mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U8-8(382.02mm,224.804mm) on Top Layer And Pad U8-9(382.52mm,224.804mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U9-1(364.723mm,177.332mm) on Top Layer And Pad U9-2(364.723mm,177.982mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U9-2(364.723mm,177.982mm) on Top Layer And Pad U9-3(364.723mm,178.632mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U9-3(364.723mm,178.632mm) on Top Layer And Pad U9-4(364.723mm,179.282mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U9-5(358.923mm,179.282mm) on Top Layer And Pad U9-6(358.923mm,178.632mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U9-6(358.923mm,178.632mm) on Top Layer And Pad U9-7(358.923mm,177.982mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad U9-7(358.923mm,177.982mm) on Top Layer And Pad U9-8(358.923mm,177.332mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
Rule Violations :606

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (103.642mm,200.661mm) on Top Overlay And Pad C11-1(104.242mm,199.161mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (131.063mm,78.191mm) on Top Overlay And Pad C7-1(132.563mm,78.791mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (142.137mm,78.394mm) on Top Overlay And Pad C6-1(143.637mm,78.994mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Arc (154.305mm,353.567mm) on Top Overlay And Pad TP4-1(154.305mm,353.567mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Arc (155.193mm,258.594mm) on Top Overlay And Pad U5-1(155.093mm,257.809mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Arc (160.147mm,353.567mm) on Top Overlay And Pad TP3-1(160.147mm,353.567mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (162.584mm,80.706mm) on Top Overlay And Pad C9-1(164.084mm,81.306mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Arc (165.989mm,353.567mm) on Top Overlay And Pad TP2-1(165.989mm,353.567mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Arc (171.704mm,368.597mm) on Top Overlay And Pad U12-1(172.014mm,367.952mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Arc (171.831mm,353.567mm) on Top Overlay And Pad TP1-1(171.831mm,353.567mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (173.214mm,368.327mm) on Top Overlay And Pad U12-1(172.014mm,367.952mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (175.64mm,81.417mm) on Top Overlay And Pad C8-1(177.14mm,82.017mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (195.529mm,5.969mm) on Top Overlay And Pad M?-1(195.529mm,5.969mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (195.529mm,5.969mm) on Top Overlay And Pad M?-1(195.529mm,5.969mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (195.529mm,5.969mm) on Top Overlay And Pad M?-1(195.529mm,5.969mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (195.529mm,5.969mm) on Top Overlay And Pad M?-1(195.529mm,5.969mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (195.529mm,5.969mm) on Top Overlay And Pad M?-1(195.529mm,5.969mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (195.529mm,5.969mm) on Top Overlay And Pad M?-1(195.529mm,5.969mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (195.529mm,5.969mm) on Top Overlay And Pad M?-1(195.529mm,5.969mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (195.529mm,5.969mm) on Top Overlay And Pad M?-1(195.529mm,5.969mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (20.32mm,5.08mm) on Bottom Overlay And Pad J9-1(20.32mm,5.08mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (201.698mm,9.753mm) on Top Overlay And Pad RA?-1(202.398mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (207.566mm,9.753mm) on Top Overlay And Pad RA?-1(208.266mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (213.408mm,9.753mm) on Top Overlay And Pad RA?-1(214.108mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (219.275mm,9.753mm) on Top Overlay And Pad RA?-1(219.975mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (225.117mm,9.753mm) on Top Overlay And Pad RA?-1(225.817mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (230.985mm,9.753mm) on Top Overlay And Pad RA?-1(231.685mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Arc (235.676mm,218.437mm) on Top Overlay And Pad U6-1(235.576mm,217.887mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (236.827mm,9.753mm) on Top Overlay And Pad RA?-1(237.527mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (242.694mm,9.753mm) on Top Overlay And Pad RA?-1(243.394mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (248.536mm,9.753mm) on Top Overlay And Pad RA?-1(249.236mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (254.378mm,9.753mm) on Top Overlay And Pad RA?-1(255.078mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (260.245mm,9.753mm) on Top Overlay And Pad RA?-1(260.945mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.254mm) Between Arc (264.68mm,56.026mm) on Top Overlay And Pad U7-(262.128mm,57.226mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (266.087mm,9.753mm) on Top Overlay And Pad RA?-1(266.787mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (271.955mm,9.753mm) on Top Overlay And Pad RA?-1(272.655mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (277.797mm,9.753mm) on Top Overlay And Pad RA?-1(278.497mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (283.664mm,9.753mm) on Top Overlay And Pad RA?-1(284.364mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (289.506mm,11.785mm) on Top Overlay And Pad -1(290.206mm,11.385mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (319.656mm,9.753mm) on Top Overlay And Pad RA?-1(320.356mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (325.523mm,9.753mm) on Top Overlay And Pad RA?-1(326.223mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (33.02mm,5.08mm) on Top Overlay And Pad J10-1(33.02mm,5.08mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (331.365mm,9.753mm) on Top Overlay And Pad RA?-1(332.065mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (337.233mm,9.753mm) on Top Overlay And Pad RA?-1(337.933mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (343.075mm,9.753mm) on Top Overlay And Pad RA?-1(343.775mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (348.942mm,9.753mm) on Top Overlay And Pad RA?-1(349.642mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (354.784mm,9.753mm) on Top Overlay And Pad RA?-1(355.484mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (360.626mm,9.753mm) on Top Overlay And Pad RA?-1(361.326mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (364.723mm,176.707mm) on Top Overlay And Pad U9-1(364.723mm,177.332mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (366.494mm,9.753mm) on Top Overlay And Pad RA?-1(367.194mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (372.336mm,9.753mm) on Top Overlay And Pad RA?-1(373.036mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (378.203mm,9.753mm) on Top Overlay And Pad RA?-1(378.903mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (383.265mm,162.229mm) on Top Overlay And Pad U11-1(383.265mm,162.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (384.045mm,9.753mm) on Top Overlay And Pad RA?-1(384.745mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (389.912mm,9.753mm) on Top Overlay And Pad RA?-1(390.612mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (395.754mm,9.753mm) on Top Overlay And Pad RA?-1(396.454mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (401.622mm,9.753mm) on Top Overlay And Pad RA?-1(402.322mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (407.464mm,9.753mm) on Top Overlay And Pad RA?-1(408.164mm,9.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (48.26mm,5.08mm) on Bottom Overlay And Pad J11-1(48.26mm,5.08mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (63.5mm,5.08mm) on Top Overlay And Pad J4-1(63.5mm,5.08mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (7.62mm,5.08mm) on Top Overlay And Pad J8-1(7.62mm,5.08mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (78.74mm,5.08mm) on Bottom Overlay And Pad J3-1(78.74mm,5.08mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Arc (96.02mm,6.14mm) on Top Overlay And Pad PUSB1-5(96.42mm,5.14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.022mm < 0.254mm) Between Arc (96.02mm,6.14mm) on Top Overlay And Pad PUSB1-SH2(95.42mm,5.34mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.022mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (97.038mm,200.661mm) on Top Overlay And Pad C10-1(97.638mm,199.161mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad -1(290.206mm,11.385mm) on Top Layer And Track (289.906mm,10.985mm)(291.906mm,10.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad -1(290.206mm,11.385mm) on Top Layer And Track (289.906mm,11.685mm)(289.906mm,11.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad -1(290.206mm,11.385mm) on Top Layer And Track (289.906mm,11.885mm)(291.906mm,11.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad -2(290.206mm,10.585mm) on Top Layer And Track (289.906mm,10.185mm)(291.906mm,10.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad -2(290.206mm,10.585mm) on Top Layer And Track (289.906mm,10.985mm)(291.906mm,10.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad -3(290.206mm,9.785mm) on Top Layer And Track (289.906mm,10.185mm)(291.906mm,10.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad -3(290.206mm,9.785mm) on Top Layer And Track (289.906mm,9.385mm)(291.906mm,9.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad -4(290.206mm,8.985mm) on Top Layer And Track (289.906mm,8.485mm)(289.906mm,8.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad -4(290.206mm,8.985mm) on Top Layer And Track (289.906mm,8.485mm)(291.906mm,8.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad -4(290.206mm,8.985mm) on Top Layer And Track (289.906mm,9.385mm)(291.906mm,9.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad -5(291.606mm,8.985mm) on Top Layer And Track (289.906mm,8.485mm)(291.906mm,8.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad -5(291.606mm,8.985mm) on Top Layer And Track (289.906mm,9.385mm)(291.906mm,9.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad -5(291.606mm,8.985mm) on Top Layer And Track (291.906mm,8.485mm)(291.906mm,8.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad -6(291.606mm,9.785mm) on Top Layer And Track (289.906mm,10.185mm)(291.906mm,10.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad -6(291.606mm,9.785mm) on Top Layer And Track (289.906mm,9.385mm)(291.906mm,9.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad -7(291.606mm,10.585mm) on Top Layer And Track (289.906mm,10.185mm)(291.906mm,10.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad -7(291.606mm,10.585mm) on Top Layer And Track (289.906mm,10.985mm)(291.906mm,10.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad -8(291.606mm,11.385mm) on Top Layer And Track (289.906mm,10.985mm)(291.906mm,10.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad -8(291.606mm,11.385mm) on Top Layer And Track (289.906mm,11.885mm)(291.906mm,11.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad -8(291.606mm,11.385mm) on Top Layer And Track (291.906mm,11.685mm)(291.906mm,11.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C100-1(358.013mm,103.312mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C100-1(358.013mm,103.312mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C100-1(358.013mm,103.312mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C100-1(358.013mm,103.312mm) on Top Layer And Text "C99" (357.556mm,101.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C100-2(358.013mm,104.712mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C100-2(358.013mm,104.712mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C100-2(358.013mm,104.712mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C10-1(97.638mm,199.161mm) on Top Layer And Track (96.538mm,198.161mm)(96.538mm,200.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C10-1(97.638mm,199.161mm) on Top Layer And Track (96.538mm,198.161mm)(96.938mm,197.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C10-1(97.638mm,199.161mm) on Top Layer And Track (96.538mm,200.161mm)(96.888mm,200.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C10-1(97.638mm,199.161mm) on Top Layer And Track (97.438mm,197.761mm)(101.038mm,197.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(97.638mm,199.161mm) on Top Layer And Track (97.438mm,197.761mm)(97.438mm,197.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(97.638mm,199.161mm) on Top Layer And Track (97.438mm,200.461mm)(97.438mm,200.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C10-1(97.638mm,199.161mm) on Top Layer And Track (97.438mm,200.561mm)(101.038mm,200.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C101-1(358.013mm,107.63mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C101-1(358.013mm,107.63mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C101-1(358.013mm,107.63mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C101-1(358.013mm,107.63mm) on Top Layer And Text "C100" (357.556mm,106.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C101-2(358.013mm,109.03mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C101-2(358.013mm,109.03mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C101-2(358.013mm,109.03mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(100.838mm,199.161mm) on Top Layer And Track (101.038mm,197.761mm)(101.038mm,197.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(100.838mm,199.161mm) on Top Layer And Track (101.038mm,200.461mm)(101.038mm,200.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C10-2(100.838mm,199.161mm) on Top Layer And Track (97.438mm,197.761mm)(101.038mm,197.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C10-2(100.838mm,199.161mm) on Top Layer And Track (97.438mm,200.561mm)(101.038mm,200.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C102-1(358.013mm,111.948mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C102-1(358.013mm,111.948mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C102-1(358.013mm,111.948mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C102-1(358.013mm,111.948mm) on Top Layer And Text "C101" (357.556mm,110.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C102-2(358.013mm,113.348mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C102-2(358.013mm,113.348mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C102-2(358.013mm,113.348mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C103-1(358.013mm,116.266mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C103-1(358.013mm,116.266mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C103-1(358.013mm,116.266mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C103-1(358.013mm,116.266mm) on Top Layer And Text "C102" (357.556mm,114.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C103-2(358.013mm,117.666mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C103-2(358.013mm,117.666mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C103-2(358.013mm,117.666mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C104-1(358.013mm,120.584mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C104-1(358.013mm,120.584mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C104-1(358.013mm,120.584mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C104-1(358.013mm,120.584mm) on Top Layer And Text "C103" (357.556mm,119.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C104-2(358.013mm,121.984mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C104-2(358.013mm,121.984mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C104-2(358.013mm,121.984mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C105-1(358.013mm,124.902mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C105-1(358.013mm,124.902mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C105-1(358.013mm,124.902mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C105-1(358.013mm,124.902mm) on Top Layer And Text "C104" (357.556mm,123.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C105-2(358.013mm,126.302mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C105-2(358.013mm,126.302mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C105-2(358.013mm,126.302mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C106-1(379.379mm,198.5mm) on Top Layer And Text "C108" (376.098mm,196.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C106-1(379.379mm,198.5mm) on Top Layer And Track (378.579mm,197.6mm)(379.779mm,197.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C106-1(379.379mm,198.5mm) on Top Layer And Track (378.579mm,199.4mm)(379.779mm,199.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C106-1(379.379mm,198.5mm) on Top Layer And Track (379.779mm,197.6mm)(379.779mm,197.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C106-1(379.379mm,198.5mm) on Top Layer And Track (379.779mm,197.6mm)(380.079mm,197.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C106-1(379.379mm,198.5mm) on Top Layer And Track (379.779mm,199.2mm)(379.779mm,199.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C106-1(379.379mm,198.5mm) on Top Layer And Track (379.779mm,199.4mm)(380.079mm,199.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C106-1(379.379mm,198.5mm) on Top Layer And Track (380.079mm,197.6mm)(380.479mm,198mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C106-1(379.379mm,198.5mm) on Top Layer And Track (380.079mm,199.4mm)(380.479mm,199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C106-1(379.379mm,198.5mm) on Top Layer And Track (380.479mm,198mm)(380.479mm,199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C106-2(376.779mm,198.5mm) on Top Layer And Text "C108" (376.098mm,196.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C106-2(376.779mm,198.5mm) on Top Layer And Track (376.379mm,197.6mm)(376.379mm,197.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C106-2(376.779mm,198.5mm) on Top Layer And Track (376.379mm,197.6mm)(377.579mm,197.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C106-2(376.779mm,198.5mm) on Top Layer And Track (376.379mm,199.2mm)(376.379mm,199.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C106-2(376.779mm,198.5mm) on Top Layer And Track (376.379mm,199.4mm)(377.579mm,199.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C107-1(376.555mm,189.545mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C107-1(376.555mm,189.545mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C107-1(376.555mm,189.545mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C107-1(376.555mm,189.545mm) on Top Layer And Text "D10" (376.098mm,188.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C107-2(376.555mm,190.945mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C107-2(376.555mm,190.945mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C107-2(376.555mm,190.945mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C108-1(376.555mm,193.863mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C108-1(376.555mm,193.863mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C108-1(376.555mm,193.863mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C108-1(376.555mm,193.863mm) on Top Layer And Text "C107" (376.098mm,192.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C108-2(376.555mm,195.263mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C108-2(376.555mm,195.263mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C108-2(376.555mm,195.263mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C109-1(376.809mm,148.986mm) on Top Layer And Text "X4" (376.072mm,147.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C109-1(376.809mm,148.986mm) on Top Layer And Track (376.009mm,148.286mm)(376.009mm,149.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C109-1(376.809mm,148.986mm) on Top Layer And Track (376.009mm,148.286mm)(377.609mm,148.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C109-1(376.809mm,148.986mm) on Top Layer And Track (377.609mm,148.286mm)(377.609mm,149.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C109-2(376.809mm,150.986mm) on Top Layer And Track (376.009mm,150.186mm)(376.009mm,151.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C109-2(376.809mm,150.986mm) on Top Layer And Track (376.009mm,151.686mm)(377.609mm,151.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C109-2(376.809mm,150.986mm) on Top Layer And Track (377.609mm,150.186mm)(377.609mm,151.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(247.077mm,348.106mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(247.077mm,348.106mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(247.077mm,348.106mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C110-1(376.809mm,137.937mm) on Top Layer And Text "R48" (376.098mm,136.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C110-1(376.809mm,137.937mm) on Top Layer And Track (376.009mm,137.237mm)(376.009mm,138.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C110-1(376.809mm,137.937mm) on Top Layer And Track (376.009mm,137.237mm)(377.609mm,137.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C110-1(376.809mm,137.937mm) on Top Layer And Track (377.609mm,137.237mm)(377.609mm,138.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C110-2(376.809mm,139.937mm) on Top Layer And Track (376.009mm,139.137mm)(376.009mm,140.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C110-2(376.809mm,139.937mm) on Top Layer And Track (376.009mm,140.637mm)(377.609mm,140.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C110-2(376.809mm,139.937mm) on Top Layer And Track (377.609mm,139.137mm)(377.609mm,140.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(104.242mm,199.161mm) on Top Layer And Track (103.142mm,198.161mm)(103.142mm,200.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C11-1(104.242mm,199.161mm) on Top Layer And Track (103.142mm,198.161mm)(103.542mm,197.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C11-1(104.242mm,199.161mm) on Top Layer And Track (103.142mm,200.161mm)(103.492mm,200.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(104.242mm,199.161mm) on Top Layer And Track (104.042mm,197.761mm)(104.042mm,197.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(104.242mm,199.161mm) on Top Layer And Track (104.042mm,197.761mm)(107.642mm,197.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(104.242mm,199.161mm) on Top Layer And Track (104.042mm,200.461mm)(104.042mm,200.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(104.242mm,199.161mm) on Top Layer And Track (104.042mm,200.561mm)(107.642mm,200.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C111-1(376.555mm,98.994mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C111-1(376.555mm,98.994mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C111-1(376.555mm,98.994mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C111-2(376.555mm,100.394mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C111-2(376.555mm,100.394mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C111-2(376.555mm,100.394mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(107.442mm,199.161mm) on Top Layer And Track (104.042mm,197.761mm)(107.642mm,197.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(107.442mm,199.161mm) on Top Layer And Track (104.042mm,200.561mm)(107.642mm,200.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-2(107.442mm,199.161mm) on Top Layer And Track (107.642mm,197.761mm)(107.642mm,197.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-2(107.442mm,199.161mm) on Top Layer And Track (107.642mm,200.461mm)(107.642mm,200.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C112-1(376.555mm,103.312mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C112-1(376.555mm,103.312mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C112-1(376.555mm,103.312mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C112-1(376.555mm,103.312mm) on Top Layer And Text "C111" (376.098mm,101.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C112-2(376.555mm,104.712mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C112-2(376.555mm,104.712mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C112-2(376.555mm,104.712mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C113-1(376.555mm,107.63mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C113-1(376.555mm,107.63mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C113-1(376.555mm,107.63mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C113-1(376.555mm,107.63mm) on Top Layer And Text "C112" (376.098mm,106.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C113-2(376.555mm,109.03mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C113-2(376.555mm,109.03mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C113-2(376.555mm,109.03mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C114-1(376.555mm,111.948mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C114-1(376.555mm,111.948mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C114-1(376.555mm,111.948mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C114-1(376.555mm,111.948mm) on Top Layer And Text "C113" (376.098mm,110.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C114-2(376.555mm,113.348mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C114-2(376.555mm,113.348mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C114-2(376.555mm,113.348mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C115-1(376.555mm,116.266mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C115-1(376.555mm,116.266mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C115-1(376.555mm,116.266mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C115-1(376.555mm,116.266mm) on Top Layer And Text "C114" (376.098mm,114.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C115-2(376.555mm,117.666mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C115-2(376.555mm,117.666mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C115-2(376.555mm,117.666mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C116-1(376.555mm,120.584mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C116-1(376.555mm,120.584mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C116-1(376.555mm,120.584mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C116-1(376.555mm,120.584mm) on Top Layer And Text "C115" (376.098mm,119.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C116-2(376.555mm,121.984mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C116-2(376.555mm,121.984mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C116-2(376.555mm,121.984mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C117-1(376.555mm,124.902mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C117-1(376.555mm,124.902mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C117-1(376.555mm,124.902mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C117-1(376.555mm,124.902mm) on Top Layer And Text "C116" (376.098mm,123.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C117-2(376.555mm,126.302mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C117-2(376.555mm,126.302mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C117-2(376.555mm,126.302mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C118-1(181.926mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C118-1(181.926mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C118-1(181.926mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C118-2(183.326mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C118-2(183.326mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C118-2(183.326mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C119-1(167.448mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C119-1(167.448mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C119-1(167.448mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C119-2(168.848mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C119-2(168.848mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C119-2(168.848mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(248.477mm,348.106mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(248.477mm,348.106mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(248.477mm,348.106mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C120-1(163.322mm,365.602mm) on Top Layer And Track (162.422mm,364.902mm)(162.422mm,365.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C120-1(163.322mm,365.602mm) on Top Layer And Track (162.422mm,364.902mm)(162.822mm,364.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C120-1(163.322mm,365.602mm) on Top Layer And Track (162.422mm,365.202mm)(162.422mm,366.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C120-1(163.322mm,365.602mm) on Top Layer And Track (162.422mm,365.202mm)(162.622mm,365.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C120-1(163.322mm,365.602mm) on Top Layer And Track (162.822mm,364.502mm)(163.822mm,364.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C120-1(163.322mm,365.602mm) on Top Layer And Track (163.822mm,364.502mm)(164.222mm,364.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C120-1(163.322mm,365.602mm) on Top Layer And Track (164.022mm,365.202mm)(164.222mm,365.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C120-1(163.322mm,365.602mm) on Top Layer And Track (164.222mm,364.902mm)(164.222mm,365.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C120-1(163.322mm,365.602mm) on Top Layer And Track (164.222mm,365.202mm)(164.222mm,366.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C120-2(163.322mm,368.202mm) on Top Layer And Track (162.422mm,367.402mm)(162.422mm,368.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C120-2(163.322mm,368.202mm) on Top Layer And Track (162.422mm,368.602mm)(162.622mm,368.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C120-2(163.322mm,368.202mm) on Top Layer And Track (164.022mm,368.602mm)(164.222mm,368.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C120-2(163.322mm,368.202mm) on Top Layer And Track (164.222mm,367.402mm)(164.222mm,368.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-1(450.342mm,165.923mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-1(450.342mm,165.923mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-1(450.342mm,165.923mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-1(450.342mm,165.923mm) on Top Layer And Text "R5" (449.885mm,164.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C121-1(158.812mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C121-1(158.812mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C121-1(158.812mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C121-2(160.212mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C121-2(160.212mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C121-2(160.212mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-2(450.342mm,167.323mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-2(450.342mm,167.323mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-2(450.342mm,167.323mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad C13-1(275.144mm,204.723mm) on Top Layer And Track (274.519mm,204.323mm)(274.519mm,205.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad C13-1(275.144mm,204.723mm) on Top Layer And Track (274.544mm,204.123mm)(274.544mm,204.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-1(275.144mm,204.723mm) on Top Layer And Track (274.544mm,204.123mm)(275.644mm,204.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C13-1(275.144mm,204.723mm) on Top Layer And Track (274.544mm,205.123mm)(274.544mm,205.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-1(275.144mm,204.723mm) on Top Layer And Track (274.544mm,205.323mm)(275.644mm,205.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-2(276.544mm,204.723mm) on Top Layer And Track (276.044mm,204.123mm)(277.144mm,204.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-2(276.544mm,204.723mm) on Top Layer And Track (276.044mm,205.323mm)(277.144mm,205.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C13-2(276.544mm,204.723mm) on Top Layer And Track (277.144mm,204.123mm)(277.144mm,204.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C13-2(276.544mm,204.723mm) on Top Layer And Track (277.144mm,205.123mm)(277.144mm,205.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad C13-2(276.544mm,204.723mm) on Top Layer And Track (277.169mm,204.323mm)(277.169mm,205.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad C14-1(266mm,204.723mm) on Top Layer And Track (265.375mm,204.323mm)(265.375mm,205.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad C14-1(266mm,204.723mm) on Top Layer And Track (265.4mm,204.123mm)(265.4mm,204.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-1(266mm,204.723mm) on Top Layer And Track (265.4mm,204.123mm)(266.5mm,204.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C14-1(266mm,204.723mm) on Top Layer And Track (265.4mm,205.123mm)(265.4mm,205.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-1(266mm,204.723mm) on Top Layer And Track (265.4mm,205.323mm)(266.5mm,205.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(267.4mm,204.723mm) on Top Layer And Track (266.9mm,204.123mm)(268mm,204.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(267.4mm,204.723mm) on Top Layer And Track (266.9mm,205.323mm)(268mm,205.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad C14-2(267.4mm,204.723mm) on Top Layer And Track (268.025mm,204.323mm)(268.025mm,205.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C14-2(267.4mm,204.723mm) on Top Layer And Track (268mm,204.123mm)(268mm,204.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C14-2(267.4mm,204.723mm) on Top Layer And Track (268mm,205.123mm)(268mm,205.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad C15-1(261.682mm,204.723mm) on Top Layer And Track (261.057mm,204.323mm)(261.057mm,205.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad C15-1(261.682mm,204.723mm) on Top Layer And Track (261.082mm,204.123mm)(261.082mm,204.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(261.682mm,204.723mm) on Top Layer And Track (261.082mm,204.123mm)(262.182mm,204.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C15-1(261.682mm,204.723mm) on Top Layer And Track (261.082mm,205.123mm)(261.082mm,205.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(261.682mm,204.723mm) on Top Layer And Track (261.082mm,205.323mm)(262.182mm,205.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(263.082mm,204.723mm) on Top Layer And Track (262.582mm,204.123mm)(263.682mm,204.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(263.082mm,204.723mm) on Top Layer And Track (262.582mm,205.323mm)(263.682mm,205.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C15-2(263.082mm,204.723mm) on Top Layer And Track (263.682mm,204.123mm)(263.682mm,204.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C15-2(263.082mm,204.723mm) on Top Layer And Track (263.682mm,205.123mm)(263.682mm,205.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad C15-2(263.082mm,204.723mm) on Top Layer And Track (263.707mm,204.323mm)(263.707mm,205.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad C16-1(246.696mm,204.723mm) on Top Layer And Track (246.071mm,204.323mm)(246.071mm,205.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad C16-1(246.696mm,204.723mm) on Top Layer And Track (246.096mm,204.123mm)(246.096mm,204.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(246.696mm,204.723mm) on Top Layer And Track (246.096mm,204.123mm)(247.196mm,204.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C16-1(246.696mm,204.723mm) on Top Layer And Track (246.096mm,205.123mm)(246.096mm,205.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(246.696mm,204.723mm) on Top Layer And Track (246.096mm,205.323mm)(247.196mm,205.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(248.096mm,204.723mm) on Top Layer And Track (247.596mm,204.123mm)(248.696mm,204.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(248.096mm,204.723mm) on Top Layer And Track (247.596mm,205.323mm)(248.696mm,205.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C16-2(248.096mm,204.723mm) on Top Layer And Track (248.696mm,204.123mm)(248.696mm,204.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C16-2(248.096mm,204.723mm) on Top Layer And Track (248.696mm,205.123mm)(248.696mm,205.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad C16-2(248.096mm,204.723mm) on Top Layer And Track (248.721mm,204.323mm)(248.721mm,205.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(160.417mm,204.469mm) on Top Layer And Track (159.717mm,203.669mm)(159.717mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(160.417mm,204.469mm) on Top Layer And Track (159.717mm,203.669mm)(161.217mm,203.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(160.417mm,204.469mm) on Top Layer And Track (159.717mm,205.269mm)(161.217mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(162.417mm,204.469mm) on Top Layer And Track (161.617mm,203.669mm)(163.117mm,203.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(162.417mm,204.469mm) on Top Layer And Track (161.617mm,205.269mm)(163.117mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(162.417mm,204.469mm) on Top Layer And Track (163.117mm,203.669mm)(163.117mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(165.243mm,204.469mm) on Top Layer And Track (164.543mm,203.669mm)(164.543mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(165.243mm,204.469mm) on Top Layer And Track (164.543mm,203.669mm)(166.043mm,203.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(165.243mm,204.469mm) on Top Layer And Track (164.543mm,205.269mm)(166.043mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(167.243mm,204.469mm) on Top Layer And Track (166.443mm,203.669mm)(167.943mm,203.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(167.243mm,204.469mm) on Top Layer And Track (166.443mm,205.269mm)(167.943mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(167.243mm,204.469mm) on Top Layer And Track (167.943mm,203.669mm)(167.943mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(169.988mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(169.988mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(169.988mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(171.388mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(171.388mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(171.388mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(174.387mm,204.469mm) on Top Layer And Track (173.687mm,203.669mm)(173.687mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(174.387mm,204.469mm) on Top Layer And Track (173.687mm,203.669mm)(175.187mm,203.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(174.387mm,204.469mm) on Top Layer And Track (173.687mm,205.269mm)(175.187mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(176.387mm,204.469mm) on Top Layer And Track (175.587mm,203.669mm)(177.087mm,203.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(176.387mm,204.469mm) on Top Layer And Track (175.587mm,205.269mm)(177.087mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(176.387mm,204.469mm) on Top Layer And Track (177.087mm,203.669mm)(177.087mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-1(179.259mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-1(179.259mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-1(179.259mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-2(180.659mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-2(180.659mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-2(180.659mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(183.658mm,204.469mm) on Top Layer And Track (182.958mm,203.669mm)(182.958mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(183.658mm,204.469mm) on Top Layer And Track (182.958mm,203.669mm)(184.458mm,203.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(183.658mm,204.469mm) on Top Layer And Track (182.958mm,205.269mm)(184.458mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(185.658mm,204.469mm) on Top Layer And Track (184.858mm,203.669mm)(186.358mm,203.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(185.658mm,204.469mm) on Top Layer And Track (184.858mm,205.269mm)(186.358mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(185.658mm,204.469mm) on Top Layer And Track (186.358mm,203.669mm)(186.358mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-1(188.403mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-1(188.403mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-1(188.403mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-2(189.803mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-2(189.803mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-2(189.803mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-1(192.802mm,204.469mm) on Top Layer And Track (192.102mm,203.669mm)(192.102mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-1(192.802mm,204.469mm) on Top Layer And Track (192.102mm,203.669mm)(193.602mm,203.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-1(192.802mm,204.469mm) on Top Layer And Track (192.102mm,205.269mm)(193.602mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-2(194.802mm,204.469mm) on Top Layer And Track (194.002mm,203.669mm)(195.502mm,203.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-2(194.802mm,204.469mm) on Top Layer And Track (194.002mm,205.269mm)(195.502mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-2(194.802mm,204.469mm) on Top Layer And Track (195.502mm,203.669mm)(195.502mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-1(197.547mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-1(197.547mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-1(197.547mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-2(198.947mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-2(198.947mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-2(198.947mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-1(201.946mm,204.469mm) on Top Layer And Track (201.246mm,203.669mm)(201.246mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-1(201.946mm,204.469mm) on Top Layer And Track (201.246mm,203.669mm)(202.746mm,203.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-1(201.946mm,204.469mm) on Top Layer And Track (201.246mm,205.269mm)(202.746mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-2(203.946mm,204.469mm) on Top Layer And Track (203.146mm,203.669mm)(204.646mm,203.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-2(203.946mm,204.469mm) on Top Layer And Track (203.146mm,205.269mm)(204.646mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-2(203.946mm,204.469mm) on Top Layer And Track (204.646mm,203.669mm)(204.646mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-1(206.818mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-1(206.818mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-1(206.818mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-2(208.218mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-2(208.218mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-2(208.218mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-1(211.217mm,204.469mm) on Top Layer And Track (210.517mm,203.669mm)(210.517mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-1(211.217mm,204.469mm) on Top Layer And Track (210.517mm,203.669mm)(212.017mm,203.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-1(211.217mm,204.469mm) on Top Layer And Track (210.517mm,205.269mm)(212.017mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-2(213.217mm,204.469mm) on Top Layer And Track (212.417mm,203.669mm)(213.917mm,203.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-2(213.217mm,204.469mm) on Top Layer And Track (212.417mm,205.269mm)(213.917mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-2(213.217mm,204.469mm) on Top Layer And Track (213.917mm,203.669mm)(213.917mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(215.962mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(215.962mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(215.962mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-2(217.362mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-2(217.362mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-2(217.362mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-1(220.361mm,204.469mm) on Top Layer And Track (219.661mm,203.669mm)(219.661mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-1(220.361mm,204.469mm) on Top Layer And Track (219.661mm,203.669mm)(221.161mm,203.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-1(220.361mm,204.469mm) on Top Layer And Track (219.661mm,205.269mm)(221.161mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-2(222.361mm,204.469mm) on Top Layer And Track (221.561mm,203.669mm)(223.061mm,203.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-2(222.361mm,204.469mm) on Top Layer And Track (221.561mm,205.269mm)(223.061mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-2(222.361mm,204.469mm) on Top Layer And Track (223.061mm,203.669mm)(223.061mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-1(225.106mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-1(225.106mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-1(225.106mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-2(226.506mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-2(226.506mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-2(226.506mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-1(229.424mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-1(229.424mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-1(229.424mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-2(230.824mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-2(230.824mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-2(230.824mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-1(264.938mm,386.714mm) on Top Layer And Track (264.238mm,385.914mm)(264.238mm,387.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-1(264.938mm,386.714mm) on Top Layer And Track (264.238mm,385.914mm)(265.738mm,385.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-1(264.938mm,386.714mm) on Top Layer And Track (264.238mm,387.514mm)(265.738mm,387.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-2(266.938mm,386.714mm) on Top Layer And Track (266.138mm,385.914mm)(267.638mm,385.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-2(266.938mm,386.714mm) on Top Layer And Track (266.138mm,387.514mm)(267.638mm,387.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-2(266.938mm,386.714mm) on Top Layer And Track (267.638mm,385.914mm)(267.638mm,387.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-1(249.998mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-1(249.998mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-1(249.998mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-2(251.398mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-2(251.398mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-2(251.398mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-1(245.253mm,386.714mm) on Top Layer And Track (244.553mm,385.914mm)(244.553mm,387.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-1(245.253mm,386.714mm) on Top Layer And Track (244.553mm,385.914mm)(246.053mm,385.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-1(245.253mm,386.714mm) on Top Layer And Track (244.553mm,387.514mm)(246.053mm,387.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-2(247.253mm,386.714mm) on Top Layer And Track (246.453mm,385.914mm)(247.953mm,385.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-2(247.253mm,386.714mm) on Top Layer And Track (246.453mm,387.514mm)(247.953mm,387.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-2(247.253mm,386.714mm) on Top Layer And Track (247.953mm,385.914mm)(247.953mm,387.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-1(214.946mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-1(214.946mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-1(214.946mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-2(216.346mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-2(216.346mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-2(216.346mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C37-1(197.674mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C37-1(197.674mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C37-1(197.674mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C37-2(199.074mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C37-2(199.074mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C37-2(199.074mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C38-1(201.992mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C38-1(201.992mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C38-1(201.992mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C38-2(203.392mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C38-2(203.392mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C38-2(203.392mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C39-1(206.31mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C39-1(206.31mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C39-1(206.31mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C39-2(207.71mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C39-2(207.71mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C39-2(207.71mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C40-1(210.628mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C40-1(210.628mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C40-1(210.628mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C40-2(212.028mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C40-2(212.028mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C40-2(212.028mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C41-1(167.448mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C41-1(167.448mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C41-1(167.448mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C41-2(168.848mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C41-2(168.848mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C41-2(168.848mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C42-1(171.766mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C42-1(171.766mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C42-1(171.766mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C42-2(173.166mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C42-2(173.166mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C42-2(173.166mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C43-1(176.084mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C43-1(176.084mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C43-1(176.084mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C43-2(177.484mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C43-2(177.484mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C43-2(177.484mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C44-1(180.402mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C44-1(180.402mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C44-1(180.402mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C44-2(181.802mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C44-2(181.802mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C44-2(181.802mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C45-1(154.494mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C45-1(154.494mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C45-1(154.494mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C45-2(155.894mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C45-2(155.894mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C45-2(155.894mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C46-1(158.812mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C46-1(158.812mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C46-1(158.812mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C46-2(160.212mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C46-2(160.212mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C46-2(160.212mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C47-1(122.707mm,78.726mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C47-1(122.707mm,78.726mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C47-1(122.707mm,78.726mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C47-2(122.707mm,80.126mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C47-2(122.707mm,80.126mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C47-2(122.707mm,80.126mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C48-1(127.914mm,80.1mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C48-1(127.914mm,80.1mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C48-1(127.914mm,80.1mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C48-2(127.914mm,78.7mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C48-2(127.914mm,78.7mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C48-2(127.914mm,78.7mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C49-1(154.711mm,78.523mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C49-1(154.711mm,78.523mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C49-1(154.711mm,78.523mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C49-2(154.711mm,79.923mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C49-2(154.711mm,79.923mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C49-2(154.711mm,79.923mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C50-1(141.289mm,98.019mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C50-1(141.289mm,98.019mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C50-1(141.289mm,98.019mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C50-2(139.889mm,98.019mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C50-2(139.889mm,98.019mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C50-2(139.889mm,98.019mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C51-1(160.045mm,80.075mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C51-1(160.045mm,80.075mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C51-1(160.045mm,80.075mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C51-2(160.045mm,78.675mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C51-2(160.045mm,78.675mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C51-2(160.045mm,78.675mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C52-1(140.041mm,103.48mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C52-1(140.041mm,103.48mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C52-1(140.041mm,103.48mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C52-2(141.441mm,103.48mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C52-2(141.441mm,103.48mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C52-2(141.441mm,103.48mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C53-1(175.825mm,100.965mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C53-1(175.825mm,100.965mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C53-1(175.825mm,100.965mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C53-2(174.425mm,100.965mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C53-2(174.425mm,100.965mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C53-2(174.425mm,100.965mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C54-1(174.425mm,107.264mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C54-1(174.425mm,107.264mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C54-1(174.425mm,107.264mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C54-2(175.825mm,107.264mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C54-2(175.825mm,107.264mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C54-2(175.825mm,107.264mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C55-1(181.229mm,255.366mm) on Top Layer And Track (180.329mm,254.666mm)(180.329mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C55-1(181.229mm,255.366mm) on Top Layer And Track (180.329mm,254.666mm)(180.729mm,254.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C55-1(181.229mm,255.366mm) on Top Layer And Track (180.329mm,254.966mm)(180.329mm,256.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C55-1(181.229mm,255.366mm) on Top Layer And Track (180.329mm,254.966mm)(180.529mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C55-1(181.229mm,255.366mm) on Top Layer And Track (180.729mm,254.266mm)(181.729mm,254.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C55-1(181.229mm,255.366mm) on Top Layer And Track (181.729mm,254.266mm)(182.129mm,254.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C55-1(181.229mm,255.366mm) on Top Layer And Track (181.929mm,254.966mm)(182.129mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C55-1(181.229mm,255.366mm) on Top Layer And Track (182.129mm,254.666mm)(182.129mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C55-1(181.229mm,255.366mm) on Top Layer And Track (182.129mm,254.966mm)(182.129mm,256.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C55-2(181.229mm,257.966mm) on Top Layer And Track (180.329mm,257.166mm)(180.329mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C55-2(181.229mm,257.966mm) on Top Layer And Track (180.329mm,258.366mm)(180.529mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C55-2(181.229mm,257.966mm) on Top Layer And Track (181.929mm,258.366mm)(182.129mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C55-2(181.229mm,257.966mm) on Top Layer And Track (182.129mm,257.166mm)(182.129mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C56-1(189.865mm,255.366mm) on Top Layer And Track (188.965mm,254.666mm)(188.965mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C56-1(189.865mm,255.366mm) on Top Layer And Track (188.965mm,254.666mm)(189.365mm,254.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C56-1(189.865mm,255.366mm) on Top Layer And Track (188.965mm,254.966mm)(188.965mm,256.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C56-1(189.865mm,255.366mm) on Top Layer And Track (188.965mm,254.966mm)(189.165mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C56-1(189.865mm,255.366mm) on Top Layer And Track (189.365mm,254.266mm)(190.365mm,254.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C56-1(189.865mm,255.366mm) on Top Layer And Track (190.365mm,254.266mm)(190.765mm,254.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C56-1(189.865mm,255.366mm) on Top Layer And Track (190.565mm,254.966mm)(190.765mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C56-1(189.865mm,255.366mm) on Top Layer And Track (190.765mm,254.666mm)(190.765mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C56-1(189.865mm,255.366mm) on Top Layer And Track (190.765mm,254.966mm)(190.765mm,256.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C56-2(189.865mm,257.966mm) on Top Layer And Track (188.965mm,257.166mm)(188.965mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C56-2(189.865mm,257.966mm) on Top Layer And Track (188.965mm,258.366mm)(189.165mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C56-2(189.865mm,257.966mm) on Top Layer And Track (190.565mm,258.366mm)(190.765mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C56-2(189.865mm,257.966mm) on Top Layer And Track (190.765mm,257.166mm)(190.765mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C57-1(185.547mm,255.366mm) on Top Layer And Track (184.647mm,254.666mm)(184.647mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C57-1(185.547mm,255.366mm) on Top Layer And Track (184.647mm,254.666mm)(185.047mm,254.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C57-1(185.547mm,255.366mm) on Top Layer And Track (184.647mm,254.966mm)(184.647mm,256.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C57-1(185.547mm,255.366mm) on Top Layer And Track (184.647mm,254.966mm)(184.847mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C57-1(185.547mm,255.366mm) on Top Layer And Track (185.047mm,254.266mm)(186.047mm,254.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C57-1(185.547mm,255.366mm) on Top Layer And Track (186.047mm,254.266mm)(186.447mm,254.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C57-1(185.547mm,255.366mm) on Top Layer And Track (186.247mm,254.966mm)(186.447mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C57-1(185.547mm,255.366mm) on Top Layer And Track (186.447mm,254.666mm)(186.447mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C57-1(185.547mm,255.366mm) on Top Layer And Track (186.447mm,254.966mm)(186.447mm,256.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C57-2(185.547mm,257.966mm) on Top Layer And Track (184.647mm,257.166mm)(184.647mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C57-2(185.547mm,257.966mm) on Top Layer And Track (184.647mm,258.366mm)(184.847mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C57-2(185.547mm,257.966mm) on Top Layer And Track (186.247mm,258.366mm)(186.447mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C57-2(185.547mm,257.966mm) on Top Layer And Track (186.447mm,257.166mm)(186.447mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C58-1(176.911mm,255.366mm) on Top Layer And Track (176.011mm,254.666mm)(176.011mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C58-1(176.911mm,255.366mm) on Top Layer And Track (176.011mm,254.666mm)(176.411mm,254.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C58-1(176.911mm,255.366mm) on Top Layer And Track (176.011mm,254.966mm)(176.011mm,256.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C58-1(176.911mm,255.366mm) on Top Layer And Track (176.011mm,254.966mm)(176.211mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C58-1(176.911mm,255.366mm) on Top Layer And Track (176.411mm,254.266mm)(177.411mm,254.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C58-1(176.911mm,255.366mm) on Top Layer And Track (177.411mm,254.266mm)(177.811mm,254.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C58-1(176.911mm,255.366mm) on Top Layer And Track (177.611mm,254.966mm)(177.811mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C58-1(176.911mm,255.366mm) on Top Layer And Track (177.811mm,254.666mm)(177.811mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C58-1(176.911mm,255.366mm) on Top Layer And Track (177.811mm,254.966mm)(177.811mm,256.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C58-2(176.911mm,257.966mm) on Top Layer And Track (176.011mm,257.166mm)(176.011mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C58-2(176.911mm,257.966mm) on Top Layer And Track (176.011mm,258.366mm)(176.211mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C58-2(176.911mm,257.966mm) on Top Layer And Track (177.611mm,258.366mm)(177.811mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C58-2(176.911mm,257.966mm) on Top Layer And Track (177.811mm,257.166mm)(177.811mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C59-1(172.593mm,255.366mm) on Top Layer And Track (171.693mm,254.666mm)(171.693mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C59-1(172.593mm,255.366mm) on Top Layer And Track (171.693mm,254.666mm)(172.093mm,254.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C59-1(172.593mm,255.366mm) on Top Layer And Track (171.693mm,254.966mm)(171.693mm,256.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C59-1(172.593mm,255.366mm) on Top Layer And Track (171.693mm,254.966mm)(171.893mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C59-1(172.593mm,255.366mm) on Top Layer And Track (172.093mm,254.266mm)(173.093mm,254.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C59-1(172.593mm,255.366mm) on Top Layer And Track (173.093mm,254.266mm)(173.493mm,254.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C59-1(172.593mm,255.366mm) on Top Layer And Track (173.293mm,254.966mm)(173.493mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C59-1(172.593mm,255.366mm) on Top Layer And Track (173.493mm,254.666mm)(173.493mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C59-1(172.593mm,255.366mm) on Top Layer And Track (173.493mm,254.966mm)(173.493mm,256.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C59-2(172.593mm,257.966mm) on Top Layer And Track (171.693mm,257.166mm)(171.693mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C59-2(172.593mm,257.966mm) on Top Layer And Track (171.693mm,258.366mm)(171.893mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C59-2(172.593mm,257.966mm) on Top Layer And Track (173.293mm,258.366mm)(173.493mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C59-2(172.593mm,257.966mm) on Top Layer And Track (173.493mm,257.166mm)(173.493mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C60-1(168.275mm,255.366mm) on Top Layer And Track (167.375mm,254.666mm)(167.375mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C60-1(168.275mm,255.366mm) on Top Layer And Track (167.375mm,254.666mm)(167.775mm,254.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C60-1(168.275mm,255.366mm) on Top Layer And Track (167.375mm,254.966mm)(167.375mm,256.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C60-1(168.275mm,255.366mm) on Top Layer And Track (167.375mm,254.966mm)(167.575mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C60-1(168.275mm,255.366mm) on Top Layer And Track (167.775mm,254.266mm)(168.775mm,254.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C60-1(168.275mm,255.366mm) on Top Layer And Track (168.775mm,254.266mm)(169.175mm,254.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C60-1(168.275mm,255.366mm) on Top Layer And Track (168.975mm,254.966mm)(169.175mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C60-1(168.275mm,255.366mm) on Top Layer And Track (169.175mm,254.666mm)(169.175mm,254.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C60-1(168.275mm,255.366mm) on Top Layer And Track (169.175mm,254.966mm)(169.175mm,256.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C60-2(168.275mm,257.966mm) on Top Layer And Track (167.375mm,257.166mm)(167.375mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C60-2(168.275mm,257.966mm) on Top Layer And Track (167.375mm,258.366mm)(167.575mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C60-2(168.275mm,257.966mm) on Top Layer And Track (168.975mm,258.366mm)(169.175mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C60-2(168.275mm,257.966mm) on Top Layer And Track (169.175mm,257.166mm)(169.175mm,258.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(143.637mm,78.994mm) on Top Layer And Track (142.237mm,78.794mm)(142.237mm,82.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(143.637mm,78.994mm) on Top Layer And Track (142.237mm,78.794mm)(142.337mm,78.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C6-1(143.637mm,78.994mm) on Top Layer And Track (142.287mm,78.244mm)(142.637mm,77.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(143.637mm,78.994mm) on Top Layer And Track (142.637mm,77.894mm)(144.637mm,77.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C6-1(143.637mm,78.994mm) on Top Layer And Track (144.637mm,77.894mm)(145.037mm,78.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(143.637mm,78.994mm) on Top Layer And Track (144.937mm,78.794mm)(145.037mm,78.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(143.637mm,78.994mm) on Top Layer And Track (145.037mm,78.794mm)(145.037mm,82.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C61-1(192.086mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C61-1(192.086mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C61-1(192.086mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C61-2(193.486mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C61-2(193.486mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C61-2(193.486mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-2(143.637mm,82.194mm) on Top Layer And Track (142.237mm,78.794mm)(142.237mm,82.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(143.637mm,82.194mm) on Top Layer And Track (142.237mm,82.394mm)(142.337mm,82.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(143.637mm,82.194mm) on Top Layer And Track (144.937mm,82.394mm)(145.037mm,82.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-2(143.637mm,82.194mm) on Top Layer And Track (145.037mm,78.794mm)(145.037mm,82.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C62-1(196.404mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C62-1(196.404mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C62-1(196.404mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C62-2(197.804mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C62-2(197.804mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C62-2(197.804mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C63-1(183.45mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C63-1(183.45mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C63-1(183.45mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C63-2(184.85mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C63-2(184.85mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C63-2(184.85mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C64-1(187.768mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C64-1(187.768mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C64-1(187.768mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C64-2(189.168mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C64-2(189.168mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C64-2(189.168mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C65-1(168.972mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C65-1(168.972mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C65-1(168.972mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C65-2(170.372mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C65-2(170.372mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C65-2(170.372mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C66-1(173.29mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C66-1(173.29mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C66-1(173.29mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C66-2(174.69mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C66-2(174.69mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C66-2(174.69mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C67-1(160.336mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C67-1(160.336mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C67-1(160.336mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C67-2(161.736mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C67-2(161.736mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C67-2(161.736mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C68-1(164.654mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C68-1(164.654mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C68-1(164.654mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C68-2(166.054mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C68-2(166.054mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C68-2(166.054mm,275.97mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C69-1(226.249mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C69-1(226.249mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C69-1(226.249mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C69-2(227.649mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C69-2(227.649mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C69-2(227.649mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C70-1(154.575mm,219.836mm) on Top Layer And Track (153.875mm,219.036mm)(153.875mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C70-1(154.575mm,219.836mm) on Top Layer And Track (153.875mm,219.036mm)(155.375mm,219.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C70-1(154.575mm,219.836mm) on Top Layer And Track (153.875mm,220.636mm)(155.375mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C70-2(156.575mm,219.836mm) on Top Layer And Track (155.775mm,219.036mm)(157.275mm,219.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C70-2(156.575mm,219.836mm) on Top Layer And Track (155.775mm,220.636mm)(157.275mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C70-2(156.575mm,219.836mm) on Top Layer And Track (157.275mm,219.036mm)(157.275mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-1(132.563mm,78.791mm) on Top Layer And Track (131.163mm,78.591mm)(131.163mm,82.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(132.563mm,78.791mm) on Top Layer And Track (131.163mm,78.591mm)(131.263mm,78.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C7-1(132.563mm,78.791mm) on Top Layer And Track (131.213mm,78.041mm)(131.563mm,77.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-1(132.563mm,78.791mm) on Top Layer And Track (131.563mm,77.691mm)(133.563mm,77.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C7-1(132.563mm,78.791mm) on Top Layer And Track (133.563mm,77.691mm)(133.963mm,78.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(132.563mm,78.791mm) on Top Layer And Track (133.863mm,78.591mm)(133.963mm,78.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-1(132.563mm,78.791mm) on Top Layer And Track (133.963mm,78.591mm)(133.963mm,82.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C71-1(159.401mm,219.836mm) on Top Layer And Track (158.701mm,219.036mm)(158.701mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C71-1(159.401mm,219.836mm) on Top Layer And Track (158.701mm,219.036mm)(160.201mm,219.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C71-1(159.401mm,219.836mm) on Top Layer And Track (158.701mm,220.636mm)(160.201mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C71-2(161.401mm,219.836mm) on Top Layer And Track (160.601mm,219.036mm)(162.101mm,219.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C71-2(161.401mm,219.836mm) on Top Layer And Track (160.601mm,220.636mm)(162.101mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C71-2(161.401mm,219.836mm) on Top Layer And Track (162.101mm,219.036mm)(162.101mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-2(132.563mm,81.991mm) on Top Layer And Track (131.163mm,78.591mm)(131.163mm,82.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(132.563mm,81.991mm) on Top Layer And Track (131.163mm,82.191mm)(131.263mm,82.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(132.563mm,81.991mm) on Top Layer And Track (133.863mm,82.191mm)(133.963mm,82.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-2(132.563mm,81.991mm) on Top Layer And Track (133.963mm,78.591mm)(133.963mm,82.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C72-1(164.146mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C72-1(164.146mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C72-1(164.146mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C72-2(165.546mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C72-2(165.546mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C72-2(165.546mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C73-1(168.545mm,219.836mm) on Top Layer And Track (167.845mm,219.036mm)(167.845mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C73-1(168.545mm,219.836mm) on Top Layer And Track (167.845mm,219.036mm)(169.345mm,219.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C73-1(168.545mm,219.836mm) on Top Layer And Track (167.845mm,220.636mm)(169.345mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C73-2(170.545mm,219.836mm) on Top Layer And Track (169.745mm,219.036mm)(171.245mm,219.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C73-2(170.545mm,219.836mm) on Top Layer And Track (169.745mm,220.636mm)(171.245mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C73-2(170.545mm,219.836mm) on Top Layer And Track (171.245mm,219.036mm)(171.245mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C74-1(173.417mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C74-1(173.417mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C74-1(173.417mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C74-2(174.817mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C74-2(174.817mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C74-2(174.817mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C75-1(177.816mm,219.836mm) on Top Layer And Track (177.116mm,219.036mm)(177.116mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C75-1(177.816mm,219.836mm) on Top Layer And Track (177.116mm,219.036mm)(178.616mm,219.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C75-1(177.816mm,219.836mm) on Top Layer And Track (177.116mm,220.636mm)(178.616mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C75-2(179.816mm,219.836mm) on Top Layer And Track (179.016mm,219.036mm)(180.516mm,219.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C75-2(179.816mm,219.836mm) on Top Layer And Track (179.016mm,220.636mm)(180.516mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C75-2(179.816mm,219.836mm) on Top Layer And Track (180.516mm,219.036mm)(180.516mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C76-1(182.561mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C76-1(182.561mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C76-1(182.561mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C76-2(183.961mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C76-2(183.961mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C76-2(183.961mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C77-1(186.96mm,219.836mm) on Top Layer And Track (186.26mm,219.036mm)(186.26mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C77-1(186.96mm,219.836mm) on Top Layer And Track (186.26mm,219.036mm)(187.76mm,219.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C77-1(186.96mm,219.836mm) on Top Layer And Track (186.26mm,220.636mm)(187.76mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C77-2(188.96mm,219.836mm) on Top Layer And Track (188.16mm,219.036mm)(189.66mm,219.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C77-2(188.96mm,219.836mm) on Top Layer And Track (188.16mm,220.636mm)(189.66mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C77-2(188.96mm,219.836mm) on Top Layer And Track (189.66mm,219.036mm)(189.66mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C78-1(191.705mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C78-1(191.705mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C78-1(191.705mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C78-2(193.105mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C78-2(193.105mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C78-2(193.105mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C79-1(196.104mm,219.836mm) on Top Layer And Track (195.404mm,219.036mm)(195.404mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C79-1(196.104mm,219.836mm) on Top Layer And Track (195.404mm,219.036mm)(196.904mm,219.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C79-1(196.104mm,219.836mm) on Top Layer And Track (195.404mm,220.636mm)(196.904mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C79-2(198.104mm,219.836mm) on Top Layer And Track (197.304mm,219.036mm)(198.804mm,219.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C79-2(198.104mm,219.836mm) on Top Layer And Track (197.304mm,220.636mm)(198.804mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C79-2(198.104mm,219.836mm) on Top Layer And Track (198.804mm,219.036mm)(198.804mm,220.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C80-1(200.976mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C80-1(200.976mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C80-1(200.976mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C80-2(202.376mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C80-2(202.376mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C80-2(202.376mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-1(177.14mm,82.017mm) on Top Layer And Track (175.74mm,81.817mm)(175.74mm,85.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-1(177.14mm,82.017mm) on Top Layer And Track (175.74mm,81.817mm)(175.84mm,81.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C8-1(177.14mm,82.017mm) on Top Layer And Track (175.79mm,81.267mm)(176.14mm,80.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-1(177.14mm,82.017mm) on Top Layer And Track (176.14mm,80.917mm)(178.14mm,80.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C8-1(177.14mm,82.017mm) on Top Layer And Track (178.14mm,80.917mm)(178.54mm,81.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-1(177.14mm,82.017mm) on Top Layer And Track (178.44mm,81.817mm)(178.54mm,81.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-1(177.14mm,82.017mm) on Top Layer And Track (178.54mm,81.817mm)(178.54mm,85.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C81-1(242.519mm,30.318mm) on Top Layer And Track (241.619mm,29.618mm)(241.619mm,29.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C81-1(242.519mm,30.318mm) on Top Layer And Track (241.619mm,29.618mm)(242.019mm,29.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C81-1(242.519mm,30.318mm) on Top Layer And Track (241.619mm,29.918mm)(241.619mm,31.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C81-1(242.519mm,30.318mm) on Top Layer And Track (241.619mm,29.918mm)(241.819mm,29.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C81-1(242.519mm,30.318mm) on Top Layer And Track (242.019mm,29.218mm)(243.019mm,29.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C81-1(242.519mm,30.318mm) on Top Layer And Track (243.019mm,29.218mm)(243.419mm,29.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C81-1(242.519mm,30.318mm) on Top Layer And Track (243.219mm,29.918mm)(243.419mm,29.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C81-1(242.519mm,30.318mm) on Top Layer And Track (243.419mm,29.618mm)(243.419mm,29.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C81-1(242.519mm,30.318mm) on Top Layer And Track (243.419mm,29.918mm)(243.419mm,31.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C81-2(242.519mm,32.918mm) on Top Layer And Track (241.619mm,32.118mm)(241.619mm,33.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C81-2(242.519mm,32.918mm) on Top Layer And Track (241.619mm,33.318mm)(241.819mm,33.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C81-2(242.519mm,32.918mm) on Top Layer And Track (243.219mm,33.318mm)(243.419mm,33.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C81-2(242.519mm,32.918mm) on Top Layer And Track (243.419mm,32.118mm)(243.419mm,33.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-2(177.14mm,85.217mm) on Top Layer And Track (175.74mm,81.817mm)(175.74mm,85.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(177.14mm,85.217mm) on Top Layer And Track (175.74mm,85.417mm)(175.84mm,85.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(177.14mm,85.217mm) on Top Layer And Track (178.44mm,85.417mm)(178.54mm,85.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-2(177.14mm,85.217mm) on Top Layer And Track (178.54mm,81.817mm)(178.54mm,85.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C82-1(454.406mm,124.902mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C82-1(454.406mm,124.902mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C82-1(454.406mm,124.902mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C82-1(454.406mm,124.902mm) on Top Layer And Text "C85" (453.949mm,123.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C82-2(454.406mm,126.302mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C82-2(454.406mm,126.302mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C82-2(454.406mm,126.302mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C83-1(454.406mm,129.22mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C83-1(454.406mm,129.22mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C83-1(454.406mm,129.22mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C83-1(454.406mm,129.22mm) on Top Layer And Text "C82" (453.949mm,127.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C83-2(454.406mm,130.62mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C83-2(454.406mm,130.62mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C83-2(454.406mm,130.62mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C84-1(454.406mm,116.266mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C84-1(454.406mm,116.266mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C84-1(454.406mm,116.266mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C84-1(454.406mm,116.266mm) on Top Layer And Text "C87" (453.949mm,114.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C84-2(454.406mm,117.666mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C84-2(454.406mm,117.666mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C84-2(454.406mm,117.666mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C85-1(454.406mm,120.584mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C85-1(454.406mm,120.584mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C85-1(454.406mm,120.584mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C85-1(454.406mm,120.584mm) on Top Layer And Text "C84" (453.949mm,119.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C85-2(454.406mm,121.984mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C85-2(454.406mm,121.984mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C85-2(454.406mm,121.984mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C86-1(454.406mm,107.63mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C86-1(454.406mm,107.63mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C86-1(454.406mm,107.63mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C86-1(454.406mm,107.63mm) on Top Layer And Text "C89" (453.949mm,106.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C86-2(454.406mm,109.03mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C86-2(454.406mm,109.03mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C86-2(454.406mm,109.03mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C87-1(454.406mm,111.948mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C87-1(454.406mm,111.948mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C87-1(454.406mm,111.948mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C87-1(454.406mm,111.948mm) on Top Layer And Text "C86" (453.949mm,110.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C87-2(454.406mm,113.348mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C87-2(454.406mm,113.348mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C87-2(454.406mm,113.348mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C88-1(454.406mm,98.994mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C88-1(454.406mm,98.994mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C88-1(454.406mm,98.994mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C88-2(454.406mm,100.394mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C88-2(454.406mm,100.394mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C88-2(454.406mm,100.394mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C89-1(454.406mm,103.312mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C89-1(454.406mm,103.312mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C89-1(454.406mm,103.312mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C89-1(454.406mm,103.312mm) on Top Layer And Text "C88" (453.949mm,101.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C89-2(454.406mm,104.712mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C89-2(454.406mm,104.712mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C89-2(454.406mm,104.712mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C90-1(360.837mm,227.456mm) on Top Layer And Text "C92" (357.556mm,225.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C90-1(360.837mm,227.456mm) on Top Layer And Track (360.037mm,226.556mm)(361.237mm,226.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C90-1(360.837mm,227.456mm) on Top Layer And Track (360.037mm,228.356mm)(361.237mm,228.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C90-1(360.837mm,227.456mm) on Top Layer And Track (361.237mm,226.556mm)(361.237mm,226.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C90-1(360.837mm,227.456mm) on Top Layer And Track (361.237mm,226.556mm)(361.537mm,226.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C90-1(360.837mm,227.456mm) on Top Layer And Track (361.237mm,228.156mm)(361.237mm,228.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C90-1(360.837mm,227.456mm) on Top Layer And Track (361.237mm,228.356mm)(361.537mm,228.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C90-1(360.837mm,227.456mm) on Top Layer And Track (361.537mm,226.556mm)(361.937mm,226.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C90-1(360.837mm,227.456mm) on Top Layer And Track (361.537mm,228.356mm)(361.937mm,227.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C90-1(360.837mm,227.456mm) on Top Layer And Track (361.937mm,226.956mm)(361.937mm,227.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C90-2(358.237mm,227.456mm) on Top Layer And Text "C92" (357.556mm,225.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C90-2(358.237mm,227.456mm) on Top Layer And Track (357.837mm,226.556mm)(357.837mm,226.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C90-2(358.237mm,227.456mm) on Top Layer And Track (357.837mm,226.556mm)(359.037mm,226.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C90-2(358.237mm,227.456mm) on Top Layer And Track (357.837mm,228.156mm)(357.837mm,228.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C90-2(358.237mm,227.456mm) on Top Layer And Track (357.837mm,228.356mm)(359.037mm,228.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-1(164.084mm,81.306mm) on Top Layer And Track (162.684mm,81.106mm)(162.684mm,84.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-1(164.084mm,81.306mm) on Top Layer And Track (162.684mm,81.106mm)(162.784mm,81.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C9-1(164.084mm,81.306mm) on Top Layer And Track (162.734mm,80.556mm)(163.084mm,80.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-1(164.084mm,81.306mm) on Top Layer And Track (163.084mm,80.206mm)(165.084mm,80.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C9-1(164.084mm,81.306mm) on Top Layer And Track (165.084mm,80.206mm)(165.484mm,80.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-1(164.084mm,81.306mm) on Top Layer And Track (165.384mm,81.106mm)(165.484mm,81.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-1(164.084mm,81.306mm) on Top Layer And Track (165.484mm,81.106mm)(165.484mm,84.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C91-1(358.013mm,218.501mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C91-1(358.013mm,218.501mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C91-1(358.013mm,218.501mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C91-1(358.013mm,218.501mm) on Top Layer And Text "D8" (357.556mm,217.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C91-2(358.013mm,219.901mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C91-2(358.013mm,219.901mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C91-2(358.013mm,219.901mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-2(164.084mm,84.506mm) on Top Layer And Track (162.684mm,81.106mm)(162.684mm,84.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-2(164.084mm,84.506mm) on Top Layer And Track (162.684mm,84.706mm)(162.784mm,84.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-2(164.084mm,84.506mm) on Top Layer And Track (165.384mm,84.706mm)(165.484mm,84.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-2(164.084mm,84.506mm) on Top Layer And Track (165.484mm,81.106mm)(165.484mm,84.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C92-1(358.013mm,222.819mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C92-1(358.013mm,222.819mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C92-1(358.013mm,222.819mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C92-1(358.013mm,222.819mm) on Top Layer And Text "C91" (357.556mm,221.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C92-2(358.013mm,224.219mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C92-2(358.013mm,224.219mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C92-2(358.013mm,224.219mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C93-1(360.837mm,186.943mm) on Top Layer And Text "C94" (357.556mm,185.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C93-1(360.837mm,186.943mm) on Top Layer And Track (360.037mm,186.043mm)(361.237mm,186.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C93-1(360.837mm,186.943mm) on Top Layer And Track (360.037mm,187.843mm)(361.237mm,187.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C93-1(360.837mm,186.943mm) on Top Layer And Track (361.237mm,186.043mm)(361.237mm,186.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C93-1(360.837mm,186.943mm) on Top Layer And Track (361.237mm,186.043mm)(361.537mm,186.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C93-1(360.837mm,186.943mm) on Top Layer And Track (361.237mm,187.643mm)(361.237mm,187.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C93-1(360.837mm,186.943mm) on Top Layer And Track (361.237mm,187.843mm)(361.537mm,187.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C93-1(360.837mm,186.943mm) on Top Layer And Track (361.537mm,186.043mm)(361.937mm,186.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C93-1(360.837mm,186.943mm) on Top Layer And Track (361.537mm,187.843mm)(361.937mm,187.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C93-1(360.837mm,186.943mm) on Top Layer And Track (361.937mm,186.443mm)(361.937mm,187.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C93-2(358.237mm,186.943mm) on Top Layer And Text "C94" (357.556mm,185.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C93-2(358.237mm,186.943mm) on Top Layer And Track (357.837mm,186.043mm)(357.837mm,186.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C93-2(358.237mm,186.943mm) on Top Layer And Track (357.837mm,186.043mm)(359.037mm,186.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C93-2(358.237mm,186.943mm) on Top Layer And Track (357.837mm,187.643mm)(357.837mm,187.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C93-2(358.237mm,186.943mm) on Top Layer And Track (357.837mm,187.843mm)(359.037mm,187.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C94-1(358.013mm,182.306mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C94-1(358.013mm,182.306mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C94-1(358.013mm,182.306mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C94-1(358.013mm,182.306mm) on Top Layer And Text "U9" (357.632mm,181.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C94-2(358.013mm,183.706mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C94-2(358.013mm,183.706mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C94-2(358.013mm,183.706mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C95-1(358.267mm,157.622mm) on Top Layer And Text "C96" (357.505mm,155.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C95-1(358.267mm,157.622mm) on Top Layer And Track (357.467mm,156.922mm)(357.467mm,158.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C95-1(358.267mm,157.622mm) on Top Layer And Track (357.467mm,156.922mm)(359.067mm,156.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C95-1(358.267mm,157.622mm) on Top Layer And Track (359.067mm,156.922mm)(359.067mm,158.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C95-2(358.267mm,159.622mm) on Top Layer And Track (357.467mm,158.822mm)(357.467mm,160.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C95-2(358.267mm,159.622mm) on Top Layer And Track (357.467mm,160.322mm)(359.067mm,160.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C95-2(358.267mm,159.622mm) on Top Layer And Track (359.067mm,158.822mm)(359.067mm,160.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C96-1(360.837mm,153.542mm) on Top Layer And Text "C97" (357.556mm,151.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C96-1(360.837mm,153.542mm) on Top Layer And Track (360.037mm,152.642mm)(361.237mm,152.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C96-1(360.837mm,153.542mm) on Top Layer And Track (360.037mm,154.442mm)(361.237mm,154.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C96-1(360.837mm,153.542mm) on Top Layer And Track (361.237mm,152.642mm)(361.237mm,152.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C96-1(360.837mm,153.542mm) on Top Layer And Track (361.237mm,152.642mm)(361.537mm,152.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C96-1(360.837mm,153.542mm) on Top Layer And Track (361.237mm,154.242mm)(361.237mm,154.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C96-1(360.837mm,153.542mm) on Top Layer And Track (361.237mm,154.442mm)(361.537mm,154.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C96-1(360.837mm,153.542mm) on Top Layer And Track (361.537mm,152.642mm)(361.937mm,153.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad C96-1(360.837mm,153.542mm) on Top Layer And Track (361.537mm,154.442mm)(361.937mm,154.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C96-1(360.837mm,153.542mm) on Top Layer And Track (361.937mm,153.042mm)(361.937mm,154.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C96-2(358.237mm,153.542mm) on Top Layer And Text "C97" (357.556mm,151.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C96-2(358.237mm,153.542mm) on Top Layer And Track (357.837mm,152.642mm)(357.837mm,152.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C96-2(358.237mm,153.542mm) on Top Layer And Track (357.837mm,152.642mm)(359.037mm,152.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C96-2(358.237mm,153.542mm) on Top Layer And Track (357.837mm,154.242mm)(357.837mm,154.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C96-2(358.237mm,153.542mm) on Top Layer And Track (357.837mm,154.442mm)(359.037mm,154.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C97-1(358.013mm,148.905mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C97-1(358.013mm,148.905mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C97-1(358.013mm,148.905mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C97-1(358.013mm,148.905mm) on Top Layer And Text "X3" (357.53mm,147.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C97-2(358.013mm,150.305mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C97-2(358.013mm,150.305mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C97-2(358.013mm,150.305mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C98-1(358.267mm,137.937mm) on Top Layer And Text "R40" (357.556mm,136.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C98-1(358.267mm,137.937mm) on Top Layer And Track (357.467mm,137.237mm)(357.467mm,138.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C98-1(358.267mm,137.937mm) on Top Layer And Track (357.467mm,137.237mm)(359.067mm,137.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C98-1(358.267mm,137.937mm) on Top Layer And Track (359.067mm,137.237mm)(359.067mm,138.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C98-2(358.267mm,139.937mm) on Top Layer And Track (357.467mm,139.137mm)(357.467mm,140.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C98-2(358.267mm,139.937mm) on Top Layer And Track (357.467mm,140.637mm)(359.067mm,140.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C98-2(358.267mm,139.937mm) on Top Layer And Track (359.067mm,139.137mm)(359.067mm,140.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C99-1(358.013mm,98.994mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C99-1(358.013mm,98.994mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C99-1(358.013mm,98.994mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C99-2(358.013mm,100.394mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C99-2(358.013mm,100.394mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C99-2(358.013mm,100.394mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D10-1(376.555mm,185.127mm) on Top Layer And Text "D11" (376.098mm,183.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D10-1(376.555mm,185.127mm) on Top Layer And Track (375.955mm,184.527mm)(375.955mm,185.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D10-1(376.555mm,185.127mm) on Top Layer And Track (375.955mm,184.527mm)(377.155mm,184.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D10-1(376.555mm,185.127mm) on Top Layer And Track (376.155mm,185.727mm)(376.555mm,186.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D10-1(376.555mm,185.127mm) on Top Layer And Track (376.155mm,185.727mm)(376.955mm,185.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D10-1(376.555mm,185.127mm) on Top Layer And Track (376.555mm,186.127mm)(376.955mm,185.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D10-1(376.555mm,185.127mm) on Top Layer And Track (377.155mm,184.527mm)(377.155mm,185.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D10-2(376.555mm,186.727mm) on Top Layer And Track (375.955mm,186.327mm)(375.955mm,187.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad D10-2(376.555mm,186.727mm) on Top Layer And Track (375.955mm,187.027mm)(376.355mm,187.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D10-2(376.555mm,186.727mm) on Top Layer And Track (376.155mm,185.727mm)(376.555mm,186.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D10-2(376.555mm,186.727mm) on Top Layer And Track (376.355mm,187.427mm)(376.755mm,187.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D10-2(376.555mm,186.727mm) on Top Layer And Track (376.555mm,186.127mm)(376.955mm,185.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad D10-2(376.555mm,186.727mm) on Top Layer And Track (376.755mm,187.427mm)(377.155mm,187.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D10-2(376.555mm,186.727mm) on Top Layer And Track (377.155mm,186.327mm)(377.155mm,187.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D11-1(376.555mm,180.809mm) on Top Layer And Text "R43" (376.098mm,179.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D11-1(376.555mm,180.809mm) on Top Layer And Track (375.955mm,180.209mm)(375.955mm,181.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D11-1(376.555mm,180.809mm) on Top Layer And Track (375.955mm,180.209mm)(377.155mm,180.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D11-1(376.555mm,180.809mm) on Top Layer And Track (376.155mm,181.409mm)(376.555mm,181.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D11-1(376.555mm,180.809mm) on Top Layer And Track (376.155mm,181.409mm)(376.955mm,181.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D11-1(376.555mm,180.809mm) on Top Layer And Track (376.555mm,181.809mm)(376.955mm,181.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D11-1(376.555mm,180.809mm) on Top Layer And Track (377.155mm,180.209mm)(377.155mm,181.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D11-2(376.555mm,182.409mm) on Top Layer And Track (375.955mm,182.009mm)(375.955mm,182.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad D11-2(376.555mm,182.409mm) on Top Layer And Track (375.955mm,182.709mm)(376.355mm,183.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D11-2(376.555mm,182.409mm) on Top Layer And Track (376.155mm,181.409mm)(376.555mm,181.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D11-2(376.555mm,182.409mm) on Top Layer And Track (376.355mm,183.109mm)(376.755mm,183.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D11-2(376.555mm,182.409mm) on Top Layer And Track (376.555mm,181.809mm)(376.955mm,181.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad D11-2(376.555mm,182.409mm) on Top Layer And Track (376.755mm,183.109mm)(377.155mm,182.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D11-2(376.555mm,182.409mm) on Top Layer And Track (377.155mm,182.009mm)(377.155mm,182.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-1(450.342mm,145.63mm) on Top Layer And Track (449.742mm,145.03mm)(449.742mm,146.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-1(450.342mm,145.63mm) on Top Layer And Track (449.742mm,145.03mm)(450.942mm,145.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-1(450.342mm,145.63mm) on Top Layer And Track (449.942mm,146.23mm)(450.342mm,146.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-1(450.342mm,145.63mm) on Top Layer And Track (449.942mm,146.23mm)(450.742mm,146.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-1(450.342mm,145.63mm) on Top Layer And Track (450.342mm,146.63mm)(450.742mm,146.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-1(450.342mm,145.63mm) on Top Layer And Track (450.942mm,145.03mm)(450.942mm,146.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-2(450.342mm,147.23mm) on Top Layer And Track (449.742mm,146.63mm)(449.742mm,147.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Pad D6-2(450.342mm,147.23mm) on Top Layer And Track (449.742mm,147.53mm)(450.042mm,147.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-2(450.342mm,147.23mm) on Top Layer And Track (449.942mm,146.23mm)(450.342mm,146.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-2(450.342mm,147.23mm) on Top Layer And Track (450.042mm,147.83mm)(450.642mm,147.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-2(450.342mm,147.23mm) on Top Layer And Track (450.342mm,146.63mm)(450.742mm,146.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Pad D6-2(450.342mm,147.23mm) on Top Layer And Track (450.642mm,147.83mm)(450.942mm,147.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D6-2(450.342mm,147.23mm) on Top Layer And Track (450.942mm,146.63mm)(450.942mm,147.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-1(240.754mm,386.968mm) on Top Layer And Track (240.154mm,386.368mm)(240.154mm,387.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-1(240.754mm,386.968mm) on Top Layer And Track (240.154mm,386.368mm)(241.354mm,386.368mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-1(240.754mm,386.968mm) on Top Layer And Track (240.154mm,387.568mm)(241.354mm,387.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-1(240.754mm,386.968mm) on Top Layer And Track (241.354mm,386.568mm)(241.354mm,387.368mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-1(240.754mm,386.968mm) on Top Layer And Track (241.354mm,386.568mm)(241.754mm,386.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-1(240.754mm,386.968mm) on Top Layer And Track (241.354mm,387.368mm)(241.754mm,386.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-2(242.354mm,386.968mm) on Top Layer And Track (241.354mm,386.568mm)(241.754mm,386.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-2(242.354mm,386.968mm) on Top Layer And Track (241.354mm,387.368mm)(241.754mm,386.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-2(242.354mm,386.968mm) on Top Layer And Track (241.754mm,386.368mm)(242.654mm,386.368mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-2(242.354mm,386.968mm) on Top Layer And Track (241.754mm,387.568mm)(242.654mm,387.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Pad D7-2(242.354mm,386.968mm) on Top Layer And Track (242.654mm,386.368mm)(242.954mm,386.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Pad D7-2(242.354mm,386.968mm) on Top Layer And Track (242.654mm,387.568mm)(242.954mm,387.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-2(242.354mm,386.968mm) on Top Layer And Track (242.954mm,386.668mm)(242.954mm,387.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D8-1(358.013mm,214.083mm) on Top Layer And Text "D9" (357.556mm,212.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-1(358.013mm,214.083mm) on Top Layer And Track (357.413mm,213.483mm)(357.413mm,214.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-1(358.013mm,214.083mm) on Top Layer And Track (357.413mm,213.483mm)(358.613mm,213.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-1(358.013mm,214.083mm) on Top Layer And Track (357.613mm,214.683mm)(358.013mm,215.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-1(358.013mm,214.083mm) on Top Layer And Track (357.613mm,214.683mm)(358.413mm,214.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-1(358.013mm,214.083mm) on Top Layer And Track (358.013mm,215.083mm)(358.413mm,214.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-1(358.013mm,214.083mm) on Top Layer And Track (358.613mm,213.483mm)(358.613mm,214.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-2(358.013mm,215.683mm) on Top Layer And Track (357.413mm,215.283mm)(357.413mm,215.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad D8-2(358.013mm,215.683mm) on Top Layer And Track (357.413mm,215.983mm)(357.813mm,216.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-2(358.013mm,215.683mm) on Top Layer And Track (357.613mm,214.683mm)(358.013mm,215.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D8-2(358.013mm,215.683mm) on Top Layer And Track (357.813mm,216.383mm)(358.213mm,216.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-2(358.013mm,215.683mm) on Top Layer And Track (358.013mm,215.083mm)(358.413mm,214.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad D8-2(358.013mm,215.683mm) on Top Layer And Track (358.213mm,216.383mm)(358.613mm,215.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-2(358.013mm,215.683mm) on Top Layer And Track (358.613mm,215.283mm)(358.613mm,215.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D9-1(358.013mm,209.765mm) on Top Layer And Text "R35" (357.556mm,208.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-1(358.013mm,209.765mm) on Top Layer And Track (357.413mm,209.165mm)(357.413mm,210.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-1(358.013mm,209.765mm) on Top Layer And Track (357.413mm,209.165mm)(358.613mm,209.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-1(358.013mm,209.765mm) on Top Layer And Track (357.613mm,210.365mm)(358.013mm,210.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-1(358.013mm,209.765mm) on Top Layer And Track (357.613mm,210.365mm)(358.413mm,210.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-1(358.013mm,209.765mm) on Top Layer And Track (358.013mm,210.765mm)(358.413mm,210.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-1(358.013mm,209.765mm) on Top Layer And Track (358.613mm,209.165mm)(358.613mm,210.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-2(358.013mm,211.365mm) on Top Layer And Track (357.413mm,210.965mm)(357.413mm,211.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad D9-2(358.013mm,211.365mm) on Top Layer And Track (357.413mm,211.665mm)(357.813mm,212.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-2(358.013mm,211.365mm) on Top Layer And Track (357.613mm,210.365mm)(358.013mm,210.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D9-2(358.013mm,211.365mm) on Top Layer And Track (357.813mm,212.065mm)(358.213mm,212.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-2(358.013mm,211.365mm) on Top Layer And Track (358.013mm,210.765mm)(358.413mm,210.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad D9-2(358.013mm,211.365mm) on Top Layer And Track (358.213mm,212.065mm)(358.613mm,211.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-2(358.013mm,211.365mm) on Top Layer And Track (358.613mm,210.965mm)(358.613mm,211.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB1-1(251.333mm,346.644mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB1-1(251.333mm,346.644mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB1-1(251.333mm,346.644mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB1-2(251.333mm,348.044mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB1-2(251.333mm,348.044mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB1-2(251.333mm,348.044mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB2-1(177.546mm,274.508mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB2-1(177.546mm,274.508mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB2-1(177.546mm,274.508mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB2-2(177.546mm,275.908mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB2-2(177.546mm,275.908mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB2-2(177.546mm,275.908mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB3-1(154.432mm,274.508mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB3-1(154.432mm,274.508mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB3-1(154.432mm,274.508mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB3-2(154.432mm,275.908mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB3-2(154.432mm,275.908mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB3-2(154.432mm,275.908mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB4-1(359.475mm,199.516mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB4-1(359.475mm,199.516mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB4-1(359.475mm,199.516mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad FB4-1(359.475mm,199.516mm) on Top Layer And Text "R36" (357.556mm,198.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB4-2(358.075mm,199.516mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB4-2(358.075mm,199.516mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB4-2(358.075mm,199.516mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad FB4-2(358.075mm,199.516mm) on Top Layer And Text "R36" (357.556mm,198.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB5-1(359.475mm,162.432mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB5-1(359.475mm,162.432mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB5-1(359.475mm,162.432mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad FB5-1(359.475mm,162.432mm) on Top Layer And Text "C95" (357.632mm,161.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB5-2(358.075mm,162.432mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB5-2(358.075mm,162.432mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB5-2(358.075mm,162.432mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad FB5-2(358.075mm,162.432mm) on Top Layer And Text "C95" (357.632mm,161.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad FL1-1(124.374mm,78.1mm) on Top Layer And Track (123.824mm,77.5mm)(123.824mm,78.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FL1-1(124.374mm,78.1mm) on Top Layer And Track (123.874mm,79.05mm)(126.774mm,79.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FL1-2(125.324mm,78.1mm) on Top Layer And Track (123.874mm,79.05mm)(126.774mm,79.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FL1-3(126.274mm,78.1mm) on Top Layer And Track (123.874mm,79.05mm)(126.774mm,79.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FL1-4(126.274mm,80.6mm) on Top Layer And Track (123.874mm,79.65mm)(126.774mm,79.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FL1-5(124.374mm,80.6mm) on Top Layer And Track (123.874mm,79.65mm)(126.774mm,79.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad FL2-1(156.505mm,78.049mm) on Top Layer And Track (155.955mm,77.449mm)(155.955mm,78.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FL2-1(156.505mm,78.049mm) on Top Layer And Track (156.005mm,78.999mm)(158.905mm,78.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FL2-2(157.455mm,78.049mm) on Top Layer And Track (156.005mm,78.999mm)(158.905mm,78.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FL2-3(158.405mm,78.049mm) on Top Layer And Track (156.005mm,78.999mm)(158.905mm,78.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FL2-4(158.405mm,80.549mm) on Top Layer And Track (156.005mm,79.599mm)(158.905mm,79.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FL2-5(156.505mm,80.549mm) on Top Layer And Track (156.005mm,79.599mm)(158.905mm,79.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FL3-1(141.966mm,99.736mm) on Top Layer And Track (141.016mm,99.236mm)(141.016mm,102.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad FL3-1(141.966mm,99.736mm) on Top Layer And Track (141.366mm,99.186mm)(142.566mm,99.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FL3-2(141.966mm,100.686mm) on Top Layer And Track (141.016mm,99.236mm)(141.016mm,102.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FL3-3(141.966mm,101.636mm) on Top Layer And Track (141.016mm,99.236mm)(141.016mm,102.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FL3-4(139.466mm,101.636mm) on Top Layer And Track (140.416mm,99.236mm)(140.416mm,102.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FL3-5(139.466mm,99.736mm) on Top Layer And Track (140.416mm,99.236mm)(140.416mm,102.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FL4-1(176.127mm,103.149mm) on Top Layer And Track (175.177mm,102.649mm)(175.177mm,105.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad FL4-1(176.127mm,103.149mm) on Top Layer And Track (175.527mm,102.599mm)(176.727mm,102.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FL4-2(176.127mm,104.099mm) on Top Layer And Track (175.177mm,102.649mm)(175.177mm,105.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FL4-3(176.127mm,105.049mm) on Top Layer And Track (175.177mm,102.649mm)(175.177mm,105.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FL4-4(173.627mm,105.049mm) on Top Layer And Track (174.577mm,102.649mm)(174.577mm,105.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad FL4-5(173.627mm,103.149mm) on Top Layer And Text "FL4" (172.715mm,101.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FL4-5(173.627mm,103.149mm) on Top Layer And Track (174.577mm,102.649mm)(174.577mm,105.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-1(294.57mm,9.689mm) on Top Layer And Track (293.807mm,10.257mm)(295.332mm,10.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-1(294.57mm,9.689mm) on Top Layer And Track (295.682mm,1.872mm)(295.682mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-1(414.153mm,9.689mm) on Top Layer And Track (413.39mm,10.257mm)(414.915mm,10.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-1(414.153mm,9.689mm) on Top Layer And Track (415.265mm,1.872mm)(415.265mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-10(294.57mm,3.975mm) on Top Layer And Track (295.682mm,1.872mm)(295.682mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-10(414.153mm,3.975mm) on Top Layer And Track (415.265mm,1.872mm)(415.265mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-11(294.57mm,3.339mm) on Top Layer And Track (295.682mm,1.872mm)(295.682mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-11(414.153mm,3.339mm) on Top Layer And Track (415.265mm,1.872mm)(415.265mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-12(294.57mm,2.705mm) on Top Layer And Track (295.682mm,1.872mm)(295.682mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-12(414.153mm,2.705mm) on Top Layer And Track (415.265mm,1.872mm)(415.265mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-13(299.994mm,2.705mm) on Top Layer And Track (298.882mm,1.872mm)(298.882mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-13(419.577mm,2.705mm) on Top Layer And Track (418.465mm,1.872mm)(418.465mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-14(299.994mm,3.339mm) on Top Layer And Track (298.882mm,1.872mm)(298.882mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-14(419.577mm,3.339mm) on Top Layer And Track (418.465mm,1.872mm)(418.465mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-15(299.994mm,3.975mm) on Top Layer And Track (298.882mm,1.872mm)(298.882mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-15(419.577mm,3.975mm) on Top Layer And Track (418.465mm,1.872mm)(418.465mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-16(299.994mm,4.609mm) on Top Layer And Track (298.882mm,1.872mm)(298.882mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-16(419.577mm,4.609mm) on Top Layer And Track (418.465mm,1.872mm)(418.465mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-17(299.994mm,5.245mm) on Top Layer And Track (298.882mm,1.872mm)(298.882mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-17(419.577mm,5.245mm) on Top Layer And Track (418.465mm,1.872mm)(418.465mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-18(299.994mm,5.879mm) on Top Layer And Track (298.882mm,1.872mm)(298.882mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-18(419.577mm,5.879mm) on Top Layer And Track (418.465mm,1.872mm)(418.465mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-19(299.994mm,6.515mm) on Top Layer And Track (298.882mm,1.872mm)(298.882mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-19(419.577mm,6.515mm) on Top Layer And Track (418.465mm,1.872mm)(418.465mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-2(294.57mm,9.055mm) on Top Layer And Track (295.682mm,1.872mm)(295.682mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-2(414.153mm,9.055mm) on Top Layer And Track (415.265mm,1.872mm)(415.265mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-20(299.994mm,7.149mm) on Top Layer And Track (298.882mm,1.872mm)(298.882mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-20(419.577mm,7.149mm) on Top Layer And Track (418.465mm,1.872mm)(418.465mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-21(299.994mm,7.785mm) on Top Layer And Track (298.882mm,1.872mm)(298.882mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-21(419.577mm,7.785mm) on Top Layer And Track (418.465mm,1.872mm)(418.465mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-22(299.994mm,8.419mm) on Top Layer And Track (298.882mm,1.872mm)(298.882mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-22(419.577mm,8.419mm) on Top Layer And Track (418.465mm,1.872mm)(418.465mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-23(299.994mm,9.055mm) on Top Layer And Track (298.882mm,1.872mm)(298.882mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-23(419.577mm,9.055mm) on Top Layer And Track (418.465mm,1.872mm)(418.465mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-24(299.994mm,9.689mm) on Top Layer And Track (298.882mm,1.872mm)(298.882mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-24(419.577mm,9.689mm) on Top Layer And Track (418.465mm,1.872mm)(418.465mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-3(294.57mm,8.419mm) on Top Layer And Track (295.682mm,1.872mm)(295.682mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-3(414.153mm,8.419mm) on Top Layer And Track (415.265mm,1.872mm)(415.265mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-4(294.57mm,7.785mm) on Top Layer And Track (295.682mm,1.872mm)(295.682mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-4(414.153mm,7.785mm) on Top Layer And Track (415.265mm,1.872mm)(415.265mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-5(294.57mm,7.149mm) on Top Layer And Track (295.682mm,1.872mm)(295.682mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-5(414.153mm,7.149mm) on Top Layer And Track (415.265mm,1.872mm)(415.265mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-6(294.57mm,6.515mm) on Top Layer And Track (295.682mm,1.872mm)(295.682mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-6(414.153mm,6.515mm) on Top Layer And Track (415.265mm,1.872mm)(415.265mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-7(294.57mm,5.879mm) on Top Layer And Track (295.682mm,1.872mm)(295.682mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-7(414.153mm,5.879mm) on Top Layer And Track (415.265mm,1.872mm)(415.265mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-8(294.57mm,5.245mm) on Top Layer And Track (295.682mm,1.872mm)(295.682mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-8(414.153mm,5.245mm) on Top Layer And Track (415.265mm,1.872mm)(415.265mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-9(294.57mm,4.609mm) on Top Layer And Track (295.682mm,1.872mm)(295.682mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-9(414.153mm,4.609mm) on Top Layer And Track (415.265mm,1.872mm)(415.265mm,10.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC10-1(199.987mm,161.772mm) on Top Layer And Track (199.024mm,162.447mm)(200.949mm,162.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC10-1(199.987mm,161.772mm) on Top Layer And Track (201.299mm,152.177mm)(201.299mm,162.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC10-10(209.411mm,154.152mm) on Top Layer And Track (208.099mm,152.177mm)(208.099mm,162.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC10-11(209.411mm,155.422mm) on Top Layer And Track (208.099mm,152.177mm)(208.099mm,162.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC10-12(209.411mm,156.692mm) on Top Layer And Track (208.099mm,152.177mm)(208.099mm,162.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC10-13(209.411mm,157.962mm) on Top Layer And Track (208.099mm,152.177mm)(208.099mm,162.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC10-14(209.411mm,159.232mm) on Top Layer And Track (208.099mm,152.177mm)(208.099mm,162.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC10-15(209.411mm,160.502mm) on Top Layer And Track (208.099mm,152.177mm)(208.099mm,162.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC10-16(209.411mm,161.772mm) on Top Layer And Track (208.099mm,152.177mm)(208.099mm,162.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC10-2(199.987mm,160.502mm) on Top Layer And Track (201.299mm,152.177mm)(201.299mm,162.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC10-3(199.987mm,159.232mm) on Top Layer And Track (201.299mm,152.177mm)(201.299mm,162.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC10-4(199.987mm,157.962mm) on Top Layer And Track (201.299mm,152.177mm)(201.299mm,162.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC10-5(199.987mm,156.692mm) on Top Layer And Track (201.299mm,152.177mm)(201.299mm,162.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC10-6(199.987mm,155.422mm) on Top Layer And Track (201.299mm,152.177mm)(201.299mm,162.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC10-7(199.987mm,154.152mm) on Top Layer And Track (201.299mm,152.177mm)(201.299mm,162.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC10-8(199.987mm,152.882mm) on Top Layer And Track (201.299mm,152.177mm)(201.299mm,162.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC10-9(209.411mm,152.882mm) on Top Layer And Track (208.099mm,152.177mm)(208.099mm,162.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-1(136.048mm,78.722mm) on Top Layer And Text "D4" (135.661mm,77.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-1(136.048mm,78.722mm) on Top Layer And Track (135.078mm,80.122mm)(141.578mm,80.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-3(140.608mm,78.722mm) on Top Layer And Track (135.078mm,80.122mm)(141.578mm,80.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC2-1(168.306mm,80.842mm) on Top Layer And Text "D5" (167.767mm,79.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-1(168.306mm,80.842mm) on Top Layer And Track (167.336mm,82.242mm)(173.836mm,82.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-3(172.866mm,80.842mm) on Top Layer And Track (167.336mm,82.242mm)(173.836mm,82.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC3-1(148.565mm,100.711mm) on Top Layer And Track (147.99mm,100.086mm)(147.99mm,101.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-1(148.565mm,100.711mm) on Top Layer And Track (148.085mm,101.686mm)(150.945mm,101.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-2(150.465mm,100.711mm) on Top Layer And Track (148.085mm,101.686mm)(150.945mm,101.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-3(149.515mm,102.811mm) on Top Layer And Track (148.085mm,101.836mm)(150.945mm,101.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC5-1(201.155mm,275.589mm) on Top Layer And Track (200.192mm,276.264mm)(202.117mm,276.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC5-1(201.155mm,275.589mm) on Top Layer And Track (202.467mm,263.474mm)(202.467mm,276.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC5-10(201.155mm,264.159mm) on Top Layer And Track (202.467mm,263.474mm)(202.467mm,276.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC5-11(210.579mm,264.159mm) on Top Layer And Track (209.267mm,263.474mm)(209.267mm,276.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC5-12(210.579mm,265.429mm) on Top Layer And Track (209.267mm,263.474mm)(209.267mm,276.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC5-13(210.579mm,266.699mm) on Top Layer And Track (209.267mm,263.474mm)(209.267mm,276.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC5-14(210.579mm,267.969mm) on Top Layer And Track (209.267mm,263.474mm)(209.267mm,276.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC5-15(210.579mm,269.239mm) on Top Layer And Track (209.267mm,263.474mm)(209.267mm,276.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC5-16(210.579mm,270.509mm) on Top Layer And Track (209.267mm,263.474mm)(209.267mm,276.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC5-17(210.579mm,271.779mm) on Top Layer And Track (209.267mm,263.474mm)(209.267mm,276.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC5-18(210.579mm,273.049mm) on Top Layer And Track (209.267mm,263.474mm)(209.267mm,276.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC5-19(210.579mm,274.319mm) on Top Layer And Track (209.267mm,263.474mm)(209.267mm,276.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC5-2(201.155mm,274.319mm) on Top Layer And Track (202.467mm,263.474mm)(202.467mm,276.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC5-20(210.579mm,275.589mm) on Top Layer And Track (209.267mm,263.474mm)(209.267mm,276.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC5-3(201.155mm,273.049mm) on Top Layer And Track (202.467mm,263.474mm)(202.467mm,276.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC5-4(201.155mm,271.779mm) on Top Layer And Track (202.467mm,263.474mm)(202.467mm,276.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC5-5(201.155mm,270.509mm) on Top Layer And Track (202.467mm,263.474mm)(202.467mm,276.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC5-6(201.155mm,269.239mm) on Top Layer And Track (202.467mm,263.474mm)(202.467mm,276.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC5-7(201.155mm,267.969mm) on Top Layer And Track (202.467mm,263.474mm)(202.467mm,276.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC5-8(201.155mm,266.699mm) on Top Layer And Track (202.467mm,263.474mm)(202.467mm,276.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC5-9(201.155mm,265.429mm) on Top Layer And Track (202.467mm,263.474mm)(202.467mm,276.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC7-1(236.918mm,155.651mm) on Top Layer And Track (235.955mm,156.326mm)(237.88mm,156.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC7-1(236.918mm,155.651mm) on Top Layer And Track (238.23mm,146.056mm)(238.23mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC7-10(246.342mm,148.031mm) on Top Layer And Track (245.03mm,146.056mm)(245.03mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC7-11(246.342mm,149.301mm) on Top Layer And Track (245.03mm,146.056mm)(245.03mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC7-12(246.342mm,150.571mm) on Top Layer And Track (245.03mm,146.056mm)(245.03mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC7-13(246.342mm,151.841mm) on Top Layer And Track (245.03mm,146.056mm)(245.03mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC7-14(246.342mm,153.111mm) on Top Layer And Track (245.03mm,146.056mm)(245.03mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC7-15(246.342mm,154.381mm) on Top Layer And Track (245.03mm,146.056mm)(245.03mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC7-16(246.342mm,155.651mm) on Top Layer And Track (245.03mm,146.056mm)(245.03mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC7-2(236.918mm,154.381mm) on Top Layer And Track (238.23mm,146.056mm)(238.23mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC7-3(236.918mm,153.111mm) on Top Layer And Track (238.23mm,146.056mm)(238.23mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC7-4(236.918mm,151.841mm) on Top Layer And Track (238.23mm,146.056mm)(238.23mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC7-5(236.918mm,150.571mm) on Top Layer And Track (238.23mm,146.056mm)(238.23mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC7-6(236.918mm,149.301mm) on Top Layer And Track (238.23mm,146.056mm)(238.23mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC7-7(236.918mm,148.031mm) on Top Layer And Track (238.23mm,146.056mm)(238.23mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC7-8(236.918mm,146.761mm) on Top Layer And Track (238.23mm,146.056mm)(238.23mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC7-9(246.342mm,146.761mm) on Top Layer And Track (245.03mm,146.056mm)(245.03mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC8-1(223.71mm,155.651mm) on Top Layer And Track (222.747mm,156.326mm)(224.672mm,156.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC8-1(223.71mm,155.651mm) on Top Layer And Track (225.022mm,146.056mm)(225.022mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC8-10(233.134mm,148.031mm) on Top Layer And Track (231.822mm,146.056mm)(231.822mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC8-11(233.134mm,149.301mm) on Top Layer And Track (231.822mm,146.056mm)(231.822mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC8-12(233.134mm,150.571mm) on Top Layer And Track (231.822mm,146.056mm)(231.822mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC8-13(233.134mm,151.841mm) on Top Layer And Track (231.822mm,146.056mm)(231.822mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC8-14(233.134mm,153.111mm) on Top Layer And Track (231.822mm,146.056mm)(231.822mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC8-15(233.134mm,154.381mm) on Top Layer And Track (231.822mm,146.056mm)(231.822mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC8-16(233.134mm,155.651mm) on Top Layer And Track (231.822mm,146.056mm)(231.822mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC8-2(223.71mm,154.381mm) on Top Layer And Track (225.022mm,146.056mm)(225.022mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC8-3(223.71mm,153.111mm) on Top Layer And Track (225.022mm,146.056mm)(225.022mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC8-4(223.71mm,151.841mm) on Top Layer And Track (225.022mm,146.056mm)(225.022mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC8-5(223.71mm,150.571mm) on Top Layer And Track (225.022mm,146.056mm)(225.022mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC8-6(223.71mm,149.301mm) on Top Layer And Track (225.022mm,146.056mm)(225.022mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC8-7(223.71mm,148.031mm) on Top Layer And Track (225.022mm,146.056mm)(225.022mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC8-8(223.71mm,146.761mm) on Top Layer And Track (225.022mm,146.056mm)(225.022mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC8-9(233.134mm,146.761mm) on Top Layer And Track (231.822mm,146.056mm)(231.822mm,156.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC9-1(213.741mm,137.744mm) on Top Layer And Track (212.778mm,138.419mm)(214.703mm,138.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC9-1(213.741mm,137.744mm) on Top Layer And Track (215.053mm,128.149mm)(215.053mm,138.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC9-10(223.165mm,130.124mm) on Top Layer And Track (221.853mm,128.149mm)(221.853mm,138.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC9-11(223.165mm,131.394mm) on Top Layer And Track (221.853mm,128.149mm)(221.853mm,138.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC9-12(223.165mm,132.664mm) on Top Layer And Track (221.853mm,128.149mm)(221.853mm,138.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC9-13(223.165mm,133.934mm) on Top Layer And Track (221.853mm,128.149mm)(221.853mm,138.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC9-14(223.165mm,135.204mm) on Top Layer And Track (221.853mm,128.149mm)(221.853mm,138.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC9-15(223.165mm,136.474mm) on Top Layer And Track (221.853mm,128.149mm)(221.853mm,138.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC9-16(223.165mm,137.744mm) on Top Layer And Track (221.853mm,128.149mm)(221.853mm,138.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC9-2(213.741mm,136.474mm) on Top Layer And Track (215.053mm,128.149mm)(215.053mm,138.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC9-3(213.741mm,135.204mm) on Top Layer And Track (215.053mm,128.149mm)(215.053mm,138.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC9-4(213.741mm,133.934mm) on Top Layer And Track (215.053mm,128.149mm)(215.053mm,138.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC9-5(213.741mm,132.664mm) on Top Layer And Track (215.053mm,128.149mm)(215.053mm,138.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC9-6(213.741mm,131.394mm) on Top Layer And Track (215.053mm,128.149mm)(215.053mm,138.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC9-7(213.741mm,130.124mm) on Top Layer And Track (215.053mm,128.149mm)(215.053mm,138.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC9-8(213.741mm,128.854mm) on Top Layer And Track (215.053mm,128.149mm)(215.053mm,138.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC9-9(223.165mm,128.854mm) on Top Layer And Track (221.853mm,128.149mm)(221.853mm,138.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J10-2(35.56mm,7.62mm) on Multi-Layer And Track (31.32mm,8.68mm)(34.72mm,8.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J10-2(35.56mm,7.62mm) on Multi-Layer And Track (36.62mm,3.38mm)(36.62mm,6.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J10-3(30.48mm,7.62mm) on Multi-Layer And Track (29.42mm,3.38mm)(29.42mm,6.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J10-3(30.48mm,7.62mm) on Multi-Layer And Track (31.32mm,8.68mm)(34.72mm,8.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J10-4(30.48mm,2.54mm) on Multi-Layer And Track (29.42mm,3.38mm)(29.42mm,6.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad J10-4(30.48mm,2.54mm) on Multi-Layer And Track (29.82mm,-0.72mm)(29.82mm,1.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J10-4(30.48mm,2.54mm) on Multi-Layer And Track (31.32mm,1.48mm)(34.72mm,1.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J10-5(35.56mm,2.54mm) on Multi-Layer And Track (31.32mm,1.48mm)(34.72mm,1.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad J10-5(35.56mm,2.54mm) on Multi-Layer And Track (36.22mm,-0.72mm)(36.22mm,1.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J10-5(35.56mm,2.54mm) on Multi-Layer And Track (36.62mm,3.38mm)(36.62mm,6.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J11-2(45.72mm,7.62mm) on Multi-Layer And Track (44.66mm,3.38mm)(44.66mm,6.78mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J11-2(45.72mm,7.62mm) on Multi-Layer And Track (46.56mm,8.68mm)(49.96mm,8.68mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J11-3(50.8mm,7.62mm) on Multi-Layer And Track (46.56mm,8.68mm)(49.96mm,8.68mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J11-3(50.8mm,7.62mm) on Multi-Layer And Track (51.86mm,3.38mm)(51.86mm,6.78mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J11-4(50.8mm,2.54mm) on Multi-Layer And Track (46.56mm,1.48mm)(49.96mm,1.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad J11-4(50.8mm,2.54mm) on Multi-Layer And Track (51.46mm,-0.72mm)(51.46mm,1.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J11-4(50.8mm,2.54mm) on Multi-Layer And Track (51.86mm,3.38mm)(51.86mm,6.78mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J11-5(45.72mm,2.54mm) on Multi-Layer And Track (44.66mm,3.38mm)(44.66mm,6.78mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad J11-5(45.72mm,2.54mm) on Multi-Layer And Track (45.06mm,-0.72mm)(45.06mm,1.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J11-5(45.72mm,2.54mm) on Multi-Layer And Track (46.56mm,1.48mm)(49.96mm,1.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J3-2(76.2mm,7.62mm) on Multi-Layer And Track (75.14mm,3.38mm)(75.14mm,6.78mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J3-2(76.2mm,7.62mm) on Multi-Layer And Track (77.04mm,8.68mm)(80.44mm,8.68mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J3-3(81.28mm,7.62mm) on Multi-Layer And Track (77.04mm,8.68mm)(80.44mm,8.68mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J3-3(81.28mm,7.62mm) on Multi-Layer And Track (82.34mm,3.38mm)(82.34mm,6.78mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J3-4(81.28mm,2.54mm) on Multi-Layer And Track (77.04mm,1.48mm)(80.44mm,1.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad J3-4(81.28mm,2.54mm) on Multi-Layer And Track (81.94mm,-0.72mm)(81.94mm,1.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J3-4(81.28mm,2.54mm) on Multi-Layer And Track (82.34mm,3.38mm)(82.34mm,6.78mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J3-5(76.2mm,2.54mm) on Multi-Layer And Track (75.14mm,3.38mm)(75.14mm,6.78mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad J3-5(76.2mm,2.54mm) on Multi-Layer And Track (75.54mm,-0.72mm)(75.54mm,1.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J3-5(76.2mm,2.54mm) on Multi-Layer And Track (77.04mm,1.48mm)(80.44mm,1.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J4-2(66.04mm,7.62mm) on Multi-Layer And Track (61.8mm,8.68mm)(65.2mm,8.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J4-2(66.04mm,7.62mm) on Multi-Layer And Track (67.1mm,3.38mm)(67.1mm,6.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J4-3(60.96mm,7.62mm) on Multi-Layer And Track (59.9mm,3.38mm)(59.9mm,6.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J4-3(60.96mm,7.62mm) on Multi-Layer And Track (61.8mm,8.68mm)(65.2mm,8.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J4-4(60.96mm,2.54mm) on Multi-Layer And Track (59.9mm,3.38mm)(59.9mm,6.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad J4-4(60.96mm,2.54mm) on Multi-Layer And Track (60.3mm,-0.72mm)(60.3mm,1.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J4-4(60.96mm,2.54mm) on Multi-Layer And Track (61.8mm,1.48mm)(65.2mm,1.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J4-5(66.04mm,2.54mm) on Multi-Layer And Track (61.8mm,1.48mm)(65.2mm,1.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad J4-5(66.04mm,2.54mm) on Multi-Layer And Track (66.7mm,-0.72mm)(66.7mm,1.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J4-5(66.04mm,2.54mm) on Multi-Layer And Track (67.1mm,3.38mm)(67.1mm,6.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad J6-1(164.429mm,239.648mm) on Top Layer And Track (165.117mm,239.648mm)(167.85mm,239.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad J6-10(154.429mm,239.048mm) on Top Layer And Track (154.129mm,230.724mm)(154.129mm,237.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad J6-13(169.029mm,239.148mm) on Top Layer And Track (165.117mm,239.648mm)(167.85mm,239.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J6-14(154.429mm,229.548mm) on Top Layer And Track (154.129mm,225.148mm)(154.129mm,228.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad J6-14(154.429mm,229.548mm) on Top Layer And Track (154.129mm,230.724mm)(154.129mm,237.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J6-15(169.929mm,229.548mm) on Top Layer And Track (170.229mm,225.148mm)(170.229mm,228.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad J6-15(169.929mm,229.548mm) on Top Layer And Track (170.229mm,230.724mm)(170.229mm,239.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J8-2(10.16mm,7.62mm) on Multi-Layer And Track (11.22mm,3.38mm)(11.22mm,6.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J8-2(10.16mm,7.62mm) on Multi-Layer And Track (5.92mm,8.68mm)(9.32mm,8.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J8-3(5.08mm,7.62mm) on Multi-Layer And Track (4.02mm,3.38mm)(4.02mm,6.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J8-3(5.08mm,7.62mm) on Multi-Layer And Track (5.92mm,8.68mm)(9.32mm,8.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J8-4(5.08mm,2.54mm) on Multi-Layer And Track (4.02mm,3.38mm)(4.02mm,6.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad J8-4(5.08mm,2.54mm) on Multi-Layer And Track (4.42mm,-0.72mm)(4.42mm,1.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J8-4(5.08mm,2.54mm) on Multi-Layer And Track (5.92mm,1.48mm)(9.32mm,1.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad J8-5(10.16mm,2.54mm) on Multi-Layer And Track (10.82mm,-0.72mm)(10.82mm,1.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J8-5(10.16mm,2.54mm) on Multi-Layer And Track (11.22mm,3.38mm)(11.22mm,6.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J8-5(10.16mm,2.54mm) on Multi-Layer And Track (5.92mm,1.48mm)(9.32mm,1.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J9-2(17.78mm,7.62mm) on Multi-Layer And Track (16.72mm,3.38mm)(16.72mm,6.78mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J9-2(17.78mm,7.62mm) on Multi-Layer And Track (18.62mm,8.68mm)(22.02mm,8.68mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J9-3(22.86mm,7.62mm) on Multi-Layer And Track (18.62mm,8.68mm)(22.02mm,8.68mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J9-3(22.86mm,7.62mm) on Multi-Layer And Track (23.92mm,3.38mm)(23.92mm,6.78mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J9-4(22.86mm,2.54mm) on Multi-Layer And Track (18.62mm,1.48mm)(22.02mm,1.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad J9-4(22.86mm,2.54mm) on Multi-Layer And Track (23.52mm,-0.72mm)(23.52mm,1.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J9-4(22.86mm,2.54mm) on Multi-Layer And Track (23.92mm,3.38mm)(23.92mm,6.78mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J9-5(17.78mm,2.54mm) on Multi-Layer And Track (16.72mm,3.38mm)(16.72mm,6.78mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad J9-5(17.78mm,2.54mm) on Multi-Layer And Track (17.12mm,-0.72mm)(17.12mm,1.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad J9-5(17.78mm,2.54mm) on Multi-Layer And Track (18.62mm,1.48mm)(22.02mm,1.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JP1-1(453.644mm,171.068mm) on Multi-Layer And Text "C12" (449.885mm,168.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP1-1(453.644mm,171.068mm) on Multi-Layer And Track (449.704mm,169.668mm)(455.044mm,169.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP1-1(453.644mm,171.068mm) on Multi-Layer And Track (449.704mm,172.468mm)(455.044mm,172.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JP1-2(451.104mm,171.068mm) on Multi-Layer And Text "C12" (449.885mm,168.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP1-2(451.104mm,171.068mm) on Multi-Layer And Track (449.704mm,169.668mm)(455.044mm,169.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP1-2(451.104mm,171.068mm) on Multi-Layer And Track (449.704mm,172.468mm)(455.044mm,172.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP2-1(453.644mm,156.59mm) on Multi-Layer And Track (449.704mm,155.19mm)(455.044mm,155.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP2-1(453.644mm,156.59mm) on Multi-Layer And Track (449.704mm,157.99mm)(455.044mm,157.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP2-2(451.104mm,156.59mm) on Multi-Layer And Track (449.704mm,155.19mm)(455.044mm,155.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP2-2(451.104mm,156.59mm) on Multi-Layer And Track (449.704mm,157.99mm)(455.044mm,157.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP3-1(453.644mm,150.748mm) on Multi-Layer And Track (449.704mm,149.348mm)(455.044mm,149.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP3-1(453.644mm,150.748mm) on Multi-Layer And Track (449.704mm,152.148mm)(455.044mm,152.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JP3-2(451.104mm,150.748mm) on Multi-Layer And Text "D6" (449.885mm,148.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP3-2(451.104mm,150.748mm) on Multi-Layer And Track (449.704mm,149.348mm)(455.044mm,149.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP3-2(451.104mm,150.748mm) on Multi-Layer And Track (449.704mm,152.148mm)(455.044mm,152.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP4-1(453.644mm,140.588mm) on Multi-Layer And Track (449.704mm,139.188mm)(455.044mm,139.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP4-1(453.644mm,140.588mm) on Multi-Layer And Track (449.704mm,141.988mm)(455.044mm,141.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP4-2(451.104mm,140.588mm) on Multi-Layer And Track (449.704mm,139.188mm)(455.044mm,139.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP4-2(451.104mm,140.588mm) on Multi-Layer And Track (449.704mm,141.988mm)(455.044mm,141.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad JP5-1(453.644mm,134.746mm) on Multi-Layer And Text "C83" (453.949mm,132.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP5-1(453.644mm,134.746mm) on Multi-Layer And Track (449.704mm,133.346mm)(455.044mm,133.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP5-1(453.644mm,134.746mm) on Multi-Layer And Track (449.704mm,136.146mm)(455.044mm,136.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP5-2(451.104mm,134.746mm) on Multi-Layer And Track (449.704mm,133.346mm)(455.044mm,133.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP5-2(451.104mm,134.746mm) on Multi-Layer And Track (449.704mm,136.146mm)(455.044mm,136.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP6-1(398.272mm,201.294mm) on Multi-Layer And Track (396.872mm,197.354mm)(396.872mm,202.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP6-1(398.272mm,201.294mm) on Multi-Layer And Track (399.672mm,197.354mm)(399.672mm,202.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP6-2(398.272mm,198.754mm) on Multi-Layer And Track (396.872mm,197.354mm)(396.872mm,202.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad JP6-2(398.272mm,198.754mm) on Multi-Layer And Track (399.672mm,197.354mm)(399.672mm,202.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad P1-1(178.858mm,137.647mm) on Multi-Layer And Track (178.816mm,138.706mm)(178.816mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P1-10(154.093mm,137.647mm) on Multi-Layer And Track (154.051mm,138.706mm)(154.051mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P1-11(151.342mm,137.647mm) on Multi-Layer And Track (151.299mm,138.706mm)(151.299mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P1-12(148.59mm,137.647mm) on Multi-Layer And Track (148.548mm,138.706mm)(148.548mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P1-13(145.838mm,137.647mm) on Multi-Layer And Track (145.796mm,138.706mm)(145.796mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1-14(177.504mm,140.487mm) on Multi-Layer And Track (177.546mm,141.246mm)(177.546mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1-15(174.752mm,140.487mm) on Multi-Layer And Track (174.794mm,141.246mm)(174.794mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1-16(172mm,140.487mm) on Multi-Layer And Track (172.043mm,141.246mm)(172.043mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1-17(169.249mm,140.487mm) on Multi-Layer And Track (169.291mm,141.246mm)(169.291mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1-18(166.497mm,140.487mm) on Multi-Layer And Track (166.539mm,141.246mm)(166.539mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1-19(163.745mm,140.487mm) on Multi-Layer And Track (163.788mm,141.246mm)(163.788mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P1-2(176.107mm,137.647mm) on Multi-Layer And Track (176.064mm,138.706mm)(176.064mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1-20(160.994mm,140.487mm) on Multi-Layer And Track (161.036mm,141.246mm)(161.036mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1-21(158.242mm,140.487mm) on Multi-Layer And Track (158.284mm,141.246mm)(158.284mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1-22(155.49mm,140.487mm) on Multi-Layer And Track (155.533mm,141.246mm)(155.533mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1-23(152.739mm,140.487mm) on Multi-Layer And Track (152.781mm,141.246mm)(152.781mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1-24(149.987mm,140.487mm) on Multi-Layer And Track (150.029mm,141.246mm)(150.029mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1-25(147.235mm,140.487mm) on Multi-Layer And Track (147.278mm,141.246mm)(147.278mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P1-3(173.355mm,137.647mm) on Multi-Layer And Track (173.313mm,138.706mm)(173.313mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P1-4(170.603mm,137.647mm) on Multi-Layer And Track (170.561mm,138.706mm)(170.561mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P1-5(167.852mm,137.647mm) on Multi-Layer And Track (167.809mm,138.706mm)(167.809mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P1-6(165.1mm,137.647mm) on Multi-Layer And Track (165.058mm,138.706mm)(165.058mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P1-8(159.597mm,137.647mm) on Multi-Layer And Track (159.554mm,138.706mm)(159.554mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P1-9(156.845mm,137.647mm) on Multi-Layer And Track (156.803mm,138.706mm)(156.803mm,145.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad P1-MH1(185.801mm,138.917mm) on Multi-Layer And Track (184.531mm,141.457mm)(184.531mm,143.997mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad P1-MH1(185.801mm,138.917mm) on Multi-Layer And Track (187.071mm,141.457mm)(187.071mm,143.997mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad P1-MH2(138.811mm,138.917mm) on Multi-Layer And Track (137.541mm,141.457mm)(137.541mm,143.997mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad P1-MH2(138.811mm,138.917mm) on Multi-Layer And Track (140.081mm,141.457mm)(140.081mm,143.997mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad P2-1(54.271mm,137.516mm) on Multi-Layer And Track (54.229mm,138.574mm)(54.229mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P2-10(29.506mm,137.516mm) on Multi-Layer And Track (29.464mm,138.574mm)(29.464mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P2-11(26.755mm,137.516mm) on Multi-Layer And Track (26.712mm,138.574mm)(26.712mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P2-12(24.003mm,137.516mm) on Multi-Layer And Track (23.961mm,138.574mm)(23.961mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P2-13(21.251mm,137.516mm) on Multi-Layer And Track (21.209mm,138.574mm)(21.209mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P2-14(52.917mm,140.356mm) on Multi-Layer And Track (52.959mm,141.114mm)(52.959mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P2-15(50.165mm,140.356mm) on Multi-Layer And Track (50.207mm,141.114mm)(50.207mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P2-16(47.413mm,140.356mm) on Multi-Layer And Track (47.456mm,141.114mm)(47.456mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P2-17(44.662mm,140.356mm) on Multi-Layer And Track (44.704mm,141.114mm)(44.704mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P2-18(41.91mm,140.356mm) on Multi-Layer And Track (41.952mm,141.114mm)(41.952mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P2-19(39.158mm,140.356mm) on Multi-Layer And Track (39.201mm,141.114mm)(39.201mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P2-2(51.52mm,137.516mm) on Multi-Layer And Track (51.477mm,138.574mm)(51.477mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P2-20(36.407mm,140.356mm) on Multi-Layer And Track (36.449mm,141.114mm)(36.449mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P2-21(33.655mm,140.356mm) on Multi-Layer And Track (33.697mm,141.114mm)(33.697mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P2-22(30.903mm,140.356mm) on Multi-Layer And Track (30.946mm,141.114mm)(30.946mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P2-23(28.152mm,140.356mm) on Multi-Layer And Track (28.194mm,141.114mm)(28.194mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P2-24(25.4mm,140.356mm) on Multi-Layer And Track (25.442mm,141.114mm)(25.442mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P2-25(22.648mm,140.356mm) on Multi-Layer And Track (22.691mm,141.114mm)(22.691mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P2-3(48.768mm,137.516mm) on Multi-Layer And Track (48.726mm,138.574mm)(48.726mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P2-4(46.016mm,137.516mm) on Multi-Layer And Track (45.974mm,138.574mm)(45.974mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P2-5(43.265mm,137.516mm) on Multi-Layer And Track (43.222mm,138.574mm)(43.222mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P2-6(40.513mm,137.516mm) on Multi-Layer And Track (40.471mm,138.574mm)(40.471mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P2-8(35.01mm,137.516mm) on Multi-Layer And Track (34.967mm,138.574mm)(34.967mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P2-9(32.258mm,137.516mm) on Multi-Layer And Track (32.216mm,138.574mm)(32.216mm,145.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad P2-MH1(61.214mm,138.786mm) on Multi-Layer And Track (59.944mm,141.326mm)(59.944mm,143.866mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad P2-MH1(61.214mm,138.786mm) on Multi-Layer And Track (62.484mm,141.326mm)(62.484mm,143.866mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad P2-MH2(14.224mm,138.786mm) on Multi-Layer And Track (12.954mm,141.326mm)(12.954mm,143.866mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad P2-MH2(14.224mm,138.786mm) on Multi-Layer And Track (15.494mm,141.326mm)(15.494mm,143.866mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P3-6(87.306mm,142.011mm) on Multi-Layer And Track (87.329mm,142.981mm)(87.329mm,146.791mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P3-7(84.506mm,142.011mm) on Multi-Layer And Track (84.577mm,142.981mm)(84.577mm,146.791mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P3-8(81.706mm,142.011mm) on Multi-Layer And Track (81.825mm,142.981mm)(81.825mm,146.791mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P3-9(78.906mm,142.011mm) on Multi-Layer And Track (79.074mm,142.981mm)(79.074mm,146.791mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad P3-MH1(95.606mm,140.441mm) on Multi-Layer And Track (94.525mm,142.981mm)(94.525mm,145.521mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad P3-MH2(70.606mm,140.441mm) on Multi-Layer And Track (71.665mm,142.981mm)(71.665mm,145.521mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-6(122.205mm,142.037mm) on Multi-Layer And Track (122.228mm,143.007mm)(122.228mm,146.817mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-7(119.405mm,142.037mm) on Multi-Layer And Track (119.476mm,143.007mm)(119.476mm,146.817mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(116.605mm,142.037mm) on Multi-Layer And Track (116.725mm,143.007mm)(116.725mm,146.817mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(113.805mm,142.037mm) on Multi-Layer And Track (113.973mm,143.007mm)(113.973mm,146.817mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad P4-MH1(130.505mm,140.467mm) on Multi-Layer And Track (129.425mm,143.007mm)(129.425mm,145.547mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad P4-MH2(105.505mm,140.467mm) on Multi-Layer And Track (106.565mm,143.007mm)(106.565mm,145.547mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad P5-1(148.336mm,6.548mm) on Multi-Layer And Track (148.294mm,-1.072mm)(148.294mm,5.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P5-10(123.571mm,6.548mm) on Multi-Layer And Track (123.529mm,-1.072mm)(123.529mm,5.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P5-11(120.819mm,6.548mm) on Multi-Layer And Track (120.777mm,-1.072mm)(120.777mm,5.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P5-12(118.068mm,6.548mm) on Multi-Layer And Track (118.025mm,-1.072mm)(118.025mm,5.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P5-13(115.316mm,6.548mm) on Multi-Layer And Track (115.274mm,-1.072mm)(115.274mm,5.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P5-14(146.981mm,3.708mm) on Multi-Layer And Track (147.024mm,-1.072mm)(147.024mm,2.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P5-15(144.23mm,3.708mm) on Multi-Layer And Track (144.272mm,-1.072mm)(144.272mm,2.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P5-16(141.478mm,3.708mm) on Multi-Layer And Track (141.52mm,-1.072mm)(141.52mm,2.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P5-17(138.726mm,3.708mm) on Multi-Layer And Track (138.769mm,-1.072mm)(138.769mm,2.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P5-18(135.975mm,3.708mm) on Multi-Layer And Track (136.017mm,-1.072mm)(136.017mm,2.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P5-19(133.223mm,3.708mm) on Multi-Layer And Track (133.265mm,-1.072mm)(133.265mm,2.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P5-2(145.584mm,6.548mm) on Multi-Layer And Track (145.542mm,-1.072mm)(145.542mm,5.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P5-20(130.471mm,3.708mm) on Multi-Layer And Track (130.514mm,-1.072mm)(130.514mm,2.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P5-21(127.72mm,3.708mm) on Multi-Layer And Track (127.762mm,-1.072mm)(127.762mm,2.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P5-22(124.968mm,3.708mm) on Multi-Layer And Track (125.01mm,-1.072mm)(125.01mm,2.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P5-23(122.216mm,3.708mm) on Multi-Layer And Track (122.259mm,-1.072mm)(122.259mm,2.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P5-24(119.465mm,3.708mm) on Multi-Layer And Track (119.507mm,-1.072mm)(119.507mm,2.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P5-25(116.713mm,3.708mm) on Multi-Layer And Track (116.755mm,-1.072mm)(116.755mm,2.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P5-3(142.833mm,6.548mm) on Multi-Layer And Track (142.79mm,-1.072mm)(142.79mm,5.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P5-4(140.081mm,6.548mm) on Multi-Layer And Track (140.039mm,-1.072mm)(140.039mm,5.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P5-5(137.329mm,6.548mm) on Multi-Layer And Track (137.287mm,-1.072mm)(137.287mm,5.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P5-6(134.578mm,6.548mm) on Multi-Layer And Track (134.535mm,-1.072mm)(134.535mm,5.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P5-8(129.074mm,6.548mm) on Multi-Layer And Track (129.032mm,-1.072mm)(129.032mm,5.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad P5-9(126.323mm,6.548mm) on Multi-Layer And Track (126.28mm,-1.072mm)(126.28mm,5.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad P5-MH1(155.279mm,5.278mm) on Multi-Layer And Track (154.009mm,0.198mm)(154.009mm,2.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad P5-MH1(155.279mm,5.278mm) on Multi-Layer And Track (156.549mm,0.198mm)(156.549mm,2.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad P5-MH2(108.289mm,5.278mm) on Multi-Layer And Track (107.019mm,0.198mm)(107.019mm,2.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad P5-MH2(108.289mm,5.278mm) on Multi-Layer And Track (109.559mm,0.198mm)(109.559mm,2.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad PUSB1-SH1(100.02mm,5.34mm) on Multi-Layer And Track (100.87mm,5.14mm)(101.52mm,5.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad PUSB1-SH2(95.42mm,5.34mm) on Multi-Layer And Track (93.92mm,5.14mm)(94.57mm,5.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.03mm < 0.254mm) Between Pad PUSB1-SH3(101.72mm,2.54mm) on Top Layer And Track (101.52mm,0.349mm)(101.52mm,1.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.03mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad PUSB1-SH3(101.72mm,2.54mm) on Top Layer And Track (101.52mm,3.61mm)(101.52mm,5.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.03mm < 0.254mm) Between Pad PUSB1-SH6(93.72mm,2.54mm) on Top Layer And Track (93.92mm,0.349mm)(93.92mm,1.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.03mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad PUSB1-SH6(93.72mm,2.54mm) on Top Layer And Track (93.92mm,3.61mm)(93.92mm,4.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad PUSB1-SH6(93.72mm,2.54mm) on Top Layer And Track (93.92mm,3.61mm)(93.92mm,5.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(238.06mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(238.06mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(238.06mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(239.46mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(239.46mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(239.46mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(151.765mm,84.404mm) on Top Layer And Track (149.965mm,83.404mm)(149.965mm,87.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(151.765mm,84.404mm) on Top Layer And Track (149.965mm,83.404mm)(151.565mm,83.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(151.765mm,84.404mm) on Top Layer And Track (151.965mm,83.404mm)(153.565mm,83.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(151.765mm,84.404mm) on Top Layer And Track (153.565mm,83.404mm)(153.565mm,87.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(233.742mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(233.742mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(233.742mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(235.142mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(235.142mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(235.142mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(151.765mm,90.204mm) on Top Layer And Track (149.965mm,87.504mm)(149.965mm,91.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(151.765mm,90.204mm) on Top Layer And Track (149.965mm,91.204mm)(151.565mm,91.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(151.765mm,90.204mm) on Top Layer And Track (151.965mm,91.204mm)(153.565mm,91.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(151.765mm,90.204mm) on Top Layer And Track (153.565mm,87.504mm)(153.565mm,91.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(269.81mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(269.81mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(269.81mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(271.21mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(271.21mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(271.21mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-1(254.316mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-1(254.316mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-1(254.316mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(255.716mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(255.716mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(255.716mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-1(232.091mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-1(232.091mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-1(232.091mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(233.491mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(233.491mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(233.491mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-1(236.409mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-1(236.409mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-1(236.409mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-2(237.809mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-2(237.809mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-2(237.809mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(219.264mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(219.264mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(219.264mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(220.664mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(220.664mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(220.664mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(223.455mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(223.455mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(223.455mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(224.855mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(224.855mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(224.855mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-1(227.773mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-1(227.773mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-1(227.773mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-2(229.173mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-2(229.173mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-2(229.173mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-1(193.356mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-1(193.356mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-1(193.356mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-2(194.756mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-2(194.756mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-2(194.756mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-1(189.038mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-1(189.038mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-1(189.038mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-2(190.438mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-2(190.438mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-2(190.438mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(119.761mm,83.693mm) on Top Layer And Track (117.961mm,82.693mm)(117.961mm,86.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(119.761mm,83.693mm) on Top Layer And Track (117.961mm,82.693mm)(119.561mm,82.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(119.761mm,83.693mm) on Top Layer And Track (119.961mm,82.693mm)(121.561mm,82.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(119.761mm,83.693mm) on Top Layer And Track (121.561mm,82.693mm)(121.561mm,86.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-1(184.72mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-1(184.72mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-1(184.72mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-2(186.12mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-2(186.12mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-2(186.12mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(119.761mm,89.493mm) on Top Layer And Track (117.961mm,86.793mm)(117.961mm,90.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(119.761mm,89.493mm) on Top Layer And Track (117.961mm,90.493mm)(119.561mm,90.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(119.761mm,89.493mm) on Top Layer And Track (119.961mm,90.493mm)(121.561mm,90.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(119.761mm,89.493mm) on Top Layer And Track (121.561mm,86.793mm)(121.561mm,90.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-1(163.13mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-1(163.13mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-1(163.13mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-2(164.53mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-2(164.53mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-2(164.53mm,386.968mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-1(124.384mm,83.612mm) on Top Layer And Track (122.584mm,82.612mm)(122.584mm,86.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-1(124.384mm,83.612mm) on Top Layer And Track (122.584mm,82.612mm)(124.184mm,82.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-1(124.384mm,83.612mm) on Top Layer And Track (124.584mm,82.612mm)(126.184mm,82.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-1(124.384mm,83.612mm) on Top Layer And Track (126.184mm,82.612mm)(126.184mm,86.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-2(124.384mm,89.412mm) on Top Layer And Track (122.584mm,86.712mm)(122.584mm,90.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-2(124.384mm,89.412mm) on Top Layer And Track (122.584mm,90.412mm)(124.184mm,90.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-2(124.384mm,89.412mm) on Top Layer And Track (124.584mm,90.412mm)(126.184mm,90.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-2(124.384mm,89.412mm) on Top Layer And Track (126.184mm,86.712mm)(126.184mm,90.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-1(119.736mm,80.268mm) on Top Layer And Track (117.936mm,77.568mm)(117.936mm,81.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-1(119.736mm,80.268mm) on Top Layer And Track (117.936mm,81.268mm)(119.536mm,81.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-1(119.736mm,80.268mm) on Top Layer And Track (119.936mm,81.268mm)(121.536mm,81.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-1(119.736mm,80.268mm) on Top Layer And Track (121.536mm,77.568mm)(121.536mm,81.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-2(119.736mm,74.468mm) on Top Layer And Track (117.936mm,73.468mm)(117.936mm,77.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-2(119.736mm,74.468mm) on Top Layer And Track (117.936mm,73.468mm)(119.536mm,73.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-2(119.736mm,74.468mm) on Top Layer And Track (119.936mm,73.468mm)(121.536mm,73.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-2(119.736mm,74.468mm) on Top Layer And Track (121.536mm,73.468mm)(121.536mm,77.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-1(156.362mm,84.349mm) on Top Layer And Track (154.562mm,83.349mm)(154.562mm,87.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-1(156.362mm,84.349mm) on Top Layer And Track (154.562mm,83.349mm)(156.162mm,83.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-1(156.362mm,84.349mm) on Top Layer And Track (156.562mm,83.349mm)(158.162mm,83.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-1(156.362mm,84.349mm) on Top Layer And Track (158.162mm,83.349mm)(158.162mm,87.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-2(156.362mm,90.149mm) on Top Layer And Track (154.562mm,87.449mm)(154.562mm,91.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-2(156.362mm,90.149mm) on Top Layer And Track (154.562mm,91.149mm)(156.162mm,91.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-2(156.362mm,90.149mm) on Top Layer And Track (156.562mm,91.149mm)(158.162mm,91.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-2(156.362mm,90.149mm) on Top Layer And Track (158.162mm,87.449mm)(158.162mm,91.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-1(135.285mm,100.279mm) on Top Layer And Track (132.585mm,102.079mm)(136.285mm,102.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-1(135.285mm,100.279mm) on Top Layer And Track (132.585mm,98.479mm)(136.285mm,98.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-1(135.285mm,100.279mm) on Top Layer And Track (136.285mm,100.479mm)(136.285mm,102.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-1(135.285mm,100.279mm) on Top Layer And Track (136.285mm,98.479mm)(136.285mm,100.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-2(129.485mm,100.279mm) on Top Layer And Track (128.485mm,100.479mm)(128.485mm,102.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-2(129.485mm,100.279mm) on Top Layer And Track (128.485mm,102.079mm)(132.185mm,102.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-2(129.485mm,100.279mm) on Top Layer And Track (128.485mm,98.479mm)(128.485mm,100.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-2(129.485mm,100.279mm) on Top Layer And Track (128.485mm,98.479mm)(132.185mm,98.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R27-1(151.663mm,80.34mm) on Top Layer And Track (149.863mm,77.64mm)(149.863mm,81.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R27-1(151.663mm,80.34mm) on Top Layer And Track (149.863mm,81.34mm)(151.463mm,81.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R27-1(151.663mm,80.34mm) on Top Layer And Track (151.863mm,81.34mm)(153.463mm,81.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R27-1(151.663mm,80.34mm) on Top Layer And Track (153.463mm,77.64mm)(153.463mm,81.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R27-2(151.663mm,74.54mm) on Top Layer And Track (149.863mm,73.54mm)(149.863mm,77.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R27-2(151.663mm,74.54mm) on Top Layer And Track (149.863mm,73.54mm)(151.463mm,73.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R27-2(151.663mm,74.54mm) on Top Layer And Track (151.863mm,73.54mm)(153.463mm,73.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R27-2(151.663mm,74.54mm) on Top Layer And Track (153.463mm,73.54mm)(153.463mm,77.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R28-1(138.582mm,94.945mm) on Top Layer And Track (137.582mm,93.145mm)(137.582mm,94.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R28-1(138.582mm,94.945mm) on Top Layer And Track (137.582mm,93.145mm)(141.282mm,93.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R28-1(138.582mm,94.945mm) on Top Layer And Track (137.582mm,95.145mm)(137.582mm,96.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R28-1(138.582mm,94.945mm) on Top Layer And Track (137.582mm,96.745mm)(141.282mm,96.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R28-2(144.382mm,94.945mm) on Top Layer And Track (141.682mm,93.145mm)(145.382mm,93.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R28-2(144.382mm,94.945mm) on Top Layer And Track (141.682mm,96.745mm)(145.382mm,96.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R28-2(144.382mm,94.945mm) on Top Layer And Track (145.382mm,93.145mm)(145.382mm,94.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R28-2(144.382mm,94.945mm) on Top Layer And Track (145.382mm,95.145mm)(145.382mm,96.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R29-1(168.889mm,101.117mm) on Top Layer And Track (166.189mm,102.917mm)(169.889mm,102.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R29-1(168.889mm,101.117mm) on Top Layer And Track (166.189mm,99.317mm)(169.889mm,99.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R29-1(168.889mm,101.117mm) on Top Layer And Track (169.889mm,101.317mm)(169.889mm,102.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R29-1(168.889mm,101.117mm) on Top Layer And Track (169.889mm,99.317mm)(169.889mm,100.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R29-2(163.089mm,101.117mm) on Top Layer And Text "R4" (162.255mm,98.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R29-2(163.089mm,101.117mm) on Top Layer And Track (162.089mm,101.317mm)(162.089mm,102.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R29-2(163.089mm,101.117mm) on Top Layer And Track (162.089mm,102.917mm)(165.789mm,102.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R29-2(163.089mm,101.117mm) on Top Layer And Track (162.089mm,99.317mm)(162.089mm,100.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R29-2(163.089mm,101.117mm) on Top Layer And Track (162.089mm,99.317mm)(165.789mm,99.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R30-1(171.729mm,95.961mm) on Top Layer And Track (170.729mm,94.161mm)(170.729mm,95.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R30-1(171.729mm,95.961mm) on Top Layer And Track (170.729mm,94.161mm)(174.429mm,94.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R30-1(171.729mm,95.961mm) on Top Layer And Track (170.729mm,96.161mm)(170.729mm,97.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R30-1(171.729mm,95.961mm) on Top Layer And Track (170.729mm,97.761mm)(174.429mm,97.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R30-2(177.529mm,95.961mm) on Top Layer And Track (174.829mm,94.161mm)(178.529mm,94.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R30-2(177.529mm,95.961mm) on Top Layer And Track (174.829mm,97.761mm)(178.529mm,97.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R30-2(177.529mm,95.961mm) on Top Layer And Track (178.529mm,94.161mm)(178.529mm,95.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R30-2(177.529mm,95.961mm) on Top Layer And Track (178.529mm,96.161mm)(178.529mm,97.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(129.485mm,94.894mm) on Top Layer And Track (128.485mm,93.094mm)(128.485mm,94.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(129.485mm,94.894mm) on Top Layer And Track (128.485mm,93.094mm)(132.185mm,93.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(129.485mm,94.894mm) on Top Layer And Track (128.485mm,95.094mm)(128.485mm,96.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(129.485mm,94.894mm) on Top Layer And Track (128.485mm,96.694mm)(132.185mm,96.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R31-1(230.567mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R31-1(230.567mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R31-1(230.567mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R31-2(231.967mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R31-2(231.967mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R31-2(231.967mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(135.285mm,94.894mm) on Top Layer And Track (132.585mm,93.094mm)(136.285mm,93.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(135.285mm,94.894mm) on Top Layer And Track (132.585mm,96.694mm)(136.285mm,96.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(135.285mm,94.894mm) on Top Layer And Track (136.285mm,93.094mm)(136.285mm,94.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(135.285mm,94.894mm) on Top Layer And Track (136.285mm,95.094mm)(136.285mm,96.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R32-1(205.294mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R32-1(205.294mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R32-1(205.294mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R32-2(206.694mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R32-2(206.694mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R32-2(206.694mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R33-1(209.612mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R33-1(209.612mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R33-1(209.612mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R33-2(211.012mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R33-2(211.012mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R33-2(211.012mm,220.09mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R34-1(358.013mm,245.806mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R34-1(358.013mm,245.806mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R34-1(358.013mm,245.806mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R34-2(358.013mm,247.206mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R34-2(358.013mm,247.206mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R34-2(358.013mm,247.206mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R35-1(358.013mm,205.42mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R35-1(358.013mm,205.42mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R35-1(358.013mm,205.42mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R35-2(358.013mm,206.82mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R35-2(358.013mm,206.82mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R35-2(358.013mm,206.82mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R36-1(358.013mm,195.26mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R36-1(358.013mm,195.26mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R36-1(358.013mm,195.26mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R36-1(358.013mm,195.26mm) on Top Layer And Text "R37" (357.53mm,193.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R36-2(358.013mm,196.66mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R36-2(358.013mm,196.66mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R36-2(358.013mm,196.66mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37-1(368.574mm,191.642mm) on Multi-Layer And Track (366.874mm,191.642mm)(367.374mm,191.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37-2(358.374mm,191.642mm) on Multi-Layer And Track (359.574mm,191.642mm)(360.074mm,191.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R38-1(368.574mm,173.354mm) on Multi-Layer And Track (366.874mm,173.354mm)(367.374mm,173.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R38-2(358.374mm,173.354mm) on Multi-Layer And Text "R39" (357.53mm,171.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R38-2(358.374mm,173.354mm) on Multi-Layer And Track (359.574mm,173.354mm)(360.074mm,173.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R39-1(368.574mm,169.036mm) on Multi-Layer And Track (366.874mm,169.036mm)(367.374mm,169.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R39-2(358.374mm,169.036mm) on Multi-Layer And Track (359.574mm,169.036mm)(360.074mm,169.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R40-1(358.013mm,133.538mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R40-1(358.013mm,133.538mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R40-1(358.013mm,133.538mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R40-1(358.013mm,133.538mm) on Top Layer And Text "R41" (357.556mm,132.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R40-2(358.013mm,134.938mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R40-2(358.013mm,134.938mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R40-2(358.013mm,134.938mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(163.089mm,96.215mm) on Top Layer And Track (162.089mm,94.415mm)(162.089mm,96.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(163.089mm,96.215mm) on Top Layer And Track (162.089mm,94.415mm)(165.789mm,94.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(163.089mm,96.215mm) on Top Layer And Track (162.089mm,96.415mm)(162.089mm,98.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(163.089mm,96.215mm) on Top Layer And Track (162.089mm,98.015mm)(165.789mm,98.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R41-1(358.013mm,129.22mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R41-1(358.013mm,129.22mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R41-1(358.013mm,129.22mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R41-1(358.013mm,129.22mm) on Top Layer And Text "C105" (357.556mm,127.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R41-2(358.013mm,130.62mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R41-2(358.013mm,130.62mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R41-2(358.013mm,130.62mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(168.889mm,96.215mm) on Top Layer And Track (166.189mm,94.415mm)(169.889mm,94.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(168.889mm,96.215mm) on Top Layer And Track (166.189mm,98.015mm)(169.889mm,98.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(168.889mm,96.215mm) on Top Layer And Track (169.889mm,94.415mm)(169.889mm,96.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(168.889mm,96.215mm) on Top Layer And Track (169.889mm,96.415mm)(169.889mm,98.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R42-1(376.555mm,216.85mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R42-1(376.555mm,216.85mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R42-1(376.555mm,216.85mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R42-1(376.555mm,216.85mm) on Top Layer And Text "U10" (376.479mm,216.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R42-2(376.555mm,218.25mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R42-2(376.555mm,218.25mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R42-2(376.555mm,218.25mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R42-2(376.555mm,218.25mm) on Top Layer And Text "U10" (376.479mm,216.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R43-1(376.555mm,176.464mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R43-1(376.555mm,176.464mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R43-1(376.555mm,176.464mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R43-1(376.555mm,176.464mm) on Top Layer And Text "R44" (376.098mm,175.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R43-2(376.555mm,177.864mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R43-2(376.555mm,177.864mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R43-2(376.555mm,177.864mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R44-1(376.555mm,172.146mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R44-1(376.555mm,172.146mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R44-1(376.555mm,172.146mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R44-1(376.555mm,172.146mm) on Top Layer And Text "R45" (376.072mm,170.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R44-2(376.555mm,173.546mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R44-2(376.555mm,173.546mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R44-2(376.555mm,173.546mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R45-1(387.116mm,168.528mm) on Multi-Layer And Track (385.416mm,168.528mm)(385.916mm,168.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R45-2(376.916mm,168.528mm) on Multi-Layer And Text "U11" (376.174mm,166.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R45-2(376.916mm,168.528mm) on Multi-Layer And Track (378.116mm,168.528mm)(378.616mm,168.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R46-1(387.116mm,158.876mm) on Multi-Layer And Track (385.416mm,158.876mm)(385.916mm,158.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R46-2(376.916mm,158.876mm) on Multi-Layer And Text "R47" (376.072mm,156.717mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R46-2(376.916mm,158.876mm) on Multi-Layer And Track (378.116mm,158.876mm)(378.616mm,158.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R47-1(387.116mm,154.558mm) on Multi-Layer And Track (385.416mm,154.558mm)(385.916mm,154.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R47-2(376.916mm,154.558mm) on Multi-Layer And Text "C109" (376.174mm,152.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R47-2(376.916mm,154.558mm) on Multi-Layer And Track (378.116mm,154.558mm)(378.616mm,154.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R48-1(376.555mm,133.538mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R48-1(376.555mm,133.538mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R48-1(376.555mm,133.538mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R48-1(376.555mm,133.538mm) on Top Layer And Text "R49" (376.098mm,132.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R48-2(376.555mm,134.938mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R48-2(376.555mm,134.938mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R48-2(376.555mm,134.938mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R49-1(376.555mm,129.22mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R49-1(376.555mm,129.22mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R49-1(376.555mm,129.22mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R49-1(376.555mm,129.22mm) on Top Layer And Text "C117" (376.098mm,127.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R49-2(376.555mm,130.62mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R49-2(376.555mm,130.62mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R49-2(376.555mm,130.62mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R50-1(154.494mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R50-1(154.494mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R50-1(154.494mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R50-2(155.894mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R50-2(155.894mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R50-2(155.894mm,368.426mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(450.342mm,161.605mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(450.342mm,161.605mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(450.342mm,161.605mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R51-1(413.512mm,103.312mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R51-1(413.512mm,103.312mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R51-1(413.512mm,103.312mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R51-1(413.512mm,103.312mm) on Top Layer And Text "R52" (413.055mm,101.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R51-2(413.512mm,104.712mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R51-2(413.512mm,104.712mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R51-2(413.512mm,104.712mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(450.342mm,163.005mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(450.342mm,163.005mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(450.342mm,163.005mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R52-1(413.512mm,98.994mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R52-1(413.512mm,98.994mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R52-1(413.512mm,98.994mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R52-2(413.512mm,100.394mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R52-2(413.512mm,100.394mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R52-2(413.512mm,100.394mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R53-1(189.027mm,10.287mm) on Top Layer And Text "M?" (187.757mm,9.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R53-1(189.027mm,10.287mm) on Top Layer And Track (187.627mm,10.787mm)(187.727mm,10.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R53-1(189.027mm,10.287mm) on Top Layer And Track (187.627mm,5.587mm)(187.627mm,10.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R53-1(189.027mm,10.287mm) on Top Layer And Track (190.327mm,10.787mm)(190.427mm,10.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R53-1(189.027mm,10.287mm) on Top Layer And Track (190.427mm,5.587mm)(190.427mm,10.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R53-2(189.027mm,6.087mm) on Top Layer And Track (187.627mm,5.587mm)(187.627mm,10.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R53-2(189.027mm,6.087mm) on Top Layer And Track (187.627mm,5.587mm)(187.727mm,5.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R53-2(189.027mm,6.087mm) on Top Layer And Track (190.327mm,5.587mm)(190.427mm,5.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R53-2(189.027mm,6.087mm) on Top Layer And Track (190.427mm,5.587mm)(190.427mm,10.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R54-1(181.305mm,6.206mm) on Top Layer And Track (179.905mm,5.706mm)(179.905mm,10.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R54-1(181.305mm,6.206mm) on Top Layer And Track (179.905mm,5.706mm)(180.005mm,5.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R54-1(181.305mm,6.206mm) on Top Layer And Track (182.605mm,5.706mm)(182.705mm,5.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R54-1(181.305mm,6.206mm) on Top Layer And Track (182.705mm,5.706mm)(182.705mm,10.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R54-2(181.305mm,10.406mm) on Top Layer And Track (179.905mm,10.906mm)(180.005mm,10.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R54-2(181.305mm,10.406mm) on Top Layer And Track (179.905mm,5.706mm)(179.905mm,10.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R54-2(181.305mm,10.406mm) on Top Layer And Track (182.605mm,10.906mm)(182.705mm,10.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R54-2(181.305mm,10.406mm) on Top Layer And Track (182.705mm,5.706mm)(182.705mm,10.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R55-1(210.388mm,14.816mm) on Top Layer And Track (208.988mm,14.316mm)(208.988mm,19.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R55-1(210.388mm,14.816mm) on Top Layer And Track (208.988mm,14.316mm)(209.088mm,14.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R55-1(210.388mm,14.816mm) on Top Layer And Track (211.688mm,14.316mm)(211.788mm,14.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R55-1(210.388mm,14.816mm) on Top Layer And Track (211.788mm,14.316mm)(211.788mm,19.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R55-2(210.388mm,19.016mm) on Top Layer And Track (208.988mm,14.316mm)(208.988mm,19.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R55-2(210.388mm,19.016mm) on Top Layer And Track (208.988mm,19.516mm)(209.088mm,19.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R55-2(210.388mm,19.016mm) on Top Layer And Track (211.688mm,19.516mm)(211.788mm,19.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R55-2(210.388mm,19.016mm) on Top Layer And Track (211.788mm,14.316mm)(211.788mm,19.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R56-1(205.003mm,17.45mm) on Top Layer And Track (203.603mm,16.95mm)(203.603mm,22.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R56-1(205.003mm,17.45mm) on Top Layer And Track (203.603mm,16.95mm)(203.703mm,16.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R56-1(205.003mm,17.45mm) on Top Layer And Track (206.303mm,16.95mm)(206.403mm,16.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R56-1(205.003mm,17.45mm) on Top Layer And Track (206.403mm,16.95mm)(206.403mm,22.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R56-2(205.003mm,21.65mm) on Top Layer And Track (203.603mm,16.95mm)(203.603mm,22.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R56-2(205.003mm,21.65mm) on Top Layer And Track (203.603mm,22.15mm)(203.703mm,22.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R56-2(205.003mm,21.65mm) on Top Layer And Track (206.303mm,22.15mm)(206.403mm,22.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R56-2(205.003mm,21.65mm) on Top Layer And Track (206.403mm,16.95mm)(206.403mm,22.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-1(307.656mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-1(307.656mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-1(307.656mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(309.056mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(309.056mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(309.056mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(303.338mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(303.338mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(303.338mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(304.738mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(304.738mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(304.738mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(299.02mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(299.02mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(299.02mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(300.42mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(300.42mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(300.42mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-1(257.364mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-1(257.364mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-1(257.364mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(258.764mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(258.764mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(258.764mm,204.723mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(202.398mm,9.353mm) on Top Layer And Track (202.098mm,8.953mm)(204.098mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(202.398mm,9.353mm) on Top Layer And Track (202.098mm,9.653mm)(202.098mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(202.398mm,9.353mm) on Top Layer And Track (202.098mm,9.853mm)(204.098mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(208.266mm,9.353mm) on Top Layer And Track (207.966mm,8.953mm)(209.966mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(208.266mm,9.353mm) on Top Layer And Track (207.966mm,9.653mm)(207.966mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(208.266mm,9.353mm) on Top Layer And Track (207.966mm,9.853mm)(209.966mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(214.108mm,9.353mm) on Top Layer And Track (213.808mm,8.953mm)(215.808mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(214.108mm,9.353mm) on Top Layer And Track (213.808mm,9.653mm)(213.808mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(214.108mm,9.353mm) on Top Layer And Track (213.808mm,9.853mm)(215.808mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(219.975mm,9.353mm) on Top Layer And Track (219.675mm,8.953mm)(221.675mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(219.975mm,9.353mm) on Top Layer And Track (219.675mm,9.653mm)(219.675mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(219.975mm,9.353mm) on Top Layer And Track (219.675mm,9.853mm)(221.675mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(225.817mm,9.353mm) on Top Layer And Track (225.517mm,8.953mm)(227.517mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(225.817mm,9.353mm) on Top Layer And Track (225.517mm,9.653mm)(225.517mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(225.817mm,9.353mm) on Top Layer And Track (225.517mm,9.853mm)(227.517mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(231.685mm,9.353mm) on Top Layer And Track (231.385mm,8.953mm)(233.385mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(231.685mm,9.353mm) on Top Layer And Track (231.385mm,9.653mm)(231.385mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(231.685mm,9.353mm) on Top Layer And Track (231.385mm,9.853mm)(233.385mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(237.527mm,9.353mm) on Top Layer And Track (237.227mm,8.953mm)(239.227mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(237.527mm,9.353mm) on Top Layer And Track (237.227mm,9.653mm)(237.227mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(237.527mm,9.353mm) on Top Layer And Track (237.227mm,9.853mm)(239.227mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(243.394mm,9.353mm) on Top Layer And Track (243.094mm,8.953mm)(245.094mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(243.394mm,9.353mm) on Top Layer And Track (243.094mm,9.653mm)(243.094mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(243.394mm,9.353mm) on Top Layer And Track (243.094mm,9.853mm)(245.094mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(249.236mm,9.353mm) on Top Layer And Track (248.936mm,8.953mm)(250.936mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(249.236mm,9.353mm) on Top Layer And Track (248.936mm,9.653mm)(248.936mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(249.236mm,9.353mm) on Top Layer And Track (248.936mm,9.853mm)(250.936mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(255.078mm,9.353mm) on Top Layer And Track (254.778mm,8.953mm)(256.778mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(255.078mm,9.353mm) on Top Layer And Track (254.778mm,9.653mm)(254.778mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(255.078mm,9.353mm) on Top Layer And Track (254.778mm,9.853mm)(256.778mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(260.945mm,9.353mm) on Top Layer And Track (260.645mm,8.953mm)(262.645mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(260.945mm,9.353mm) on Top Layer And Track (260.645mm,9.653mm)(260.645mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(260.945mm,9.353mm) on Top Layer And Track (260.645mm,9.853mm)(262.645mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(266.787mm,9.353mm) on Top Layer And Track (266.487mm,8.953mm)(268.487mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(266.787mm,9.353mm) on Top Layer And Track (266.487mm,9.653mm)(266.487mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(266.787mm,9.353mm) on Top Layer And Track (266.487mm,9.853mm)(268.487mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(272.655mm,9.353mm) on Top Layer And Track (272.355mm,8.953mm)(274.355mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(272.655mm,9.353mm) on Top Layer And Track (272.355mm,9.653mm)(272.355mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(272.655mm,9.353mm) on Top Layer And Track (272.355mm,9.853mm)(274.355mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(278.497mm,9.353mm) on Top Layer And Track (278.197mm,8.953mm)(280.197mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(278.497mm,9.353mm) on Top Layer And Track (278.197mm,9.653mm)(278.197mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(278.497mm,9.353mm) on Top Layer And Track (278.197mm,9.853mm)(280.197mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(284.364mm,9.353mm) on Top Layer And Track (284.064mm,8.953mm)(286.064mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(284.364mm,9.353mm) on Top Layer And Track (284.064mm,9.653mm)(284.064mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(284.364mm,9.353mm) on Top Layer And Track (284.064mm,9.853mm)(286.064mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(320.356mm,9.353mm) on Top Layer And Track (320.056mm,8.953mm)(322.056mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(320.356mm,9.353mm) on Top Layer And Track (320.056mm,9.653mm)(320.056mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(320.356mm,9.353mm) on Top Layer And Track (320.056mm,9.853mm)(322.056mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(326.223mm,9.353mm) on Top Layer And Track (325.923mm,8.953mm)(327.923mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(326.223mm,9.353mm) on Top Layer And Track (325.923mm,9.653mm)(325.923mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(326.223mm,9.353mm) on Top Layer And Track (325.923mm,9.853mm)(327.923mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(332.065mm,9.353mm) on Top Layer And Track (331.765mm,8.953mm)(333.765mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(332.065mm,9.353mm) on Top Layer And Track (331.765mm,9.653mm)(331.765mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(332.065mm,9.353mm) on Top Layer And Track (331.765mm,9.853mm)(333.765mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(337.933mm,9.353mm) on Top Layer And Track (337.633mm,8.953mm)(339.633mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(337.933mm,9.353mm) on Top Layer And Track (337.633mm,9.653mm)(337.633mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(337.933mm,9.353mm) on Top Layer And Track (337.633mm,9.853mm)(339.633mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(343.775mm,9.353mm) on Top Layer And Track (343.475mm,8.953mm)(345.475mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(343.775mm,9.353mm) on Top Layer And Track (343.475mm,9.653mm)(343.475mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(343.775mm,9.353mm) on Top Layer And Track (343.475mm,9.853mm)(345.475mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(349.642mm,9.353mm) on Top Layer And Track (349.342mm,8.953mm)(351.342mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(349.642mm,9.353mm) on Top Layer And Track (349.342mm,9.653mm)(349.342mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(349.642mm,9.353mm) on Top Layer And Track (349.342mm,9.853mm)(351.342mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(355.484mm,9.353mm) on Top Layer And Track (355.184mm,8.953mm)(357.184mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(355.484mm,9.353mm) on Top Layer And Track (355.184mm,9.653mm)(355.184mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(355.484mm,9.353mm) on Top Layer And Track (355.184mm,9.853mm)(357.184mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(361.326mm,9.353mm) on Top Layer And Track (361.026mm,8.953mm)(363.026mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(361.326mm,9.353mm) on Top Layer And Track (361.026mm,9.653mm)(361.026mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(361.326mm,9.353mm) on Top Layer And Track (361.026mm,9.853mm)(363.026mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(367.194mm,9.353mm) on Top Layer And Track (366.894mm,8.953mm)(368.894mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(367.194mm,9.353mm) on Top Layer And Track (366.894mm,9.653mm)(366.894mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(367.194mm,9.353mm) on Top Layer And Track (366.894mm,9.853mm)(368.894mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(373.036mm,9.353mm) on Top Layer And Track (372.736mm,8.953mm)(374.736mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(373.036mm,9.353mm) on Top Layer And Track (372.736mm,9.653mm)(372.736mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(373.036mm,9.353mm) on Top Layer And Track (372.736mm,9.853mm)(374.736mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(378.903mm,9.353mm) on Top Layer And Track (378.603mm,8.953mm)(380.603mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(378.903mm,9.353mm) on Top Layer And Track (378.603mm,9.653mm)(378.603mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(378.903mm,9.353mm) on Top Layer And Track (378.603mm,9.853mm)(380.603mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(384.745mm,9.353mm) on Top Layer And Track (384.445mm,8.953mm)(386.445mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(384.745mm,9.353mm) on Top Layer And Track (384.445mm,9.653mm)(384.445mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(384.745mm,9.353mm) on Top Layer And Track (384.445mm,9.853mm)(386.445mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(390.612mm,9.353mm) on Top Layer And Track (390.312mm,8.953mm)(392.312mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(390.612mm,9.353mm) on Top Layer And Track (390.312mm,9.653mm)(390.312mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(390.612mm,9.353mm) on Top Layer And Track (390.312mm,9.853mm)(392.312mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(396.454mm,9.353mm) on Top Layer And Track (396.154mm,8.953mm)(398.154mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(396.454mm,9.353mm) on Top Layer And Track (396.154mm,9.653mm)(396.154mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(396.454mm,9.353mm) on Top Layer And Track (396.154mm,9.853mm)(398.154mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(402.322mm,9.353mm) on Top Layer And Track (402.022mm,8.953mm)(404.022mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(402.322mm,9.353mm) on Top Layer And Track (402.022mm,9.653mm)(402.022mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(402.322mm,9.353mm) on Top Layer And Track (402.022mm,9.853mm)(404.022mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-1(408.164mm,9.353mm) on Top Layer And Track (407.864mm,8.953mm)(409.864mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-1(408.164mm,9.353mm) on Top Layer And Track (407.864mm,9.653mm)(407.864mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-1(408.164mm,9.353mm) on Top Layer And Track (407.864mm,9.853mm)(409.864mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(202.398mm,8.553mm) on Top Layer And Track (202.098mm,8.153mm)(204.098mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(202.398mm,8.553mm) on Top Layer And Track (202.098mm,8.953mm)(204.098mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(208.266mm,8.553mm) on Top Layer And Track (207.966mm,8.153mm)(209.966mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(208.266mm,8.553mm) on Top Layer And Track (207.966mm,8.953mm)(209.966mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(214.108mm,8.553mm) on Top Layer And Track (213.808mm,8.153mm)(215.808mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(214.108mm,8.553mm) on Top Layer And Track (213.808mm,8.953mm)(215.808mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(219.975mm,8.553mm) on Top Layer And Track (219.675mm,8.153mm)(221.675mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(219.975mm,8.553mm) on Top Layer And Track (219.675mm,8.953mm)(221.675mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(225.817mm,8.553mm) on Top Layer And Track (225.517mm,8.153mm)(227.517mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(225.817mm,8.553mm) on Top Layer And Track (225.517mm,8.953mm)(227.517mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(231.685mm,8.553mm) on Top Layer And Track (231.385mm,8.153mm)(233.385mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(231.685mm,8.553mm) on Top Layer And Track (231.385mm,8.953mm)(233.385mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(237.527mm,8.553mm) on Top Layer And Track (237.227mm,8.153mm)(239.227mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(237.527mm,8.553mm) on Top Layer And Track (237.227mm,8.953mm)(239.227mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(243.394mm,8.553mm) on Top Layer And Track (243.094mm,8.153mm)(245.094mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(243.394mm,8.553mm) on Top Layer And Track (243.094mm,8.953mm)(245.094mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(249.236mm,8.553mm) on Top Layer And Track (248.936mm,8.153mm)(250.936mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(249.236mm,8.553mm) on Top Layer And Track (248.936mm,8.953mm)(250.936mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(255.078mm,8.553mm) on Top Layer And Track (254.778mm,8.153mm)(256.778mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(255.078mm,8.553mm) on Top Layer And Track (254.778mm,8.953mm)(256.778mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(260.945mm,8.553mm) on Top Layer And Track (260.645mm,8.153mm)(262.645mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(260.945mm,8.553mm) on Top Layer And Track (260.645mm,8.953mm)(262.645mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(266.787mm,8.553mm) on Top Layer And Track (266.487mm,8.153mm)(268.487mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(266.787mm,8.553mm) on Top Layer And Track (266.487mm,8.953mm)(268.487mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(272.655mm,8.553mm) on Top Layer And Track (272.355mm,8.153mm)(274.355mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(272.655mm,8.553mm) on Top Layer And Track (272.355mm,8.953mm)(274.355mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(278.497mm,8.553mm) on Top Layer And Track (278.197mm,8.153mm)(280.197mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(278.497mm,8.553mm) on Top Layer And Track (278.197mm,8.953mm)(280.197mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(284.364mm,8.553mm) on Top Layer And Track (284.064mm,8.153mm)(286.064mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(284.364mm,8.553mm) on Top Layer And Track (284.064mm,8.953mm)(286.064mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(320.356mm,8.553mm) on Top Layer And Track (320.056mm,8.153mm)(322.056mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(320.356mm,8.553mm) on Top Layer And Track (320.056mm,8.953mm)(322.056mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(326.223mm,8.553mm) on Top Layer And Track (325.923mm,8.153mm)(327.923mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(326.223mm,8.553mm) on Top Layer And Track (325.923mm,8.953mm)(327.923mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(332.065mm,8.553mm) on Top Layer And Track (331.765mm,8.153mm)(333.765mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(332.065mm,8.553mm) on Top Layer And Track (331.765mm,8.953mm)(333.765mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(337.933mm,8.553mm) on Top Layer And Track (337.633mm,8.153mm)(339.633mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(337.933mm,8.553mm) on Top Layer And Track (337.633mm,8.953mm)(339.633mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(343.775mm,8.553mm) on Top Layer And Track (343.475mm,8.153mm)(345.475mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(343.775mm,8.553mm) on Top Layer And Track (343.475mm,8.953mm)(345.475mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(349.642mm,8.553mm) on Top Layer And Track (349.342mm,8.153mm)(351.342mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(349.642mm,8.553mm) on Top Layer And Track (349.342mm,8.953mm)(351.342mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(355.484mm,8.553mm) on Top Layer And Track (355.184mm,8.153mm)(357.184mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(355.484mm,8.553mm) on Top Layer And Track (355.184mm,8.953mm)(357.184mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(361.326mm,8.553mm) on Top Layer And Track (361.026mm,8.153mm)(363.026mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(361.326mm,8.553mm) on Top Layer And Track (361.026mm,8.953mm)(363.026mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(367.194mm,8.553mm) on Top Layer And Track (366.894mm,8.153mm)(368.894mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(367.194mm,8.553mm) on Top Layer And Track (366.894mm,8.953mm)(368.894mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(373.036mm,8.553mm) on Top Layer And Track (372.736mm,8.153mm)(374.736mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(373.036mm,8.553mm) on Top Layer And Track (372.736mm,8.953mm)(374.736mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(378.903mm,8.553mm) on Top Layer And Track (378.603mm,8.153mm)(380.603mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(378.903mm,8.553mm) on Top Layer And Track (378.603mm,8.953mm)(380.603mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(384.745mm,8.553mm) on Top Layer And Track (384.445mm,8.153mm)(386.445mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(384.745mm,8.553mm) on Top Layer And Track (384.445mm,8.953mm)(386.445mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(390.612mm,8.553mm) on Top Layer And Track (390.312mm,8.153mm)(392.312mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(390.612mm,8.553mm) on Top Layer And Track (390.312mm,8.953mm)(392.312mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(396.454mm,8.553mm) on Top Layer And Track (396.154mm,8.153mm)(398.154mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(396.454mm,8.553mm) on Top Layer And Track (396.154mm,8.953mm)(398.154mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(402.322mm,8.553mm) on Top Layer And Track (402.022mm,8.153mm)(404.022mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(402.322mm,8.553mm) on Top Layer And Track (402.022mm,8.953mm)(404.022mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(408.164mm,8.553mm) on Top Layer And Track (407.864mm,8.153mm)(409.864mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-2(408.164mm,8.553mm) on Top Layer And Track (407.864mm,8.953mm)(409.864mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(202.398mm,7.753mm) on Top Layer And Track (202.098mm,7.353mm)(204.098mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(202.398mm,7.753mm) on Top Layer And Track (202.098mm,8.153mm)(204.098mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(208.266mm,7.753mm) on Top Layer And Track (207.966mm,7.353mm)(209.966mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(208.266mm,7.753mm) on Top Layer And Track (207.966mm,8.153mm)(209.966mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(214.108mm,7.753mm) on Top Layer And Track (213.808mm,7.353mm)(215.808mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(214.108mm,7.753mm) on Top Layer And Track (213.808mm,8.153mm)(215.808mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(219.975mm,7.753mm) on Top Layer And Track (219.675mm,7.353mm)(221.675mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(219.975mm,7.753mm) on Top Layer And Track (219.675mm,8.153mm)(221.675mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(225.817mm,7.753mm) on Top Layer And Track (225.517mm,7.353mm)(227.517mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(225.817mm,7.753mm) on Top Layer And Track (225.517mm,8.153mm)(227.517mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(231.685mm,7.753mm) on Top Layer And Track (231.385mm,7.353mm)(233.385mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(231.685mm,7.753mm) on Top Layer And Track (231.385mm,8.153mm)(233.385mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(237.527mm,7.753mm) on Top Layer And Track (237.227mm,7.353mm)(239.227mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(237.527mm,7.753mm) on Top Layer And Track (237.227mm,8.153mm)(239.227mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(243.394mm,7.753mm) on Top Layer And Track (243.094mm,7.353mm)(245.094mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(243.394mm,7.753mm) on Top Layer And Track (243.094mm,8.153mm)(245.094mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(249.236mm,7.753mm) on Top Layer And Track (248.936mm,7.353mm)(250.936mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(249.236mm,7.753mm) on Top Layer And Track (248.936mm,8.153mm)(250.936mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(255.078mm,7.753mm) on Top Layer And Track (254.778mm,7.353mm)(256.778mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(255.078mm,7.753mm) on Top Layer And Track (254.778mm,8.153mm)(256.778mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(260.945mm,7.753mm) on Top Layer And Track (260.645mm,7.353mm)(262.645mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(260.945mm,7.753mm) on Top Layer And Track (260.645mm,8.153mm)(262.645mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(266.787mm,7.753mm) on Top Layer And Track (266.487mm,7.353mm)(268.487mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(266.787mm,7.753mm) on Top Layer And Track (266.487mm,8.153mm)(268.487mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(272.655mm,7.753mm) on Top Layer And Track (272.355mm,7.353mm)(274.355mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(272.655mm,7.753mm) on Top Layer And Track (272.355mm,8.153mm)(274.355mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(278.497mm,7.753mm) on Top Layer And Track (278.197mm,7.353mm)(280.197mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(278.497mm,7.753mm) on Top Layer And Track (278.197mm,8.153mm)(280.197mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(284.364mm,7.753mm) on Top Layer And Track (284.064mm,7.353mm)(286.064mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(284.364mm,7.753mm) on Top Layer And Track (284.064mm,8.153mm)(286.064mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(320.356mm,7.753mm) on Top Layer And Track (320.056mm,7.353mm)(322.056mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(320.356mm,7.753mm) on Top Layer And Track (320.056mm,8.153mm)(322.056mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(326.223mm,7.753mm) on Top Layer And Track (325.923mm,7.353mm)(327.923mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(326.223mm,7.753mm) on Top Layer And Track (325.923mm,8.153mm)(327.923mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(332.065mm,7.753mm) on Top Layer And Track (331.765mm,7.353mm)(333.765mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(332.065mm,7.753mm) on Top Layer And Track (331.765mm,8.153mm)(333.765mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(337.933mm,7.753mm) on Top Layer And Track (337.633mm,7.353mm)(339.633mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(337.933mm,7.753mm) on Top Layer And Track (337.633mm,8.153mm)(339.633mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(343.775mm,7.753mm) on Top Layer And Track (343.475mm,7.353mm)(345.475mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(343.775mm,7.753mm) on Top Layer And Track (343.475mm,8.153mm)(345.475mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(349.642mm,7.753mm) on Top Layer And Track (349.342mm,7.353mm)(351.342mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(349.642mm,7.753mm) on Top Layer And Track (349.342mm,8.153mm)(351.342mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(355.484mm,7.753mm) on Top Layer And Track (355.184mm,7.353mm)(357.184mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(355.484mm,7.753mm) on Top Layer And Track (355.184mm,8.153mm)(357.184mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(361.326mm,7.753mm) on Top Layer And Track (361.026mm,7.353mm)(363.026mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(361.326mm,7.753mm) on Top Layer And Track (361.026mm,8.153mm)(363.026mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(367.194mm,7.753mm) on Top Layer And Track (366.894mm,7.353mm)(368.894mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(367.194mm,7.753mm) on Top Layer And Track (366.894mm,8.153mm)(368.894mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(373.036mm,7.753mm) on Top Layer And Track (372.736mm,7.353mm)(374.736mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(373.036mm,7.753mm) on Top Layer And Track (372.736mm,8.153mm)(374.736mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(378.903mm,7.753mm) on Top Layer And Track (378.603mm,7.353mm)(380.603mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(378.903mm,7.753mm) on Top Layer And Track (378.603mm,8.153mm)(380.603mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(384.745mm,7.753mm) on Top Layer And Track (384.445mm,7.353mm)(386.445mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(384.745mm,7.753mm) on Top Layer And Track (384.445mm,8.153mm)(386.445mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(390.612mm,7.753mm) on Top Layer And Track (390.312mm,7.353mm)(392.312mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(390.612mm,7.753mm) on Top Layer And Track (390.312mm,8.153mm)(392.312mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(396.454mm,7.753mm) on Top Layer And Track (396.154mm,7.353mm)(398.154mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(396.454mm,7.753mm) on Top Layer And Track (396.154mm,8.153mm)(398.154mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(402.322mm,7.753mm) on Top Layer And Track (402.022mm,7.353mm)(404.022mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(402.322mm,7.753mm) on Top Layer And Track (402.022mm,8.153mm)(404.022mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(408.164mm,7.753mm) on Top Layer And Track (407.864mm,7.353mm)(409.864mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-3(408.164mm,7.753mm) on Top Layer And Track (407.864mm,8.153mm)(409.864mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(202.398mm,6.953mm) on Top Layer And Track (202.098mm,6.453mm)(202.098mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(202.398mm,6.953mm) on Top Layer And Track (202.098mm,6.453mm)(204.098mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(202.398mm,6.953mm) on Top Layer And Track (202.098mm,7.353mm)(204.098mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(208.266mm,6.953mm) on Top Layer And Track (207.966mm,6.453mm)(207.966mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(208.266mm,6.953mm) on Top Layer And Track (207.966mm,6.453mm)(209.966mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(208.266mm,6.953mm) on Top Layer And Track (207.966mm,7.353mm)(209.966mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(214.108mm,6.953mm) on Top Layer And Track (213.808mm,6.453mm)(213.808mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(214.108mm,6.953mm) on Top Layer And Track (213.808mm,6.453mm)(215.808mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(214.108mm,6.953mm) on Top Layer And Track (213.808mm,7.353mm)(215.808mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(219.975mm,6.953mm) on Top Layer And Track (219.675mm,6.453mm)(219.675mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(219.975mm,6.953mm) on Top Layer And Track (219.675mm,6.453mm)(221.675mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(219.975mm,6.953mm) on Top Layer And Track (219.675mm,7.353mm)(221.675mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(225.817mm,6.953mm) on Top Layer And Track (225.517mm,6.453mm)(225.517mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(225.817mm,6.953mm) on Top Layer And Track (225.517mm,6.453mm)(227.517mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(225.817mm,6.953mm) on Top Layer And Track (225.517mm,7.353mm)(227.517mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(231.685mm,6.953mm) on Top Layer And Track (231.385mm,6.453mm)(231.385mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(231.685mm,6.953mm) on Top Layer And Track (231.385mm,6.453mm)(233.385mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(231.685mm,6.953mm) on Top Layer And Track (231.385mm,7.353mm)(233.385mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(237.527mm,6.953mm) on Top Layer And Track (237.227mm,6.453mm)(237.227mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(237.527mm,6.953mm) on Top Layer And Track (237.227mm,6.453mm)(239.227mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(237.527mm,6.953mm) on Top Layer And Track (237.227mm,7.353mm)(239.227mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(243.394mm,6.953mm) on Top Layer And Track (243.094mm,6.453mm)(243.094mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(243.394mm,6.953mm) on Top Layer And Track (243.094mm,6.453mm)(245.094mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(243.394mm,6.953mm) on Top Layer And Track (243.094mm,7.353mm)(245.094mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(249.236mm,6.953mm) on Top Layer And Track (248.936mm,6.453mm)(248.936mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(249.236mm,6.953mm) on Top Layer And Track (248.936mm,6.453mm)(250.936mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(249.236mm,6.953mm) on Top Layer And Track (248.936mm,7.353mm)(250.936mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(255.078mm,6.953mm) on Top Layer And Track (254.778mm,6.453mm)(254.778mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(255.078mm,6.953mm) on Top Layer And Track (254.778mm,6.453mm)(256.778mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(255.078mm,6.953mm) on Top Layer And Track (254.778mm,7.353mm)(256.778mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(260.945mm,6.953mm) on Top Layer And Track (260.645mm,6.453mm)(260.645mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(260.945mm,6.953mm) on Top Layer And Track (260.645mm,6.453mm)(262.645mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(260.945mm,6.953mm) on Top Layer And Track (260.645mm,7.353mm)(262.645mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(266.787mm,6.953mm) on Top Layer And Track (266.487mm,6.453mm)(266.487mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(266.787mm,6.953mm) on Top Layer And Track (266.487mm,6.453mm)(268.487mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(266.787mm,6.953mm) on Top Layer And Track (266.487mm,7.353mm)(268.487mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(272.655mm,6.953mm) on Top Layer And Track (272.355mm,6.453mm)(272.355mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(272.655mm,6.953mm) on Top Layer And Track (272.355mm,6.453mm)(274.355mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(272.655mm,6.953mm) on Top Layer And Track (272.355mm,7.353mm)(274.355mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(278.497mm,6.953mm) on Top Layer And Track (278.197mm,6.453mm)(278.197mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(278.497mm,6.953mm) on Top Layer And Track (278.197mm,6.453mm)(280.197mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(278.497mm,6.953mm) on Top Layer And Track (278.197mm,7.353mm)(280.197mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(284.364mm,6.953mm) on Top Layer And Track (284.064mm,6.453mm)(284.064mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(284.364mm,6.953mm) on Top Layer And Track (284.064mm,6.453mm)(286.064mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(284.364mm,6.953mm) on Top Layer And Track (284.064mm,7.353mm)(286.064mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(320.356mm,6.953mm) on Top Layer And Track (320.056mm,6.453mm)(320.056mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(320.356mm,6.953mm) on Top Layer And Track (320.056mm,6.453mm)(322.056mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(320.356mm,6.953mm) on Top Layer And Track (320.056mm,7.353mm)(322.056mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(326.223mm,6.953mm) on Top Layer And Track (325.923mm,6.453mm)(325.923mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(326.223mm,6.953mm) on Top Layer And Track (325.923mm,6.453mm)(327.923mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(326.223mm,6.953mm) on Top Layer And Track (325.923mm,7.353mm)(327.923mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(332.065mm,6.953mm) on Top Layer And Track (331.765mm,6.453mm)(331.765mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(332.065mm,6.953mm) on Top Layer And Track (331.765mm,6.453mm)(333.765mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(332.065mm,6.953mm) on Top Layer And Track (331.765mm,7.353mm)(333.765mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(337.933mm,6.953mm) on Top Layer And Track (337.633mm,6.453mm)(337.633mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(337.933mm,6.953mm) on Top Layer And Track (337.633mm,6.453mm)(339.633mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(337.933mm,6.953mm) on Top Layer And Track (337.633mm,7.353mm)(339.633mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(343.775mm,6.953mm) on Top Layer And Track (343.475mm,6.453mm)(343.475mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(343.775mm,6.953mm) on Top Layer And Track (343.475mm,6.453mm)(345.475mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(343.775mm,6.953mm) on Top Layer And Track (343.475mm,7.353mm)(345.475mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(349.642mm,6.953mm) on Top Layer And Track (349.342mm,6.453mm)(349.342mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(349.642mm,6.953mm) on Top Layer And Track (349.342mm,6.453mm)(351.342mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(349.642mm,6.953mm) on Top Layer And Track (349.342mm,7.353mm)(351.342mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(355.484mm,6.953mm) on Top Layer And Track (355.184mm,6.453mm)(355.184mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(355.484mm,6.953mm) on Top Layer And Track (355.184mm,6.453mm)(357.184mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(355.484mm,6.953mm) on Top Layer And Track (355.184mm,7.353mm)(357.184mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(361.326mm,6.953mm) on Top Layer And Track (361.026mm,6.453mm)(361.026mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(361.326mm,6.953mm) on Top Layer And Track (361.026mm,6.453mm)(363.026mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(361.326mm,6.953mm) on Top Layer And Track (361.026mm,7.353mm)(363.026mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(367.194mm,6.953mm) on Top Layer And Track (366.894mm,6.453mm)(366.894mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(367.194mm,6.953mm) on Top Layer And Track (366.894mm,6.453mm)(368.894mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(367.194mm,6.953mm) on Top Layer And Track (366.894mm,7.353mm)(368.894mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(373.036mm,6.953mm) on Top Layer And Track (372.736mm,6.453mm)(372.736mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(373.036mm,6.953mm) on Top Layer And Track (372.736mm,6.453mm)(374.736mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(373.036mm,6.953mm) on Top Layer And Track (372.736mm,7.353mm)(374.736mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(378.903mm,6.953mm) on Top Layer And Track (378.603mm,6.453mm)(378.603mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(378.903mm,6.953mm) on Top Layer And Track (378.603mm,6.453mm)(380.603mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(378.903mm,6.953mm) on Top Layer And Track (378.603mm,7.353mm)(380.603mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(384.745mm,6.953mm) on Top Layer And Track (384.445mm,6.453mm)(384.445mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(384.745mm,6.953mm) on Top Layer And Track (384.445mm,6.453mm)(386.445mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(384.745mm,6.953mm) on Top Layer And Track (384.445mm,7.353mm)(386.445mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(390.612mm,6.953mm) on Top Layer And Track (390.312mm,6.453mm)(390.312mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(390.612mm,6.953mm) on Top Layer And Track (390.312mm,6.453mm)(392.312mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(390.612mm,6.953mm) on Top Layer And Track (390.312mm,7.353mm)(392.312mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(396.454mm,6.953mm) on Top Layer And Track (396.154mm,6.453mm)(396.154mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(396.454mm,6.953mm) on Top Layer And Track (396.154mm,6.453mm)(398.154mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(396.454mm,6.953mm) on Top Layer And Track (396.154mm,7.353mm)(398.154mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(402.322mm,6.953mm) on Top Layer And Track (402.022mm,6.453mm)(402.022mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(402.322mm,6.953mm) on Top Layer And Track (402.022mm,6.453mm)(404.022mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(402.322mm,6.953mm) on Top Layer And Track (402.022mm,7.353mm)(404.022mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-4(408.164mm,6.953mm) on Top Layer And Track (407.864mm,6.453mm)(407.864mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-4(408.164mm,6.953mm) on Top Layer And Track (407.864mm,6.453mm)(409.864mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-4(408.164mm,6.953mm) on Top Layer And Track (407.864mm,7.353mm)(409.864mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(203.798mm,6.953mm) on Top Layer And Track (202.098mm,6.453mm)(204.098mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(203.798mm,6.953mm) on Top Layer And Track (202.098mm,7.353mm)(204.098mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(203.798mm,6.953mm) on Top Layer And Track (204.098mm,6.453mm)(204.098mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(209.666mm,6.953mm) on Top Layer And Track (207.966mm,6.453mm)(209.966mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(209.666mm,6.953mm) on Top Layer And Track (207.966mm,7.353mm)(209.966mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(209.666mm,6.953mm) on Top Layer And Track (209.966mm,6.453mm)(209.966mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(215.508mm,6.953mm) on Top Layer And Track (213.808mm,6.453mm)(215.808mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(215.508mm,6.953mm) on Top Layer And Track (213.808mm,7.353mm)(215.808mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(215.508mm,6.953mm) on Top Layer And Track (215.808mm,6.453mm)(215.808mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(221.375mm,6.953mm) on Top Layer And Track (219.675mm,6.453mm)(221.675mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(221.375mm,6.953mm) on Top Layer And Track (219.675mm,7.353mm)(221.675mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(221.375mm,6.953mm) on Top Layer And Track (221.675mm,6.453mm)(221.675mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(227.217mm,6.953mm) on Top Layer And Track (225.517mm,6.453mm)(227.517mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(227.217mm,6.953mm) on Top Layer And Track (225.517mm,7.353mm)(227.517mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(227.217mm,6.953mm) on Top Layer And Track (227.517mm,6.453mm)(227.517mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(233.085mm,6.953mm) on Top Layer And Track (231.385mm,6.453mm)(233.385mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(233.085mm,6.953mm) on Top Layer And Track (231.385mm,7.353mm)(233.385mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(233.085mm,6.953mm) on Top Layer And Track (233.385mm,6.453mm)(233.385mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(238.927mm,6.953mm) on Top Layer And Track (237.227mm,6.453mm)(239.227mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(238.927mm,6.953mm) on Top Layer And Track (237.227mm,7.353mm)(239.227mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(238.927mm,6.953mm) on Top Layer And Track (239.227mm,6.453mm)(239.227mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(244.794mm,6.953mm) on Top Layer And Track (243.094mm,6.453mm)(245.094mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(244.794mm,6.953mm) on Top Layer And Track (243.094mm,7.353mm)(245.094mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(244.794mm,6.953mm) on Top Layer And Track (245.094mm,6.453mm)(245.094mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(250.636mm,6.953mm) on Top Layer And Track (248.936mm,6.453mm)(250.936mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(250.636mm,6.953mm) on Top Layer And Track (248.936mm,7.353mm)(250.936mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(250.636mm,6.953mm) on Top Layer And Track (250.936mm,6.453mm)(250.936mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(256.478mm,6.953mm) on Top Layer And Track (254.778mm,6.453mm)(256.778mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(256.478mm,6.953mm) on Top Layer And Track (254.778mm,7.353mm)(256.778mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(256.478mm,6.953mm) on Top Layer And Track (256.778mm,6.453mm)(256.778mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(262.345mm,6.953mm) on Top Layer And Track (260.645mm,6.453mm)(262.645mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(262.345mm,6.953mm) on Top Layer And Track (260.645mm,7.353mm)(262.645mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(262.345mm,6.953mm) on Top Layer And Track (262.645mm,6.453mm)(262.645mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(268.187mm,6.953mm) on Top Layer And Track (266.487mm,6.453mm)(268.487mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(268.187mm,6.953mm) on Top Layer And Track (266.487mm,7.353mm)(268.487mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(268.187mm,6.953mm) on Top Layer And Track (268.487mm,6.453mm)(268.487mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(274.055mm,6.953mm) on Top Layer And Track (272.355mm,6.453mm)(274.355mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(274.055mm,6.953mm) on Top Layer And Track (272.355mm,7.353mm)(274.355mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(274.055mm,6.953mm) on Top Layer And Track (274.355mm,6.453mm)(274.355mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(279.897mm,6.953mm) on Top Layer And Track (278.197mm,6.453mm)(280.197mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(279.897mm,6.953mm) on Top Layer And Track (278.197mm,7.353mm)(280.197mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(279.897mm,6.953mm) on Top Layer And Track (280.197mm,6.453mm)(280.197mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(285.764mm,6.953mm) on Top Layer And Track (284.064mm,6.453mm)(286.064mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(285.764mm,6.953mm) on Top Layer And Track (284.064mm,7.353mm)(286.064mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(285.764mm,6.953mm) on Top Layer And Track (286.064mm,6.453mm)(286.064mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(321.756mm,6.953mm) on Top Layer And Track (320.056mm,6.453mm)(322.056mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(321.756mm,6.953mm) on Top Layer And Track (320.056mm,7.353mm)(322.056mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(321.756mm,6.953mm) on Top Layer And Track (322.056mm,6.453mm)(322.056mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(327.623mm,6.953mm) on Top Layer And Track (325.923mm,6.453mm)(327.923mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(327.623mm,6.953mm) on Top Layer And Track (325.923mm,7.353mm)(327.923mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(327.623mm,6.953mm) on Top Layer And Track (327.923mm,6.453mm)(327.923mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(333.465mm,6.953mm) on Top Layer And Track (331.765mm,6.453mm)(333.765mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(333.465mm,6.953mm) on Top Layer And Track (331.765mm,7.353mm)(333.765mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(333.465mm,6.953mm) on Top Layer And Track (333.765mm,6.453mm)(333.765mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(339.333mm,6.953mm) on Top Layer And Track (337.633mm,6.453mm)(339.633mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(339.333mm,6.953mm) on Top Layer And Track (337.633mm,7.353mm)(339.633mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(339.333mm,6.953mm) on Top Layer And Track (339.633mm,6.453mm)(339.633mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(345.175mm,6.953mm) on Top Layer And Track (343.475mm,6.453mm)(345.475mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(345.175mm,6.953mm) on Top Layer And Track (343.475mm,7.353mm)(345.475mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(345.175mm,6.953mm) on Top Layer And Track (345.475mm,6.453mm)(345.475mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(351.042mm,6.953mm) on Top Layer And Track (349.342mm,6.453mm)(351.342mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(351.042mm,6.953mm) on Top Layer And Track (349.342mm,7.353mm)(351.342mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(351.042mm,6.953mm) on Top Layer And Track (351.342mm,6.453mm)(351.342mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(356.884mm,6.953mm) on Top Layer And Track (355.184mm,6.453mm)(357.184mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(356.884mm,6.953mm) on Top Layer And Track (355.184mm,7.353mm)(357.184mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(356.884mm,6.953mm) on Top Layer And Track (357.184mm,6.453mm)(357.184mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(362.726mm,6.953mm) on Top Layer And Track (361.026mm,6.453mm)(363.026mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(362.726mm,6.953mm) on Top Layer And Track (361.026mm,7.353mm)(363.026mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(362.726mm,6.953mm) on Top Layer And Track (363.026mm,6.453mm)(363.026mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(368.594mm,6.953mm) on Top Layer And Track (366.894mm,6.453mm)(368.894mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(368.594mm,6.953mm) on Top Layer And Track (366.894mm,7.353mm)(368.894mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(368.594mm,6.953mm) on Top Layer And Track (368.894mm,6.453mm)(368.894mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(374.436mm,6.953mm) on Top Layer And Track (372.736mm,6.453mm)(374.736mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(374.436mm,6.953mm) on Top Layer And Track (372.736mm,7.353mm)(374.736mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(374.436mm,6.953mm) on Top Layer And Track (374.736mm,6.453mm)(374.736mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(380.303mm,6.953mm) on Top Layer And Track (378.603mm,6.453mm)(380.603mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(380.303mm,6.953mm) on Top Layer And Track (378.603mm,7.353mm)(380.603mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(380.303mm,6.953mm) on Top Layer And Track (380.603mm,6.453mm)(380.603mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(386.145mm,6.953mm) on Top Layer And Track (384.445mm,6.453mm)(386.445mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(386.145mm,6.953mm) on Top Layer And Track (384.445mm,7.353mm)(386.445mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(386.145mm,6.953mm) on Top Layer And Track (386.445mm,6.453mm)(386.445mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(392.012mm,6.953mm) on Top Layer And Track (390.312mm,6.453mm)(392.312mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(392.012mm,6.953mm) on Top Layer And Track (390.312mm,7.353mm)(392.312mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(392.012mm,6.953mm) on Top Layer And Track (392.312mm,6.453mm)(392.312mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(397.854mm,6.953mm) on Top Layer And Track (396.154mm,6.453mm)(398.154mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(397.854mm,6.953mm) on Top Layer And Track (396.154mm,7.353mm)(398.154mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(397.854mm,6.953mm) on Top Layer And Track (398.154mm,6.453mm)(398.154mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(403.722mm,6.953mm) on Top Layer And Track (402.022mm,6.453mm)(404.022mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(403.722mm,6.953mm) on Top Layer And Track (402.022mm,7.353mm)(404.022mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(403.722mm,6.953mm) on Top Layer And Track (404.022mm,6.453mm)(404.022mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-5(409.564mm,6.953mm) on Top Layer And Track (407.864mm,6.453mm)(409.864mm,6.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-5(409.564mm,6.953mm) on Top Layer And Track (407.864mm,7.353mm)(409.864mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-5(409.564mm,6.953mm) on Top Layer And Track (409.864mm,6.453mm)(409.864mm,6.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(203.798mm,7.753mm) on Top Layer And Track (202.098mm,7.353mm)(204.098mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(203.798mm,7.753mm) on Top Layer And Track (202.098mm,8.153mm)(204.098mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(209.666mm,7.753mm) on Top Layer And Track (207.966mm,7.353mm)(209.966mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(209.666mm,7.753mm) on Top Layer And Track (207.966mm,8.153mm)(209.966mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(215.508mm,7.753mm) on Top Layer And Track (213.808mm,7.353mm)(215.808mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(215.508mm,7.753mm) on Top Layer And Track (213.808mm,8.153mm)(215.808mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(221.375mm,7.753mm) on Top Layer And Track (219.675mm,7.353mm)(221.675mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(221.375mm,7.753mm) on Top Layer And Track (219.675mm,8.153mm)(221.675mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(227.217mm,7.753mm) on Top Layer And Track (225.517mm,7.353mm)(227.517mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(227.217mm,7.753mm) on Top Layer And Track (225.517mm,8.153mm)(227.517mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(233.085mm,7.753mm) on Top Layer And Track (231.385mm,7.353mm)(233.385mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(233.085mm,7.753mm) on Top Layer And Track (231.385mm,8.153mm)(233.385mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(238.927mm,7.753mm) on Top Layer And Track (237.227mm,7.353mm)(239.227mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(238.927mm,7.753mm) on Top Layer And Track (237.227mm,8.153mm)(239.227mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(244.794mm,7.753mm) on Top Layer And Track (243.094mm,7.353mm)(245.094mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(244.794mm,7.753mm) on Top Layer And Track (243.094mm,8.153mm)(245.094mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(250.636mm,7.753mm) on Top Layer And Track (248.936mm,7.353mm)(250.936mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(250.636mm,7.753mm) on Top Layer And Track (248.936mm,8.153mm)(250.936mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(256.478mm,7.753mm) on Top Layer And Track (254.778mm,7.353mm)(256.778mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(256.478mm,7.753mm) on Top Layer And Track (254.778mm,8.153mm)(256.778mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(262.345mm,7.753mm) on Top Layer And Track (260.645mm,7.353mm)(262.645mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(262.345mm,7.753mm) on Top Layer And Track (260.645mm,8.153mm)(262.645mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(268.187mm,7.753mm) on Top Layer And Track (266.487mm,7.353mm)(268.487mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(268.187mm,7.753mm) on Top Layer And Track (266.487mm,8.153mm)(268.487mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(274.055mm,7.753mm) on Top Layer And Track (272.355mm,7.353mm)(274.355mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(274.055mm,7.753mm) on Top Layer And Track (272.355mm,8.153mm)(274.355mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(279.897mm,7.753mm) on Top Layer And Track (278.197mm,7.353mm)(280.197mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(279.897mm,7.753mm) on Top Layer And Track (278.197mm,8.153mm)(280.197mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(285.764mm,7.753mm) on Top Layer And Track (284.064mm,7.353mm)(286.064mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(285.764mm,7.753mm) on Top Layer And Track (284.064mm,8.153mm)(286.064mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(321.756mm,7.753mm) on Top Layer And Track (320.056mm,7.353mm)(322.056mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(321.756mm,7.753mm) on Top Layer And Track (320.056mm,8.153mm)(322.056mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(327.623mm,7.753mm) on Top Layer And Track (325.923mm,7.353mm)(327.923mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(327.623mm,7.753mm) on Top Layer And Track (325.923mm,8.153mm)(327.923mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(333.465mm,7.753mm) on Top Layer And Track (331.765mm,7.353mm)(333.765mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(333.465mm,7.753mm) on Top Layer And Track (331.765mm,8.153mm)(333.765mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(339.333mm,7.753mm) on Top Layer And Track (337.633mm,7.353mm)(339.633mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(339.333mm,7.753mm) on Top Layer And Track (337.633mm,8.153mm)(339.633mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(345.175mm,7.753mm) on Top Layer And Track (343.475mm,7.353mm)(345.475mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(345.175mm,7.753mm) on Top Layer And Track (343.475mm,8.153mm)(345.475mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(351.042mm,7.753mm) on Top Layer And Track (349.342mm,7.353mm)(351.342mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(351.042mm,7.753mm) on Top Layer And Track (349.342mm,8.153mm)(351.342mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(356.884mm,7.753mm) on Top Layer And Track (355.184mm,7.353mm)(357.184mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(356.884mm,7.753mm) on Top Layer And Track (355.184mm,8.153mm)(357.184mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(362.726mm,7.753mm) on Top Layer And Track (361.026mm,7.353mm)(363.026mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(362.726mm,7.753mm) on Top Layer And Track (361.026mm,8.153mm)(363.026mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(368.594mm,7.753mm) on Top Layer And Track (366.894mm,7.353mm)(368.894mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(368.594mm,7.753mm) on Top Layer And Track (366.894mm,8.153mm)(368.894mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(374.436mm,7.753mm) on Top Layer And Track (372.736mm,7.353mm)(374.736mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(374.436mm,7.753mm) on Top Layer And Track (372.736mm,8.153mm)(374.736mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(380.303mm,7.753mm) on Top Layer And Track (378.603mm,7.353mm)(380.603mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(380.303mm,7.753mm) on Top Layer And Track (378.603mm,8.153mm)(380.603mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(386.145mm,7.753mm) on Top Layer And Track (384.445mm,7.353mm)(386.445mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(386.145mm,7.753mm) on Top Layer And Track (384.445mm,8.153mm)(386.445mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(392.012mm,7.753mm) on Top Layer And Track (390.312mm,7.353mm)(392.312mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(392.012mm,7.753mm) on Top Layer And Track (390.312mm,8.153mm)(392.312mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(397.854mm,7.753mm) on Top Layer And Track (396.154mm,7.353mm)(398.154mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(397.854mm,7.753mm) on Top Layer And Track (396.154mm,8.153mm)(398.154mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(403.722mm,7.753mm) on Top Layer And Track (402.022mm,7.353mm)(404.022mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(403.722mm,7.753mm) on Top Layer And Track (402.022mm,8.153mm)(404.022mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(409.564mm,7.753mm) on Top Layer And Track (407.864mm,7.353mm)(409.864mm,7.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-6(409.564mm,7.753mm) on Top Layer And Track (407.864mm,8.153mm)(409.864mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(203.798mm,8.553mm) on Top Layer And Track (202.098mm,8.153mm)(204.098mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(203.798mm,8.553mm) on Top Layer And Track (202.098mm,8.953mm)(204.098mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(209.666mm,8.553mm) on Top Layer And Track (207.966mm,8.153mm)(209.966mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(209.666mm,8.553mm) on Top Layer And Track (207.966mm,8.953mm)(209.966mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(215.508mm,8.553mm) on Top Layer And Track (213.808mm,8.153mm)(215.808mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(215.508mm,8.553mm) on Top Layer And Track (213.808mm,8.953mm)(215.808mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(221.375mm,8.553mm) on Top Layer And Track (219.675mm,8.153mm)(221.675mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(221.375mm,8.553mm) on Top Layer And Track (219.675mm,8.953mm)(221.675mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(227.217mm,8.553mm) on Top Layer And Track (225.517mm,8.153mm)(227.517mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(227.217mm,8.553mm) on Top Layer And Track (225.517mm,8.953mm)(227.517mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(233.085mm,8.553mm) on Top Layer And Track (231.385mm,8.153mm)(233.385mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(233.085mm,8.553mm) on Top Layer And Track (231.385mm,8.953mm)(233.385mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(238.927mm,8.553mm) on Top Layer And Track (237.227mm,8.153mm)(239.227mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(238.927mm,8.553mm) on Top Layer And Track (237.227mm,8.953mm)(239.227mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(244.794mm,8.553mm) on Top Layer And Track (243.094mm,8.153mm)(245.094mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(244.794mm,8.553mm) on Top Layer And Track (243.094mm,8.953mm)(245.094mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(250.636mm,8.553mm) on Top Layer And Track (248.936mm,8.153mm)(250.936mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(250.636mm,8.553mm) on Top Layer And Track (248.936mm,8.953mm)(250.936mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(256.478mm,8.553mm) on Top Layer And Track (254.778mm,8.153mm)(256.778mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(256.478mm,8.553mm) on Top Layer And Track (254.778mm,8.953mm)(256.778mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(262.345mm,8.553mm) on Top Layer And Track (260.645mm,8.153mm)(262.645mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(262.345mm,8.553mm) on Top Layer And Track (260.645mm,8.953mm)(262.645mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(268.187mm,8.553mm) on Top Layer And Track (266.487mm,8.153mm)(268.487mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(268.187mm,8.553mm) on Top Layer And Track (266.487mm,8.953mm)(268.487mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(274.055mm,8.553mm) on Top Layer And Track (272.355mm,8.153mm)(274.355mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(274.055mm,8.553mm) on Top Layer And Track (272.355mm,8.953mm)(274.355mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(279.897mm,8.553mm) on Top Layer And Track (278.197mm,8.153mm)(280.197mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(279.897mm,8.553mm) on Top Layer And Track (278.197mm,8.953mm)(280.197mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(285.764mm,8.553mm) on Top Layer And Track (284.064mm,8.153mm)(286.064mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(285.764mm,8.553mm) on Top Layer And Track (284.064mm,8.953mm)(286.064mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(321.756mm,8.553mm) on Top Layer And Track (320.056mm,8.153mm)(322.056mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(321.756mm,8.553mm) on Top Layer And Track (320.056mm,8.953mm)(322.056mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(327.623mm,8.553mm) on Top Layer And Track (325.923mm,8.153mm)(327.923mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(327.623mm,8.553mm) on Top Layer And Track (325.923mm,8.953mm)(327.923mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(333.465mm,8.553mm) on Top Layer And Track (331.765mm,8.153mm)(333.765mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(333.465mm,8.553mm) on Top Layer And Track (331.765mm,8.953mm)(333.765mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(339.333mm,8.553mm) on Top Layer And Track (337.633mm,8.153mm)(339.633mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(339.333mm,8.553mm) on Top Layer And Track (337.633mm,8.953mm)(339.633mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(345.175mm,8.553mm) on Top Layer And Track (343.475mm,8.153mm)(345.475mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(345.175mm,8.553mm) on Top Layer And Track (343.475mm,8.953mm)(345.475mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(351.042mm,8.553mm) on Top Layer And Track (349.342mm,8.153mm)(351.342mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(351.042mm,8.553mm) on Top Layer And Track (349.342mm,8.953mm)(351.342mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(356.884mm,8.553mm) on Top Layer And Track (355.184mm,8.153mm)(357.184mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(356.884mm,8.553mm) on Top Layer And Track (355.184mm,8.953mm)(357.184mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(362.726mm,8.553mm) on Top Layer And Track (361.026mm,8.153mm)(363.026mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(362.726mm,8.553mm) on Top Layer And Track (361.026mm,8.953mm)(363.026mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(368.594mm,8.553mm) on Top Layer And Track (366.894mm,8.153mm)(368.894mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(368.594mm,8.553mm) on Top Layer And Track (366.894mm,8.953mm)(368.894mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(374.436mm,8.553mm) on Top Layer And Track (372.736mm,8.153mm)(374.736mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(374.436mm,8.553mm) on Top Layer And Track (372.736mm,8.953mm)(374.736mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(380.303mm,8.553mm) on Top Layer And Track (378.603mm,8.153mm)(380.603mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(380.303mm,8.553mm) on Top Layer And Track (378.603mm,8.953mm)(380.603mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(386.145mm,8.553mm) on Top Layer And Track (384.445mm,8.153mm)(386.445mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(386.145mm,8.553mm) on Top Layer And Track (384.445mm,8.953mm)(386.445mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(392.012mm,8.553mm) on Top Layer And Track (390.312mm,8.153mm)(392.312mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(392.012mm,8.553mm) on Top Layer And Track (390.312mm,8.953mm)(392.312mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(397.854mm,8.553mm) on Top Layer And Track (396.154mm,8.153mm)(398.154mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(397.854mm,8.553mm) on Top Layer And Track (396.154mm,8.953mm)(398.154mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(403.722mm,8.553mm) on Top Layer And Track (402.022mm,8.153mm)(404.022mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(403.722mm,8.553mm) on Top Layer And Track (402.022mm,8.953mm)(404.022mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(409.564mm,8.553mm) on Top Layer And Track (407.864mm,8.153mm)(409.864mm,8.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-7(409.564mm,8.553mm) on Top Layer And Track (407.864mm,8.953mm)(409.864mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(203.798mm,9.353mm) on Top Layer And Track (202.098mm,8.953mm)(204.098mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(203.798mm,9.353mm) on Top Layer And Track (202.098mm,9.853mm)(204.098mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(203.798mm,9.353mm) on Top Layer And Track (204.098mm,9.653mm)(204.098mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(209.666mm,9.353mm) on Top Layer And Track (207.966mm,8.953mm)(209.966mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(209.666mm,9.353mm) on Top Layer And Track (207.966mm,9.853mm)(209.966mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(209.666mm,9.353mm) on Top Layer And Track (209.966mm,9.653mm)(209.966mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(215.508mm,9.353mm) on Top Layer And Track (213.808mm,8.953mm)(215.808mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(215.508mm,9.353mm) on Top Layer And Track (213.808mm,9.853mm)(215.808mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(215.508mm,9.353mm) on Top Layer And Track (215.808mm,9.653mm)(215.808mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(221.375mm,9.353mm) on Top Layer And Track (219.675mm,8.953mm)(221.675mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(221.375mm,9.353mm) on Top Layer And Track (219.675mm,9.853mm)(221.675mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(221.375mm,9.353mm) on Top Layer And Track (221.675mm,9.653mm)(221.675mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(227.217mm,9.353mm) on Top Layer And Track (225.517mm,8.953mm)(227.517mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(227.217mm,9.353mm) on Top Layer And Track (225.517mm,9.853mm)(227.517mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(227.217mm,9.353mm) on Top Layer And Track (227.517mm,9.653mm)(227.517mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(233.085mm,9.353mm) on Top Layer And Track (231.385mm,8.953mm)(233.385mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(233.085mm,9.353mm) on Top Layer And Track (231.385mm,9.853mm)(233.385mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(233.085mm,9.353mm) on Top Layer And Track (233.385mm,9.653mm)(233.385mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(238.927mm,9.353mm) on Top Layer And Track (237.227mm,8.953mm)(239.227mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(238.927mm,9.353mm) on Top Layer And Track (237.227mm,9.853mm)(239.227mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(238.927mm,9.353mm) on Top Layer And Track (239.227mm,9.653mm)(239.227mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(244.794mm,9.353mm) on Top Layer And Track (243.094mm,8.953mm)(245.094mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(244.794mm,9.353mm) on Top Layer And Track (243.094mm,9.853mm)(245.094mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(244.794mm,9.353mm) on Top Layer And Track (245.094mm,9.653mm)(245.094mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(250.636mm,9.353mm) on Top Layer And Track (248.936mm,8.953mm)(250.936mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(250.636mm,9.353mm) on Top Layer And Track (248.936mm,9.853mm)(250.936mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(250.636mm,9.353mm) on Top Layer And Track (250.936mm,9.653mm)(250.936mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(256.478mm,9.353mm) on Top Layer And Track (254.778mm,8.953mm)(256.778mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(256.478mm,9.353mm) on Top Layer And Track (254.778mm,9.853mm)(256.778mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(256.478mm,9.353mm) on Top Layer And Track (256.778mm,9.653mm)(256.778mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(262.345mm,9.353mm) on Top Layer And Track (260.645mm,8.953mm)(262.645mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(262.345mm,9.353mm) on Top Layer And Track (260.645mm,9.853mm)(262.645mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(262.345mm,9.353mm) on Top Layer And Track (262.645mm,9.653mm)(262.645mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(268.187mm,9.353mm) on Top Layer And Track (266.487mm,8.953mm)(268.487mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(268.187mm,9.353mm) on Top Layer And Track (266.487mm,9.853mm)(268.487mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(268.187mm,9.353mm) on Top Layer And Track (268.487mm,9.653mm)(268.487mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(274.055mm,9.353mm) on Top Layer And Track (272.355mm,8.953mm)(274.355mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(274.055mm,9.353mm) on Top Layer And Track (272.355mm,9.853mm)(274.355mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(274.055mm,9.353mm) on Top Layer And Track (274.355mm,9.653mm)(274.355mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(279.897mm,9.353mm) on Top Layer And Track (278.197mm,8.953mm)(280.197mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(279.897mm,9.353mm) on Top Layer And Track (278.197mm,9.853mm)(280.197mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(279.897mm,9.353mm) on Top Layer And Track (280.197mm,9.653mm)(280.197mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(285.764mm,9.353mm) on Top Layer And Track (284.064mm,8.953mm)(286.064mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(285.764mm,9.353mm) on Top Layer And Track (284.064mm,9.853mm)(286.064mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(285.764mm,9.353mm) on Top Layer And Track (286.064mm,9.653mm)(286.064mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(321.756mm,9.353mm) on Top Layer And Track (320.056mm,8.953mm)(322.056mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(321.756mm,9.353mm) on Top Layer And Track (320.056mm,9.853mm)(322.056mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(321.756mm,9.353mm) on Top Layer And Track (322.056mm,9.653mm)(322.056mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(327.623mm,9.353mm) on Top Layer And Track (325.923mm,8.953mm)(327.923mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(327.623mm,9.353mm) on Top Layer And Track (325.923mm,9.853mm)(327.923mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(327.623mm,9.353mm) on Top Layer And Track (327.923mm,9.653mm)(327.923mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(333.465mm,9.353mm) on Top Layer And Track (331.765mm,8.953mm)(333.765mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(333.465mm,9.353mm) on Top Layer And Track (331.765mm,9.853mm)(333.765mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(333.465mm,9.353mm) on Top Layer And Track (333.765mm,9.653mm)(333.765mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(339.333mm,9.353mm) on Top Layer And Track (337.633mm,8.953mm)(339.633mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(339.333mm,9.353mm) on Top Layer And Track (337.633mm,9.853mm)(339.633mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(339.333mm,9.353mm) on Top Layer And Track (339.633mm,9.653mm)(339.633mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(345.175mm,9.353mm) on Top Layer And Track (343.475mm,8.953mm)(345.475mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(345.175mm,9.353mm) on Top Layer And Track (343.475mm,9.853mm)(345.475mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(345.175mm,9.353mm) on Top Layer And Track (345.475mm,9.653mm)(345.475mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(351.042mm,9.353mm) on Top Layer And Track (349.342mm,8.953mm)(351.342mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(351.042mm,9.353mm) on Top Layer And Track (349.342mm,9.853mm)(351.342mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(351.042mm,9.353mm) on Top Layer And Track (351.342mm,9.653mm)(351.342mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(356.884mm,9.353mm) on Top Layer And Track (355.184mm,8.953mm)(357.184mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(356.884mm,9.353mm) on Top Layer And Track (355.184mm,9.853mm)(357.184mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(356.884mm,9.353mm) on Top Layer And Track (357.184mm,9.653mm)(357.184mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(362.726mm,9.353mm) on Top Layer And Track (361.026mm,8.953mm)(363.026mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(362.726mm,9.353mm) on Top Layer And Track (361.026mm,9.853mm)(363.026mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(362.726mm,9.353mm) on Top Layer And Track (363.026mm,9.653mm)(363.026mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(368.594mm,9.353mm) on Top Layer And Track (366.894mm,8.953mm)(368.894mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(368.594mm,9.353mm) on Top Layer And Track (366.894mm,9.853mm)(368.894mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(368.594mm,9.353mm) on Top Layer And Track (368.894mm,9.653mm)(368.894mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(374.436mm,9.353mm) on Top Layer And Track (372.736mm,8.953mm)(374.736mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(374.436mm,9.353mm) on Top Layer And Track (372.736mm,9.853mm)(374.736mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(374.436mm,9.353mm) on Top Layer And Track (374.736mm,9.653mm)(374.736mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(380.303mm,9.353mm) on Top Layer And Track (378.603mm,8.953mm)(380.603mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(380.303mm,9.353mm) on Top Layer And Track (378.603mm,9.853mm)(380.603mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(380.303mm,9.353mm) on Top Layer And Track (380.603mm,9.653mm)(380.603mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(386.145mm,9.353mm) on Top Layer And Track (384.445mm,8.953mm)(386.445mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(386.145mm,9.353mm) on Top Layer And Track (384.445mm,9.853mm)(386.445mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(386.145mm,9.353mm) on Top Layer And Track (386.445mm,9.653mm)(386.445mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(392.012mm,9.353mm) on Top Layer And Track (390.312mm,8.953mm)(392.312mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(392.012mm,9.353mm) on Top Layer And Track (390.312mm,9.853mm)(392.312mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(392.012mm,9.353mm) on Top Layer And Track (392.312mm,9.653mm)(392.312mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(397.854mm,9.353mm) on Top Layer And Track (396.154mm,8.953mm)(398.154mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(397.854mm,9.353mm) on Top Layer And Track (396.154mm,9.853mm)(398.154mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(397.854mm,9.353mm) on Top Layer And Track (398.154mm,9.653mm)(398.154mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(403.722mm,9.353mm) on Top Layer And Track (402.022mm,8.953mm)(404.022mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(403.722mm,9.353mm) on Top Layer And Track (402.022mm,9.853mm)(404.022mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(403.722mm,9.353mm) on Top Layer And Track (404.022mm,9.653mm)(404.022mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad RA?-8(409.564mm,9.353mm) on Top Layer And Track (407.864mm,8.953mm)(409.864mm,8.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RA?-8(409.564mm,9.353mm) on Top Layer And Track (407.864mm,9.853mm)(409.864mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA?-8(409.564mm,9.353mm) on Top Layer And Track (409.864mm,9.653mm)(409.864mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad SW1-1(155.702mm,197.159mm) on Top Layer And Track (153.802mm,197.559mm)(154.702mm,197.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad SW1-1(155.702mm,197.159mm) on Top Layer And Track (156.702mm,197.559mm)(157.602mm,197.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad SW1-2(155.702mm,204.159mm) on Top Layer And Track (153.802mm,203.759mm)(154.702mm,203.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad SW1-2(155.702mm,204.159mm) on Top Layer And Track (156.702mm,203.759mm)(157.602mm,203.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad SW2-1(221.742mm,212.526mm) on Top Layer And Track (219.842mm,212.926mm)(220.742mm,212.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad SW2-1(221.742mm,212.526mm) on Top Layer And Track (222.742mm,212.926mm)(223.642mm,212.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad SW2-2(221.742mm,219.526mm) on Top Layer And Track (219.842mm,219.126mm)(220.742mm,219.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad SW2-2(221.742mm,219.526mm) on Top Layer And Track (222.742mm,219.126mm)(223.642mm,219.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad SW3-1(181.969mm,3.251mm) on Multi-Layer And Track (180.269mm,3.551mm)(181.069mm,3.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad SW3-1(181.969mm,3.251mm) on Multi-Layer And Track (182.869mm,3.551mm)(183.569mm,3.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad SW3-2(184.469mm,3.251mm) on Multi-Layer And Track (182.869mm,3.551mm)(183.569mm,3.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad SW3-2(184.469mm,3.251mm) on Multi-Layer And Track (185.369mm,3.551mm)(186.069mm,3.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad SW3-3(186.969mm,3.251mm) on Multi-Layer And Track (185.369mm,3.551mm)(186.069mm,3.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad SW3-3(186.969mm,3.251mm) on Multi-Layer And Track (187.869mm,3.551mm)(188.669mm,3.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U10-1(379.028mm,203.087mm) on Top Layer And Track (377.678mm,203.687mm)(378.678mm,203.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U10-16(386.528mm,203.087mm) on Top Layer And Track (386.878mm,203.687mm)(387.878mm,203.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U10-17(388.478mm,205.037mm) on Top Layer And Track (387.878mm,203.687mm)(387.878mm,204.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U10-32(388.478mm,212.537mm) on Top Layer And Track (387.878mm,212.887mm)(387.878mm,213.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U10-33(386.528mm,214.487mm) on Top Layer And Track (386.878mm,213.887mm)(387.878mm,213.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U10-48(379.028mm,214.487mm) on Top Layer And Track (377.678mm,213.887mm)(378.678mm,213.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U10-49(377.078mm,212.537mm) on Top Layer And Track (377.678mm,212.887mm)(377.678mm,213.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U10-64(377.078mm,205.037mm) on Top Layer And Track (377.678mm,203.687mm)(377.678mm,204.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U11-1(383.265mm,162.854mm) on Top Layer And Track (382.765mm,162.129mm)(382.765mm,162.429mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U11-4(383.265mm,164.804mm) on Top Layer And Track (382.765mm,165.229mm)(382.765mm,165.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U11-5(377.465mm,164.804mm) on Top Layer And Track (377.965mm,165.229mm)(377.965mm,165.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U11-8(377.465mm,162.854mm) on Top Layer And Text "R46" (376.072mm,161.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U11-8(377.465mm,162.854mm) on Top Layer And Track (377.965mm,162.129mm)(377.965mm,162.429mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad U12-1(172.014mm,367.952mm) on Top Layer And Track (172.714mm,368.327mm)(172.714mm,369.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad U12-14(172.014mm,359.502mm) on Top Layer And Track (172.714mm,358.427mm)(172.714mm,359.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad U12-15(179.014mm,359.502mm) on Top Layer And Track (178.314mm,358.427mm)(178.314mm,359.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad U12-28(179.014mm,367.952mm) on Top Layer And Track (178.314mm,368.327mm)(178.314mm,369.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad U5-1(155.093mm,257.809mm) on Top Layer And Track (156.093mm,258.294mm)(156.093mm,258.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad U5-10(155.093mm,246.379mm) on Top Layer And Track (156.093mm,245.494mm)(156.093mm,245.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad U5-11(164.693mm,246.379mm) on Top Layer And Track (163.693mm,245.494mm)(163.693mm,245.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad U5-20(164.693mm,257.809mm) on Top Layer And Track (163.693mm,258.294mm)(163.693mm,258.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U6-1(235.576mm,217.887mm) on Top Layer And Track (236.176mm,218.237mm)(236.176mm,218.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U6-10(235.576mm,213.387mm) on Top Layer And Track (234.276mm,213.387mm)(234.676mm,213.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U6-12(235.576mm,212.387mm) on Top Layer And Track (236.176mm,211.537mm)(236.176mm,212.037mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U6-13(237.026mm,210.937mm) on Top Layer And Track (236.176mm,211.537mm)(236.676mm,211.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U6-20(240.526mm,210.937mm) on Top Layer And Track (240.526mm,209.637mm)(240.526mm,210.037mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U6-24(242.526mm,210.937mm) on Top Layer And Track (242.876mm,211.537mm)(243.376mm,211.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U6-25(243.976mm,212.387mm) on Top Layer And Track (243.376mm,211.537mm)(243.376mm,212.037mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U6-30(243.976mm,214.887mm) on Top Layer And Track (244.876mm,214.887mm)(245.276mm,214.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U6-36(243.976mm,217.887mm) on Top Layer And Track (243.376mm,218.237mm)(243.376mm,218.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U6-37(242.526mm,219.337mm) on Top Layer And Track (242.876mm,218.737mm)(243.376mm,218.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U6-40(241.026mm,219.337mm) on Top Layer And Track (241.026mm,220.237mm)(241.026mm,220.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U6-48(237.026mm,219.337mm) on Top Layer And Track (236.176mm,218.737mm)(236.676mm,218.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-(262.128mm,33.426mm) on Multi-Layer And Track (260.03mm,31.326mm)(260.03mm,59.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-(262.128mm,33.426mm) on Multi-Layer And Track (260.03mm,31.326mm)(287.63mm,31.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-(262.128mm,57.226mm) on Multi-Layer And Track (260.03mm,31.326mm)(260.03mm,59.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-(262.128mm,57.226mm) on Multi-Layer And Track (260.03mm,59.326mm)(287.63mm,59.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad U7-(262.128mm,57.226mm) on Multi-Layer And Track (264.73mm,56.326mm)(264.73mm,59.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad U7-(262.128mm,57.226mm) on Multi-Layer And Track (264.73mm,56.326mm)(282.93mm,56.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-(285.528mm,33.426mm) on Multi-Layer And Track (260.03mm,31.326mm)(287.63mm,31.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-(285.528mm,33.426mm) on Multi-Layer And Track (287.63mm,31.326mm)(287.63mm,59.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-(285.528mm,57.226mm) on Multi-Layer And Track (260.03mm,59.326mm)(287.63mm,59.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7-(285.528mm,57.226mm) on Multi-Layer And Track (264.73mm,56.326mm)(282.93mm,56.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-(285.528mm,57.226mm) on Multi-Layer And Track (282.93mm,56.326mm)(282.93mm,59.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-(285.528mm,57.226mm) on Multi-Layer And Track (287.63mm,31.326mm)(287.63mm,59.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U8-1(378.52mm,224.804mm) on Top Layer And Track (377.17mm,225.404mm)(378.17mm,225.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U8-16(386.02mm,224.804mm) on Top Layer And Track (386.37mm,225.404mm)(387.37mm,225.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U8-17(387.97mm,226.754mm) on Top Layer And Track (387.37mm,225.404mm)(387.37mm,226.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U8-32(387.97mm,234.254mm) on Top Layer And Track (387.37mm,234.604mm)(387.37mm,235.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U8-33(386.02mm,236.204mm) on Top Layer And Track (386.37mm,235.604mm)(387.37mm,235.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U8-48(378.52mm,236.204mm) on Top Layer And Track (377.17mm,235.604mm)(378.17mm,235.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U8-49(376.57mm,234.254mm) on Top Layer And Track (377.17mm,234.604mm)(377.17mm,235.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U8-64(376.57mm,226.754mm) on Top Layer And Track (377.17mm,225.404mm)(377.17mm,226.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U9-1(364.723mm,177.332mm) on Top Layer And Track (364.223mm,176.607mm)(364.223mm,176.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U9-4(364.723mm,179.282mm) on Top Layer And Track (364.223mm,179.707mm)(364.223mm,180.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U9-5(358.923mm,179.282mm) on Top Layer And Track (359.423mm,179.707mm)(359.423mm,180.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U9-8(358.923mm,177.332mm) on Top Layer And Text "R38" (357.53mm,175.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U9-8(358.923mm,177.332mm) on Top Layer And Track (359.423mm,176.607mm)(359.423mm,176.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad X1-1(270.399mm,204.469mm) on Top Layer And Track (269.699mm,203.669mm)(269.699mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad X1-1(270.399mm,204.469mm) on Top Layer And Track (269.699mm,203.669mm)(270.899mm,203.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad X1-1(270.399mm,204.469mm) on Top Layer And Track (269.699mm,205.269mm)(270.899mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad X1-2(272.399mm,204.469mm) on Top Layer And Track (271.899mm,203.669mm)(273.099mm,203.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad X1-2(272.399mm,204.469mm) on Top Layer And Track (271.899mm,205.269mm)(273.099mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad X1-2(272.399mm,204.469mm) on Top Layer And Track (273.099mm,203.669mm)(273.099mm,205.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X2-1(260.35mm,374.891mm) on Top Layer And Track (257.95mm,374.791mm)(259.35mm,374.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X2-1(260.35mm,374.891mm) on Top Layer And Track (261.35mm,374.791mm)(262.75mm,374.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X2-2(260.35mm,386.091mm) on Top Layer And Track (257.95mm,386.191mm)(259.35mm,386.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X2-2(260.35mm,386.091mm) on Top Layer And Track (261.35mm,386.191mm)(262.75mm,386.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X3-1(370.09mm,144.398mm) on Top Layer And Track (370.19mm,141.998mm)(370.19mm,143.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X3-1(370.09mm,144.398mm) on Top Layer And Track (370.19mm,145.398mm)(370.19mm,146.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X3-2(358.89mm,144.398mm) on Top Layer And Track (358.79mm,141.998mm)(358.79mm,143.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X3-2(358.89mm,144.398mm) on Top Layer And Track (358.79mm,145.398mm)(358.79mm,146.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X4-1(388.632mm,144.398mm) on Top Layer And Track (388.732mm,141.998mm)(388.732mm,143.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X4-1(388.632mm,144.398mm) on Top Layer And Track (388.732mm,145.398mm)(388.732mm,146.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X4-2(377.432mm,144.398mm) on Top Layer And Track (377.332mm,141.998mm)(377.332mm,143.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X4-2(377.432mm,144.398mm) on Top Layer And Track (377.332mm,145.398mm)(377.332mm,146.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Y1-1(252.857mm,192.646mm) on Top Layer And Track (250.457mm,192.546mm)(251.857mm,192.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Y1-1(252.857mm,192.646mm) on Top Layer And Track (253.857mm,192.546mm)(255.257mm,192.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Y1-2(252.857mm,203.846mm) on Top Layer And Track (250.457mm,203.946mm)(251.857mm,203.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Y1-2(252.857mm,203.846mm) on Top Layer And Track (253.857mm,203.946mm)(255.257mm,203.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
Rule Violations :2517

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Arc (167.286mm,80.042mm) on Top Overlay And Text "D5" (167.767mm,79.197mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (0.075mm < 0.254mm) Between Arc (195.529mm,5.969mm) on Top Overlay And Text "SCRW?" (192.862mm,9.651mm) on Top Overlay Silk Text to Silk Clearance [0.075mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C100" (357.556mm,106.171mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C100" (357.556mm,106.171mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C100" (357.556mm,106.171mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C101" (357.556mm,110.489mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C101" (357.556mm,110.489mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C101" (357.556mm,110.489mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C102" (357.556mm,114.807mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C102" (357.556mm,114.807mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C102" (357.556mm,114.807mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C103" (357.556mm,119.125mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C103" (357.556mm,119.125mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C103" (357.556mm,119.125mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C104" (357.556mm,123.443mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C104" (357.556mm,123.443mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C104" (357.556mm,123.443mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C105" (357.556mm,127.761mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C105" (357.556mm,127.761mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C105" (357.556mm,127.761mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C107" (376.098mm,192.404mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C107" (376.098mm,192.404mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C107" (376.098mm,192.404mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C111" (376.098mm,101.853mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C111" (376.098mm,101.853mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C111" (376.098mm,101.853mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C112" (376.098mm,106.171mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C112" (376.098mm,106.171mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C112" (376.098mm,106.171mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C113" (376.098mm,110.489mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C113" (376.098mm,110.489mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C113" (376.098mm,110.489mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C114" (376.098mm,114.807mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C114" (376.098mm,114.807mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C114" (376.098mm,114.807mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C115" (376.098mm,119.125mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C115" (376.098mm,119.125mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C115" (376.098mm,119.125mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C116" (376.098mm,123.443mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C116" (376.098mm,123.443mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C116" (376.098mm,123.443mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C117" (376.098mm,127.761mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C117" (376.098mm,127.761mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C117" (376.098mm,127.761mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C48" (127.235mm,81.145mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C48" (127.235mm,81.145mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (0.241mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C48" (127.235mm,81.145mm) on Top Overlay Silk Text to Silk Clearance [0.241mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C82" (453.949mm,127.761mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C82" (453.949mm,127.761mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C82" (453.949mm,127.761mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C84" (453.949mm,119.125mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C84" (453.949mm,119.125mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C84" (453.949mm,119.125mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C85" (453.949mm,123.443mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C85" (453.949mm,123.443mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C85" (453.949mm,123.443mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C86" (453.949mm,110.489mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C86" (453.949mm,110.489mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C86" (453.949mm,110.489mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C87" (453.949mm,114.807mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C87" (453.949mm,114.807mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C87" (453.949mm,114.807mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C88" (453.949mm,101.853mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C88" (453.949mm,101.853mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C88" (453.949mm,101.853mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C89" (453.949mm,106.171mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C89" (453.949mm,106.171mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C89" (453.949mm,106.171mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C91" (357.556mm,221.36mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C91" (357.556mm,221.36mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C91" (357.556mm,221.36mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.094mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C95" (357.632mm,161.188mm) on Top Overlay Silk Text to Silk Clearance [0.094mm]
   Violation between Silk To Silk Clearance Constraint: (0.094mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C95" (357.632mm,161.188mm) on Top Overlay Silk Text to Silk Clearance [0.094mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C95" (357.632mm,161.188mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C95" (357.632mm,161.188mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C95" (357.632mm,161.188mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C95" (357.632mm,161.188mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C99" (357.556mm,101.853mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C99" (357.556mm,101.853mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "C99" (357.556mm,101.853mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "D10" (376.098mm,188.29mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "D10" (376.098mm,188.29mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "D10" (376.098mm,188.29mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "D8" (357.556mm,217.246mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "D8" (357.556mm,217.246mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "D8" (357.556mm,217.246mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R36" (357.556mm,198.119mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R36" (357.556mm,198.119mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R36" (357.556mm,198.119mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R36" (357.556mm,198.119mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R36" (357.556mm,198.119mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R36" (357.556mm,198.119mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R37" (357.53mm,193.801mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R37" (357.53mm,193.801mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R37" (357.53mm,193.801mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R41" (357.556mm,132.079mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R41" (357.556mm,132.079mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R41" (357.556mm,132.079mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R44" (376.098mm,175.005mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R44" (376.098mm,175.005mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R44" (376.098mm,175.005mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R45" (376.072mm,170.687mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R45" (376.072mm,170.687mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R45" (376.072mm,170.687mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R49" (376.098mm,132.079mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R49" (376.098mm,132.079mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R49" (376.098mm,132.079mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R5" (449.885mm,164.464mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R5" (449.885mm,164.464mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R5" (449.885mm,164.464mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R52" (413.055mm,101.853mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R52" (413.055mm,101.853mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R52" (413.055mm,101.853mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.114mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "U10" (376.479mm,216.103mm) on Top Overlay Silk Text to Silk Clearance [0.114mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "U10" (376.479mm,216.103mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "U10" (376.479mm,216.103mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "U9" (357.632mm,181.127mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "U9" (357.632mm,181.127mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "U9" (357.632mm,181.127mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "X3" (357.53mm,147.65mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "X3" (357.53mm,147.65mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "X3" (357.53mm,147.65mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.054mm < 0.254mm) Between Text "C108" (376.098mm,196.722mm) on Top Overlay And Track (376.379mm,197.6mm)(376.379mm,197.8mm) on Top Overlay Silk Text to Silk Clearance [0.054mm]
   Violation between Silk To Silk Clearance Constraint: (0.054mm < 0.254mm) Between Text "C108" (376.098mm,196.722mm) on Top Overlay And Track (376.379mm,197.6mm)(377.579mm,197.6mm) on Top Overlay Silk Text to Silk Clearance [0.054mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C108" (376.098mm,196.722mm) on Top Overlay And Track (378.579mm,197.6mm)(379.779mm,197.6mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C108" (376.098mm,196.722mm) on Top Overlay And Track (379.779mm,197.6mm)(379.779mm,197.8mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C108" (376.098mm,196.722mm) on Top Overlay And Track (379.779mm,197.6mm)(380.079mm,197.6mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C108" (376.098mm,196.722mm) on Top Overlay And Track (380.079mm,197.6mm)(380.479mm,198mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C108" (376.098mm,196.722mm) on Top Overlay And Track (380.479mm,198mm)(380.479mm,199mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "C109" (376.174mm,152.552mm) on Top Overlay And Track (378.616mm,153.258mm)(378.616mm,155.858mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C109" (376.174mm,152.552mm) on Top Overlay And Track (378.641mm,153.258mm)(385.416mm,153.258mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C110" (376.174mm,141.503mm) on Top Overlay And Track (377.332mm,141.998mm)(377.332mm,143.398mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C110" (376.174mm,141.503mm) on Top Overlay And Track (377.332mm,141.998mm)(388.732mm,141.998mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C118" (181.483mm,369.9mm) on Top Overlay And Text "P9" (185.826mm,369.925mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C119" (167.005mm,369.9mm) on Top Overlay And Text "C120" (162.585mm,369.95mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C119" (167.005mm,369.9mm) on Top Overlay And Text "U12" (171.298mm,369.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C12" (449.885mm,168.782mm) on Top Overlay And Track (449.704mm,169.668mm)(449.704mm,172.468mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C12" (449.885mm,168.782mm) on Top Overlay And Track (449.704mm,169.668mm)(455.044mm,169.668mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C120" (162.585mm,369.95mm) on Top Overlay And Text "C121" (158.369mm,369.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C121" (158.369mm,369.9mm) on Top Overlay And Text "R50" (154.051mm,369.9mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "C13" (274.701mm,206.197mm) on Top Overlay And Text "U3" (278.994mm,206.171mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "C19" (169.545mm,206.197mm) on Top Overlay And Text "C20" (173.838mm,206.12mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C23" (187.96mm,206.197mm) on Top Overlay And Text "C24" (192.253mm,206.12mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C25" (197.104mm,206.197mm) on Top Overlay And Text "C26" (201.397mm,206.12mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C27" (206.375mm,206.197mm) on Top Overlay And Text "C28" (210.668mm,206.12mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C29" (215.519mm,206.197mm) on Top Overlay And Text "C30" (219.812mm,206.12mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C32" (228.981mm,206.197mm) on Top Overlay And Text "R11" (233.299mm,206.197mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C34" (249.555mm,388.442mm) on Top Overlay And Text "R13" (253.873mm,388.442mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C36" (214.503mm,388.442mm) on Top Overlay And Text "C40" (210.185mm,388.442mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C36" (214.503mm,388.442mm) on Top Overlay And Text "R16" (218.821mm,388.442mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C37" (197.231mm,388.442mm) on Top Overlay And Text "C38" (201.549mm,388.442mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C38" (201.549mm,388.442mm) on Top Overlay And Text "C39" (205.867mm,388.442mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C39" (205.867mm,388.442mm) on Top Overlay And Text "C40" (210.185mm,388.442mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C41" (167.005mm,388.442mm) on Top Overlay And Text "R22" (162.687mm,388.442mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C42" (171.323mm,388.442mm) on Top Overlay And Text "C43" (175.641mm,388.442mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C43" (175.641mm,388.442mm) on Top Overlay And Text "C44" (179.959mm,388.442mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C44" (179.959mm,388.442mm) on Top Overlay And Text "R21" (184.277mm,388.442mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C45" (154.051mm,388.442mm) on Top Overlay And Text "C46" (158.369mm,388.442mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C46" (158.369mm,388.442mm) on Top Overlay And Text "R22" (162.687mm,388.442mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "C49" (155.797mm,76.982mm) on Top Overlay And Track (153.463mm,73.54mm)(153.463mm,77.24mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.047mm < 0.254mm) Between Text "C5" (134.895mm,26.459mm) on Top Overlay And Track (127.823mm,26.732mm)(135.423mm,26.732mm) on Top Overlay Silk Text to Silk Clearance [0.047mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C55" (180.492mm,259.714mm) on Top Overlay And Text "C57" (184.81mm,259.714mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C55" (180.492mm,259.714mm) on Top Overlay And Text "C58" (176.174mm,259.714mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C56" (189.128mm,259.714mm) on Top Overlay And Text "C57" (184.81mm,259.714mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C58" (176.174mm,259.714mm) on Top Overlay And Text "C59" (171.856mm,259.714mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C59" (171.856mm,259.714mm) on Top Overlay And Text "C60" (167.538mm,259.714mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C61" (191.643mm,277.444mm) on Top Overlay And Text "C64" (187.325mm,277.444mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C62" (195.961mm,277.444mm) on Top Overlay And Text "IC5" (200.177mm,277.418mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C63" (183.007mm,277.444mm) on Top Overlay And Text "C64" (187.325mm,277.444mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C65" (168.529mm,277.444mm) on Top Overlay And Text "C66" (172.847mm,277.444mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C65" (168.529mm,277.444mm) on Top Overlay And Text "C68" (164.211mm,277.444mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C66" (172.847mm,277.444mm) on Top Overlay And Text "FB2" (177.089mm,277.367mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C67" (159.893mm,277.444mm) on Top Overlay And Text "C68" (164.211mm,277.444mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C69" (225.806mm,221.564mm) on Top Overlay And Text "R31" (230.124mm,221.564mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C72" (163.703mm,221.564mm) on Top Overlay And Text "C73" (167.996mm,221.487mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C74" (172.974mm,221.564mm) on Top Overlay And Text "C75" (177.267mm,221.487mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C76" (182.118mm,221.564mm) on Top Overlay And Text "C77" (186.411mm,221.487mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C78" (191.262mm,221.564mm) on Top Overlay And Text "C79" (195.555mm,221.487mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "C8" (177.795mm,80.459mm) on Top Overlay And Track (176.14mm,80.917mm)(178.14mm,80.917mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C80" (200.533mm,221.564mm) on Top Overlay And Text "R32" (204.851mm,221.564mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C83" (453.949mm,132.079mm) on Top Overlay And Track (449.704mm,133.346mm)(455.044mm,133.346mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C83" (453.949mm,132.079mm) on Top Overlay And Track (455.044mm,133.346mm)(455.044mm,136.146mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.054mm < 0.254mm) Between Text "C92" (357.556mm,225.678mm) on Top Overlay And Track (357.837mm,226.556mm)(357.837mm,226.756mm) on Top Overlay Silk Text to Silk Clearance [0.054mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C92" (357.556mm,225.678mm) on Top Overlay And Track (357.837mm,226.556mm)(359.037mm,226.556mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C92" (357.556mm,225.678mm) on Top Overlay And Track (360.037mm,226.556mm)(361.237mm,226.556mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C92" (357.556mm,225.678mm) on Top Overlay And Track (361.237mm,226.556mm)(361.237mm,226.756mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C92" (357.556mm,225.678mm) on Top Overlay And Track (361.237mm,226.556mm)(361.537mm,226.556mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C92" (357.556mm,225.678mm) on Top Overlay And Track (361.537mm,226.556mm)(361.937mm,226.956mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.092mm < 0.254mm) Between Text "C92" (357.556mm,225.678mm) on Top Overlay And Track (361.937mm,226.956mm)(361.937mm,227.956mm) on Top Overlay Silk Text to Silk Clearance [0.092mm]
   Violation between Silk To Silk Clearance Constraint: (0.061mm < 0.254mm) Between Text "C93" (357.505mm,188.696mm) on Top Overlay And Track (360.074mm,190.342mm)(360.074mm,192.942mm) on Top Overlay Silk Text to Silk Clearance [0.061mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C93" (357.505mm,188.696mm) on Top Overlay And Track (360.099mm,190.342mm)(366.874mm,190.342mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.054mm < 0.254mm) Between Text "C94" (357.556mm,185.165mm) on Top Overlay And Track (357.837mm,186.043mm)(357.837mm,186.243mm) on Top Overlay Silk Text to Silk Clearance [0.054mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C94" (357.556mm,185.165mm) on Top Overlay And Track (357.837mm,186.043mm)(359.037mm,186.043mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C94" (357.556mm,185.165mm) on Top Overlay And Track (360.037mm,186.043mm)(361.237mm,186.043mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C94" (357.556mm,185.165mm) on Top Overlay And Track (361.237mm,186.043mm)(361.237mm,186.243mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C94" (357.556mm,185.165mm) on Top Overlay And Track (361.237mm,186.043mm)(361.537mm,186.043mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C94" (357.556mm,185.165mm) on Top Overlay And Track (361.537mm,186.043mm)(361.937mm,186.443mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.053mm < 0.254mm) Between Text "C96" (357.505mm,155.295mm) on Top Overlay And Track (357.467mm,156.922mm)(357.467mm,158.422mm) on Top Overlay Silk Text to Silk Clearance [0.053mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C96" (357.505mm,155.295mm) on Top Overlay And Track (357.467mm,156.922mm)(359.067mm,156.922mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C96" (357.505mm,155.295mm) on Top Overlay And Track (359.067mm,156.922mm)(359.067mm,158.422mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.054mm < 0.254mm) Between Text "C97" (357.556mm,151.764mm) on Top Overlay And Track (357.837mm,152.642mm)(357.837mm,152.842mm) on Top Overlay Silk Text to Silk Clearance [0.054mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C97" (357.556mm,151.764mm) on Top Overlay And Track (357.837mm,152.642mm)(359.037mm,152.642mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C97" (357.556mm,151.764mm) on Top Overlay And Track (360.037mm,152.642mm)(361.237mm,152.642mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C97" (357.556mm,151.764mm) on Top Overlay And Track (361.237mm,152.642mm)(361.237mm,152.842mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C97" (357.556mm,151.764mm) on Top Overlay And Track (361.237mm,152.642mm)(361.537mm,152.642mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C97" (357.556mm,151.764mm) on Top Overlay And Track (361.537mm,152.642mm)(361.937mm,153.042mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.092mm < 0.254mm) Between Text "C97" (357.556mm,151.764mm) on Top Overlay And Track (361.937mm,153.042mm)(361.937mm,154.042mm) on Top Overlay Silk Text to Silk Clearance [0.092mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C98" (357.632mm,141.503mm) on Top Overlay And Track (358.79mm,141.998mm)(358.79mm,143.398mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C98" (357.632mm,141.503mm) on Top Overlay And Track (358.79mm,141.998mm)(370.19mm,141.998mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D11" (376.098mm,183.972mm) on Top Overlay And Track (375.955mm,184.527mm)(375.955mm,185.527mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D11" (376.098mm,183.972mm) on Top Overlay And Track (375.955mm,184.527mm)(377.155mm,184.527mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.005mm < 0.254mm) Between Text "D11" (376.098mm,183.972mm) on Top Overlay And Track (376.155mm,185.727mm)(376.555mm,186.127mm) on Top Overlay Silk Text to Silk Clearance [0.005mm]
   Violation between Silk To Silk Clearance Constraint: (0.005mm < 0.254mm) Between Text "D11" (376.098mm,183.972mm) on Top Overlay And Track (376.155mm,185.727mm)(376.955mm,185.727mm) on Top Overlay Silk Text to Silk Clearance [0.005mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.254mm) Between Text "D11" (376.098mm,183.972mm) on Top Overlay And Track (376.555mm,186.127mm)(376.955mm,185.727mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D11" (376.098mm,183.972mm) on Top Overlay And Track (377.155mm,184.527mm)(377.155mm,185.527mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D6" (449.885mm,148.691mm) on Top Overlay And Track (449.704mm,149.348mm)(449.704mm,152.148mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D6" (449.885mm,148.691mm) on Top Overlay And Track (449.704mm,149.348mm)(455.044mm,149.348mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D9" (357.556mm,212.928mm) on Top Overlay And Track (357.413mm,213.483mm)(357.413mm,214.483mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D9" (357.556mm,212.928mm) on Top Overlay And Track (357.413mm,213.483mm)(358.613mm,213.483mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.005mm < 0.254mm) Between Text "D9" (357.556mm,212.928mm) on Top Overlay And Track (357.613mm,214.683mm)(358.013mm,215.083mm) on Top Overlay Silk Text to Silk Clearance [0.005mm]
   Violation between Silk To Silk Clearance Constraint: (0.005mm < 0.254mm) Between Text "D9" (357.556mm,212.928mm) on Top Overlay And Track (357.613mm,214.683mm)(358.413mm,214.683mm) on Top Overlay Silk Text to Silk Clearance [0.005mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.254mm) Between Text "D9" (357.556mm,212.928mm) on Top Overlay And Track (358.013mm,215.083mm)(358.413mm,214.683mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D9" (357.556mm,212.928mm) on Top Overlay And Track (358.613mm,213.483mm)(358.613mm,214.483mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.002mm < 0.254mm) Between Text "J7" (-25.146mm,145.643mm) on Top Overlay And Track (-23.901mm,136.525mm)(-23.901mm,147.955mm) on Top Overlay Silk Text to Silk Clearance [0.002mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J7" (-25.146mm,145.643mm) on Top Overlay And Track (-24.536mm,120.65mm)(-24.536mm,148.59mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "M?" (187.757mm,9.525mm) on Top Overlay And Track (187.627mm,10.787mm)(187.727mm,10.787mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "M?" (187.757mm,9.525mm) on Top Overlay And Track (187.627mm,5.587mm)(187.627mm,10.787mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "M?" (187.757mm,9.525mm) on Top Overlay And Track (190.327mm,10.787mm)(190.427mm,10.787mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "M?" (187.757mm,9.525mm) on Top Overlay And Track (190.427mm,5.587mm)(190.427mm,10.787mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "P6" (213.385mm,221.589mm) on Top Overlay And Text "R33" (209.169mm,221.564mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "R13" (253.873mm,388.442mm) on Top Overlay And Text "X2" (258.115mm,388.467mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "R16" (218.821mm,388.442mm) on Top Overlay And Text "R17" (223.012mm,388.442mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "R19" (192.913mm,388.442mm) on Top Overlay And Text "R20" (188.595mm,388.442mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.089mm < 0.254mm) Between Text "R2" (117.645mm,85.506mm) on Top Overlay And Track (117.961mm,82.693mm)(117.961mm,86.393mm) on Top Overlay Silk Text to Silk Clearance [0.089mm]
   Violation between Silk To Silk Clearance Constraint: (0.089mm < 0.254mm) Between Text "R2" (117.645mm,85.506mm) on Top Overlay And Track (117.961mm,86.793mm)(117.961mm,90.493mm) on Top Overlay Silk Text to Silk Clearance [0.089mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R28" (138.645mm,92.676mm) on Top Overlay And Track (132.585mm,93.094mm)(136.285mm,93.094mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R28" (138.645mm,92.676mm) on Top Overlay And Track (136.285mm,93.094mm)(136.285mm,94.694mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "R28" (138.645mm,92.676mm) on Top Overlay And Track (137.582mm,93.145mm)(137.582mm,94.745mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "R28" (138.645mm,92.676mm) on Top Overlay And Track (137.582mm,93.145mm)(141.282mm,93.145mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "R32" (204.851mm,221.564mm) on Top Overlay And Text "R33" (209.169mm,221.564mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R35" (357.556mm,208.279mm) on Top Overlay And Track (357.413mm,209.165mm)(357.413mm,210.165mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R35" (357.556mm,208.279mm) on Top Overlay And Track (357.413mm,209.165mm)(358.613mm,209.165mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R35" (357.556mm,208.279mm) on Top Overlay And Track (358.613mm,209.165mm)(358.613mm,210.165mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R38" (357.53mm,175.513mm) on Top Overlay And Track (359.423mm,176.607mm)(359.423mm,176.907mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R38" (357.53mm,175.513mm) on Top Overlay And Track (359.423mm,176.607mm)(364.223mm,176.607mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R39" (357.53mm,171.195mm) on Top Overlay And Track (360.074mm,172.054mm)(360.074mm,174.654mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R39" (357.53mm,171.195mm) on Top Overlay And Track (360.099mm,172.054mm)(366.874mm,172.054mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (162.255mm,98.882mm) on Top Overlay And Track (162.089mm,99.317mm)(162.089mm,100.917mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (162.255mm,98.882mm) on Top Overlay And Track (162.089mm,99.317mm)(165.789mm,99.317mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R40" (357.556mm,136.397mm) on Top Overlay And Track (357.467mm,137.237mm)(357.467mm,138.737mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R40" (357.556mm,136.397mm) on Top Overlay And Track (357.467mm,137.237mm)(359.067mm,137.237mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R40" (357.556mm,136.397mm) on Top Overlay And Track (359.067mm,137.237mm)(359.067mm,138.737mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R43" (376.098mm,179.323mm) on Top Overlay And Track (375.955mm,180.209mm)(375.955mm,181.209mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R43" (376.098mm,179.323mm) on Top Overlay And Track (375.955mm,180.209mm)(377.155mm,180.209mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R43" (376.098mm,179.323mm) on Top Overlay And Track (377.155mm,180.209mm)(377.155mm,181.209mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R46" (376.072mm,161.035mm) on Top Overlay And Track (377.965mm,162.129mm)(377.965mm,162.429mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R46" (376.072mm,161.035mm) on Top Overlay And Track (377.965mm,162.129mm)(382.765mm,162.129mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R47" (376.072mm,156.717mm) on Top Overlay And Track (378.616mm,157.576mm)(378.616mm,160.176mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R47" (376.072mm,156.717mm) on Top Overlay And Track (378.641mm,157.576mm)(385.416mm,157.576mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R48" (376.098mm,136.397mm) on Top Overlay And Track (376.009mm,137.237mm)(376.009mm,138.737mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R48" (376.098mm,136.397mm) on Top Overlay And Track (376.009mm,137.237mm)(377.609mm,137.237mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R48" (376.098mm,136.397mm) on Top Overlay And Track (377.609mm,137.237mm)(377.609mm,138.737mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.165mm < 0.254mm) Between Text "U11" (376.174mm,166.649mm) on Top Overlay And Track (378.116mm,168.528mm)(378.616mm,168.528mm) on Top Overlay Silk Text to Silk Clearance [0.165mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "U11" (376.174mm,166.649mm) on Top Overlay And Track (378.616mm,167.228mm)(378.616mm,169.828mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U11" (376.174mm,166.649mm) on Top Overlay And Track (378.641mm,167.228mm)(385.416mm,167.228mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.254mm) Between Text "U2" (141.219mm,46.144mm) on Top Overlay And Track (117.324mm,46.484mm)(142.924mm,46.484mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "X4" (376.072mm,147.65mm) on Top Overlay And Track (376.009mm,148.286mm)(376.009mm,149.786mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "X4" (376.072mm,147.65mm) on Top Overlay And Track (376.009mm,148.286mm)(377.609mm,148.286mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "X4" (376.072mm,147.65mm) on Top Overlay And Track (377.609mm,148.286mm)(377.609mm,149.786mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :269

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 4097
Waived Violations : 0
Time Elapsed        : 00:00:03