ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f7xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_FMC_MspInit,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_FMC_MspInit:
  26              	.LFB158:
  27              		.file 1 "Core/Src/stm32f7xx_hal_msp.c"
   1:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f7xx_hal_msp.c **** /**
   3:Core/Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f7xx_hal_msp.c ****   * @file         stm32f7xx_hal_msp.c
   5:Core/Src/stm32f7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f7xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f7xx_hal_msp.c ****   *
  10:Core/Src/stm32f7xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f7xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f7xx_hal_msp.c ****   *
  13:Core/Src/stm32f7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f7xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f7xx_hal_msp.c ****   *
  17:Core/Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f7xx_hal_msp.c ****   */
  19:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f7xx_hal_msp.c **** 
  21:Core/Src/stm32f7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f7xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f7xx_hal_msp.c **** 
  25:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_sdmmc1_rx;
  27:Core/Src/stm32f7xx_hal_msp.c **** 
  28:Core/Src/stm32f7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_sdmmc1_tx;
  29:Core/Src/stm32f7xx_hal_msp.c **** 
  30:Core/Src/stm32f7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN TD */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 2


  32:Core/Src/stm32f7xx_hal_msp.c **** 
  33:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END TD */
  34:Core/Src/stm32f7xx_hal_msp.c **** 
  35:Core/Src/stm32f7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  37:Core/Src/stm32f7xx_hal_msp.c **** 
  38:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Define */
  39:Core/Src/stm32f7xx_hal_msp.c **** 
  40:Core/Src/stm32f7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  42:Core/Src/stm32f7xx_hal_msp.c **** 
  43:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Macro */
  44:Core/Src/stm32f7xx_hal_msp.c **** 
  45:Core/Src/stm32f7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  47:Core/Src/stm32f7xx_hal_msp.c **** 
  48:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END PV */
  49:Core/Src/stm32f7xx_hal_msp.c **** 
  50:Core/Src/stm32f7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/stm32f7xx_hal_msp.c **** 
  53:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END PFP */
  54:Core/Src/stm32f7xx_hal_msp.c **** 
  55:Core/Src/stm32f7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  56:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  57:Core/Src/stm32f7xx_hal_msp.c **** 
  58:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  59:Core/Src/stm32f7xx_hal_msp.c **** 
  60:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/stm32f7xx_hal_msp.c **** 
  62:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END 0 */
  63:Core/Src/stm32f7xx_hal_msp.c **** /**
  64:Core/Src/stm32f7xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f7xx_hal_msp.c ****   */
  66:Core/Src/stm32f7xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f7xx_hal_msp.c **** {
  68:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f7xx_hal_msp.c **** 
  70:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f7xx_hal_msp.c **** 
  72:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  73:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  74:Core/Src/stm32f7xx_hal_msp.c **** 
  75:Core/Src/stm32f7xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f7xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  77:Core/Src/stm32f7xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  78:Core/Src/stm32f7xx_hal_msp.c **** 
  79:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f7xx_hal_msp.c **** 
  81:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f7xx_hal_msp.c **** }
  83:Core/Src/stm32f7xx_hal_msp.c **** 
  84:Core/Src/stm32f7xx_hal_msp.c **** /**
  85:Core/Src/stm32f7xx_hal_msp.c **** * @brief CRC MSP Initialization
  86:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f7xx_hal_msp.c **** * @param hcrc: CRC handle pointer
  88:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 3


  89:Core/Src/stm32f7xx_hal_msp.c **** */
  90:Core/Src/stm32f7xx_hal_msp.c **** void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
  91:Core/Src/stm32f7xx_hal_msp.c **** {
  92:Core/Src/stm32f7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
  93:Core/Src/stm32f7xx_hal_msp.c ****   {
  94:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 0 */
  95:Core/Src/stm32f7xx_hal_msp.c **** 
  96:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 0 */
  97:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_ENABLE();
  99:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 100:Core/Src/stm32f7xx_hal_msp.c **** 
 101:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 1 */
 102:Core/Src/stm32f7xx_hal_msp.c ****   }
 103:Core/Src/stm32f7xx_hal_msp.c **** 
 104:Core/Src/stm32f7xx_hal_msp.c **** }
 105:Core/Src/stm32f7xx_hal_msp.c **** 
 106:Core/Src/stm32f7xx_hal_msp.c **** /**
 107:Core/Src/stm32f7xx_hal_msp.c **** * @brief CRC MSP De-Initialization
 108:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 109:Core/Src/stm32f7xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 110:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 111:Core/Src/stm32f7xx_hal_msp.c **** */
 112:Core/Src/stm32f7xx_hal_msp.c **** void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
 113:Core/Src/stm32f7xx_hal_msp.c **** {
 114:Core/Src/stm32f7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 115:Core/Src/stm32f7xx_hal_msp.c ****   {
 116:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 0 */
 117:Core/Src/stm32f7xx_hal_msp.c **** 
 118:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 0 */
 119:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 120:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_DISABLE();
 121:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 122:Core/Src/stm32f7xx_hal_msp.c **** 
 123:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 1 */
 124:Core/Src/stm32f7xx_hal_msp.c ****   }
 125:Core/Src/stm32f7xx_hal_msp.c **** 
 126:Core/Src/stm32f7xx_hal_msp.c **** }
 127:Core/Src/stm32f7xx_hal_msp.c **** 
 128:Core/Src/stm32f7xx_hal_msp.c **** /**
 129:Core/Src/stm32f7xx_hal_msp.c **** * @brief DMA2D MSP Initialization
 130:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 131:Core/Src/stm32f7xx_hal_msp.c **** * @param hdma2d: DMA2D handle pointer
 132:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 133:Core/Src/stm32f7xx_hal_msp.c **** */
 134:Core/Src/stm32f7xx_hal_msp.c **** void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
 135:Core/Src/stm32f7xx_hal_msp.c **** {
 136:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 137:Core/Src/stm32f7xx_hal_msp.c ****   {
 138:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspInit 0 */
 139:Core/Src/stm32f7xx_hal_msp.c **** 
 140:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DMA2D_MspInit 0 */
 141:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 142:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_DMA2D_CLK_ENABLE();
 143:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 144:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 145:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DMA2D_IRQn);
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 4


 146:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspInit 1 */
 147:Core/Src/stm32f7xx_hal_msp.c **** 
 148:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DMA2D_MspInit 1 */
 149:Core/Src/stm32f7xx_hal_msp.c ****   }
 150:Core/Src/stm32f7xx_hal_msp.c **** 
 151:Core/Src/stm32f7xx_hal_msp.c **** }
 152:Core/Src/stm32f7xx_hal_msp.c **** 
 153:Core/Src/stm32f7xx_hal_msp.c **** /**
 154:Core/Src/stm32f7xx_hal_msp.c **** * @brief DMA2D MSP De-Initialization
 155:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 156:Core/Src/stm32f7xx_hal_msp.c **** * @param hdma2d: DMA2D handle pointer
 157:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 158:Core/Src/stm32f7xx_hal_msp.c **** */
 159:Core/Src/stm32f7xx_hal_msp.c **** void HAL_DMA2D_MspDeInit(DMA2D_HandleTypeDef* hdma2d)
 160:Core/Src/stm32f7xx_hal_msp.c **** {
 161:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 162:Core/Src/stm32f7xx_hal_msp.c ****   {
 163:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspDeInit 0 */
 164:Core/Src/stm32f7xx_hal_msp.c **** 
 165:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DMA2D_MspDeInit 0 */
 166:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 167:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_DMA2D_CLK_DISABLE();
 168:Core/Src/stm32f7xx_hal_msp.c **** 
 169:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt DeInit */
 170:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(DMA2D_IRQn);
 171:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspDeInit 1 */
 172:Core/Src/stm32f7xx_hal_msp.c **** 
 173:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DMA2D_MspDeInit 1 */
 174:Core/Src/stm32f7xx_hal_msp.c ****   }
 175:Core/Src/stm32f7xx_hal_msp.c **** 
 176:Core/Src/stm32f7xx_hal_msp.c **** }
 177:Core/Src/stm32f7xx_hal_msp.c **** 
 178:Core/Src/stm32f7xx_hal_msp.c **** /**
 179:Core/Src/stm32f7xx_hal_msp.c **** * @brief I2C MSP Initialization
 180:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 181:Core/Src/stm32f7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 182:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 183:Core/Src/stm32f7xx_hal_msp.c **** */
 184:Core/Src/stm32f7xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 185:Core/Src/stm32f7xx_hal_msp.c **** {
 186:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 187:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 188:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 189:Core/Src/stm32f7xx_hal_msp.c ****   {
 190:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 191:Core/Src/stm32f7xx_hal_msp.c **** 
 192:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 193:Core/Src/stm32f7xx_hal_msp.c **** 
 194:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
 195:Core/Src/stm32f7xx_hal_msp.c ****   */
 196:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 197:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 198:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 199:Core/Src/stm32f7xx_hal_msp.c ****     {
 200:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 201:Core/Src/stm32f7xx_hal_msp.c ****     }
 202:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 5


 203:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 204:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 205:Core/Src/stm32f7xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 206:Core/Src/stm32f7xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 207:Core/Src/stm32f7xx_hal_msp.c ****     */
 208:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 209:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 210:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 211:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 212:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 213:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 214:Core/Src/stm32f7xx_hal_msp.c **** 
 215:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 216:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 217:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 218:Core/Src/stm32f7xx_hal_msp.c **** 
 219:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 220:Core/Src/stm32f7xx_hal_msp.c ****   }
 221:Core/Src/stm32f7xx_hal_msp.c ****   else if(hi2c->Instance==I2C3)
 222:Core/Src/stm32f7xx_hal_msp.c ****   {
 223:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 0 */
 224:Core/Src/stm32f7xx_hal_msp.c **** 
 225:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 0 */
 226:Core/Src/stm32f7xx_hal_msp.c **** 
 227:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
 228:Core/Src/stm32f7xx_hal_msp.c ****   */
 229:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 230:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 231:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 232:Core/Src/stm32f7xx_hal_msp.c ****     {
 233:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 234:Core/Src/stm32f7xx_hal_msp.c ****     }
 235:Core/Src/stm32f7xx_hal_msp.c **** 
 236:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 237:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 238:Core/Src/stm32f7xx_hal_msp.c ****     PH7     ------> I2C3_SCL
 239:Core/Src/stm32f7xx_hal_msp.c ****     PH8     ------> I2C3_SDA
 240:Core/Src/stm32f7xx_hal_msp.c ****     */
 241:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 242:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 243:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 244:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 245:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 246:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 247:Core/Src/stm32f7xx_hal_msp.c **** 
 248:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 249:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_ENABLE();
 250:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 251:Core/Src/stm32f7xx_hal_msp.c **** 
 252:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 1 */
 253:Core/Src/stm32f7xx_hal_msp.c ****   }
 254:Core/Src/stm32f7xx_hal_msp.c **** 
 255:Core/Src/stm32f7xx_hal_msp.c **** }
 256:Core/Src/stm32f7xx_hal_msp.c **** 
 257:Core/Src/stm32f7xx_hal_msp.c **** /**
 258:Core/Src/stm32f7xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 259:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 6


 260:Core/Src/stm32f7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 261:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 262:Core/Src/stm32f7xx_hal_msp.c **** */
 263:Core/Src/stm32f7xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 264:Core/Src/stm32f7xx_hal_msp.c **** {
 265:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 266:Core/Src/stm32f7xx_hal_msp.c ****   {
 267:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 268:Core/Src/stm32f7xx_hal_msp.c **** 
 269:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 270:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 271:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 272:Core/Src/stm32f7xx_hal_msp.c **** 
 273:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 274:Core/Src/stm32f7xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 275:Core/Src/stm32f7xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 276:Core/Src/stm32f7xx_hal_msp.c ****     */
 277:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
 278:Core/Src/stm32f7xx_hal_msp.c **** 
 279:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 280:Core/Src/stm32f7xx_hal_msp.c **** 
 281:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 282:Core/Src/stm32f7xx_hal_msp.c **** 
 283:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 284:Core/Src/stm32f7xx_hal_msp.c ****   }
 285:Core/Src/stm32f7xx_hal_msp.c ****   else if(hi2c->Instance==I2C3)
 286:Core/Src/stm32f7xx_hal_msp.c ****   {
 287:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 0 */
 288:Core/Src/stm32f7xx_hal_msp.c **** 
 289:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 0 */
 290:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 291:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_DISABLE();
 292:Core/Src/stm32f7xx_hal_msp.c **** 
 293:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 294:Core/Src/stm32f7xx_hal_msp.c ****     PH7     ------> I2C3_SCL
 295:Core/Src/stm32f7xx_hal_msp.c ****     PH8     ------> I2C3_SDA
 296:Core/Src/stm32f7xx_hal_msp.c ****     */
 297:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 298:Core/Src/stm32f7xx_hal_msp.c **** 
 299:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 300:Core/Src/stm32f7xx_hal_msp.c **** 
 301:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 1 */
 302:Core/Src/stm32f7xx_hal_msp.c **** 
 303:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 1 */
 304:Core/Src/stm32f7xx_hal_msp.c ****   }
 305:Core/Src/stm32f7xx_hal_msp.c **** 
 306:Core/Src/stm32f7xx_hal_msp.c **** }
 307:Core/Src/stm32f7xx_hal_msp.c **** 
 308:Core/Src/stm32f7xx_hal_msp.c **** /**
 309:Core/Src/stm32f7xx_hal_msp.c **** * @brief LTDC MSP Initialization
 310:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 311:Core/Src/stm32f7xx_hal_msp.c **** * @param hltdc: LTDC handle pointer
 312:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 313:Core/Src/stm32f7xx_hal_msp.c **** */
 314:Core/Src/stm32f7xx_hal_msp.c **** void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
 315:Core/Src/stm32f7xx_hal_msp.c **** {
 316:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 7


 317:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 318:Core/Src/stm32f7xx_hal_msp.c ****   {
 319:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 0 */
 320:Core/Src/stm32f7xx_hal_msp.c **** 
 321:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END LTDC_MspInit 0 */
 322:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 323:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_LTDC_CLK_ENABLE();
 324:Core/Src/stm32f7xx_hal_msp.c **** 
 325:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 326:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 327:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 328:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 329:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 330:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 331:Core/Src/stm32f7xx_hal_msp.c ****     PE4     ------> LTDC_B0
 332:Core/Src/stm32f7xx_hal_msp.c ****     PJ13     ------> LTDC_B1
 333:Core/Src/stm32f7xx_hal_msp.c ****     PK7     ------> LTDC_DE
 334:Core/Src/stm32f7xx_hal_msp.c ****     PK6     ------> LTDC_B7
 335:Core/Src/stm32f7xx_hal_msp.c ****     PK5     ------> LTDC_B6
 336:Core/Src/stm32f7xx_hal_msp.c ****     PG12     ------> LTDC_B4
 337:Core/Src/stm32f7xx_hal_msp.c ****     PJ14     ------> LTDC_B2
 338:Core/Src/stm32f7xx_hal_msp.c ****     PI10     ------> LTDC_HSYNC
 339:Core/Src/stm32f7xx_hal_msp.c ****     PK4     ------> LTDC_B5
 340:Core/Src/stm32f7xx_hal_msp.c ****     PJ15     ------> LTDC_B3
 341:Core/Src/stm32f7xx_hal_msp.c ****     PI9     ------> LTDC_VSYNC
 342:Core/Src/stm32f7xx_hal_msp.c ****     PK1     ------> LTDC_G6
 343:Core/Src/stm32f7xx_hal_msp.c ****     PK2     ------> LTDC_G7
 344:Core/Src/stm32f7xx_hal_msp.c ****     PI15     ------> LTDC_R0
 345:Core/Src/stm32f7xx_hal_msp.c ****     PJ11     ------> LTDC_G4
 346:Core/Src/stm32f7xx_hal_msp.c ****     PK0     ------> LTDC_G5
 347:Core/Src/stm32f7xx_hal_msp.c ****     PI14     ------> LTDC_CLK
 348:Core/Src/stm32f7xx_hal_msp.c ****     PJ8     ------> LTDC_G1
 349:Core/Src/stm32f7xx_hal_msp.c ****     PJ10     ------> LTDC_G3
 350:Core/Src/stm32f7xx_hal_msp.c ****     PJ7     ------> LTDC_G0
 351:Core/Src/stm32f7xx_hal_msp.c ****     PJ9     ------> LTDC_G2
 352:Core/Src/stm32f7xx_hal_msp.c ****     PJ6     ------> LTDC_R7
 353:Core/Src/stm32f7xx_hal_msp.c ****     PJ4     ------> LTDC_R5
 354:Core/Src/stm32f7xx_hal_msp.c ****     PJ5     ------> LTDC_R6
 355:Core/Src/stm32f7xx_hal_msp.c ****     PJ3     ------> LTDC_R4
 356:Core/Src/stm32f7xx_hal_msp.c ****     PJ2     ------> LTDC_R3
 357:Core/Src/stm32f7xx_hal_msp.c ****     PJ0     ------> LTDC_R1
 358:Core/Src/stm32f7xx_hal_msp.c ****     PJ1     ------> LTDC_R2
 359:Core/Src/stm32f7xx_hal_msp.c ****     */
 360:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_B0_Pin;
 361:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 362:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 363:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 364:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 365:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 366:Core/Src/stm32f7xx_hal_msp.c **** 
 367:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 368:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
 369:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
 370:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
 371:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 372:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 373:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 8


 374:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 375:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 376:Core/Src/stm32f7xx_hal_msp.c **** 
 377:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 378:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
 379:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 380:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 381:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 382:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 383:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 384:Core/Src/stm32f7xx_hal_msp.c **** 
 385:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_B4_Pin;
 386:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 387:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 388:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 389:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 390:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 391:Core/Src/stm32f7xx_hal_msp.c **** 
 392:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 393:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 394:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 395:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 396:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 397:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 398:Core/Src/stm32f7xx_hal_msp.c **** 
 399:Core/Src/stm32f7xx_hal_msp.c ****     /* LTDC interrupt Init */
 400:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 401:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(LTDC_IRQn);
 402:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 1 */
 403:Core/Src/stm32f7xx_hal_msp.c **** 
 404:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END LTDC_MspInit 1 */
 405:Core/Src/stm32f7xx_hal_msp.c ****   }
 406:Core/Src/stm32f7xx_hal_msp.c **** 
 407:Core/Src/stm32f7xx_hal_msp.c **** }
 408:Core/Src/stm32f7xx_hal_msp.c **** 
 409:Core/Src/stm32f7xx_hal_msp.c **** /**
 410:Core/Src/stm32f7xx_hal_msp.c **** * @brief LTDC MSP De-Initialization
 411:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 412:Core/Src/stm32f7xx_hal_msp.c **** * @param hltdc: LTDC handle pointer
 413:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 414:Core/Src/stm32f7xx_hal_msp.c **** */
 415:Core/Src/stm32f7xx_hal_msp.c **** void HAL_LTDC_MspDeInit(LTDC_HandleTypeDef* hltdc)
 416:Core/Src/stm32f7xx_hal_msp.c **** {
 417:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 418:Core/Src/stm32f7xx_hal_msp.c ****   {
 419:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 0 */
 420:Core/Src/stm32f7xx_hal_msp.c **** 
 421:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END LTDC_MspDeInit 0 */
 422:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 423:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_LTDC_CLK_DISABLE();
 424:Core/Src/stm32f7xx_hal_msp.c **** 
 425:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 426:Core/Src/stm32f7xx_hal_msp.c ****     PE4     ------> LTDC_B0
 427:Core/Src/stm32f7xx_hal_msp.c ****     PJ13     ------> LTDC_B1
 428:Core/Src/stm32f7xx_hal_msp.c ****     PK7     ------> LTDC_DE
 429:Core/Src/stm32f7xx_hal_msp.c ****     PK6     ------> LTDC_B7
 430:Core/Src/stm32f7xx_hal_msp.c ****     PK5     ------> LTDC_B6
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 9


 431:Core/Src/stm32f7xx_hal_msp.c ****     PG12     ------> LTDC_B4
 432:Core/Src/stm32f7xx_hal_msp.c ****     PJ14     ------> LTDC_B2
 433:Core/Src/stm32f7xx_hal_msp.c ****     PI10     ------> LTDC_HSYNC
 434:Core/Src/stm32f7xx_hal_msp.c ****     PK4     ------> LTDC_B5
 435:Core/Src/stm32f7xx_hal_msp.c ****     PJ15     ------> LTDC_B3
 436:Core/Src/stm32f7xx_hal_msp.c ****     PI9     ------> LTDC_VSYNC
 437:Core/Src/stm32f7xx_hal_msp.c ****     PK1     ------> LTDC_G6
 438:Core/Src/stm32f7xx_hal_msp.c ****     PK2     ------> LTDC_G7
 439:Core/Src/stm32f7xx_hal_msp.c ****     PI15     ------> LTDC_R0
 440:Core/Src/stm32f7xx_hal_msp.c ****     PJ11     ------> LTDC_G4
 441:Core/Src/stm32f7xx_hal_msp.c ****     PK0     ------> LTDC_G5
 442:Core/Src/stm32f7xx_hal_msp.c ****     PI14     ------> LTDC_CLK
 443:Core/Src/stm32f7xx_hal_msp.c ****     PJ8     ------> LTDC_G1
 444:Core/Src/stm32f7xx_hal_msp.c ****     PJ10     ------> LTDC_G3
 445:Core/Src/stm32f7xx_hal_msp.c ****     PJ7     ------> LTDC_G0
 446:Core/Src/stm32f7xx_hal_msp.c ****     PJ9     ------> LTDC_G2
 447:Core/Src/stm32f7xx_hal_msp.c ****     PJ6     ------> LTDC_R7
 448:Core/Src/stm32f7xx_hal_msp.c ****     PJ4     ------> LTDC_R5
 449:Core/Src/stm32f7xx_hal_msp.c ****     PJ5     ------> LTDC_R6
 450:Core/Src/stm32f7xx_hal_msp.c ****     PJ3     ------> LTDC_R4
 451:Core/Src/stm32f7xx_hal_msp.c ****     PJ2     ------> LTDC_R3
 452:Core/Src/stm32f7xx_hal_msp.c ****     PJ0     ------> LTDC_R1
 453:Core/Src/stm32f7xx_hal_msp.c ****     PJ1     ------> LTDC_R2
 454:Core/Src/stm32f7xx_hal_msp.c ****     */
 455:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(LCD_B0_GPIO_Port, LCD_B0_Pin);
 456:Core/Src/stm32f7xx_hal_msp.c **** 
 457:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOJ, LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 458:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
 459:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
 460:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin);
 461:Core/Src/stm32f7xx_hal_msp.c **** 
 462:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOK, LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 463:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin);
 464:Core/Src/stm32f7xx_hal_msp.c **** 
 465:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(LCD_B4_GPIO_Port, LCD_B4_Pin);
 466:Core/Src/stm32f7xx_hal_msp.c **** 
 467:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOI, LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin);
 468:Core/Src/stm32f7xx_hal_msp.c **** 
 469:Core/Src/stm32f7xx_hal_msp.c ****     /* LTDC interrupt DeInit */
 470:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(LTDC_IRQn);
 471:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 1 */
 472:Core/Src/stm32f7xx_hal_msp.c **** 
 473:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END LTDC_MspDeInit 1 */
 474:Core/Src/stm32f7xx_hal_msp.c ****   }
 475:Core/Src/stm32f7xx_hal_msp.c **** 
 476:Core/Src/stm32f7xx_hal_msp.c **** }
 477:Core/Src/stm32f7xx_hal_msp.c **** 
 478:Core/Src/stm32f7xx_hal_msp.c **** /**
 479:Core/Src/stm32f7xx_hal_msp.c **** * @brief QSPI MSP Initialization
 480:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 481:Core/Src/stm32f7xx_hal_msp.c **** * @param hqspi: QSPI handle pointer
 482:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 483:Core/Src/stm32f7xx_hal_msp.c **** */
 484:Core/Src/stm32f7xx_hal_msp.c **** void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
 485:Core/Src/stm32f7xx_hal_msp.c **** {
 486:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 487:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 10


 488:Core/Src/stm32f7xx_hal_msp.c ****   {
 489:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspInit 0 */
 490:Core/Src/stm32f7xx_hal_msp.c **** 
 491:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspInit 0 */
 492:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 493:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_QSPI_CLK_ENABLE();
 494:Core/Src/stm32f7xx_hal_msp.c **** 
 495:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 496:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 497:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 498:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 499:Core/Src/stm32f7xx_hal_msp.c ****     PE2     ------> QUADSPI_BK1_IO2
 500:Core/Src/stm32f7xx_hal_msp.c ****     PB6     ------> QUADSPI_BK1_NCS
 501:Core/Src/stm32f7xx_hal_msp.c ****     PB2     ------> QUADSPI_CLK
 502:Core/Src/stm32f7xx_hal_msp.c ****     PD12     ------> QUADSPI_BK1_IO1
 503:Core/Src/stm32f7xx_hal_msp.c ****     PD13     ------> QUADSPI_BK1_IO3
 504:Core/Src/stm32f7xx_hal_msp.c ****     PD11     ------> QUADSPI_BK1_IO0
 505:Core/Src/stm32f7xx_hal_msp.c ****     */
 506:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = QSPI_D2_Pin;
 507:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 508:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 509:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 510:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 511:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 512:Core/Src/stm32f7xx_hal_msp.c **** 
 513:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 514:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 515:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 516:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 517:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 518:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 519:Core/Src/stm32f7xx_hal_msp.c **** 
 520:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 521:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 522:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 523:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 524:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 525:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 526:Core/Src/stm32f7xx_hal_msp.c **** 
 527:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 528:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 529:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 530:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 531:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 532:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 533:Core/Src/stm32f7xx_hal_msp.c **** 
 534:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspInit 1 */
 535:Core/Src/stm32f7xx_hal_msp.c **** 
 536:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspInit 1 */
 537:Core/Src/stm32f7xx_hal_msp.c ****   }
 538:Core/Src/stm32f7xx_hal_msp.c **** 
 539:Core/Src/stm32f7xx_hal_msp.c **** }
 540:Core/Src/stm32f7xx_hal_msp.c **** 
 541:Core/Src/stm32f7xx_hal_msp.c **** /**
 542:Core/Src/stm32f7xx_hal_msp.c **** * @brief QSPI MSP De-Initialization
 543:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 544:Core/Src/stm32f7xx_hal_msp.c **** * @param hqspi: QSPI handle pointer
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 11


 545:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 546:Core/Src/stm32f7xx_hal_msp.c **** */
 547:Core/Src/stm32f7xx_hal_msp.c **** void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* hqspi)
 548:Core/Src/stm32f7xx_hal_msp.c **** {
 549:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 550:Core/Src/stm32f7xx_hal_msp.c ****   {
 551:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 0 */
 552:Core/Src/stm32f7xx_hal_msp.c **** 
 553:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspDeInit 0 */
 554:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 555:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_QSPI_CLK_DISABLE();
 556:Core/Src/stm32f7xx_hal_msp.c **** 
 557:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 558:Core/Src/stm32f7xx_hal_msp.c ****     PE2     ------> QUADSPI_BK1_IO2
 559:Core/Src/stm32f7xx_hal_msp.c ****     PB6     ------> QUADSPI_BK1_NCS
 560:Core/Src/stm32f7xx_hal_msp.c ****     PB2     ------> QUADSPI_CLK
 561:Core/Src/stm32f7xx_hal_msp.c ****     PD12     ------> QUADSPI_BK1_IO1
 562:Core/Src/stm32f7xx_hal_msp.c ****     PD13     ------> QUADSPI_BK1_IO3
 563:Core/Src/stm32f7xx_hal_msp.c ****     PD11     ------> QUADSPI_BK1_IO0
 564:Core/Src/stm32f7xx_hal_msp.c ****     */
 565:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(QSPI_D2_GPIO_Port, QSPI_D2_Pin);
 566:Core/Src/stm32f7xx_hal_msp.c **** 
 567:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, QSPI_NCS_Pin|GPIO_PIN_2);
 568:Core/Src/stm32f7xx_hal_msp.c **** 
 569:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin);
 570:Core/Src/stm32f7xx_hal_msp.c **** 
 571:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 1 */
 572:Core/Src/stm32f7xx_hal_msp.c **** 
 573:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspDeInit 1 */
 574:Core/Src/stm32f7xx_hal_msp.c ****   }
 575:Core/Src/stm32f7xx_hal_msp.c **** 
 576:Core/Src/stm32f7xx_hal_msp.c **** }
 577:Core/Src/stm32f7xx_hal_msp.c **** 
 578:Core/Src/stm32f7xx_hal_msp.c **** /**
 579:Core/Src/stm32f7xx_hal_msp.c **** * @brief SD MSP Initialization
 580:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 581:Core/Src/stm32f7xx_hal_msp.c **** * @param hsd: SD handle pointer
 582:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 583:Core/Src/stm32f7xx_hal_msp.c **** */
 584:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
 585:Core/Src/stm32f7xx_hal_msp.c **** {
 586:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 587:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 588:Core/Src/stm32f7xx_hal_msp.c ****   {
 589:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspInit 0 */
 590:Core/Src/stm32f7xx_hal_msp.c **** 
 591:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspInit 0 */
 592:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 593:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SDMMC1_CLK_ENABLE();
 594:Core/Src/stm32f7xx_hal_msp.c **** 
 595:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 596:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 597:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 598:Core/Src/stm32f7xx_hal_msp.c ****     PC12     ------> SDMMC1_CK
 599:Core/Src/stm32f7xx_hal_msp.c ****     PC11     ------> SDMMC1_D3
 600:Core/Src/stm32f7xx_hal_msp.c ****     PC10     ------> SDMMC1_D2
 601:Core/Src/stm32f7xx_hal_msp.c ****     PD2     ------> SDMMC1_CMD
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 12


 602:Core/Src/stm32f7xx_hal_msp.c ****     PC9     ------> SDMMC1_D1
 603:Core/Src/stm32f7xx_hal_msp.c ****     PC8     ------> SDMMC1_D0
 604:Core/Src/stm32f7xx_hal_msp.c ****     */
 605:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 606:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8;
 607:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 608:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 609:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 610:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 611:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 612:Core/Src/stm32f7xx_hal_msp.c **** 
 613:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 614:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 615:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 616:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 617:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 618:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 619:Core/Src/stm32f7xx_hal_msp.c **** 
 620:Core/Src/stm32f7xx_hal_msp.c ****     /* SDMMC1 DMA Init */
 621:Core/Src/stm32f7xx_hal_msp.c ****     /* SDMMC1_RX Init */
 622:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Instance = DMA2_Stream3;
 623:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 624:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 625:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 626:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 627:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 628:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 629:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 630:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 631:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 632:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 633:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 634:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 635:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 636:Core/Src/stm32f7xx_hal_msp.c ****     {
 637:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 638:Core/Src/stm32f7xx_hal_msp.c ****     }
 639:Core/Src/stm32f7xx_hal_msp.c **** 
 640:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_LINKDMA(hsd,hdmarx,hdma_sdmmc1_rx);
 641:Core/Src/stm32f7xx_hal_msp.c **** 
 642:Core/Src/stm32f7xx_hal_msp.c ****     /* SDMMC1_TX Init */
 643:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Instance = DMA2_Stream6;
 644:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 645:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 646:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 647:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 648:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 649:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 650:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 651:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 652:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 653:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 654:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 655:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 656:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 657:Core/Src/stm32f7xx_hal_msp.c ****     {
 658:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 13


 659:Core/Src/stm32f7xx_hal_msp.c ****     }
 660:Core/Src/stm32f7xx_hal_msp.c **** 
 661:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1_tx);
 662:Core/Src/stm32f7xx_hal_msp.c **** 
 663:Core/Src/stm32f7xx_hal_msp.c ****     /* SDMMC1 interrupt Init */
 664:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 665:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 666:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspInit 1 */
 667:Core/Src/stm32f7xx_hal_msp.c **** 
 668:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspInit 1 */
 669:Core/Src/stm32f7xx_hal_msp.c ****   }
 670:Core/Src/stm32f7xx_hal_msp.c **** 
 671:Core/Src/stm32f7xx_hal_msp.c **** }
 672:Core/Src/stm32f7xx_hal_msp.c **** 
 673:Core/Src/stm32f7xx_hal_msp.c **** /**
 674:Core/Src/stm32f7xx_hal_msp.c **** * @brief SD MSP De-Initialization
 675:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 676:Core/Src/stm32f7xx_hal_msp.c **** * @param hsd: SD handle pointer
 677:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 678:Core/Src/stm32f7xx_hal_msp.c **** */
 679:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SD_MspDeInit(SD_HandleTypeDef* hsd)
 680:Core/Src/stm32f7xx_hal_msp.c **** {
 681:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 682:Core/Src/stm32f7xx_hal_msp.c ****   {
 683:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspDeInit 0 */
 684:Core/Src/stm32f7xx_hal_msp.c **** 
 685:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspDeInit 0 */
 686:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 687:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SDMMC1_CLK_DISABLE();
 688:Core/Src/stm32f7xx_hal_msp.c **** 
 689:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 690:Core/Src/stm32f7xx_hal_msp.c ****     PC12     ------> SDMMC1_CK
 691:Core/Src/stm32f7xx_hal_msp.c ****     PC11     ------> SDMMC1_D3
 692:Core/Src/stm32f7xx_hal_msp.c ****     PC10     ------> SDMMC1_D2
 693:Core/Src/stm32f7xx_hal_msp.c ****     PD2     ------> SDMMC1_CMD
 694:Core/Src/stm32f7xx_hal_msp.c ****     PC9     ------> SDMMC1_D1
 695:Core/Src/stm32f7xx_hal_msp.c ****     PC8     ------> SDMMC1_D0
 696:Core/Src/stm32f7xx_hal_msp.c ****     */
 697:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 698:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8);
 699:Core/Src/stm32f7xx_hal_msp.c **** 
 700:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(SDMMC_CMD_GPIO_Port, SDMMC_CMD_Pin);
 701:Core/Src/stm32f7xx_hal_msp.c **** 
 702:Core/Src/stm32f7xx_hal_msp.c ****     /* SDMMC1 DMA DeInit */
 703:Core/Src/stm32f7xx_hal_msp.c ****     HAL_DMA_DeInit(hsd->hdmarx);
 704:Core/Src/stm32f7xx_hal_msp.c ****     HAL_DMA_DeInit(hsd->hdmatx);
 705:Core/Src/stm32f7xx_hal_msp.c **** 
 706:Core/Src/stm32f7xx_hal_msp.c ****     /* SDMMC1 interrupt DeInit */
 707:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SDMMC1_IRQn);
 708:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspDeInit 1 */
 709:Core/Src/stm32f7xx_hal_msp.c **** 
 710:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspDeInit 1 */
 711:Core/Src/stm32f7xx_hal_msp.c ****   }
 712:Core/Src/stm32f7xx_hal_msp.c **** 
 713:Core/Src/stm32f7xx_hal_msp.c **** }
 714:Core/Src/stm32f7xx_hal_msp.c **** 
 715:Core/Src/stm32f7xx_hal_msp.c **** /**
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 14


 716:Core/Src/stm32f7xx_hal_msp.c **** * @brief SPI MSP Initialization
 717:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 718:Core/Src/stm32f7xx_hal_msp.c **** * @param hspi: SPI handle pointer
 719:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 720:Core/Src/stm32f7xx_hal_msp.c **** */
 721:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 722:Core/Src/stm32f7xx_hal_msp.c **** {
 723:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 724:Core/Src/stm32f7xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 725:Core/Src/stm32f7xx_hal_msp.c ****   {
 726:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 727:Core/Src/stm32f7xx_hal_msp.c **** 
 728:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 729:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 730:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 731:Core/Src/stm32f7xx_hal_msp.c **** 
 732:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 733:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 734:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 735:Core/Src/stm32f7xx_hal_msp.c ****     PI1     ------> SPI2_SCK
 736:Core/Src/stm32f7xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 737:Core/Src/stm32f7xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 738:Core/Src/stm32f7xx_hal_msp.c ****     */
 739:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 740:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 741:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 742:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 743:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 744:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 745:Core/Src/stm32f7xx_hal_msp.c **** 
 746:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 747:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 748:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 749:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 750:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 751:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 752:Core/Src/stm32f7xx_hal_msp.c **** 
 753:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 754:Core/Src/stm32f7xx_hal_msp.c **** 
 755:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 756:Core/Src/stm32f7xx_hal_msp.c ****   }
 757:Core/Src/stm32f7xx_hal_msp.c **** 
 758:Core/Src/stm32f7xx_hal_msp.c **** }
 759:Core/Src/stm32f7xx_hal_msp.c **** 
 760:Core/Src/stm32f7xx_hal_msp.c **** /**
 761:Core/Src/stm32f7xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 762:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 763:Core/Src/stm32f7xx_hal_msp.c **** * @param hspi: SPI handle pointer
 764:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 765:Core/Src/stm32f7xx_hal_msp.c **** */
 766:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 767:Core/Src/stm32f7xx_hal_msp.c **** {
 768:Core/Src/stm32f7xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 769:Core/Src/stm32f7xx_hal_msp.c ****   {
 770:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 771:Core/Src/stm32f7xx_hal_msp.c **** 
 772:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 15


 773:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 774:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 775:Core/Src/stm32f7xx_hal_msp.c **** 
 776:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 777:Core/Src/stm32f7xx_hal_msp.c ****     PI1     ------> SPI2_SCK
 778:Core/Src/stm32f7xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 779:Core/Src/stm32f7xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 780:Core/Src/stm32f7xx_hal_msp.c ****     */
 781:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(ARDUINO_SCK_D13_GPIO_Port, ARDUINO_SCK_D13_Pin);
 782:Core/Src/stm32f7xx_hal_msp.c **** 
 783:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin);
 784:Core/Src/stm32f7xx_hal_msp.c **** 
 785:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 786:Core/Src/stm32f7xx_hal_msp.c **** 
 787:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 788:Core/Src/stm32f7xx_hal_msp.c ****   }
 789:Core/Src/stm32f7xx_hal_msp.c **** 
 790:Core/Src/stm32f7xx_hal_msp.c **** }
 791:Core/Src/stm32f7xx_hal_msp.c **** 
 792:Core/Src/stm32f7xx_hal_msp.c **** /**
 793:Core/Src/stm32f7xx_hal_msp.c **** * @brief UART MSP Initialization
 794:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 795:Core/Src/stm32f7xx_hal_msp.c **** * @param huart: UART handle pointer
 796:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 797:Core/Src/stm32f7xx_hal_msp.c **** */
 798:Core/Src/stm32f7xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 799:Core/Src/stm32f7xx_hal_msp.c **** {
 800:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 801:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 802:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
 803:Core/Src/stm32f7xx_hal_msp.c ****   {
 804:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 805:Core/Src/stm32f7xx_hal_msp.c **** 
 806:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 807:Core/Src/stm32f7xx_hal_msp.c **** 
 808:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
 809:Core/Src/stm32f7xx_hal_msp.c ****   */
 810:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 811:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 812:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 813:Core/Src/stm32f7xx_hal_msp.c ****     {
 814:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 815:Core/Src/stm32f7xx_hal_msp.c ****     }
 816:Core/Src/stm32f7xx_hal_msp.c **** 
 817:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 818:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 819:Core/Src/stm32f7xx_hal_msp.c **** 
 820:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 821:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 822:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 823:Core/Src/stm32f7xx_hal_msp.c ****     PB7     ------> USART1_RX
 824:Core/Src/stm32f7xx_hal_msp.c ****     PA9     ------> USART1_TX
 825:Core/Src/stm32f7xx_hal_msp.c ****     */
 826:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_RX_Pin;
 827:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 828:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 829:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 16


 830:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 831:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 832:Core/Src/stm32f7xx_hal_msp.c **** 
 833:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_TX_Pin;
 834:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 835:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 836:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 837:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 838:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 839:Core/Src/stm32f7xx_hal_msp.c **** 
 840:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 841:Core/Src/stm32f7xx_hal_msp.c **** 
 842:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 843:Core/Src/stm32f7xx_hal_msp.c ****   }
 844:Core/Src/stm32f7xx_hal_msp.c ****   else if(huart->Instance==USART6)
 845:Core/Src/stm32f7xx_hal_msp.c ****   {
 846:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 0 */
 847:Core/Src/stm32f7xx_hal_msp.c **** 
 848:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 0 */
 849:Core/Src/stm32f7xx_hal_msp.c **** 
 850:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
 851:Core/Src/stm32f7xx_hal_msp.c ****   */
 852:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 853:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 854:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 855:Core/Src/stm32f7xx_hal_msp.c ****     {
 856:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 857:Core/Src/stm32f7xx_hal_msp.c ****     }
 858:Core/Src/stm32f7xx_hal_msp.c **** 
 859:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 860:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_ENABLE();
 861:Core/Src/stm32f7xx_hal_msp.c **** 
 862:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 863:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 864:Core/Src/stm32f7xx_hal_msp.c ****     PC7     ------> USART6_RX
 865:Core/Src/stm32f7xx_hal_msp.c ****     PC6     ------> USART6_TX
 866:Core/Src/stm32f7xx_hal_msp.c ****     */
 867:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 868:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 869:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 870:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 871:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 872:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 873:Core/Src/stm32f7xx_hal_msp.c **** 
 874:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 1 */
 875:Core/Src/stm32f7xx_hal_msp.c **** 
 876:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 1 */
 877:Core/Src/stm32f7xx_hal_msp.c ****   }
 878:Core/Src/stm32f7xx_hal_msp.c **** 
 879:Core/Src/stm32f7xx_hal_msp.c **** }
 880:Core/Src/stm32f7xx_hal_msp.c **** 
 881:Core/Src/stm32f7xx_hal_msp.c **** /**
 882:Core/Src/stm32f7xx_hal_msp.c **** * @brief UART MSP De-Initialization
 883:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 884:Core/Src/stm32f7xx_hal_msp.c **** * @param huart: UART handle pointer
 885:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 886:Core/Src/stm32f7xx_hal_msp.c **** */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 17


 887:Core/Src/stm32f7xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 888:Core/Src/stm32f7xx_hal_msp.c **** {
 889:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
 890:Core/Src/stm32f7xx_hal_msp.c ****   {
 891:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 892:Core/Src/stm32f7xx_hal_msp.c **** 
 893:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 894:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 895:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 896:Core/Src/stm32f7xx_hal_msp.c **** 
 897:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 898:Core/Src/stm32f7xx_hal_msp.c ****     PB7     ------> USART1_RX
 899:Core/Src/stm32f7xx_hal_msp.c ****     PA9     ------> USART1_TX
 900:Core/Src/stm32f7xx_hal_msp.c ****     */
 901:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(VCP_RX_GPIO_Port, VCP_RX_Pin);
 902:Core/Src/stm32f7xx_hal_msp.c **** 
 903:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(VCP_TX_GPIO_Port, VCP_TX_Pin);
 904:Core/Src/stm32f7xx_hal_msp.c **** 
 905:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 906:Core/Src/stm32f7xx_hal_msp.c **** 
 907:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 908:Core/Src/stm32f7xx_hal_msp.c ****   }
 909:Core/Src/stm32f7xx_hal_msp.c ****   else if(huart->Instance==USART6)
 910:Core/Src/stm32f7xx_hal_msp.c ****   {
 911:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 0 */
 912:Core/Src/stm32f7xx_hal_msp.c **** 
 913:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 0 */
 914:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 915:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_DISABLE();
 916:Core/Src/stm32f7xx_hal_msp.c **** 
 917:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 918:Core/Src/stm32f7xx_hal_msp.c ****     PC7     ------> USART6_RX
 919:Core/Src/stm32f7xx_hal_msp.c ****     PC6     ------> USART6_TX
 920:Core/Src/stm32f7xx_hal_msp.c ****     */
 921:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin);
 922:Core/Src/stm32f7xx_hal_msp.c **** 
 923:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 1 */
 924:Core/Src/stm32f7xx_hal_msp.c **** 
 925:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 1 */
 926:Core/Src/stm32f7xx_hal_msp.c ****   }
 927:Core/Src/stm32f7xx_hal_msp.c **** 
 928:Core/Src/stm32f7xx_hal_msp.c **** }
 929:Core/Src/stm32f7xx_hal_msp.c **** 
 930:Core/Src/stm32f7xx_hal_msp.c **** static uint32_t FMC_Initialized = 0;
 931:Core/Src/stm32f7xx_hal_msp.c **** 
 932:Core/Src/stm32f7xx_hal_msp.c **** static void HAL_FMC_MspInit(void){
  28              		.loc 1 932 34 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 20
  35              		.cfi_offset 4, -20
  36              		.cfi_offset 5, -16
  37              		.cfi_offset 6, -12
  38              		.cfi_offset 7, -8
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 18


  39              		.cfi_offset 14, -4
  40 0002 87B0     		sub	sp, sp, #28
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 48
 933:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN FMC_MspInit 0 */
 934:Core/Src/stm32f7xx_hal_msp.c **** 
 935:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END FMC_MspInit 0 */
 936:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct ={0};
  43              		.loc 1 936 3 view .LVU1
  44              		.loc 1 936 20 is_stmt 0 view .LVU2
  45 0004 0023     		movs	r3, #0
  46 0006 0193     		str	r3, [sp, #4]
  47 0008 0293     		str	r3, [sp, #8]
  48 000a 0393     		str	r3, [sp, #12]
  49 000c 0493     		str	r3, [sp, #16]
  50 000e 0593     		str	r3, [sp, #20]
 937:Core/Src/stm32f7xx_hal_msp.c ****   if (FMC_Initialized) {
  51              		.loc 1 937 3 is_stmt 1 view .LVU3
  52              		.loc 1 937 7 is_stmt 0 view .LVU4
  53 0010 2A4B     		ldr	r3, .L6
  54 0012 1B68     		ldr	r3, [r3]
  55              		.loc 1 937 6 view .LVU5
  56 0014 0BB1     		cbz	r3, .L5
  57              	.L1:
 938:Core/Src/stm32f7xx_hal_msp.c ****     return;
 939:Core/Src/stm32f7xx_hal_msp.c ****   }
 940:Core/Src/stm32f7xx_hal_msp.c ****   FMC_Initialized = 1;
 941:Core/Src/stm32f7xx_hal_msp.c **** 
 942:Core/Src/stm32f7xx_hal_msp.c ****   /* Peripheral clock enable */
 943:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_FMC_CLK_ENABLE();
 944:Core/Src/stm32f7xx_hal_msp.c **** 
 945:Core/Src/stm32f7xx_hal_msp.c ****   /** FMC GPIO Configuration
 946:Core/Src/stm32f7xx_hal_msp.c ****   PE1   ------> FMC_NBL1
 947:Core/Src/stm32f7xx_hal_msp.c ****   PE0   ------> FMC_NBL0
 948:Core/Src/stm32f7xx_hal_msp.c ****   PG15   ------> FMC_SDNCAS
 949:Core/Src/stm32f7xx_hal_msp.c ****   PD0   ------> FMC_D2
 950:Core/Src/stm32f7xx_hal_msp.c ****   PD1   ------> FMC_D3
 951:Core/Src/stm32f7xx_hal_msp.c ****   PF0   ------> FMC_A0
 952:Core/Src/stm32f7xx_hal_msp.c ****   PF1   ------> FMC_A1
 953:Core/Src/stm32f7xx_hal_msp.c ****   PF2   ------> FMC_A2
 954:Core/Src/stm32f7xx_hal_msp.c ****   PF3   ------> FMC_A3
 955:Core/Src/stm32f7xx_hal_msp.c ****   PG8   ------> FMC_SDCLK
 956:Core/Src/stm32f7xx_hal_msp.c ****   PF4   ------> FMC_A4
 957:Core/Src/stm32f7xx_hal_msp.c ****   PH5   ------> FMC_SDNWE
 958:Core/Src/stm32f7xx_hal_msp.c ****   PH3   ------> FMC_SDNE0
 959:Core/Src/stm32f7xx_hal_msp.c ****   PF5   ------> FMC_A5
 960:Core/Src/stm32f7xx_hal_msp.c ****   PD15   ------> FMC_D1
 961:Core/Src/stm32f7xx_hal_msp.c ****   PD10   ------> FMC_D15
 962:Core/Src/stm32f7xx_hal_msp.c ****   PC3   ------> FMC_SDCKE0
 963:Core/Src/stm32f7xx_hal_msp.c ****   PD14   ------> FMC_D0
 964:Core/Src/stm32f7xx_hal_msp.c ****   PD9   ------> FMC_D14
 965:Core/Src/stm32f7xx_hal_msp.c ****   PD8   ------> FMC_D13
 966:Core/Src/stm32f7xx_hal_msp.c ****   PF12   ------> FMC_A6
 967:Core/Src/stm32f7xx_hal_msp.c ****   PG1   ------> FMC_A11
 968:Core/Src/stm32f7xx_hal_msp.c ****   PF15   ------> FMC_A9
 969:Core/Src/stm32f7xx_hal_msp.c ****   PF13   ------> FMC_A7
 970:Core/Src/stm32f7xx_hal_msp.c ****   PG0   ------> FMC_A10
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 19


 971:Core/Src/stm32f7xx_hal_msp.c ****   PE8   ------> FMC_D5
 972:Core/Src/stm32f7xx_hal_msp.c ****   PG5   ------> FMC_BA1
 973:Core/Src/stm32f7xx_hal_msp.c ****   PG4   ------> FMC_BA0
 974:Core/Src/stm32f7xx_hal_msp.c ****   PF14   ------> FMC_A8
 975:Core/Src/stm32f7xx_hal_msp.c ****   PF11   ------> FMC_SDNRAS
 976:Core/Src/stm32f7xx_hal_msp.c ****   PE9   ------> FMC_D6
 977:Core/Src/stm32f7xx_hal_msp.c ****   PE11   ------> FMC_D8
 978:Core/Src/stm32f7xx_hal_msp.c ****   PE14   ------> FMC_D11
 979:Core/Src/stm32f7xx_hal_msp.c ****   PE7   ------> FMC_D4
 980:Core/Src/stm32f7xx_hal_msp.c ****   PE10   ------> FMC_D7
 981:Core/Src/stm32f7xx_hal_msp.c ****   PE12   ------> FMC_D9
 982:Core/Src/stm32f7xx_hal_msp.c ****   PE15   ------> FMC_D12
 983:Core/Src/stm32f7xx_hal_msp.c ****   PE13   ------> FMC_D10
 984:Core/Src/stm32f7xx_hal_msp.c ****   */
 985:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 986:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
 987:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
 988:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 989:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 990:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 991:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 992:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 993:Core/Src/stm32f7xx_hal_msp.c **** 
 994:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 995:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_BA1_Pin|FMC_BA0_Pin;
 996:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 997:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 998:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 999:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1000:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
1001:Core/Src/stm32f7xx_hal_msp.c **** 
1002:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
1003:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
1004:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1005:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1006:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1007:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1008:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
1009:Core/Src/stm32f7xx_hal_msp.c **** 
1010:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
1011:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
1012:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
1013:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1014:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1015:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1016:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1017:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
1018:Core/Src/stm32f7xx_hal_msp.c **** 
1019:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
1020:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1021:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1022:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1023:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1024:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
1025:Core/Src/stm32f7xx_hal_msp.c **** 
1026:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
1027:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 20


1028:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1029:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1030:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1031:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
1032:Core/Src/stm32f7xx_hal_msp.c **** 
1033:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN FMC_MspInit 1 */
1034:Core/Src/stm32f7xx_hal_msp.c **** 
1035:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END FMC_MspInit 1 */
1036:Core/Src/stm32f7xx_hal_msp.c **** }
  58              		.loc 1 1036 1 view .LVU6
  59 0016 07B0     		add	sp, sp, #28
  60              	.LCFI2:
  61              		.cfi_remember_state
  62              		.cfi_def_cfa_offset 20
  63              		@ sp needed
  64 0018 F0BD     		pop	{r4, r5, r6, r7, pc}
  65              	.L5:
  66              	.LCFI3:
  67              		.cfi_restore_state
 940:Core/Src/stm32f7xx_hal_msp.c **** 
  68              		.loc 1 940 3 is_stmt 1 view .LVU7
 940:Core/Src/stm32f7xx_hal_msp.c **** 
  69              		.loc 1 940 19 is_stmt 0 view .LVU8
  70 001a 284B     		ldr	r3, .L6
  71 001c 0122     		movs	r2, #1
  72 001e 1A60     		str	r2, [r3]
 943:Core/Src/stm32f7xx_hal_msp.c **** 
  73              		.loc 1 943 3 is_stmt 1 view .LVU9
  74              	.LBB2:
 943:Core/Src/stm32f7xx_hal_msp.c **** 
  75              		.loc 1 943 3 view .LVU10
 943:Core/Src/stm32f7xx_hal_msp.c **** 
  76              		.loc 1 943 3 view .LVU11
  77 0020 274B     		ldr	r3, .L6+4
  78 0022 9A6B     		ldr	r2, [r3, #56]
  79 0024 42F00102 		orr	r2, r2, #1
  80 0028 9A63     		str	r2, [r3, #56]
 943:Core/Src/stm32f7xx_hal_msp.c **** 
  81              		.loc 1 943 3 view .LVU12
  82 002a 9B6B     		ldr	r3, [r3, #56]
  83 002c 03F00103 		and	r3, r3, #1
  84 0030 0093     		str	r3, [sp]
 943:Core/Src/stm32f7xx_hal_msp.c **** 
  85              		.loc 1 943 3 view .LVU13
  86 0032 009B     		ldr	r3, [sp]
  87              	.LBE2:
 943:Core/Src/stm32f7xx_hal_msp.c **** 
  88              		.loc 1 943 3 view .LVU14
 985:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
  89              		.loc 1 985 3 view .LVU15
 985:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
  90              		.loc 1 985 23 is_stmt 0 view .LVU16
  91 0034 4FF68373 		movw	r3, #65411
  92 0038 0193     		str	r3, [sp, #4]
 988:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  93              		.loc 1 988 3 is_stmt 1 view .LVU17
 988:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 21


  94              		.loc 1 988 24 is_stmt 0 view .LVU18
  95 003a 0226     		movs	r6, #2
  96 003c 0296     		str	r6, [sp, #8]
 989:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  97              		.loc 1 989 3 is_stmt 1 view .LVU19
 990:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  98              		.loc 1 990 3 view .LVU20
 990:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  99              		.loc 1 990 25 is_stmt 0 view .LVU21
 100 003e 0325     		movs	r5, #3
 101 0040 0495     		str	r5, [sp, #16]
 991:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 102              		.loc 1 991 3 is_stmt 1 view .LVU22
 991:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 103              		.loc 1 991 29 is_stmt 0 view .LVU23
 104 0042 0C24     		movs	r4, #12
 105 0044 0594     		str	r4, [sp, #20]
 992:Core/Src/stm32f7xx_hal_msp.c **** 
 106              		.loc 1 992 3 is_stmt 1 view .LVU24
 107 0046 01A9     		add	r1, sp, #4
 108 0048 1E48     		ldr	r0, .L6+8
 109 004a FFF7FEFF 		bl	HAL_GPIO_Init
 110              	.LVL0:
 994:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_BA1_Pin|FMC_BA0_Pin;
 111              		.loc 1 994 3 view .LVU25
 994:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_BA1_Pin|FMC_BA0_Pin;
 112              		.loc 1 994 23 is_stmt 0 view .LVU26
 113 004e 48F23313 		movw	r3, #33075
 114 0052 0193     		str	r3, [sp, #4]
 996:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 115              		.loc 1 996 3 is_stmt 1 view .LVU27
 996:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 116              		.loc 1 996 24 is_stmt 0 view .LVU28
 117 0054 0296     		str	r6, [sp, #8]
 997:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 118              		.loc 1 997 3 is_stmt 1 view .LVU29
 997:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 119              		.loc 1 997 24 is_stmt 0 view .LVU30
 120 0056 0027     		movs	r7, #0
 121 0058 0397     		str	r7, [sp, #12]
 998:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 122              		.loc 1 998 3 is_stmt 1 view .LVU31
 998:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 123              		.loc 1 998 25 is_stmt 0 view .LVU32
 124 005a 0495     		str	r5, [sp, #16]
 999:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 125              		.loc 1 999 3 is_stmt 1 view .LVU33
 999:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 126              		.loc 1 999 29 is_stmt 0 view .LVU34
 127 005c 0594     		str	r4, [sp, #20]
1000:Core/Src/stm32f7xx_hal_msp.c **** 
 128              		.loc 1 1000 3 is_stmt 1 view .LVU35
 129 005e 01A9     		add	r1, sp, #4
 130 0060 1948     		ldr	r0, .L6+12
 131 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 132              	.LVL1:
1002:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 22


 133              		.loc 1 1002 3 view .LVU36
1002:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
 134              		.loc 1 1002 23 is_stmt 0 view .LVU37
 135 0066 4CF20373 		movw	r3, #50947
 136 006a 0193     		str	r3, [sp, #4]
1004:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 137              		.loc 1 1004 3 is_stmt 1 view .LVU38
1004:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 138              		.loc 1 1004 24 is_stmt 0 view .LVU39
 139 006c 0296     		str	r6, [sp, #8]
1005:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 140              		.loc 1 1005 3 is_stmt 1 view .LVU40
1005:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 141              		.loc 1 1005 24 is_stmt 0 view .LVU41
 142 006e 0397     		str	r7, [sp, #12]
1006:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 143              		.loc 1 1006 3 is_stmt 1 view .LVU42
1006:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 144              		.loc 1 1006 25 is_stmt 0 view .LVU43
 145 0070 0495     		str	r5, [sp, #16]
1007:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 146              		.loc 1 1007 3 is_stmt 1 view .LVU44
1007:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 147              		.loc 1 1007 29 is_stmt 0 view .LVU45
 148 0072 0594     		str	r4, [sp, #20]
1008:Core/Src/stm32f7xx_hal_msp.c **** 
 149              		.loc 1 1008 3 is_stmt 1 view .LVU46
 150 0074 01A9     		add	r1, sp, #4
 151 0076 1548     		ldr	r0, .L6+16
 152 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 153              	.LVL2:
1010:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
 154              		.loc 1 1010 3 view .LVU47
1010:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
 155              		.loc 1 1010 23 is_stmt 0 view .LVU48
 156 007c 4FF63F03 		movw	r3, #63551
 157 0080 0193     		str	r3, [sp, #4]
1013:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 158              		.loc 1 1013 3 is_stmt 1 view .LVU49
1013:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 159              		.loc 1 1013 24 is_stmt 0 view .LVU50
 160 0082 0296     		str	r6, [sp, #8]
1014:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 161              		.loc 1 1014 3 is_stmt 1 view .LVU51
1014:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 162              		.loc 1 1014 24 is_stmt 0 view .LVU52
 163 0084 0397     		str	r7, [sp, #12]
1015:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 164              		.loc 1 1015 3 is_stmt 1 view .LVU53
1015:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 165              		.loc 1 1015 25 is_stmt 0 view .LVU54
 166 0086 0495     		str	r5, [sp, #16]
1016:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 167              		.loc 1 1016 3 is_stmt 1 view .LVU55
1016:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 168              		.loc 1 1016 29 is_stmt 0 view .LVU56
 169 0088 0594     		str	r4, [sp, #20]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 23


1017:Core/Src/stm32f7xx_hal_msp.c **** 
 170              		.loc 1 1017 3 is_stmt 1 view .LVU57
 171 008a 01A9     		add	r1, sp, #4
 172 008c 1048     		ldr	r0, .L6+20
 173 008e FFF7FEFF 		bl	HAL_GPIO_Init
 174              	.LVL3:
1019:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 175              		.loc 1 1019 3 view .LVU58
1019:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 176              		.loc 1 1019 23 is_stmt 0 view .LVU59
 177 0092 2823     		movs	r3, #40
 178 0094 0193     		str	r3, [sp, #4]
1020:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 179              		.loc 1 1020 3 is_stmt 1 view .LVU60
1020:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 180              		.loc 1 1020 24 is_stmt 0 view .LVU61
 181 0096 0296     		str	r6, [sp, #8]
1021:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 182              		.loc 1 1021 3 is_stmt 1 view .LVU62
1021:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 183              		.loc 1 1021 24 is_stmt 0 view .LVU63
 184 0098 0397     		str	r7, [sp, #12]
1022:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 185              		.loc 1 1022 3 is_stmt 1 view .LVU64
1022:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 186              		.loc 1 1022 25 is_stmt 0 view .LVU65
 187 009a 0495     		str	r5, [sp, #16]
1023:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 188              		.loc 1 1023 3 is_stmt 1 view .LVU66
1023:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 189              		.loc 1 1023 29 is_stmt 0 view .LVU67
 190 009c 0594     		str	r4, [sp, #20]
1024:Core/Src/stm32f7xx_hal_msp.c **** 
 191              		.loc 1 1024 3 is_stmt 1 view .LVU68
 192 009e 01A9     		add	r1, sp, #4
 193 00a0 0C48     		ldr	r0, .L6+24
 194 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 195              	.LVL4:
1026:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 196              		.loc 1 1026 3 view .LVU69
1026:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 197              		.loc 1 1026 23 is_stmt 0 view .LVU70
 198 00a6 0823     		movs	r3, #8
 199 00a8 0193     		str	r3, [sp, #4]
1027:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 200              		.loc 1 1027 3 is_stmt 1 view .LVU71
1027:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 201              		.loc 1 1027 24 is_stmt 0 view .LVU72
 202 00aa 0296     		str	r6, [sp, #8]
1028:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 203              		.loc 1 1028 3 is_stmt 1 view .LVU73
1028:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 204              		.loc 1 1028 24 is_stmt 0 view .LVU74
 205 00ac 0397     		str	r7, [sp, #12]
1029:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 206              		.loc 1 1029 3 is_stmt 1 view .LVU75
1029:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 24


 207              		.loc 1 1029 25 is_stmt 0 view .LVU76
 208 00ae 0495     		str	r5, [sp, #16]
1030:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 209              		.loc 1 1030 3 is_stmt 1 view .LVU77
1030:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 210              		.loc 1 1030 29 is_stmt 0 view .LVU78
 211 00b0 0594     		str	r4, [sp, #20]
1031:Core/Src/stm32f7xx_hal_msp.c **** 
 212              		.loc 1 1031 3 is_stmt 1 view .LVU79
 213 00b2 01A9     		add	r1, sp, #4
 214 00b4 0848     		ldr	r0, .L6+28
 215 00b6 FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL5:
 217 00ba ACE7     		b	.L1
 218              	.L7:
 219              		.align	2
 220              	.L6:
 221 00bc 00000000 		.word	.LANCHOR0
 222 00c0 00380240 		.word	1073887232
 223 00c4 00100240 		.word	1073876992
 224 00c8 00180240 		.word	1073879040
 225 00cc 000C0240 		.word	1073875968
 226 00d0 00140240 		.word	1073878016
 227 00d4 001C0240 		.word	1073880064
 228 00d8 00080240 		.word	1073874944
 229              		.cfi_endproc
 230              	.LFE158:
 232              		.section	.text.HAL_FMC_MspDeInit,"ax",%progbits
 233              		.align	1
 234              		.syntax unified
 235              		.thumb
 236              		.thumb_func
 238              	HAL_FMC_MspDeInit:
 239              	.LFB160:
1037:Core/Src/stm32f7xx_hal_msp.c **** 
1038:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
1039:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
1040:Core/Src/stm32f7xx_hal_msp.c **** 
1041:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDRAM_MspInit 0 */
1042:Core/Src/stm32f7xx_hal_msp.c ****   HAL_FMC_MspInit();
1043:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspInit 1 */
1044:Core/Src/stm32f7xx_hal_msp.c **** 
1045:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDRAM_MspInit 1 */
1046:Core/Src/stm32f7xx_hal_msp.c **** }
1047:Core/Src/stm32f7xx_hal_msp.c **** 
1048:Core/Src/stm32f7xx_hal_msp.c **** static uint32_t FMC_DeInitialized = 0;
1049:Core/Src/stm32f7xx_hal_msp.c **** 
1050:Core/Src/stm32f7xx_hal_msp.c **** static void HAL_FMC_MspDeInit(void){
 240              		.loc 1 1050 36 view -0
 241              		.cfi_startproc
 242              		@ args = 0, pretend = 0, frame = 0
 243              		@ frame_needed = 0, uses_anonymous_args = 0
 244 0000 08B5     		push	{r3, lr}
 245              	.LCFI4:
 246              		.cfi_def_cfa_offset 8
 247              		.cfi_offset 3, -8
 248              		.cfi_offset 14, -4
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 25


1051:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN FMC_MspDeInit 0 */
1052:Core/Src/stm32f7xx_hal_msp.c **** 
1053:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END FMC_MspDeInit 0 */
1054:Core/Src/stm32f7xx_hal_msp.c ****   if (FMC_DeInitialized) {
 249              		.loc 1 1054 3 view .LVU81
 250              		.loc 1 1054 7 is_stmt 0 view .LVU82
 251 0002 144B     		ldr	r3, .L12
 252 0004 1B68     		ldr	r3, [r3]
 253              		.loc 1 1054 6 view .LVU83
 254 0006 03B1     		cbz	r3, .L11
 255              	.L8:
1055:Core/Src/stm32f7xx_hal_msp.c ****     return;
1056:Core/Src/stm32f7xx_hal_msp.c ****   }
1057:Core/Src/stm32f7xx_hal_msp.c ****   FMC_DeInitialized = 1;
1058:Core/Src/stm32f7xx_hal_msp.c ****   /* Peripheral clock enable */
1059:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_FMC_CLK_DISABLE();
1060:Core/Src/stm32f7xx_hal_msp.c **** 
1061:Core/Src/stm32f7xx_hal_msp.c ****   /** FMC GPIO Configuration
1062:Core/Src/stm32f7xx_hal_msp.c ****   PE1   ------> FMC_NBL1
1063:Core/Src/stm32f7xx_hal_msp.c ****   PE0   ------> FMC_NBL0
1064:Core/Src/stm32f7xx_hal_msp.c ****   PG15   ------> FMC_SDNCAS
1065:Core/Src/stm32f7xx_hal_msp.c ****   PD0   ------> FMC_D2
1066:Core/Src/stm32f7xx_hal_msp.c ****   PD1   ------> FMC_D3
1067:Core/Src/stm32f7xx_hal_msp.c ****   PF0   ------> FMC_A0
1068:Core/Src/stm32f7xx_hal_msp.c ****   PF1   ------> FMC_A1
1069:Core/Src/stm32f7xx_hal_msp.c ****   PF2   ------> FMC_A2
1070:Core/Src/stm32f7xx_hal_msp.c ****   PF3   ------> FMC_A3
1071:Core/Src/stm32f7xx_hal_msp.c ****   PG8   ------> FMC_SDCLK
1072:Core/Src/stm32f7xx_hal_msp.c ****   PF4   ------> FMC_A4
1073:Core/Src/stm32f7xx_hal_msp.c ****   PH5   ------> FMC_SDNWE
1074:Core/Src/stm32f7xx_hal_msp.c ****   PH3   ------> FMC_SDNE0
1075:Core/Src/stm32f7xx_hal_msp.c ****   PF5   ------> FMC_A5
1076:Core/Src/stm32f7xx_hal_msp.c ****   PD15   ------> FMC_D1
1077:Core/Src/stm32f7xx_hal_msp.c ****   PD10   ------> FMC_D15
1078:Core/Src/stm32f7xx_hal_msp.c ****   PC3   ------> FMC_SDCKE0
1079:Core/Src/stm32f7xx_hal_msp.c ****   PD14   ------> FMC_D0
1080:Core/Src/stm32f7xx_hal_msp.c ****   PD9   ------> FMC_D14
1081:Core/Src/stm32f7xx_hal_msp.c ****   PD8   ------> FMC_D13
1082:Core/Src/stm32f7xx_hal_msp.c ****   PF12   ------> FMC_A6
1083:Core/Src/stm32f7xx_hal_msp.c ****   PG1   ------> FMC_A11
1084:Core/Src/stm32f7xx_hal_msp.c ****   PF15   ------> FMC_A9
1085:Core/Src/stm32f7xx_hal_msp.c ****   PF13   ------> FMC_A7
1086:Core/Src/stm32f7xx_hal_msp.c ****   PG0   ------> FMC_A10
1087:Core/Src/stm32f7xx_hal_msp.c ****   PE8   ------> FMC_D5
1088:Core/Src/stm32f7xx_hal_msp.c ****   PG5   ------> FMC_BA1
1089:Core/Src/stm32f7xx_hal_msp.c ****   PG4   ------> FMC_BA0
1090:Core/Src/stm32f7xx_hal_msp.c ****   PF14   ------> FMC_A8
1091:Core/Src/stm32f7xx_hal_msp.c ****   PF11   ------> FMC_SDNRAS
1092:Core/Src/stm32f7xx_hal_msp.c ****   PE9   ------> FMC_D6
1093:Core/Src/stm32f7xx_hal_msp.c ****   PE11   ------> FMC_D8
1094:Core/Src/stm32f7xx_hal_msp.c ****   PE14   ------> FMC_D11
1095:Core/Src/stm32f7xx_hal_msp.c ****   PE7   ------> FMC_D4
1096:Core/Src/stm32f7xx_hal_msp.c ****   PE10   ------> FMC_D7
1097:Core/Src/stm32f7xx_hal_msp.c ****   PE12   ------> FMC_D9
1098:Core/Src/stm32f7xx_hal_msp.c ****   PE15   ------> FMC_D12
1099:Core/Src/stm32f7xx_hal_msp.c ****   PE13   ------> FMC_D10
1100:Core/Src/stm32f7xx_hal_msp.c ****   */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 26


1101:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOE, FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
1102:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
1103:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin);
1104:Core/Src/stm32f7xx_hal_msp.c **** 
1105:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOG, FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
1106:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_BA1_Pin|FMC_BA0_Pin);
1107:Core/Src/stm32f7xx_hal_msp.c **** 
1108:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOD, FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
1109:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin);
1110:Core/Src/stm32f7xx_hal_msp.c **** 
1111:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOF, FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
1112:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
1113:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin);
1114:Core/Src/stm32f7xx_hal_msp.c **** 
1115:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOH, FMC_SDNME_Pin|FMC_SDNE0_Pin);
1116:Core/Src/stm32f7xx_hal_msp.c **** 
1117:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(FMC_SDCKE0_GPIO_Port, FMC_SDCKE0_Pin);
1118:Core/Src/stm32f7xx_hal_msp.c **** 
1119:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN FMC_MspDeInit 1 */
1120:Core/Src/stm32f7xx_hal_msp.c **** 
1121:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END FMC_MspDeInit 1 */
1122:Core/Src/stm32f7xx_hal_msp.c **** }
 256              		.loc 1 1122 1 view .LVU84
 257 0008 08BD     		pop	{r3, pc}
 258              	.L11:
1057:Core/Src/stm32f7xx_hal_msp.c ****   /* Peripheral clock enable */
 259              		.loc 1 1057 3 is_stmt 1 view .LVU85
1057:Core/Src/stm32f7xx_hal_msp.c ****   /* Peripheral clock enable */
 260              		.loc 1 1057 21 is_stmt 0 view .LVU86
 261 000a 124B     		ldr	r3, .L12
 262 000c 0122     		movs	r2, #1
 263 000e 1A60     		str	r2, [r3]
1059:Core/Src/stm32f7xx_hal_msp.c **** 
 264              		.loc 1 1059 3 is_stmt 1 view .LVU87
 265 0010 114A     		ldr	r2, .L12+4
 266 0012 936B     		ldr	r3, [r2, #56]
 267 0014 23F00103 		bic	r3, r3, #1
 268 0018 9363     		str	r3, [r2, #56]
1101:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
 269              		.loc 1 1101 3 view .LVU88
 270 001a 4FF68371 		movw	r1, #65411
 271 001e 0F48     		ldr	r0, .L12+8
 272 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 273              	.LVL6:
1105:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_BA1_Pin|FMC_BA0_Pin);
 274              		.loc 1 1105 3 view .LVU89
 275 0024 48F23311 		movw	r1, #33075
 276 0028 0D48     		ldr	r0, .L12+12
 277 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 278              	.LVL7:
1108:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin);
 279              		.loc 1 1108 3 view .LVU90
 280 002e 4CF20371 		movw	r1, #50947
 281 0032 0C48     		ldr	r0, .L12+16
 282 0034 FFF7FEFF 		bl	HAL_GPIO_DeInit
 283              	.LVL8:
1111:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 27


 284              		.loc 1 1111 3 view .LVU91
 285 0038 4FF63F01 		movw	r1, #63551
 286 003c 0A48     		ldr	r0, .L12+20
 287 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 288              	.LVL9:
1115:Core/Src/stm32f7xx_hal_msp.c **** 
 289              		.loc 1 1115 3 view .LVU92
 290 0042 2821     		movs	r1, #40
 291 0044 0948     		ldr	r0, .L12+24
 292 0046 FFF7FEFF 		bl	HAL_GPIO_DeInit
 293              	.LVL10:
1117:Core/Src/stm32f7xx_hal_msp.c **** 
 294              		.loc 1 1117 3 view .LVU93
 295 004a 0821     		movs	r1, #8
 296 004c 0848     		ldr	r0, .L12+28
 297 004e FFF7FEFF 		bl	HAL_GPIO_DeInit
 298              	.LVL11:
 299 0052 D9E7     		b	.L8
 300              	.L13:
 301              		.align	2
 302              	.L12:
 303 0054 00000000 		.word	.LANCHOR1
 304 0058 00380240 		.word	1073887232
 305 005c 00100240 		.word	1073876992
 306 0060 00180240 		.word	1073879040
 307 0064 000C0240 		.word	1073875968
 308 0068 00140240 		.word	1073878016
 309 006c 001C0240 		.word	1073880064
 310 0070 00080240 		.word	1073874944
 311              		.cfi_endproc
 312              	.LFE160:
 314              		.section	.text.HAL_MspInit,"ax",%progbits
 315              		.align	1
 316              		.global	HAL_MspInit
 317              		.syntax unified
 318              		.thumb
 319              		.thumb_func
 321              	HAL_MspInit:
 322              	.LFB141:
  67:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
 323              		.loc 1 67 1 view -0
 324              		.cfi_startproc
 325              		@ args = 0, pretend = 0, frame = 8
 326              		@ frame_needed = 0, uses_anonymous_args = 0
 327 0000 00B5     		push	{lr}
 328              	.LCFI5:
 329              		.cfi_def_cfa_offset 4
 330              		.cfi_offset 14, -4
 331 0002 83B0     		sub	sp, sp, #12
 332              	.LCFI6:
 333              		.cfi_def_cfa_offset 16
  72:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 334              		.loc 1 72 3 view .LVU95
 335              	.LBB3:
  72:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 336              		.loc 1 72 3 view .LVU96
  72:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 28


 337              		.loc 1 72 3 view .LVU97
 338 0004 0D4B     		ldr	r3, .L16
 339 0006 1A6C     		ldr	r2, [r3, #64]
 340 0008 42F08052 		orr	r2, r2, #268435456
 341 000c 1A64     		str	r2, [r3, #64]
  72:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 342              		.loc 1 72 3 view .LVU98
 343 000e 1A6C     		ldr	r2, [r3, #64]
 344 0010 02F08052 		and	r2, r2, #268435456
 345 0014 0092     		str	r2, [sp]
  72:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 346              		.loc 1 72 3 view .LVU99
 347 0016 009A     		ldr	r2, [sp]
 348              	.LBE3:
  72:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 349              		.loc 1 72 3 view .LVU100
  73:Core/Src/stm32f7xx_hal_msp.c **** 
 350              		.loc 1 73 3 view .LVU101
 351              	.LBB4:
  73:Core/Src/stm32f7xx_hal_msp.c **** 
 352              		.loc 1 73 3 view .LVU102
  73:Core/Src/stm32f7xx_hal_msp.c **** 
 353              		.loc 1 73 3 view .LVU103
 354 0018 5A6C     		ldr	r2, [r3, #68]
 355 001a 42F48042 		orr	r2, r2, #16384
 356 001e 5A64     		str	r2, [r3, #68]
  73:Core/Src/stm32f7xx_hal_msp.c **** 
 357              		.loc 1 73 3 view .LVU104
 358 0020 5B6C     		ldr	r3, [r3, #68]
 359 0022 03F48043 		and	r3, r3, #16384
 360 0026 0193     		str	r3, [sp, #4]
  73:Core/Src/stm32f7xx_hal_msp.c **** 
 361              		.loc 1 73 3 view .LVU105
 362 0028 019B     		ldr	r3, [sp, #4]
 363              	.LBE4:
  73:Core/Src/stm32f7xx_hal_msp.c **** 
 364              		.loc 1 73 3 view .LVU106
  77:Core/Src/stm32f7xx_hal_msp.c **** 
 365              		.loc 1 77 3 view .LVU107
 366 002a 0022     		movs	r2, #0
 367 002c 0F21     		movs	r1, #15
 368 002e 6FF00100 		mvn	r0, #1
 369 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 370              	.LVL12:
  82:Core/Src/stm32f7xx_hal_msp.c **** 
 371              		.loc 1 82 1 is_stmt 0 view .LVU108
 372 0036 03B0     		add	sp, sp, #12
 373              	.LCFI7:
 374              		.cfi_def_cfa_offset 4
 375              		@ sp needed
 376 0038 5DF804FB 		ldr	pc, [sp], #4
 377              	.L17:
 378              		.align	2
 379              	.L16:
 380 003c 00380240 		.word	1073887232
 381              		.cfi_endproc
 382              	.LFE141:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 29


 384              		.section	.text.HAL_CRC_MspInit,"ax",%progbits
 385              		.align	1
 386              		.global	HAL_CRC_MspInit
 387              		.syntax unified
 388              		.thumb
 389              		.thumb_func
 391              	HAL_CRC_MspInit:
 392              	.LVL13:
 393              	.LFB142:
  91:Core/Src/stm32f7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 394              		.loc 1 91 1 is_stmt 1 view -0
 395              		.cfi_startproc
 396              		@ args = 0, pretend = 0, frame = 8
 397              		@ frame_needed = 0, uses_anonymous_args = 0
 398              		@ link register save eliminated.
  92:Core/Src/stm32f7xx_hal_msp.c ****   {
 399              		.loc 1 92 3 view .LVU110
  92:Core/Src/stm32f7xx_hal_msp.c ****   {
 400              		.loc 1 92 10 is_stmt 0 view .LVU111
 401 0000 0268     		ldr	r2, [r0]
  92:Core/Src/stm32f7xx_hal_msp.c ****   {
 402              		.loc 1 92 5 view .LVU112
 403 0002 094B     		ldr	r3, .L25
 404 0004 9A42     		cmp	r2, r3
 405 0006 00D0     		beq	.L24
 406 0008 7047     		bx	lr
 407              	.L24:
  91:Core/Src/stm32f7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 408              		.loc 1 91 1 view .LVU113
 409 000a 82B0     		sub	sp, sp, #8
 410              	.LCFI8:
 411              		.cfi_def_cfa_offset 8
  98:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 412              		.loc 1 98 5 is_stmt 1 view .LVU114
 413              	.LBB5:
  98:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 414              		.loc 1 98 5 view .LVU115
  98:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 415              		.loc 1 98 5 view .LVU116
 416 000c 03F50063 		add	r3, r3, #2048
 417 0010 1A6B     		ldr	r2, [r3, #48]
 418 0012 42F48052 		orr	r2, r2, #4096
 419 0016 1A63     		str	r2, [r3, #48]
  98:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 420              		.loc 1 98 5 view .LVU117
 421 0018 1B6B     		ldr	r3, [r3, #48]
 422 001a 03F48053 		and	r3, r3, #4096
 423 001e 0193     		str	r3, [sp, #4]
  98:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 424              		.loc 1 98 5 view .LVU118
 425 0020 019B     		ldr	r3, [sp, #4]
 426              	.LBE5:
  98:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 427              		.loc 1 98 5 view .LVU119
 104:Core/Src/stm32f7xx_hal_msp.c **** 
 428              		.loc 1 104 1 is_stmt 0 view .LVU120
 429 0022 02B0     		add	sp, sp, #8
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 30


 430              	.LCFI9:
 431              		.cfi_def_cfa_offset 0
 432              		@ sp needed
 433 0024 7047     		bx	lr
 434              	.L26:
 435 0026 00BF     		.align	2
 436              	.L25:
 437 0028 00300240 		.word	1073885184
 438              		.cfi_endproc
 439              	.LFE142:
 441              		.section	.text.HAL_CRC_MspDeInit,"ax",%progbits
 442              		.align	1
 443              		.global	HAL_CRC_MspDeInit
 444              		.syntax unified
 445              		.thumb
 446              		.thumb_func
 448              	HAL_CRC_MspDeInit:
 449              	.LVL14:
 450              	.LFB143:
 113:Core/Src/stm32f7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 451              		.loc 1 113 1 is_stmt 1 view -0
 452              		.cfi_startproc
 453              		@ args = 0, pretend = 0, frame = 0
 454              		@ frame_needed = 0, uses_anonymous_args = 0
 455              		@ link register save eliminated.
 114:Core/Src/stm32f7xx_hal_msp.c ****   {
 456              		.loc 1 114 3 view .LVU122
 114:Core/Src/stm32f7xx_hal_msp.c ****   {
 457              		.loc 1 114 10 is_stmt 0 view .LVU123
 458 0000 0268     		ldr	r2, [r0]
 114:Core/Src/stm32f7xx_hal_msp.c ****   {
 459              		.loc 1 114 5 view .LVU124
 460 0002 054B     		ldr	r3, .L30
 461 0004 9A42     		cmp	r2, r3
 462 0006 00D0     		beq	.L29
 463              	.L27:
 126:Core/Src/stm32f7xx_hal_msp.c **** 
 464              		.loc 1 126 1 view .LVU125
 465 0008 7047     		bx	lr
 466              	.L29:
 120:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 467              		.loc 1 120 5 is_stmt 1 view .LVU126
 468 000a 044A     		ldr	r2, .L30+4
 469 000c 136B     		ldr	r3, [r2, #48]
 470 000e 23F48053 		bic	r3, r3, #4096
 471 0012 1363     		str	r3, [r2, #48]
 126:Core/Src/stm32f7xx_hal_msp.c **** 
 472              		.loc 1 126 1 is_stmt 0 view .LVU127
 473 0014 F8E7     		b	.L27
 474              	.L31:
 475 0016 00BF     		.align	2
 476              	.L30:
 477 0018 00300240 		.word	1073885184
 478 001c 00380240 		.word	1073887232
 479              		.cfi_endproc
 480              	.LFE143:
 482              		.section	.text.HAL_DMA2D_MspInit,"ax",%progbits
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 31


 483              		.align	1
 484              		.global	HAL_DMA2D_MspInit
 485              		.syntax unified
 486              		.thumb
 487              		.thumb_func
 489              	HAL_DMA2D_MspInit:
 490              	.LVL15:
 491              	.LFB144:
 135:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 492              		.loc 1 135 1 is_stmt 1 view -0
 493              		.cfi_startproc
 494              		@ args = 0, pretend = 0, frame = 8
 495              		@ frame_needed = 0, uses_anonymous_args = 0
 136:Core/Src/stm32f7xx_hal_msp.c ****   {
 496              		.loc 1 136 3 view .LVU129
 136:Core/Src/stm32f7xx_hal_msp.c ****   {
 497              		.loc 1 136 12 is_stmt 0 view .LVU130
 498 0000 0268     		ldr	r2, [r0]
 136:Core/Src/stm32f7xx_hal_msp.c ****   {
 499              		.loc 1 136 5 view .LVU131
 500 0002 0E4B     		ldr	r3, .L39
 501 0004 9A42     		cmp	r2, r3
 502 0006 00D0     		beq	.L38
 503 0008 7047     		bx	lr
 504              	.L38:
 135:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 505              		.loc 1 135 1 view .LVU132
 506 000a 00B5     		push	{lr}
 507              	.LCFI10:
 508              		.cfi_def_cfa_offset 4
 509              		.cfi_offset 14, -4
 510 000c 83B0     		sub	sp, sp, #12
 511              	.LCFI11:
 512              		.cfi_def_cfa_offset 16
 142:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 513              		.loc 1 142 5 is_stmt 1 view .LVU133
 514              	.LBB6:
 142:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 515              		.loc 1 142 5 view .LVU134
 142:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 516              		.loc 1 142 5 view .LVU135
 517 000e A3F5F043 		sub	r3, r3, #30720
 518 0012 1A6B     		ldr	r2, [r3, #48]
 519 0014 42F40002 		orr	r2, r2, #8388608
 520 0018 1A63     		str	r2, [r3, #48]
 142:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 521              		.loc 1 142 5 view .LVU136
 522 001a 1B6B     		ldr	r3, [r3, #48]
 523 001c 03F40003 		and	r3, r3, #8388608
 524 0020 0193     		str	r3, [sp, #4]
 142:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 525              		.loc 1 142 5 view .LVU137
 526 0022 019B     		ldr	r3, [sp, #4]
 527              	.LBE6:
 142:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 528              		.loc 1 142 5 view .LVU138
 144:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DMA2D_IRQn);
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 32


 529              		.loc 1 144 5 view .LVU139
 530 0024 0022     		movs	r2, #0
 531 0026 0521     		movs	r1, #5
 532 0028 5A20     		movs	r0, #90
 533              	.LVL16:
 144:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 534              		.loc 1 144 5 is_stmt 0 view .LVU140
 535 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 536              	.LVL17:
 145:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspInit 1 */
 537              		.loc 1 145 5 is_stmt 1 view .LVU141
 538 002e 5A20     		movs	r0, #90
 539 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 540              	.LVL18:
 151:Core/Src/stm32f7xx_hal_msp.c **** 
 541              		.loc 1 151 1 is_stmt 0 view .LVU142
 542 0034 03B0     		add	sp, sp, #12
 543              	.LCFI12:
 544              		.cfi_def_cfa_offset 4
 545              		@ sp needed
 546 0036 5DF804FB 		ldr	pc, [sp], #4
 547              	.L40:
 548 003a 00BF     		.align	2
 549              	.L39:
 550 003c 00B00240 		.word	1073917952
 551              		.cfi_endproc
 552              	.LFE144:
 554              		.section	.text.HAL_DMA2D_MspDeInit,"ax",%progbits
 555              		.align	1
 556              		.global	HAL_DMA2D_MspDeInit
 557              		.syntax unified
 558              		.thumb
 559              		.thumb_func
 561              	HAL_DMA2D_MspDeInit:
 562              	.LVL19:
 563              	.LFB145:
 160:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 564              		.loc 1 160 1 is_stmt 1 view -0
 565              		.cfi_startproc
 566              		@ args = 0, pretend = 0, frame = 0
 567              		@ frame_needed = 0, uses_anonymous_args = 0
 160:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 568              		.loc 1 160 1 is_stmt 0 view .LVU144
 569 0000 08B5     		push	{r3, lr}
 570              	.LCFI13:
 571              		.cfi_def_cfa_offset 8
 572              		.cfi_offset 3, -8
 573              		.cfi_offset 14, -4
 161:Core/Src/stm32f7xx_hal_msp.c ****   {
 574              		.loc 1 161 3 is_stmt 1 view .LVU145
 161:Core/Src/stm32f7xx_hal_msp.c ****   {
 575              		.loc 1 161 12 is_stmt 0 view .LVU146
 576 0002 0268     		ldr	r2, [r0]
 161:Core/Src/stm32f7xx_hal_msp.c ****   {
 577              		.loc 1 161 5 view .LVU147
 578 0004 064B     		ldr	r3, .L45
 579 0006 9A42     		cmp	r2, r3
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 33


 580 0008 00D0     		beq	.L44
 581              	.LVL20:
 582              	.L41:
 176:Core/Src/stm32f7xx_hal_msp.c **** 
 583              		.loc 1 176 1 view .LVU148
 584 000a 08BD     		pop	{r3, pc}
 585              	.LVL21:
 586              	.L44:
 167:Core/Src/stm32f7xx_hal_msp.c **** 
 587              		.loc 1 167 5 is_stmt 1 view .LVU149
 588 000c 054A     		ldr	r2, .L45+4
 589 000e 136B     		ldr	r3, [r2, #48]
 590 0010 23F40003 		bic	r3, r3, #8388608
 591 0014 1363     		str	r3, [r2, #48]
 170:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspDeInit 1 */
 592              		.loc 1 170 5 view .LVU150
 593 0016 5A20     		movs	r0, #90
 594              	.LVL22:
 170:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspDeInit 1 */
 595              		.loc 1 170 5 is_stmt 0 view .LVU151
 596 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 597              	.LVL23:
 176:Core/Src/stm32f7xx_hal_msp.c **** 
 598              		.loc 1 176 1 view .LVU152
 599 001c F5E7     		b	.L41
 600              	.L46:
 601 001e 00BF     		.align	2
 602              	.L45:
 603 0020 00B00240 		.word	1073917952
 604 0024 00380240 		.word	1073887232
 605              		.cfi_endproc
 606              	.LFE145:
 608              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 609              		.align	1
 610              		.global	HAL_I2C_MspInit
 611              		.syntax unified
 612              		.thumb
 613              		.thumb_func
 615              	HAL_I2C_MspInit:
 616              	.LVL24:
 617              	.LFB146:
 185:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 618              		.loc 1 185 1 is_stmt 1 view -0
 619              		.cfi_startproc
 620              		@ args = 0, pretend = 0, frame = 168
 621              		@ frame_needed = 0, uses_anonymous_args = 0
 185:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 622              		.loc 1 185 1 is_stmt 0 view .LVU154
 623 0000 10B5     		push	{r4, lr}
 624              	.LCFI14:
 625              		.cfi_def_cfa_offset 8
 626              		.cfi_offset 4, -8
 627              		.cfi_offset 14, -4
 628 0002 AAB0     		sub	sp, sp, #168
 629              	.LCFI15:
 630              		.cfi_def_cfa_offset 176
 631 0004 0446     		mov	r4, r0
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 34


 186:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 632              		.loc 1 186 3 is_stmt 1 view .LVU155
 186:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 633              		.loc 1 186 20 is_stmt 0 view .LVU156
 634 0006 0021     		movs	r1, #0
 635 0008 2591     		str	r1, [sp, #148]
 636 000a 2691     		str	r1, [sp, #152]
 637 000c 2791     		str	r1, [sp, #156]
 638 000e 2891     		str	r1, [sp, #160]
 639 0010 2991     		str	r1, [sp, #164]
 187:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 640              		.loc 1 187 3 is_stmt 1 view .LVU157
 187:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 641              		.loc 1 187 28 is_stmt 0 view .LVU158
 642 0012 8422     		movs	r2, #132
 643 0014 04A8     		add	r0, sp, #16
 644              	.LVL25:
 187:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 645              		.loc 1 187 28 view .LVU159
 646 0016 FFF7FEFF 		bl	memset
 647              	.LVL26:
 188:Core/Src/stm32f7xx_hal_msp.c ****   {
 648              		.loc 1 188 3 is_stmt 1 view .LVU160
 188:Core/Src/stm32f7xx_hal_msp.c ****   {
 649              		.loc 1 188 10 is_stmt 0 view .LVU161
 650 001a 2368     		ldr	r3, [r4]
 188:Core/Src/stm32f7xx_hal_msp.c ****   {
 651              		.loc 1 188 5 view .LVU162
 652 001c 304A     		ldr	r2, .L57
 653 001e 9342     		cmp	r3, r2
 654 0020 04D0     		beq	.L53
 221:Core/Src/stm32f7xx_hal_msp.c ****   {
 655              		.loc 1 221 8 is_stmt 1 view .LVU163
 221:Core/Src/stm32f7xx_hal_msp.c ****   {
 656              		.loc 1 221 10 is_stmt 0 view .LVU164
 657 0022 304A     		ldr	r2, .L57+4
 658 0024 9342     		cmp	r3, r2
 659 0026 2ED0     		beq	.L54
 660              	.LVL27:
 661              	.L47:
 255:Core/Src/stm32f7xx_hal_msp.c **** 
 662              		.loc 1 255 1 view .LVU165
 663 0028 2AB0     		add	sp, sp, #168
 664              	.LCFI16:
 665              		.cfi_remember_state
 666              		.cfi_def_cfa_offset 8
 667              		@ sp needed
 668 002a 10BD     		pop	{r4, pc}
 669              	.LVL28:
 670              	.L53:
 671              	.LCFI17:
 672              		.cfi_restore_state
 196:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 673              		.loc 1 196 5 is_stmt 1 view .LVU166
 196:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 674              		.loc 1 196 46 is_stmt 0 view .LVU167
 675 002c 4FF48043 		mov	r3, #16384
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 35


 676 0030 0493     		str	r3, [sp, #16]
 197:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 677              		.loc 1 197 5 is_stmt 1 view .LVU168
 198:Core/Src/stm32f7xx_hal_msp.c ****     {
 678              		.loc 1 198 5 view .LVU169
 198:Core/Src/stm32f7xx_hal_msp.c ****     {
 679              		.loc 1 198 9 is_stmt 0 view .LVU170
 680 0032 04A8     		add	r0, sp, #16
 681 0034 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 682              	.LVL29:
 198:Core/Src/stm32f7xx_hal_msp.c ****     {
 683              		.loc 1 198 8 view .LVU171
 684 0038 10BB     		cbnz	r0, .L55
 685              	.L49:
 203:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 686              		.loc 1 203 5 is_stmt 1 view .LVU172
 687              	.LBB7:
 203:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 688              		.loc 1 203 5 view .LVU173
 203:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 689              		.loc 1 203 5 view .LVU174
 690 003a 2B4C     		ldr	r4, .L57+8
 691              	.LVL30:
 203:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 692              		.loc 1 203 5 is_stmt 0 view .LVU175
 693 003c 236B     		ldr	r3, [r4, #48]
 694 003e 43F00203 		orr	r3, r3, #2
 695 0042 2363     		str	r3, [r4, #48]
 203:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 696              		.loc 1 203 5 is_stmt 1 view .LVU176
 697 0044 236B     		ldr	r3, [r4, #48]
 698 0046 03F00203 		and	r3, r3, #2
 699 004a 0093     		str	r3, [sp]
 203:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 700              		.loc 1 203 5 view .LVU177
 701 004c 009B     		ldr	r3, [sp]
 702              	.LBE7:
 203:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 703              		.loc 1 203 5 view .LVU178
 208:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 704              		.loc 1 208 5 view .LVU179
 208:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 705              		.loc 1 208 25 is_stmt 0 view .LVU180
 706 004e 4FF44073 		mov	r3, #768
 707 0052 2593     		str	r3, [sp, #148]
 209:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 708              		.loc 1 209 5 is_stmt 1 view .LVU181
 209:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 709              		.loc 1 209 26 is_stmt 0 view .LVU182
 710 0054 1223     		movs	r3, #18
 711 0056 2693     		str	r3, [sp, #152]
 210:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 712              		.loc 1 210 5 is_stmt 1 view .LVU183
 210:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 713              		.loc 1 210 26 is_stmt 0 view .LVU184
 714 0058 0123     		movs	r3, #1
 715 005a 2793     		str	r3, [sp, #156]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 36


 211:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 716              		.loc 1 211 5 is_stmt 1 view .LVU185
 211:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 717              		.loc 1 211 27 is_stmt 0 view .LVU186
 718 005c 0023     		movs	r3, #0
 719 005e 2893     		str	r3, [sp, #160]
 212:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 720              		.loc 1 212 5 is_stmt 1 view .LVU187
 212:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 721              		.loc 1 212 31 is_stmt 0 view .LVU188
 722 0060 0423     		movs	r3, #4
 723 0062 2993     		str	r3, [sp, #164]
 213:Core/Src/stm32f7xx_hal_msp.c **** 
 724              		.loc 1 213 5 is_stmt 1 view .LVU189
 725 0064 25A9     		add	r1, sp, #148
 726 0066 2148     		ldr	r0, .L57+12
 727 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 728              	.LVL31:
 216:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 729              		.loc 1 216 5 view .LVU190
 730              	.LBB8:
 216:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 731              		.loc 1 216 5 view .LVU191
 216:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 732              		.loc 1 216 5 view .LVU192
 733 006c 236C     		ldr	r3, [r4, #64]
 734 006e 43F40013 		orr	r3, r3, #2097152
 735 0072 2364     		str	r3, [r4, #64]
 216:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 736              		.loc 1 216 5 view .LVU193
 737 0074 236C     		ldr	r3, [r4, #64]
 738 0076 03F40013 		and	r3, r3, #2097152
 739 007a 0193     		str	r3, [sp, #4]
 216:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 740              		.loc 1 216 5 view .LVU194
 741 007c 019B     		ldr	r3, [sp, #4]
 742              	.LBE8:
 216:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 743              		.loc 1 216 5 view .LVU195
 744 007e D3E7     		b	.L47
 745              	.LVL32:
 746              	.L55:
 200:Core/Src/stm32f7xx_hal_msp.c ****     }
 747              		.loc 1 200 7 view .LVU196
 748 0080 FFF7FEFF 		bl	Error_Handler
 749              	.LVL33:
 750 0084 D9E7     		b	.L49
 751              	.L54:
 229:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 752              		.loc 1 229 5 view .LVU197
 229:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 753              		.loc 1 229 46 is_stmt 0 view .LVU198
 754 0086 4FF48033 		mov	r3, #65536
 755 008a 0493     		str	r3, [sp, #16]
 230:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 756              		.loc 1 230 5 is_stmt 1 view .LVU199
 231:Core/Src/stm32f7xx_hal_msp.c ****     {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 37


 757              		.loc 1 231 5 view .LVU200
 231:Core/Src/stm32f7xx_hal_msp.c ****     {
 758              		.loc 1 231 9 is_stmt 0 view .LVU201
 759 008c 04A8     		add	r0, sp, #16
 760 008e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 761              	.LVL34:
 231:Core/Src/stm32f7xx_hal_msp.c ****     {
 762              		.loc 1 231 8 view .LVU202
 763 0092 10BB     		cbnz	r0, .L56
 764              	.L51:
 236:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 765              		.loc 1 236 5 is_stmt 1 view .LVU203
 766              	.LBB9:
 236:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 767              		.loc 1 236 5 view .LVU204
 236:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 768              		.loc 1 236 5 view .LVU205
 769 0094 144C     		ldr	r4, .L57+8
 770              	.LVL35:
 236:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 771              		.loc 1 236 5 is_stmt 0 view .LVU206
 772 0096 236B     		ldr	r3, [r4, #48]
 773 0098 43F08003 		orr	r3, r3, #128
 774 009c 2363     		str	r3, [r4, #48]
 236:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 775              		.loc 1 236 5 is_stmt 1 view .LVU207
 776 009e 236B     		ldr	r3, [r4, #48]
 777 00a0 03F08003 		and	r3, r3, #128
 778 00a4 0293     		str	r3, [sp, #8]
 236:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 779              		.loc 1 236 5 view .LVU208
 780 00a6 029B     		ldr	r3, [sp, #8]
 781              	.LBE9:
 236:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 782              		.loc 1 236 5 view .LVU209
 241:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 783              		.loc 1 241 5 view .LVU210
 241:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 784              		.loc 1 241 25 is_stmt 0 view .LVU211
 785 00a8 4FF4C073 		mov	r3, #384
 786 00ac 2593     		str	r3, [sp, #148]
 242:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 787              		.loc 1 242 5 is_stmt 1 view .LVU212
 242:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 788              		.loc 1 242 26 is_stmt 0 view .LVU213
 789 00ae 1223     		movs	r3, #18
 790 00b0 2693     		str	r3, [sp, #152]
 243:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 791              		.loc 1 243 5 is_stmt 1 view .LVU214
 243:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 792              		.loc 1 243 26 is_stmt 0 view .LVU215
 793 00b2 0123     		movs	r3, #1
 794 00b4 2793     		str	r3, [sp, #156]
 244:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 795              		.loc 1 244 5 is_stmt 1 view .LVU216
 244:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 796              		.loc 1 244 27 is_stmt 0 view .LVU217
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 38


 797 00b6 0323     		movs	r3, #3
 798 00b8 2893     		str	r3, [sp, #160]
 245:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 799              		.loc 1 245 5 is_stmt 1 view .LVU218
 245:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800              		.loc 1 245 31 is_stmt 0 view .LVU219
 801 00ba 0423     		movs	r3, #4
 802 00bc 2993     		str	r3, [sp, #164]
 246:Core/Src/stm32f7xx_hal_msp.c **** 
 803              		.loc 1 246 5 is_stmt 1 view .LVU220
 804 00be 25A9     		add	r1, sp, #148
 805 00c0 0B48     		ldr	r0, .L57+16
 806 00c2 FFF7FEFF 		bl	HAL_GPIO_Init
 807              	.LVL36:
 249:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 808              		.loc 1 249 5 view .LVU221
 809              	.LBB10:
 249:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 810              		.loc 1 249 5 view .LVU222
 249:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 811              		.loc 1 249 5 view .LVU223
 812 00c6 236C     		ldr	r3, [r4, #64]
 813 00c8 43F40003 		orr	r3, r3, #8388608
 814 00cc 2364     		str	r3, [r4, #64]
 249:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 815              		.loc 1 249 5 view .LVU224
 816 00ce 236C     		ldr	r3, [r4, #64]
 817 00d0 03F40003 		and	r3, r3, #8388608
 818 00d4 0393     		str	r3, [sp, #12]
 249:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 819              		.loc 1 249 5 view .LVU225
 820 00d6 039B     		ldr	r3, [sp, #12]
 821              	.LBE10:
 249:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 822              		.loc 1 249 5 view .LVU226
 255:Core/Src/stm32f7xx_hal_msp.c **** 
 823              		.loc 1 255 1 is_stmt 0 view .LVU227
 824 00d8 A6E7     		b	.L47
 825              	.LVL37:
 826              	.L56:
 233:Core/Src/stm32f7xx_hal_msp.c ****     }
 827              		.loc 1 233 7 is_stmt 1 view .LVU228
 828 00da FFF7FEFF 		bl	Error_Handler
 829              	.LVL38:
 830 00de D9E7     		b	.L51
 831              	.L58:
 832              		.align	2
 833              	.L57:
 834 00e0 00540040 		.word	1073763328
 835 00e4 005C0040 		.word	1073765376
 836 00e8 00380240 		.word	1073887232
 837 00ec 00040240 		.word	1073873920
 838 00f0 001C0240 		.word	1073880064
 839              		.cfi_endproc
 840              	.LFE146:
 842              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 843              		.align	1
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 39


 844              		.global	HAL_I2C_MspDeInit
 845              		.syntax unified
 846              		.thumb
 847              		.thumb_func
 849              	HAL_I2C_MspDeInit:
 850              	.LVL39:
 851              	.LFB147:
 264:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 852              		.loc 1 264 1 view -0
 853              		.cfi_startproc
 854              		@ args = 0, pretend = 0, frame = 0
 855              		@ frame_needed = 0, uses_anonymous_args = 0
 264:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 856              		.loc 1 264 1 is_stmt 0 view .LVU230
 857 0000 10B5     		push	{r4, lr}
 858              	.LCFI18:
 859              		.cfi_def_cfa_offset 8
 860              		.cfi_offset 4, -8
 861              		.cfi_offset 14, -4
 265:Core/Src/stm32f7xx_hal_msp.c ****   {
 862              		.loc 1 265 3 is_stmt 1 view .LVU231
 265:Core/Src/stm32f7xx_hal_msp.c ****   {
 863              		.loc 1 265 10 is_stmt 0 view .LVU232
 864 0002 0368     		ldr	r3, [r0]
 265:Core/Src/stm32f7xx_hal_msp.c ****   {
 865              		.loc 1 265 5 view .LVU233
 866 0004 144A     		ldr	r2, .L65
 867 0006 9342     		cmp	r3, r2
 868 0008 03D0     		beq	.L63
 285:Core/Src/stm32f7xx_hal_msp.c ****   {
 869              		.loc 1 285 8 is_stmt 1 view .LVU234
 285:Core/Src/stm32f7xx_hal_msp.c ****   {
 870              		.loc 1 285 10 is_stmt 0 view .LVU235
 871 000a 144A     		ldr	r2, .L65+4
 872 000c 9342     		cmp	r3, r2
 873 000e 12D0     		beq	.L64
 874              	.LVL40:
 875              	.L59:
 306:Core/Src/stm32f7xx_hal_msp.c **** 
 876              		.loc 1 306 1 view .LVU236
 877 0010 10BD     		pop	{r4, pc}
 878              	.LVL41:
 879              	.L63:
 271:Core/Src/stm32f7xx_hal_msp.c **** 
 880              		.loc 1 271 5 is_stmt 1 view .LVU237
 881 0012 02F5F232 		add	r2, r2, #123904
 882 0016 136C     		ldr	r3, [r2, #64]
 883 0018 23F40013 		bic	r3, r3, #2097152
 884 001c 1364     		str	r3, [r2, #64]
 277:Core/Src/stm32f7xx_hal_msp.c **** 
 885              		.loc 1 277 5 view .LVU238
 886 001e 104C     		ldr	r4, .L65+8
 887 0020 4FF48071 		mov	r1, #256
 888 0024 2046     		mov	r0, r4
 889              	.LVL42:
 277:Core/Src/stm32f7xx_hal_msp.c **** 
 890              		.loc 1 277 5 is_stmt 0 view .LVU239
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 40


 891 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 892              	.LVL43:
 279:Core/Src/stm32f7xx_hal_msp.c **** 
 893              		.loc 1 279 5 is_stmt 1 view .LVU240
 894 002a 4FF40071 		mov	r1, #512
 895 002e 2046     		mov	r0, r4
 896 0030 FFF7FEFF 		bl	HAL_GPIO_DeInit
 897              	.LVL44:
 898 0034 ECE7     		b	.L59
 899              	.LVL45:
 900              	.L64:
 291:Core/Src/stm32f7xx_hal_msp.c **** 
 901              		.loc 1 291 5 view .LVU241
 902 0036 02F5EE32 		add	r2, r2, #121856
 903 003a 136C     		ldr	r3, [r2, #64]
 904 003c 23F40003 		bic	r3, r3, #8388608
 905 0040 1364     		str	r3, [r2, #64]
 297:Core/Src/stm32f7xx_hal_msp.c **** 
 906              		.loc 1 297 5 view .LVU242
 907 0042 084C     		ldr	r4, .L65+12
 908 0044 8021     		movs	r1, #128
 909 0046 2046     		mov	r0, r4
 910              	.LVL46:
 297:Core/Src/stm32f7xx_hal_msp.c **** 
 911              		.loc 1 297 5 is_stmt 0 view .LVU243
 912 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 913              	.LVL47:
 299:Core/Src/stm32f7xx_hal_msp.c **** 
 914              		.loc 1 299 5 is_stmt 1 view .LVU244
 915 004c 4FF48071 		mov	r1, #256
 916 0050 2046     		mov	r0, r4
 917 0052 FFF7FEFF 		bl	HAL_GPIO_DeInit
 918              	.LVL48:
 306:Core/Src/stm32f7xx_hal_msp.c **** 
 919              		.loc 1 306 1 is_stmt 0 view .LVU245
 920 0056 DBE7     		b	.L59
 921              	.L66:
 922              		.align	2
 923              	.L65:
 924 0058 00540040 		.word	1073763328
 925 005c 005C0040 		.word	1073765376
 926 0060 00040240 		.word	1073873920
 927 0064 001C0240 		.word	1073880064
 928              		.cfi_endproc
 929              	.LFE147:
 931              		.section	.text.HAL_LTDC_MspInit,"ax",%progbits
 932              		.align	1
 933              		.global	HAL_LTDC_MspInit
 934              		.syntax unified
 935              		.thumb
 936              		.thumb_func
 938              	HAL_LTDC_MspInit:
 939              	.LVL49:
 940              	.LFB148:
 315:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 941              		.loc 1 315 1 is_stmt 1 view -0
 942              		.cfi_startproc
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 41


 943              		@ args = 0, pretend = 0, frame = 48
 944              		@ frame_needed = 0, uses_anonymous_args = 0
 315:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 945              		.loc 1 315 1 is_stmt 0 view .LVU247
 946 0000 70B5     		push	{r4, r5, r6, lr}
 947              	.LCFI19:
 948              		.cfi_def_cfa_offset 16
 949              		.cfi_offset 4, -16
 950              		.cfi_offset 5, -12
 951              		.cfi_offset 6, -8
 952              		.cfi_offset 14, -4
 953 0002 8CB0     		sub	sp, sp, #48
 954              	.LCFI20:
 955              		.cfi_def_cfa_offset 64
 316:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 956              		.loc 1 316 3 is_stmt 1 view .LVU248
 316:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 957              		.loc 1 316 20 is_stmt 0 view .LVU249
 958 0004 0023     		movs	r3, #0
 959 0006 0793     		str	r3, [sp, #28]
 960 0008 0893     		str	r3, [sp, #32]
 961 000a 0993     		str	r3, [sp, #36]
 962 000c 0A93     		str	r3, [sp, #40]
 963 000e 0B93     		str	r3, [sp, #44]
 317:Core/Src/stm32f7xx_hal_msp.c ****   {
 964              		.loc 1 317 3 is_stmt 1 view .LVU250
 317:Core/Src/stm32f7xx_hal_msp.c ****   {
 965              		.loc 1 317 11 is_stmt 0 view .LVU251
 966 0010 0268     		ldr	r2, [r0]
 317:Core/Src/stm32f7xx_hal_msp.c ****   {
 967              		.loc 1 317 5 view .LVU252
 968 0012 3E4B     		ldr	r3, .L71
 969 0014 9A42     		cmp	r2, r3
 970 0016 01D0     		beq	.L70
 971              	.LVL50:
 972              	.L67:
 407:Core/Src/stm32f7xx_hal_msp.c **** 
 973              		.loc 1 407 1 view .LVU253
 974 0018 0CB0     		add	sp, sp, #48
 975              	.LCFI21:
 976              		.cfi_remember_state
 977              		.cfi_def_cfa_offset 16
 978              		@ sp needed
 979 001a 70BD     		pop	{r4, r5, r6, pc}
 980              	.LVL51:
 981              	.L70:
 982              	.LCFI22:
 983              		.cfi_restore_state
 323:Core/Src/stm32f7xx_hal_msp.c **** 
 984              		.loc 1 323 5 is_stmt 1 view .LVU254
 985              	.LBB11:
 323:Core/Src/stm32f7xx_hal_msp.c **** 
 986              		.loc 1 323 5 view .LVU255
 323:Core/Src/stm32f7xx_hal_msp.c **** 
 987              		.loc 1 323 5 view .LVU256
 988 001c 03F55043 		add	r3, r3, #53248
 989 0020 5A6C     		ldr	r2, [r3, #68]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 42


 990 0022 42F08062 		orr	r2, r2, #67108864
 991 0026 5A64     		str	r2, [r3, #68]
 323:Core/Src/stm32f7xx_hal_msp.c **** 
 992              		.loc 1 323 5 view .LVU257
 993 0028 5A6C     		ldr	r2, [r3, #68]
 994 002a 02F08062 		and	r2, r2, #67108864
 995 002e 0192     		str	r2, [sp, #4]
 323:Core/Src/stm32f7xx_hal_msp.c **** 
 996              		.loc 1 323 5 view .LVU258
 997 0030 019A     		ldr	r2, [sp, #4]
 998              	.LBE11:
 323:Core/Src/stm32f7xx_hal_msp.c **** 
 999              		.loc 1 323 5 view .LVU259
 325:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1000              		.loc 1 325 5 view .LVU260
 1001              	.LBB12:
 325:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1002              		.loc 1 325 5 view .LVU261
 325:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1003              		.loc 1 325 5 view .LVU262
 1004 0032 1A6B     		ldr	r2, [r3, #48]
 1005 0034 42F01002 		orr	r2, r2, #16
 1006 0038 1A63     		str	r2, [r3, #48]
 325:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1007              		.loc 1 325 5 view .LVU263
 1008 003a 1A6B     		ldr	r2, [r3, #48]
 1009 003c 02F01002 		and	r2, r2, #16
 1010 0040 0292     		str	r2, [sp, #8]
 325:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1011              		.loc 1 325 5 view .LVU264
 1012 0042 029A     		ldr	r2, [sp, #8]
 1013              	.LBE12:
 325:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1014              		.loc 1 325 5 view .LVU265
 326:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1015              		.loc 1 326 5 view .LVU266
 1016              	.LBB13:
 326:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1017              		.loc 1 326 5 view .LVU267
 326:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1018              		.loc 1 326 5 view .LVU268
 1019 0044 1A6B     		ldr	r2, [r3, #48]
 1020 0046 42F40072 		orr	r2, r2, #512
 1021 004a 1A63     		str	r2, [r3, #48]
 326:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1022              		.loc 1 326 5 view .LVU269
 1023 004c 1A6B     		ldr	r2, [r3, #48]
 1024 004e 02F40072 		and	r2, r2, #512
 1025 0052 0392     		str	r2, [sp, #12]
 326:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1026              		.loc 1 326 5 view .LVU270
 1027 0054 039A     		ldr	r2, [sp, #12]
 1028              	.LBE13:
 326:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1029              		.loc 1 326 5 view .LVU271
 327:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1030              		.loc 1 327 5 view .LVU272
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 43


 1031              	.LBB14:
 327:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1032              		.loc 1 327 5 view .LVU273
 327:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1033              		.loc 1 327 5 view .LVU274
 1034 0056 1A6B     		ldr	r2, [r3, #48]
 1035 0058 42F48062 		orr	r2, r2, #1024
 1036 005c 1A63     		str	r2, [r3, #48]
 327:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1037              		.loc 1 327 5 view .LVU275
 1038 005e 1A6B     		ldr	r2, [r3, #48]
 1039 0060 02F48062 		and	r2, r2, #1024
 1040 0064 0492     		str	r2, [sp, #16]
 327:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1041              		.loc 1 327 5 view .LVU276
 1042 0066 049A     		ldr	r2, [sp, #16]
 1043              	.LBE14:
 327:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1044              		.loc 1 327 5 view .LVU277
 328:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1045              		.loc 1 328 5 view .LVU278
 1046              	.LBB15:
 328:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1047              		.loc 1 328 5 view .LVU279
 328:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1048              		.loc 1 328 5 view .LVU280
 1049 0068 1A6B     		ldr	r2, [r3, #48]
 1050 006a 42F04002 		orr	r2, r2, #64
 1051 006e 1A63     		str	r2, [r3, #48]
 328:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1052              		.loc 1 328 5 view .LVU281
 1053 0070 1A6B     		ldr	r2, [r3, #48]
 1054 0072 02F04002 		and	r2, r2, #64
 1055 0076 0592     		str	r2, [sp, #20]
 328:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1056              		.loc 1 328 5 view .LVU282
 1057 0078 059A     		ldr	r2, [sp, #20]
 1058              	.LBE15:
 328:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1059              		.loc 1 328 5 view .LVU283
 329:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1060              		.loc 1 329 5 view .LVU284
 1061              	.LBB16:
 329:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1062              		.loc 1 329 5 view .LVU285
 329:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1063              		.loc 1 329 5 view .LVU286
 1064 007a 1A6B     		ldr	r2, [r3, #48]
 1065 007c 42F48072 		orr	r2, r2, #256
 1066 0080 1A63     		str	r2, [r3, #48]
 329:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1067              		.loc 1 329 5 view .LVU287
 1068 0082 1B6B     		ldr	r3, [r3, #48]
 1069 0084 03F48073 		and	r3, r3, #256
 1070 0088 0693     		str	r3, [sp, #24]
 329:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1071              		.loc 1 329 5 view .LVU288
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 44


 1072 008a 069B     		ldr	r3, [sp, #24]
 1073              	.LBE16:
 329:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1074              		.loc 1 329 5 view .LVU289
 360:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1075              		.loc 1 360 5 view .LVU290
 360:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1076              		.loc 1 360 25 is_stmt 0 view .LVU291
 1077 008c 1023     		movs	r3, #16
 1078 008e 0793     		str	r3, [sp, #28]
 361:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1079              		.loc 1 361 5 is_stmt 1 view .LVU292
 361:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1080              		.loc 1 361 26 is_stmt 0 view .LVU293
 1081 0090 0225     		movs	r5, #2
 1082 0092 0895     		str	r5, [sp, #32]
 362:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1083              		.loc 1 362 5 is_stmt 1 view .LVU294
 363:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1084              		.loc 1 363 5 view .LVU295
 364:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 1085              		.loc 1 364 5 view .LVU296
 364:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 1086              		.loc 1 364 31 is_stmt 0 view .LVU297
 1087 0094 0E26     		movs	r6, #14
 1088 0096 0B96     		str	r6, [sp, #44]
 365:Core/Src/stm32f7xx_hal_msp.c **** 
 1089              		.loc 1 365 5 is_stmt 1 view .LVU298
 1090 0098 07A9     		add	r1, sp, #28
 1091 009a 1D48     		ldr	r0, .L71+4
 1092              	.LVL52:
 365:Core/Src/stm32f7xx_hal_msp.c **** 
 1093              		.loc 1 365 5 is_stmt 0 view .LVU299
 1094 009c FFF7FEFF 		bl	HAL_GPIO_Init
 1095              	.LVL53:
 367:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
 1096              		.loc 1 367 5 is_stmt 1 view .LVU300
 367:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
 1097              		.loc 1 367 25 is_stmt 0 view .LVU301
 1098 00a0 4EF6FF73 		movw	r3, #61439
 1099 00a4 0793     		str	r3, [sp, #28]
 371:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1100              		.loc 1 371 5 is_stmt 1 view .LVU302
 371:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1101              		.loc 1 371 26 is_stmt 0 view .LVU303
 1102 00a6 0895     		str	r5, [sp, #32]
 372:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1103              		.loc 1 372 5 is_stmt 1 view .LVU304
 372:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1104              		.loc 1 372 26 is_stmt 0 view .LVU305
 1105 00a8 0024     		movs	r4, #0
 1106 00aa 0994     		str	r4, [sp, #36]
 373:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1107              		.loc 1 373 5 is_stmt 1 view .LVU306
 373:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1108              		.loc 1 373 27 is_stmt 0 view .LVU307
 1109 00ac 0A94     		str	r4, [sp, #40]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 45


 374:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 1110              		.loc 1 374 5 is_stmt 1 view .LVU308
 374:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 1111              		.loc 1 374 31 is_stmt 0 view .LVU309
 1112 00ae 0B96     		str	r6, [sp, #44]
 375:Core/Src/stm32f7xx_hal_msp.c **** 
 1113              		.loc 1 375 5 is_stmt 1 view .LVU310
 1114 00b0 07A9     		add	r1, sp, #28
 1115 00b2 1848     		ldr	r0, .L71+8
 1116 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 1117              	.LVL54:
 377:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
 1118              		.loc 1 377 5 view .LVU311
 377:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
 1119              		.loc 1 377 25 is_stmt 0 view .LVU312
 1120 00b8 F723     		movs	r3, #247
 1121 00ba 0793     		str	r3, [sp, #28]
 379:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1122              		.loc 1 379 5 is_stmt 1 view .LVU313
 379:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1123              		.loc 1 379 26 is_stmt 0 view .LVU314
 1124 00bc 0895     		str	r5, [sp, #32]
 380:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1125              		.loc 1 380 5 is_stmt 1 view .LVU315
 380:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1126              		.loc 1 380 26 is_stmt 0 view .LVU316
 1127 00be 0994     		str	r4, [sp, #36]
 381:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1128              		.loc 1 381 5 is_stmt 1 view .LVU317
 381:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1129              		.loc 1 381 27 is_stmt 0 view .LVU318
 1130 00c0 0A94     		str	r4, [sp, #40]
 382:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 1131              		.loc 1 382 5 is_stmt 1 view .LVU319
 382:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 1132              		.loc 1 382 31 is_stmt 0 view .LVU320
 1133 00c2 0B96     		str	r6, [sp, #44]
 383:Core/Src/stm32f7xx_hal_msp.c **** 
 1134              		.loc 1 383 5 is_stmt 1 view .LVU321
 1135 00c4 07A9     		add	r1, sp, #28
 1136 00c6 1448     		ldr	r0, .L71+12
 1137 00c8 FFF7FEFF 		bl	HAL_GPIO_Init
 1138              	.LVL55:
 385:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1139              		.loc 1 385 5 view .LVU322
 385:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1140              		.loc 1 385 25 is_stmt 0 view .LVU323
 1141 00cc 4FF48053 		mov	r3, #4096
 1142 00d0 0793     		str	r3, [sp, #28]
 386:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1143              		.loc 1 386 5 is_stmt 1 view .LVU324
 386:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1144              		.loc 1 386 26 is_stmt 0 view .LVU325
 1145 00d2 0895     		str	r5, [sp, #32]
 387:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1146              		.loc 1 387 5 is_stmt 1 view .LVU326
 387:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 46


 1147              		.loc 1 387 26 is_stmt 0 view .LVU327
 1148 00d4 0994     		str	r4, [sp, #36]
 388:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 1149              		.loc 1 388 5 is_stmt 1 view .LVU328
 388:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 1150              		.loc 1 388 27 is_stmt 0 view .LVU329
 1151 00d6 0A94     		str	r4, [sp, #40]
 389:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 1152              		.loc 1 389 5 is_stmt 1 view .LVU330
 389:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 1153              		.loc 1 389 31 is_stmt 0 view .LVU331
 1154 00d8 0923     		movs	r3, #9
 1155 00da 0B93     		str	r3, [sp, #44]
 390:Core/Src/stm32f7xx_hal_msp.c **** 
 1156              		.loc 1 390 5 is_stmt 1 view .LVU332
 1157 00dc 07A9     		add	r1, sp, #28
 1158 00de 0F48     		ldr	r0, .L71+16
 1159 00e0 FFF7FEFF 		bl	HAL_GPIO_Init
 1160              	.LVL56:
 392:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1161              		.loc 1 392 5 view .LVU333
 392:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1162              		.loc 1 392 25 is_stmt 0 view .LVU334
 1163 00e4 4FF44643 		mov	r3, #50688
 1164 00e8 0793     		str	r3, [sp, #28]
 393:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1165              		.loc 1 393 5 is_stmt 1 view .LVU335
 393:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1166              		.loc 1 393 26 is_stmt 0 view .LVU336
 1167 00ea 0895     		str	r5, [sp, #32]
 394:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1168              		.loc 1 394 5 is_stmt 1 view .LVU337
 394:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1169              		.loc 1 394 26 is_stmt 0 view .LVU338
 1170 00ec 0994     		str	r4, [sp, #36]
 395:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1171              		.loc 1 395 5 is_stmt 1 view .LVU339
 395:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1172              		.loc 1 395 27 is_stmt 0 view .LVU340
 1173 00ee 0A94     		str	r4, [sp, #40]
 396:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 1174              		.loc 1 396 5 is_stmt 1 view .LVU341
 396:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 1175              		.loc 1 396 31 is_stmt 0 view .LVU342
 1176 00f0 0B96     		str	r6, [sp, #44]
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1177              		.loc 1 397 5 is_stmt 1 view .LVU343
 1178 00f2 07A9     		add	r1, sp, #28
 1179 00f4 0A48     		ldr	r0, .L71+20
 1180 00f6 FFF7FEFF 		bl	HAL_GPIO_Init
 1181              	.LVL57:
 400:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(LTDC_IRQn);
 1182              		.loc 1 400 5 view .LVU344
 1183 00fa 2246     		mov	r2, r4
 1184 00fc 0521     		movs	r1, #5
 1185 00fe 5820     		movs	r0, #88
 1186 0100 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 47


 1187              	.LVL58:
 401:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 1 */
 1188              		.loc 1 401 5 view .LVU345
 1189 0104 5820     		movs	r0, #88
 1190 0106 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1191              	.LVL59:
 407:Core/Src/stm32f7xx_hal_msp.c **** 
 1192              		.loc 1 407 1 is_stmt 0 view .LVU346
 1193 010a 85E7     		b	.L67
 1194              	.L72:
 1195              		.align	2
 1196              	.L71:
 1197 010c 00680140 		.word	1073833984
 1198 0110 00100240 		.word	1073876992
 1199 0114 00240240 		.word	1073882112
 1200 0118 00280240 		.word	1073883136
 1201 011c 00180240 		.word	1073879040
 1202 0120 00200240 		.word	1073881088
 1203              		.cfi_endproc
 1204              	.LFE148:
 1206              		.section	.text.HAL_LTDC_MspDeInit,"ax",%progbits
 1207              		.align	1
 1208              		.global	HAL_LTDC_MspDeInit
 1209              		.syntax unified
 1210              		.thumb
 1211              		.thumb_func
 1213              	HAL_LTDC_MspDeInit:
 1214              	.LVL60:
 1215              	.LFB149:
 416:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 1216              		.loc 1 416 1 is_stmt 1 view -0
 1217              		.cfi_startproc
 1218              		@ args = 0, pretend = 0, frame = 0
 1219              		@ frame_needed = 0, uses_anonymous_args = 0
 416:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 1220              		.loc 1 416 1 is_stmt 0 view .LVU348
 1221 0000 08B5     		push	{r3, lr}
 1222              	.LCFI23:
 1223              		.cfi_def_cfa_offset 8
 1224              		.cfi_offset 3, -8
 1225              		.cfi_offset 14, -4
 417:Core/Src/stm32f7xx_hal_msp.c ****   {
 1226              		.loc 1 417 3 is_stmt 1 view .LVU349
 417:Core/Src/stm32f7xx_hal_msp.c ****   {
 1227              		.loc 1 417 11 is_stmt 0 view .LVU350
 1228 0002 0268     		ldr	r2, [r0]
 417:Core/Src/stm32f7xx_hal_msp.c ****   {
 1229              		.loc 1 417 5 view .LVU351
 1230 0004 114B     		ldr	r3, .L77
 1231 0006 9A42     		cmp	r2, r3
 1232 0008 00D0     		beq	.L76
 1233              	.LVL61:
 1234              	.L73:
 476:Core/Src/stm32f7xx_hal_msp.c **** 
 1235              		.loc 1 476 1 view .LVU352
 1236 000a 08BD     		pop	{r3, pc}
 1237              	.LVL62:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 48


 1238              	.L76:
 423:Core/Src/stm32f7xx_hal_msp.c **** 
 1239              		.loc 1 423 5 is_stmt 1 view .LVU353
 1240 000c 104A     		ldr	r2, .L77+4
 1241 000e 536C     		ldr	r3, [r2, #68]
 1242 0010 23F08063 		bic	r3, r3, #67108864
 1243 0014 5364     		str	r3, [r2, #68]
 455:Core/Src/stm32f7xx_hal_msp.c **** 
 1244              		.loc 1 455 5 view .LVU354
 1245 0016 1021     		movs	r1, #16
 1246 0018 0E48     		ldr	r0, .L77+8
 1247              	.LVL63:
 455:Core/Src/stm32f7xx_hal_msp.c **** 
 1248              		.loc 1 455 5 is_stmt 0 view .LVU355
 1249 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1250              	.LVL64:
 457:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
 1251              		.loc 1 457 5 is_stmt 1 view .LVU356
 1252 001e 4EF6FF71 		movw	r1, #61439
 1253 0022 0D48     		ldr	r0, .L77+12
 1254 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1255              	.LVL65:
 462:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin);
 1256              		.loc 1 462 5 view .LVU357
 1257 0028 F721     		movs	r1, #247
 1258 002a 0C48     		ldr	r0, .L77+16
 1259 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1260              	.LVL66:
 465:Core/Src/stm32f7xx_hal_msp.c **** 
 1261              		.loc 1 465 5 view .LVU358
 1262 0030 4FF48051 		mov	r1, #4096
 1263 0034 0A48     		ldr	r0, .L77+20
 1264 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1265              	.LVL67:
 467:Core/Src/stm32f7xx_hal_msp.c **** 
 1266              		.loc 1 467 5 view .LVU359
 1267 003a 4FF44641 		mov	r1, #50688
 1268 003e 0948     		ldr	r0, .L77+24
 1269 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1270              	.LVL68:
 470:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 1 */
 1271              		.loc 1 470 5 view .LVU360
 1272 0044 5820     		movs	r0, #88
 1273 0046 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1274              	.LVL69:
 476:Core/Src/stm32f7xx_hal_msp.c **** 
 1275              		.loc 1 476 1 is_stmt 0 view .LVU361
 1276 004a DEE7     		b	.L73
 1277              	.L78:
 1278              		.align	2
 1279              	.L77:
 1280 004c 00680140 		.word	1073833984
 1281 0050 00380240 		.word	1073887232
 1282 0054 00100240 		.word	1073876992
 1283 0058 00240240 		.word	1073882112
 1284 005c 00280240 		.word	1073883136
 1285 0060 00180240 		.word	1073879040
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 49


 1286 0064 00200240 		.word	1073881088
 1287              		.cfi_endproc
 1288              	.LFE149:
 1290              		.section	.text.HAL_QSPI_MspInit,"ax",%progbits
 1291              		.align	1
 1292              		.global	HAL_QSPI_MspInit
 1293              		.syntax unified
 1294              		.thumb
 1295              		.thumb_func
 1297              	HAL_QSPI_MspInit:
 1298              	.LVL70:
 1299              	.LFB150:
 485:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1300              		.loc 1 485 1 is_stmt 1 view -0
 1301              		.cfi_startproc
 1302              		@ args = 0, pretend = 0, frame = 40
 1303              		@ frame_needed = 0, uses_anonymous_args = 0
 485:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1304              		.loc 1 485 1 is_stmt 0 view .LVU363
 1305 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1306              	.LCFI24:
 1307              		.cfi_def_cfa_offset 28
 1308              		.cfi_offset 4, -28
 1309              		.cfi_offset 5, -24
 1310              		.cfi_offset 6, -20
 1311              		.cfi_offset 7, -16
 1312              		.cfi_offset 8, -12
 1313              		.cfi_offset 9, -8
 1314              		.cfi_offset 14, -4
 1315 0004 8BB0     		sub	sp, sp, #44
 1316              	.LCFI25:
 1317              		.cfi_def_cfa_offset 72
 486:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 1318              		.loc 1 486 3 is_stmt 1 view .LVU364
 486:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 1319              		.loc 1 486 20 is_stmt 0 view .LVU365
 1320 0006 0023     		movs	r3, #0
 1321 0008 0593     		str	r3, [sp, #20]
 1322 000a 0693     		str	r3, [sp, #24]
 1323 000c 0793     		str	r3, [sp, #28]
 1324 000e 0893     		str	r3, [sp, #32]
 1325 0010 0993     		str	r3, [sp, #36]
 487:Core/Src/stm32f7xx_hal_msp.c ****   {
 1326              		.loc 1 487 3 is_stmt 1 view .LVU366
 487:Core/Src/stm32f7xx_hal_msp.c ****   {
 1327              		.loc 1 487 11 is_stmt 0 view .LVU367
 1328 0012 0268     		ldr	r2, [r0]
 487:Core/Src/stm32f7xx_hal_msp.c ****   {
 1329              		.loc 1 487 5 view .LVU368
 1330 0014 2E4B     		ldr	r3, .L83
 1331 0016 9A42     		cmp	r2, r3
 1332 0018 02D0     		beq	.L82
 1333              	.LVL71:
 1334              	.L79:
 539:Core/Src/stm32f7xx_hal_msp.c **** 
 1335              		.loc 1 539 1 view .LVU369
 1336 001a 0BB0     		add	sp, sp, #44
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 50


 1337              	.LCFI26:
 1338              		.cfi_remember_state
 1339              		.cfi_def_cfa_offset 28
 1340              		@ sp needed
 1341 001c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1342              	.LVL72:
 1343              	.L82:
 1344              	.LCFI27:
 1345              		.cfi_restore_state
 493:Core/Src/stm32f7xx_hal_msp.c **** 
 1346              		.loc 1 493 5 is_stmt 1 view .LVU370
 1347              	.LBB17:
 493:Core/Src/stm32f7xx_hal_msp.c **** 
 1348              		.loc 1 493 5 view .LVU371
 493:Core/Src/stm32f7xx_hal_msp.c **** 
 1349              		.loc 1 493 5 view .LVU372
 1350 0020 2C4B     		ldr	r3, .L83+4
 1351 0022 9A6B     		ldr	r2, [r3, #56]
 1352 0024 42F00202 		orr	r2, r2, #2
 1353 0028 9A63     		str	r2, [r3, #56]
 493:Core/Src/stm32f7xx_hal_msp.c **** 
 1354              		.loc 1 493 5 view .LVU373
 1355 002a 9A6B     		ldr	r2, [r3, #56]
 1356 002c 02F00202 		and	r2, r2, #2
 1357 0030 0192     		str	r2, [sp, #4]
 493:Core/Src/stm32f7xx_hal_msp.c **** 
 1358              		.loc 1 493 5 view .LVU374
 1359 0032 019A     		ldr	r2, [sp, #4]
 1360              	.LBE17:
 493:Core/Src/stm32f7xx_hal_msp.c **** 
 1361              		.loc 1 493 5 view .LVU375
 495:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1362              		.loc 1 495 5 view .LVU376
 1363              	.LBB18:
 495:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1364              		.loc 1 495 5 view .LVU377
 495:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1365              		.loc 1 495 5 view .LVU378
 1366 0034 1A6B     		ldr	r2, [r3, #48]
 1367 0036 42F01002 		orr	r2, r2, #16
 1368 003a 1A63     		str	r2, [r3, #48]
 495:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1369              		.loc 1 495 5 view .LVU379
 1370 003c 1A6B     		ldr	r2, [r3, #48]
 1371 003e 02F01002 		and	r2, r2, #16
 1372 0042 0292     		str	r2, [sp, #8]
 495:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1373              		.loc 1 495 5 view .LVU380
 1374 0044 029A     		ldr	r2, [sp, #8]
 1375              	.LBE18:
 495:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1376              		.loc 1 495 5 view .LVU381
 496:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1377              		.loc 1 496 5 view .LVU382
 1378              	.LBB19:
 496:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1379              		.loc 1 496 5 view .LVU383
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 51


 496:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1380              		.loc 1 496 5 view .LVU384
 1381 0046 1A6B     		ldr	r2, [r3, #48]
 1382 0048 42F00202 		orr	r2, r2, #2
 1383 004c 1A63     		str	r2, [r3, #48]
 496:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1384              		.loc 1 496 5 view .LVU385
 1385 004e 1A6B     		ldr	r2, [r3, #48]
 1386 0050 02F00202 		and	r2, r2, #2
 1387 0054 0392     		str	r2, [sp, #12]
 496:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1388              		.loc 1 496 5 view .LVU386
 1389 0056 039A     		ldr	r2, [sp, #12]
 1390              	.LBE19:
 496:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1391              		.loc 1 496 5 view .LVU387
 497:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 1392              		.loc 1 497 5 view .LVU388
 1393              	.LBB20:
 497:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 1394              		.loc 1 497 5 view .LVU389
 497:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 1395              		.loc 1 497 5 view .LVU390
 1396 0058 1A6B     		ldr	r2, [r3, #48]
 1397 005a 42F00802 		orr	r2, r2, #8
 1398 005e 1A63     		str	r2, [r3, #48]
 497:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 1399              		.loc 1 497 5 view .LVU391
 1400 0060 1B6B     		ldr	r3, [r3, #48]
 1401 0062 03F00803 		and	r3, r3, #8
 1402 0066 0493     		str	r3, [sp, #16]
 497:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 1403              		.loc 1 497 5 view .LVU392
 1404 0068 049B     		ldr	r3, [sp, #16]
 1405              	.LBE20:
 497:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 1406              		.loc 1 497 5 view .LVU393
 506:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1407              		.loc 1 506 5 view .LVU394
 506:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1408              		.loc 1 506 25 is_stmt 0 view .LVU395
 1409 006a 4FF00409 		mov	r9, #4
 1410 006e CDF81490 		str	r9, [sp, #20]
 507:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1411              		.loc 1 507 5 is_stmt 1 view .LVU396
 507:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1412              		.loc 1 507 26 is_stmt 0 view .LVU397
 1413 0072 0225     		movs	r5, #2
 1414 0074 0695     		str	r5, [sp, #24]
 508:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1415              		.loc 1 508 5 is_stmt 1 view .LVU398
 509:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1416              		.loc 1 509 5 view .LVU399
 509:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1417              		.loc 1 509 27 is_stmt 0 view .LVU400
 1418 0076 0324     		movs	r4, #3
 1419 0078 0894     		str	r4, [sp, #32]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 52


 510:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 1420              		.loc 1 510 5 is_stmt 1 view .LVU401
 510:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 1421              		.loc 1 510 31 is_stmt 0 view .LVU402
 1422 007a 0926     		movs	r6, #9
 1423 007c 0996     		str	r6, [sp, #36]
 511:Core/Src/stm32f7xx_hal_msp.c **** 
 1424              		.loc 1 511 5 is_stmt 1 view .LVU403
 1425 007e 05A9     		add	r1, sp, #20
 1426 0080 1548     		ldr	r0, .L83+8
 1427              	.LVL73:
 511:Core/Src/stm32f7xx_hal_msp.c **** 
 1428              		.loc 1 511 5 is_stmt 0 view .LVU404
 1429 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 1430              	.LVL74:
 513:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1431              		.loc 1 513 5 is_stmt 1 view .LVU405
 513:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1432              		.loc 1 513 25 is_stmt 0 view .LVU406
 1433 0086 4023     		movs	r3, #64
 1434 0088 0593     		str	r3, [sp, #20]
 514:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1435              		.loc 1 514 5 is_stmt 1 view .LVU407
 514:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1436              		.loc 1 514 26 is_stmt 0 view .LVU408
 1437 008a 0695     		str	r5, [sp, #24]
 515:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1438              		.loc 1 515 5 is_stmt 1 view .LVU409
 515:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1439              		.loc 1 515 26 is_stmt 0 view .LVU410
 1440 008c 0027     		movs	r7, #0
 1441 008e 0797     		str	r7, [sp, #28]
 516:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 1442              		.loc 1 516 5 is_stmt 1 view .LVU411
 516:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 1443              		.loc 1 516 27 is_stmt 0 view .LVU412
 1444 0090 0894     		str	r4, [sp, #32]
 517:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 1445              		.loc 1 517 5 is_stmt 1 view .LVU413
 517:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 1446              		.loc 1 517 31 is_stmt 0 view .LVU414
 1447 0092 0A23     		movs	r3, #10
 1448 0094 0993     		str	r3, [sp, #36]
 518:Core/Src/stm32f7xx_hal_msp.c **** 
 1449              		.loc 1 518 5 is_stmt 1 view .LVU415
 1450 0096 DFF84880 		ldr	r8, .L83+16
 1451 009a 05A9     		add	r1, sp, #20
 1452 009c 4046     		mov	r0, r8
 1453 009e FFF7FEFF 		bl	HAL_GPIO_Init
 1454              	.LVL75:
 520:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1455              		.loc 1 520 5 view .LVU416
 520:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1456              		.loc 1 520 25 is_stmt 0 view .LVU417
 1457 00a2 CDF81490 		str	r9, [sp, #20]
 521:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1458              		.loc 1 521 5 is_stmt 1 view .LVU418
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 53


 521:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1459              		.loc 1 521 26 is_stmt 0 view .LVU419
 1460 00a6 0695     		str	r5, [sp, #24]
 522:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1461              		.loc 1 522 5 is_stmt 1 view .LVU420
 522:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1462              		.loc 1 522 26 is_stmt 0 view .LVU421
 1463 00a8 0797     		str	r7, [sp, #28]
 523:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1464              		.loc 1 523 5 is_stmt 1 view .LVU422
 523:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1465              		.loc 1 523 27 is_stmt 0 view .LVU423
 1466 00aa 0894     		str	r4, [sp, #32]
 524:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1467              		.loc 1 524 5 is_stmt 1 view .LVU424
 524:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1468              		.loc 1 524 31 is_stmt 0 view .LVU425
 1469 00ac 0996     		str	r6, [sp, #36]
 525:Core/Src/stm32f7xx_hal_msp.c **** 
 1470              		.loc 1 525 5 is_stmt 1 view .LVU426
 1471 00ae 05A9     		add	r1, sp, #20
 1472 00b0 4046     		mov	r0, r8
 1473 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 1474              	.LVL76:
 527:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1475              		.loc 1 527 5 view .LVU427
 527:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1476              		.loc 1 527 25 is_stmt 0 view .LVU428
 1477 00b6 4FF46053 		mov	r3, #14336
 1478 00ba 0593     		str	r3, [sp, #20]
 528:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1479              		.loc 1 528 5 is_stmt 1 view .LVU429
 528:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1480              		.loc 1 528 26 is_stmt 0 view .LVU430
 1481 00bc 0695     		str	r5, [sp, #24]
 529:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1482              		.loc 1 529 5 is_stmt 1 view .LVU431
 529:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1483              		.loc 1 529 26 is_stmt 0 view .LVU432
 1484 00be 0797     		str	r7, [sp, #28]
 530:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1485              		.loc 1 530 5 is_stmt 1 view .LVU433
 530:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1486              		.loc 1 530 27 is_stmt 0 view .LVU434
 1487 00c0 0894     		str	r4, [sp, #32]
 531:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1488              		.loc 1 531 5 is_stmt 1 view .LVU435
 531:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1489              		.loc 1 531 31 is_stmt 0 view .LVU436
 1490 00c2 0996     		str	r6, [sp, #36]
 532:Core/Src/stm32f7xx_hal_msp.c **** 
 1491              		.loc 1 532 5 is_stmt 1 view .LVU437
 1492 00c4 05A9     		add	r1, sp, #20
 1493 00c6 0548     		ldr	r0, .L83+12
 1494 00c8 FFF7FEFF 		bl	HAL_GPIO_Init
 1495              	.LVL77:
 539:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 54


 1496              		.loc 1 539 1 is_stmt 0 view .LVU438
 1497 00cc A5E7     		b	.L79
 1498              	.L84:
 1499 00ce 00BF     		.align	2
 1500              	.L83:
 1501 00d0 001000A0 		.word	-1610608640
 1502 00d4 00380240 		.word	1073887232
 1503 00d8 00100240 		.word	1073876992
 1504 00dc 000C0240 		.word	1073875968
 1505 00e0 00040240 		.word	1073873920
 1506              		.cfi_endproc
 1507              	.LFE150:
 1509              		.section	.text.HAL_QSPI_MspDeInit,"ax",%progbits
 1510              		.align	1
 1511              		.global	HAL_QSPI_MspDeInit
 1512              		.syntax unified
 1513              		.thumb
 1514              		.thumb_func
 1516              	HAL_QSPI_MspDeInit:
 1517              	.LVL78:
 1518              	.LFB151:
 548:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 1519              		.loc 1 548 1 is_stmt 1 view -0
 1520              		.cfi_startproc
 1521              		@ args = 0, pretend = 0, frame = 0
 1522              		@ frame_needed = 0, uses_anonymous_args = 0
 548:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 1523              		.loc 1 548 1 is_stmt 0 view .LVU440
 1524 0000 08B5     		push	{r3, lr}
 1525              	.LCFI28:
 1526              		.cfi_def_cfa_offset 8
 1527              		.cfi_offset 3, -8
 1528              		.cfi_offset 14, -4
 549:Core/Src/stm32f7xx_hal_msp.c ****   {
 1529              		.loc 1 549 3 is_stmt 1 view .LVU441
 549:Core/Src/stm32f7xx_hal_msp.c ****   {
 1530              		.loc 1 549 11 is_stmt 0 view .LVU442
 1531 0002 0268     		ldr	r2, [r0]
 549:Core/Src/stm32f7xx_hal_msp.c ****   {
 1532              		.loc 1 549 5 view .LVU443
 1533 0004 0B4B     		ldr	r3, .L89
 1534 0006 9A42     		cmp	r2, r3
 1535 0008 00D0     		beq	.L88
 1536              	.LVL79:
 1537              	.L85:
 576:Core/Src/stm32f7xx_hal_msp.c **** 
 1538              		.loc 1 576 1 view .LVU444
 1539 000a 08BD     		pop	{r3, pc}
 1540              	.LVL80:
 1541              	.L88:
 555:Core/Src/stm32f7xx_hal_msp.c **** 
 1542              		.loc 1 555 5 is_stmt 1 view .LVU445
 1543 000c 0A4A     		ldr	r2, .L89+4
 1544 000e 936B     		ldr	r3, [r2, #56]
 1545 0010 23F00203 		bic	r3, r3, #2
 1546 0014 9363     		str	r3, [r2, #56]
 565:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 55


 1547              		.loc 1 565 5 view .LVU446
 1548 0016 0421     		movs	r1, #4
 1549 0018 0848     		ldr	r0, .L89+8
 1550              	.LVL81:
 565:Core/Src/stm32f7xx_hal_msp.c **** 
 1551              		.loc 1 565 5 is_stmt 0 view .LVU447
 1552 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1553              	.LVL82:
 567:Core/Src/stm32f7xx_hal_msp.c **** 
 1554              		.loc 1 567 5 is_stmt 1 view .LVU448
 1555 001e 4421     		movs	r1, #68
 1556 0020 0748     		ldr	r0, .L89+12
 1557 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1558              	.LVL83:
 569:Core/Src/stm32f7xx_hal_msp.c **** 
 1559              		.loc 1 569 5 view .LVU449
 1560 0026 4FF46051 		mov	r1, #14336
 1561 002a 0648     		ldr	r0, .L89+16
 1562 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1563              	.LVL84:
 576:Core/Src/stm32f7xx_hal_msp.c **** 
 1564              		.loc 1 576 1 is_stmt 0 view .LVU450
 1565 0030 EBE7     		b	.L85
 1566              	.L90:
 1567 0032 00BF     		.align	2
 1568              	.L89:
 1569 0034 001000A0 		.word	-1610608640
 1570 0038 00380240 		.word	1073887232
 1571 003c 00100240 		.word	1073876992
 1572 0040 00040240 		.word	1073873920
 1573 0044 000C0240 		.word	1073875968
 1574              		.cfi_endproc
 1575              	.LFE151:
 1577              		.section	.text.HAL_SD_MspInit,"ax",%progbits
 1578              		.align	1
 1579              		.global	HAL_SD_MspInit
 1580              		.syntax unified
 1581              		.thumb
 1582              		.thumb_func
 1584              	HAL_SD_MspInit:
 1585              	.LVL85:
 1586              	.LFB152:
 585:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1587              		.loc 1 585 1 is_stmt 1 view -0
 1588              		.cfi_startproc
 1589              		@ args = 0, pretend = 0, frame = 32
 1590              		@ frame_needed = 0, uses_anonymous_args = 0
 585:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1591              		.loc 1 585 1 is_stmt 0 view .LVU452
 1592 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1593              	.LCFI29:
 1594              		.cfi_def_cfa_offset 24
 1595              		.cfi_offset 4, -24
 1596              		.cfi_offset 5, -20
 1597              		.cfi_offset 6, -16
 1598              		.cfi_offset 7, -12
 1599              		.cfi_offset 8, -8
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 56


 1600              		.cfi_offset 14, -4
 1601 0004 88B0     		sub	sp, sp, #32
 1602              	.LCFI30:
 1603              		.cfi_def_cfa_offset 56
 586:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 1604              		.loc 1 586 3 is_stmt 1 view .LVU453
 586:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 1605              		.loc 1 586 20 is_stmt 0 view .LVU454
 1606 0006 0023     		movs	r3, #0
 1607 0008 0393     		str	r3, [sp, #12]
 1608 000a 0493     		str	r3, [sp, #16]
 1609 000c 0593     		str	r3, [sp, #20]
 1610 000e 0693     		str	r3, [sp, #24]
 1611 0010 0793     		str	r3, [sp, #28]
 587:Core/Src/stm32f7xx_hal_msp.c ****   {
 1612              		.loc 1 587 3 is_stmt 1 view .LVU455
 587:Core/Src/stm32f7xx_hal_msp.c ****   {
 1613              		.loc 1 587 9 is_stmt 0 view .LVU456
 1614 0012 0268     		ldr	r2, [r0]
 587:Core/Src/stm32f7xx_hal_msp.c ****   {
 1615              		.loc 1 587 5 view .LVU457
 1616 0014 4E4B     		ldr	r3, .L99
 1617 0016 9A42     		cmp	r2, r3
 1618 0018 02D0     		beq	.L96
 1619              	.LVL86:
 1620              	.L91:
 671:Core/Src/stm32f7xx_hal_msp.c **** 
 1621              		.loc 1 671 1 view .LVU458
 1622 001a 08B0     		add	sp, sp, #32
 1623              	.LCFI31:
 1624              		.cfi_remember_state
 1625              		.cfi_def_cfa_offset 24
 1626              		@ sp needed
 1627 001c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1628              	.LVL87:
 1629              	.L96:
 1630              	.LCFI32:
 1631              		.cfi_restore_state
 671:Core/Src/stm32f7xx_hal_msp.c **** 
 1632              		.loc 1 671 1 view .LVU459
 1633 0020 0446     		mov	r4, r0
 593:Core/Src/stm32f7xx_hal_msp.c **** 
 1634              		.loc 1 593 5 is_stmt 1 view .LVU460
 1635              	.LBB21:
 593:Core/Src/stm32f7xx_hal_msp.c **** 
 1636              		.loc 1 593 5 view .LVU461
 593:Core/Src/stm32f7xx_hal_msp.c **** 
 1637              		.loc 1 593 5 view .LVU462
 1638 0022 03F58633 		add	r3, r3, #68608
 1639 0026 5A6C     		ldr	r2, [r3, #68]
 1640 0028 42F40062 		orr	r2, r2, #2048
 1641 002c 5A64     		str	r2, [r3, #68]
 593:Core/Src/stm32f7xx_hal_msp.c **** 
 1642              		.loc 1 593 5 view .LVU463
 1643 002e 5A6C     		ldr	r2, [r3, #68]
 1644 0030 02F40062 		and	r2, r2, #2048
 1645 0034 0092     		str	r2, [sp]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 57


 593:Core/Src/stm32f7xx_hal_msp.c **** 
 1646              		.loc 1 593 5 view .LVU464
 1647 0036 009A     		ldr	r2, [sp]
 1648              	.LBE21:
 593:Core/Src/stm32f7xx_hal_msp.c **** 
 1649              		.loc 1 593 5 view .LVU465
 595:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1650              		.loc 1 595 5 view .LVU466
 1651              	.LBB22:
 595:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1652              		.loc 1 595 5 view .LVU467
 595:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1653              		.loc 1 595 5 view .LVU468
 1654 0038 1A6B     		ldr	r2, [r3, #48]
 1655 003a 42F00402 		orr	r2, r2, #4
 1656 003e 1A63     		str	r2, [r3, #48]
 595:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1657              		.loc 1 595 5 view .LVU469
 1658 0040 1A6B     		ldr	r2, [r3, #48]
 1659 0042 02F00402 		and	r2, r2, #4
 1660 0046 0192     		str	r2, [sp, #4]
 595:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1661              		.loc 1 595 5 view .LVU470
 1662 0048 019A     		ldr	r2, [sp, #4]
 1663              	.LBE22:
 595:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1664              		.loc 1 595 5 view .LVU471
 596:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 1665              		.loc 1 596 5 view .LVU472
 1666              	.LBB23:
 596:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 1667              		.loc 1 596 5 view .LVU473
 596:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 1668              		.loc 1 596 5 view .LVU474
 1669 004a 1A6B     		ldr	r2, [r3, #48]
 1670 004c 42F00802 		orr	r2, r2, #8
 1671 0050 1A63     		str	r2, [r3, #48]
 596:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 1672              		.loc 1 596 5 view .LVU475
 1673 0052 1B6B     		ldr	r3, [r3, #48]
 1674 0054 03F00803 		and	r3, r3, #8
 1675 0058 0293     		str	r3, [sp, #8]
 596:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 1676              		.loc 1 596 5 view .LVU476
 1677 005a 029B     		ldr	r3, [sp, #8]
 1678              	.LBE23:
 596:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 1679              		.loc 1 596 5 view .LVU477
 605:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8;
 1680              		.loc 1 605 5 view .LVU478
 605:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8;
 1681              		.loc 1 605 25 is_stmt 0 view .LVU479
 1682 005c 4FF4F853 		mov	r3, #7936
 1683 0060 0393     		str	r3, [sp, #12]
 607:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1684              		.loc 1 607 5 is_stmt 1 view .LVU480
 607:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 58


 1685              		.loc 1 607 26 is_stmt 0 view .LVU481
 1686 0062 0226     		movs	r6, #2
 1687 0064 0496     		str	r6, [sp, #16]
 608:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1688              		.loc 1 608 5 is_stmt 1 view .LVU482
 609:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 1689              		.loc 1 609 5 view .LVU483
 609:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 1690              		.loc 1 609 27 is_stmt 0 view .LVU484
 1691 0066 0325     		movs	r5, #3
 1692 0068 0695     		str	r5, [sp, #24]
 610:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1693              		.loc 1 610 5 is_stmt 1 view .LVU485
 610:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1694              		.loc 1 610 31 is_stmt 0 view .LVU486
 1695 006a 4FF00C08 		mov	r8, #12
 1696 006e CDF81C80 		str	r8, [sp, #28]
 611:Core/Src/stm32f7xx_hal_msp.c **** 
 1697              		.loc 1 611 5 is_stmt 1 view .LVU487
 1698 0072 0DEB0801 		add	r1, sp, r8
 1699 0076 3748     		ldr	r0, .L99+4
 1700              	.LVL88:
 611:Core/Src/stm32f7xx_hal_msp.c **** 
 1701              		.loc 1 611 5 is_stmt 0 view .LVU488
 1702 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 1703              	.LVL89:
 613:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1704              		.loc 1 613 5 is_stmt 1 view .LVU489
 613:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1705              		.loc 1 613 25 is_stmt 0 view .LVU490
 1706 007c 0427     		movs	r7, #4
 1707 007e 0397     		str	r7, [sp, #12]
 614:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1708              		.loc 1 614 5 is_stmt 1 view .LVU491
 614:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1709              		.loc 1 614 26 is_stmt 0 view .LVU492
 1710 0080 0496     		str	r6, [sp, #16]
 615:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1711              		.loc 1 615 5 is_stmt 1 view .LVU493
 615:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1712              		.loc 1 615 26 is_stmt 0 view .LVU494
 1713 0082 0026     		movs	r6, #0
 1714 0084 0596     		str	r6, [sp, #20]
 616:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 1715              		.loc 1 616 5 is_stmt 1 view .LVU495
 616:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 1716              		.loc 1 616 27 is_stmt 0 view .LVU496
 1717 0086 0695     		str	r5, [sp, #24]
 617:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 1718              		.loc 1 617 5 is_stmt 1 view .LVU497
 617:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 1719              		.loc 1 617 31 is_stmt 0 view .LVU498
 1720 0088 CDF81C80 		str	r8, [sp, #28]
 618:Core/Src/stm32f7xx_hal_msp.c **** 
 1721              		.loc 1 618 5 is_stmt 1 view .LVU499
 1722 008c 0DEB0801 		add	r1, sp, r8
 1723 0090 3148     		ldr	r0, .L99+8
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 59


 1724 0092 FFF7FEFF 		bl	HAL_GPIO_Init
 1725              	.LVL90:
 622:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 1726              		.loc 1 622 5 view .LVU500
 622:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 1727              		.loc 1 622 29 is_stmt 0 view .LVU501
 1728 0096 3148     		ldr	r0, .L99+12
 1729 0098 314B     		ldr	r3, .L99+16
 1730 009a 0360     		str	r3, [r0]
 623:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1731              		.loc 1 623 5 is_stmt 1 view .LVU502
 623:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1732              		.loc 1 623 33 is_stmt 0 view .LVU503
 1733 009c 4FF00063 		mov	r3, #134217728
 1734 00a0 4360     		str	r3, [r0, #4]
 624:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1735              		.loc 1 624 5 is_stmt 1 view .LVU504
 624:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1736              		.loc 1 624 35 is_stmt 0 view .LVU505
 1737 00a2 8660     		str	r6, [r0, #8]
 625:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 1738              		.loc 1 625 5 is_stmt 1 view .LVU506
 625:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 1739              		.loc 1 625 35 is_stmt 0 view .LVU507
 1740 00a4 C660     		str	r6, [r0, #12]
 626:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 1741              		.loc 1 626 5 is_stmt 1 view .LVU508
 626:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 1742              		.loc 1 626 32 is_stmt 0 view .LVU509
 1743 00a6 4FF48063 		mov	r3, #1024
 1744 00aa 0361     		str	r3, [r0, #16]
 627:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 1745              		.loc 1 627 5 is_stmt 1 view .LVU510
 627:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 1746              		.loc 1 627 45 is_stmt 0 view .LVU511
 1747 00ac 4FF48053 		mov	r3, #4096
 1748 00b0 4361     		str	r3, [r0, #20]
 628:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 1749              		.loc 1 628 5 is_stmt 1 view .LVU512
 628:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 1750              		.loc 1 628 42 is_stmt 0 view .LVU513
 1751 00b2 4FF48043 		mov	r3, #16384
 1752 00b6 8361     		str	r3, [r0, #24]
 629:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 1753              		.loc 1 629 5 is_stmt 1 view .LVU514
 629:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 1754              		.loc 1 629 30 is_stmt 0 view .LVU515
 1755 00b8 2023     		movs	r3, #32
 1756 00ba C361     		str	r3, [r0, #28]
 630:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 1757              		.loc 1 630 5 is_stmt 1 view .LVU516
 630:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 1758              		.loc 1 630 34 is_stmt 0 view .LVU517
 1759 00bc 4FF44033 		mov	r3, #196608
 1760 00c0 0362     		str	r3, [r0, #32]
 631:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 1761              		.loc 1 631 5 is_stmt 1 view .LVU518
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 60


 631:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 1762              		.loc 1 631 34 is_stmt 0 view .LVU519
 1763 00c2 4762     		str	r7, [r0, #36]
 632:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 1764              		.loc 1 632 5 is_stmt 1 view .LVU520
 632:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 1765              		.loc 1 632 39 is_stmt 0 view .LVU521
 1766 00c4 8562     		str	r5, [r0, #40]
 633:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 1767              		.loc 1 633 5 is_stmt 1 view .LVU522
 633:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 1768              		.loc 1 633 34 is_stmt 0 view .LVU523
 1769 00c6 4FF40003 		mov	r3, #8388608
 1770 00ca C362     		str	r3, [r0, #44]
 634:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 1771              		.loc 1 634 5 is_stmt 1 view .LVU524
 634:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 1772              		.loc 1 634 37 is_stmt 0 view .LVU525
 1773 00cc 4FF40013 		mov	r3, #2097152
 1774 00d0 0363     		str	r3, [r0, #48]
 635:Core/Src/stm32f7xx_hal_msp.c ****     {
 1775              		.loc 1 635 5 is_stmt 1 view .LVU526
 635:Core/Src/stm32f7xx_hal_msp.c ****     {
 1776              		.loc 1 635 9 is_stmt 0 view .LVU527
 1777 00d2 FFF7FEFF 		bl	HAL_DMA_Init
 1778              	.LVL91:
 635:Core/Src/stm32f7xx_hal_msp.c ****     {
 1779              		.loc 1 635 8 view .LVU528
 1780 00d6 0028     		cmp	r0, #0
 1781 00d8 33D1     		bne	.L97
 1782              	.L93:
 640:Core/Src/stm32f7xx_hal_msp.c **** 
 1783              		.loc 1 640 5 is_stmt 1 view .LVU529
 640:Core/Src/stm32f7xx_hal_msp.c **** 
 1784              		.loc 1 640 5 view .LVU530
 1785 00da 204B     		ldr	r3, .L99+12
 1786 00dc 2364     		str	r3, [r4, #64]
 640:Core/Src/stm32f7xx_hal_msp.c **** 
 1787              		.loc 1 640 5 view .LVU531
 1788 00de 9C63     		str	r4, [r3, #56]
 640:Core/Src/stm32f7xx_hal_msp.c **** 
 1789              		.loc 1 640 5 view .LVU532
 643:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 1790              		.loc 1 643 5 view .LVU533
 643:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 1791              		.loc 1 643 29 is_stmt 0 view .LVU534
 1792 00e0 2048     		ldr	r0, .L99+20
 1793 00e2 214B     		ldr	r3, .L99+24
 1794 00e4 0360     		str	r3, [r0]
 644:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1795              		.loc 1 644 5 is_stmt 1 view .LVU535
 644:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1796              		.loc 1 644 33 is_stmt 0 view .LVU536
 1797 00e6 4FF00063 		mov	r3, #134217728
 1798 00ea 4360     		str	r3, [r0, #4]
 645:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1799              		.loc 1 645 5 is_stmt 1 view .LVU537
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 61


 645:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1800              		.loc 1 645 35 is_stmt 0 view .LVU538
 1801 00ec 4023     		movs	r3, #64
 1802 00ee 8360     		str	r3, [r0, #8]
 646:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 1803              		.loc 1 646 5 is_stmt 1 view .LVU539
 646:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 1804              		.loc 1 646 35 is_stmt 0 view .LVU540
 1805 00f0 0023     		movs	r3, #0
 1806 00f2 C360     		str	r3, [r0, #12]
 647:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 1807              		.loc 1 647 5 is_stmt 1 view .LVU541
 647:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 1808              		.loc 1 647 32 is_stmt 0 view .LVU542
 1809 00f4 4FF48063 		mov	r3, #1024
 1810 00f8 0361     		str	r3, [r0, #16]
 648:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 1811              		.loc 1 648 5 is_stmt 1 view .LVU543
 648:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 1812              		.loc 1 648 45 is_stmt 0 view .LVU544
 1813 00fa 4FF48053 		mov	r3, #4096
 1814 00fe 4361     		str	r3, [r0, #20]
 649:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 1815              		.loc 1 649 5 is_stmt 1 view .LVU545
 649:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 1816              		.loc 1 649 42 is_stmt 0 view .LVU546
 1817 0100 4FF48043 		mov	r3, #16384
 1818 0104 8361     		str	r3, [r0, #24]
 650:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 1819              		.loc 1 650 5 is_stmt 1 view .LVU547
 650:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 1820              		.loc 1 650 30 is_stmt 0 view .LVU548
 1821 0106 2023     		movs	r3, #32
 1822 0108 C361     		str	r3, [r0, #28]
 651:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 1823              		.loc 1 651 5 is_stmt 1 view .LVU549
 651:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 1824              		.loc 1 651 34 is_stmt 0 view .LVU550
 1825 010a 4FF44033 		mov	r3, #196608
 1826 010e 0362     		str	r3, [r0, #32]
 652:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 1827              		.loc 1 652 5 is_stmt 1 view .LVU551
 652:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 1828              		.loc 1 652 34 is_stmt 0 view .LVU552
 1829 0110 0423     		movs	r3, #4
 1830 0112 4362     		str	r3, [r0, #36]
 653:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 1831              		.loc 1 653 5 is_stmt 1 view .LVU553
 653:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 1832              		.loc 1 653 39 is_stmt 0 view .LVU554
 1833 0114 0323     		movs	r3, #3
 1834 0116 8362     		str	r3, [r0, #40]
 654:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 1835              		.loc 1 654 5 is_stmt 1 view .LVU555
 654:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 1836              		.loc 1 654 34 is_stmt 0 view .LVU556
 1837 0118 4FF40003 		mov	r3, #8388608
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 62


 1838 011c C362     		str	r3, [r0, #44]
 655:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 1839              		.loc 1 655 5 is_stmt 1 view .LVU557
 655:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 1840              		.loc 1 655 37 is_stmt 0 view .LVU558
 1841 011e 4FF40013 		mov	r3, #2097152
 1842 0122 0363     		str	r3, [r0, #48]
 656:Core/Src/stm32f7xx_hal_msp.c ****     {
 1843              		.loc 1 656 5 is_stmt 1 view .LVU559
 656:Core/Src/stm32f7xx_hal_msp.c ****     {
 1844              		.loc 1 656 9 is_stmt 0 view .LVU560
 1845 0124 FFF7FEFF 		bl	HAL_DMA_Init
 1846              	.LVL92:
 656:Core/Src/stm32f7xx_hal_msp.c ****     {
 1847              		.loc 1 656 8 view .LVU561
 1848 0128 70B9     		cbnz	r0, .L98
 1849              	.L94:
 661:Core/Src/stm32f7xx_hal_msp.c **** 
 1850              		.loc 1 661 5 is_stmt 1 view .LVU562
 661:Core/Src/stm32f7xx_hal_msp.c **** 
 1851              		.loc 1 661 5 view .LVU563
 1852 012a 0E4B     		ldr	r3, .L99+20
 1853 012c E363     		str	r3, [r4, #60]
 661:Core/Src/stm32f7xx_hal_msp.c **** 
 1854              		.loc 1 661 5 view .LVU564
 1855 012e 9C63     		str	r4, [r3, #56]
 661:Core/Src/stm32f7xx_hal_msp.c **** 
 1856              		.loc 1 661 5 view .LVU565
 664:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 1857              		.loc 1 664 5 view .LVU566
 1858 0130 0022     		movs	r2, #0
 1859 0132 0521     		movs	r1, #5
 1860 0134 3120     		movs	r0, #49
 1861 0136 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1862              	.LVL93:
 665:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspInit 1 */
 1863              		.loc 1 665 5 view .LVU567
 1864 013a 3120     		movs	r0, #49
 1865 013c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1866              	.LVL94:
 671:Core/Src/stm32f7xx_hal_msp.c **** 
 1867              		.loc 1 671 1 is_stmt 0 view .LVU568
 1868 0140 6BE7     		b	.L91
 1869              	.L97:
 637:Core/Src/stm32f7xx_hal_msp.c ****     }
 1870              		.loc 1 637 7 is_stmt 1 view .LVU569
 1871 0142 FFF7FEFF 		bl	Error_Handler
 1872              	.LVL95:
 1873 0146 C8E7     		b	.L93
 1874              	.L98:
 658:Core/Src/stm32f7xx_hal_msp.c ****     }
 1875              		.loc 1 658 7 view .LVU570
 1876 0148 FFF7FEFF 		bl	Error_Handler
 1877              	.LVL96:
 1878 014c EDE7     		b	.L94
 1879              	.L100:
 1880 014e 00BF     		.align	2
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 63


 1881              	.L99:
 1882 0150 002C0140 		.word	1073818624
 1883 0154 00080240 		.word	1073874944
 1884 0158 000C0240 		.word	1073875968
 1885 015c 00000000 		.word	hdma_sdmmc1_rx
 1886 0160 58640240 		.word	1073898584
 1887 0164 00000000 		.word	hdma_sdmmc1_tx
 1888 0168 A0640240 		.word	1073898656
 1889              		.cfi_endproc
 1890              	.LFE152:
 1892              		.section	.text.HAL_SD_MspDeInit,"ax",%progbits
 1893              		.align	1
 1894              		.global	HAL_SD_MspDeInit
 1895              		.syntax unified
 1896              		.thumb
 1897              		.thumb_func
 1899              	HAL_SD_MspDeInit:
 1900              	.LVL97:
 1901              	.LFB153:
 680:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 1902              		.loc 1 680 1 view -0
 1903              		.cfi_startproc
 1904              		@ args = 0, pretend = 0, frame = 0
 1905              		@ frame_needed = 0, uses_anonymous_args = 0
 681:Core/Src/stm32f7xx_hal_msp.c ****   {
 1906              		.loc 1 681 3 view .LVU572
 681:Core/Src/stm32f7xx_hal_msp.c ****   {
 1907              		.loc 1 681 9 is_stmt 0 view .LVU573
 1908 0000 0268     		ldr	r2, [r0]
 681:Core/Src/stm32f7xx_hal_msp.c ****   {
 1909              		.loc 1 681 5 view .LVU574
 1910 0002 0F4B     		ldr	r3, .L108
 1911 0004 9A42     		cmp	r2, r3
 1912 0006 00D0     		beq	.L107
 1913 0008 7047     		bx	lr
 1914              	.L107:
 680:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 1915              		.loc 1 680 1 view .LVU575
 1916 000a 10B5     		push	{r4, lr}
 1917              	.LCFI33:
 1918              		.cfi_def_cfa_offset 8
 1919              		.cfi_offset 4, -8
 1920              		.cfi_offset 14, -4
 1921 000c 0446     		mov	r4, r0
 687:Core/Src/stm32f7xx_hal_msp.c **** 
 1922              		.loc 1 687 5 is_stmt 1 view .LVU576
 1923 000e 0D4A     		ldr	r2, .L108+4
 1924 0010 536C     		ldr	r3, [r2, #68]
 1925 0012 23F40063 		bic	r3, r3, #2048
 1926 0016 5364     		str	r3, [r2, #68]
 697:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8);
 1927              		.loc 1 697 5 view .LVU577
 1928 0018 4FF4F851 		mov	r1, #7936
 1929 001c 0A48     		ldr	r0, .L108+8
 1930              	.LVL98:
 697:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8);
 1931              		.loc 1 697 5 is_stmt 0 view .LVU578
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 64


 1932 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1933              	.LVL99:
 700:Core/Src/stm32f7xx_hal_msp.c **** 
 1934              		.loc 1 700 5 is_stmt 1 view .LVU579
 1935 0022 0421     		movs	r1, #4
 1936 0024 0948     		ldr	r0, .L108+12
 1937 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1938              	.LVL100:
 703:Core/Src/stm32f7xx_hal_msp.c ****     HAL_DMA_DeInit(hsd->hdmatx);
 1939              		.loc 1 703 5 view .LVU580
 1940 002a 206C     		ldr	r0, [r4, #64]
 1941 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 1942              	.LVL101:
 704:Core/Src/stm32f7xx_hal_msp.c **** 
 1943              		.loc 1 704 5 view .LVU581
 1944 0030 E06B     		ldr	r0, [r4, #60]
 1945 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 1946              	.LVL102:
 707:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspDeInit 1 */
 1947              		.loc 1 707 5 view .LVU582
 1948 0036 3120     		movs	r0, #49
 1949 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1950              	.LVL103:
 713:Core/Src/stm32f7xx_hal_msp.c **** 
 1951              		.loc 1 713 1 is_stmt 0 view .LVU583
 1952 003c 10BD     		pop	{r4, pc}
 1953              	.LVL104:
 1954              	.L109:
 713:Core/Src/stm32f7xx_hal_msp.c **** 
 1955              		.loc 1 713 1 view .LVU584
 1956 003e 00BF     		.align	2
 1957              	.L108:
 1958 0040 002C0140 		.word	1073818624
 1959 0044 00380240 		.word	1073887232
 1960 0048 00080240 		.word	1073874944
 1961 004c 000C0240 		.word	1073875968
 1962              		.cfi_endproc
 1963              	.LFE153:
 1965              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 1966              		.align	1
 1967              		.global	HAL_SPI_MspInit
 1968              		.syntax unified
 1969              		.thumb
 1970              		.thumb_func
 1972              	HAL_SPI_MspInit:
 1973              	.LVL105:
 1974              	.LFB154:
 722:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1975              		.loc 1 722 1 is_stmt 1 view -0
 1976              		.cfi_startproc
 1977              		@ args = 0, pretend = 0, frame = 32
 1978              		@ frame_needed = 0, uses_anonymous_args = 0
 722:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1979              		.loc 1 722 1 is_stmt 0 view .LVU586
 1980 0000 30B5     		push	{r4, r5, lr}
 1981              	.LCFI34:
 1982              		.cfi_def_cfa_offset 12
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 65


 1983              		.cfi_offset 4, -12
 1984              		.cfi_offset 5, -8
 1985              		.cfi_offset 14, -4
 1986 0002 89B0     		sub	sp, sp, #36
 1987              	.LCFI35:
 1988              		.cfi_def_cfa_offset 48
 723:Core/Src/stm32f7xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 1989              		.loc 1 723 3 is_stmt 1 view .LVU587
 723:Core/Src/stm32f7xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 1990              		.loc 1 723 20 is_stmt 0 view .LVU588
 1991 0004 0023     		movs	r3, #0
 1992 0006 0393     		str	r3, [sp, #12]
 1993 0008 0493     		str	r3, [sp, #16]
 1994 000a 0593     		str	r3, [sp, #20]
 1995 000c 0693     		str	r3, [sp, #24]
 1996 000e 0793     		str	r3, [sp, #28]
 724:Core/Src/stm32f7xx_hal_msp.c ****   {
 1997              		.loc 1 724 3 is_stmt 1 view .LVU589
 724:Core/Src/stm32f7xx_hal_msp.c ****   {
 1998              		.loc 1 724 10 is_stmt 0 view .LVU590
 1999 0010 0268     		ldr	r2, [r0]
 724:Core/Src/stm32f7xx_hal_msp.c ****   {
 2000              		.loc 1 724 5 view .LVU591
 2001 0012 1C4B     		ldr	r3, .L114
 2002 0014 9A42     		cmp	r2, r3
 2003 0016 01D0     		beq	.L113
 2004              	.LVL106:
 2005              	.L110:
 758:Core/Src/stm32f7xx_hal_msp.c **** 
 2006              		.loc 1 758 1 view .LVU592
 2007 0018 09B0     		add	sp, sp, #36
 2008              	.LCFI36:
 2009              		.cfi_remember_state
 2010              		.cfi_def_cfa_offset 12
 2011              		@ sp needed
 2012 001a 30BD     		pop	{r4, r5, pc}
 2013              	.LVL107:
 2014              	.L113:
 2015              	.LCFI37:
 2016              		.cfi_restore_state
 730:Core/Src/stm32f7xx_hal_msp.c **** 
 2017              		.loc 1 730 5 is_stmt 1 view .LVU593
 2018              	.LBB24:
 730:Core/Src/stm32f7xx_hal_msp.c **** 
 2019              		.loc 1 730 5 view .LVU594
 730:Core/Src/stm32f7xx_hal_msp.c **** 
 2020              		.loc 1 730 5 view .LVU595
 2021 001c 03F50033 		add	r3, r3, #131072
 2022 0020 1A6C     		ldr	r2, [r3, #64]
 2023 0022 42F48042 		orr	r2, r2, #16384
 2024 0026 1A64     		str	r2, [r3, #64]
 730:Core/Src/stm32f7xx_hal_msp.c **** 
 2025              		.loc 1 730 5 view .LVU596
 2026 0028 1A6C     		ldr	r2, [r3, #64]
 2027 002a 02F48042 		and	r2, r2, #16384
 2028 002e 0092     		str	r2, [sp]
 730:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 66


 2029              		.loc 1 730 5 view .LVU597
 2030 0030 009A     		ldr	r2, [sp]
 2031              	.LBE24:
 730:Core/Src/stm32f7xx_hal_msp.c **** 
 2032              		.loc 1 730 5 view .LVU598
 732:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 2033              		.loc 1 732 5 view .LVU599
 2034              	.LBB25:
 732:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 2035              		.loc 1 732 5 view .LVU600
 732:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 2036              		.loc 1 732 5 view .LVU601
 2037 0032 1A6B     		ldr	r2, [r3, #48]
 2038 0034 42F48072 		orr	r2, r2, #256
 2039 0038 1A63     		str	r2, [r3, #48]
 732:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 2040              		.loc 1 732 5 view .LVU602
 2041 003a 1A6B     		ldr	r2, [r3, #48]
 2042 003c 02F48072 		and	r2, r2, #256
 2043 0040 0192     		str	r2, [sp, #4]
 732:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 2044              		.loc 1 732 5 view .LVU603
 2045 0042 019A     		ldr	r2, [sp, #4]
 2046              	.LBE25:
 732:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 2047              		.loc 1 732 5 view .LVU604
 733:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 2048              		.loc 1 733 5 view .LVU605
 2049              	.LBB26:
 733:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 2050              		.loc 1 733 5 view .LVU606
 733:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 2051              		.loc 1 733 5 view .LVU607
 2052 0044 1A6B     		ldr	r2, [r3, #48]
 2053 0046 42F00202 		orr	r2, r2, #2
 2054 004a 1A63     		str	r2, [r3, #48]
 733:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 2055              		.loc 1 733 5 view .LVU608
 2056 004c 1B6B     		ldr	r3, [r3, #48]
 2057 004e 03F00203 		and	r3, r3, #2
 2058 0052 0293     		str	r3, [sp, #8]
 733:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 2059              		.loc 1 733 5 view .LVU609
 2060 0054 029B     		ldr	r3, [sp, #8]
 2061              	.LBE26:
 733:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 2062              		.loc 1 733 5 view .LVU610
 739:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2063              		.loc 1 739 5 view .LVU611
 739:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2064              		.loc 1 739 25 is_stmt 0 view .LVU612
 2065 0056 0224     		movs	r4, #2
 2066 0058 0394     		str	r4, [sp, #12]
 740:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2067              		.loc 1 740 5 is_stmt 1 view .LVU613
 740:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2068              		.loc 1 740 26 is_stmt 0 view .LVU614
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 67


 2069 005a 0494     		str	r4, [sp, #16]
 741:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2070              		.loc 1 741 5 is_stmt 1 view .LVU615
 742:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 2071              		.loc 1 742 5 view .LVU616
 743:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 2072              		.loc 1 743 5 view .LVU617
 743:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 2073              		.loc 1 743 31 is_stmt 0 view .LVU618
 2074 005c 0525     		movs	r5, #5
 2075 005e 0795     		str	r5, [sp, #28]
 744:Core/Src/stm32f7xx_hal_msp.c **** 
 2076              		.loc 1 744 5 is_stmt 1 view .LVU619
 2077 0060 03A9     		add	r1, sp, #12
 2078 0062 0948     		ldr	r0, .L114+4
 2079              	.LVL108:
 744:Core/Src/stm32f7xx_hal_msp.c **** 
 2080              		.loc 1 744 5 is_stmt 0 view .LVU620
 2081 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 2082              	.LVL109:
 746:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2083              		.loc 1 746 5 is_stmt 1 view .LVU621
 746:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2084              		.loc 1 746 25 is_stmt 0 view .LVU622
 2085 0068 4FF44043 		mov	r3, #49152
 2086 006c 0393     		str	r3, [sp, #12]
 747:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2087              		.loc 1 747 5 is_stmt 1 view .LVU623
 747:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2088              		.loc 1 747 26 is_stmt 0 view .LVU624
 2089 006e 0494     		str	r4, [sp, #16]
 748:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2090              		.loc 1 748 5 is_stmt 1 view .LVU625
 748:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2091              		.loc 1 748 26 is_stmt 0 view .LVU626
 2092 0070 0023     		movs	r3, #0
 2093 0072 0593     		str	r3, [sp, #20]
 749:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 2094              		.loc 1 749 5 is_stmt 1 view .LVU627
 749:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 2095              		.loc 1 749 27 is_stmt 0 view .LVU628
 2096 0074 0693     		str	r3, [sp, #24]
 750:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 2097              		.loc 1 750 5 is_stmt 1 view .LVU629
 750:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 2098              		.loc 1 750 31 is_stmt 0 view .LVU630
 2099 0076 0795     		str	r5, [sp, #28]
 751:Core/Src/stm32f7xx_hal_msp.c **** 
 2100              		.loc 1 751 5 is_stmt 1 view .LVU631
 2101 0078 03A9     		add	r1, sp, #12
 2102 007a 0448     		ldr	r0, .L114+8
 2103 007c FFF7FEFF 		bl	HAL_GPIO_Init
 2104              	.LVL110:
 758:Core/Src/stm32f7xx_hal_msp.c **** 
 2105              		.loc 1 758 1 is_stmt 0 view .LVU632
 2106 0080 CAE7     		b	.L110
 2107              	.L115:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 68


 2108 0082 00BF     		.align	2
 2109              	.L114:
 2110 0084 00380040 		.word	1073756160
 2111 0088 00200240 		.word	1073881088
 2112 008c 00040240 		.word	1073873920
 2113              		.cfi_endproc
 2114              	.LFE154:
 2116              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 2117              		.align	1
 2118              		.global	HAL_SPI_MspDeInit
 2119              		.syntax unified
 2120              		.thumb
 2121              		.thumb_func
 2123              	HAL_SPI_MspDeInit:
 2124              	.LVL111:
 2125              	.LFB155:
 767:Core/Src/stm32f7xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 2126              		.loc 1 767 1 is_stmt 1 view -0
 2127              		.cfi_startproc
 2128              		@ args = 0, pretend = 0, frame = 0
 2129              		@ frame_needed = 0, uses_anonymous_args = 0
 767:Core/Src/stm32f7xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 2130              		.loc 1 767 1 is_stmt 0 view .LVU634
 2131 0000 08B5     		push	{r3, lr}
 2132              	.LCFI38:
 2133              		.cfi_def_cfa_offset 8
 2134              		.cfi_offset 3, -8
 2135              		.cfi_offset 14, -4
 768:Core/Src/stm32f7xx_hal_msp.c ****   {
 2136              		.loc 1 768 3 is_stmt 1 view .LVU635
 768:Core/Src/stm32f7xx_hal_msp.c ****   {
 2137              		.loc 1 768 10 is_stmt 0 view .LVU636
 2138 0002 0268     		ldr	r2, [r0]
 768:Core/Src/stm32f7xx_hal_msp.c ****   {
 2139              		.loc 1 768 5 view .LVU637
 2140 0004 094B     		ldr	r3, .L120
 2141 0006 9A42     		cmp	r2, r3
 2142 0008 00D0     		beq	.L119
 2143              	.LVL112:
 2144              	.L116:
 790:Core/Src/stm32f7xx_hal_msp.c **** 
 2145              		.loc 1 790 1 view .LVU638
 2146 000a 08BD     		pop	{r3, pc}
 2147              	.LVL113:
 2148              	.L119:
 774:Core/Src/stm32f7xx_hal_msp.c **** 
 2149              		.loc 1 774 5 is_stmt 1 view .LVU639
 2150 000c 084A     		ldr	r2, .L120+4
 2151 000e 136C     		ldr	r3, [r2, #64]
 2152 0010 23F48043 		bic	r3, r3, #16384
 2153 0014 1364     		str	r3, [r2, #64]
 781:Core/Src/stm32f7xx_hal_msp.c **** 
 2154              		.loc 1 781 5 view .LVU640
 2155 0016 0221     		movs	r1, #2
 2156 0018 0648     		ldr	r0, .L120+8
 2157              	.LVL114:
 781:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 69


 2158              		.loc 1 781 5 is_stmt 0 view .LVU641
 2159 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 2160              	.LVL115:
 783:Core/Src/stm32f7xx_hal_msp.c **** 
 2161              		.loc 1 783 5 is_stmt 1 view .LVU642
 2162 001e 4FF44041 		mov	r1, #49152
 2163 0022 0548     		ldr	r0, .L120+12
 2164 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2165              	.LVL116:
 790:Core/Src/stm32f7xx_hal_msp.c **** 
 2166              		.loc 1 790 1 is_stmt 0 view .LVU643
 2167 0028 EFE7     		b	.L116
 2168              	.L121:
 2169 002a 00BF     		.align	2
 2170              	.L120:
 2171 002c 00380040 		.word	1073756160
 2172 0030 00380240 		.word	1073887232
 2173 0034 00200240 		.word	1073881088
 2174 0038 00040240 		.word	1073873920
 2175              		.cfi_endproc
 2176              	.LFE155:
 2178              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 2179              		.align	1
 2180              		.global	HAL_UART_MspInit
 2181              		.syntax unified
 2182              		.thumb
 2183              		.thumb_func
 2185              	HAL_UART_MspInit:
 2186              	.LVL117:
 2187              	.LFB156:
 799:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2188              		.loc 1 799 1 is_stmt 1 view -0
 2189              		.cfi_startproc
 2190              		@ args = 0, pretend = 0, frame = 176
 2191              		@ frame_needed = 0, uses_anonymous_args = 0
 799:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2192              		.loc 1 799 1 is_stmt 0 view .LVU645
 2193 0000 70B5     		push	{r4, r5, r6, lr}
 2194              	.LCFI39:
 2195              		.cfi_def_cfa_offset 16
 2196              		.cfi_offset 4, -16
 2197              		.cfi_offset 5, -12
 2198              		.cfi_offset 6, -8
 2199              		.cfi_offset 14, -4
 2200 0002 ACB0     		sub	sp, sp, #176
 2201              	.LCFI40:
 2202              		.cfi_def_cfa_offset 192
 2203 0004 0446     		mov	r4, r0
 800:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 2204              		.loc 1 800 3 is_stmt 1 view .LVU646
 800:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 2205              		.loc 1 800 20 is_stmt 0 view .LVU647
 2206 0006 0021     		movs	r1, #0
 2207 0008 2791     		str	r1, [sp, #156]
 2208 000a 2891     		str	r1, [sp, #160]
 2209 000c 2991     		str	r1, [sp, #164]
 2210 000e 2A91     		str	r1, [sp, #168]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 70


 2211 0010 2B91     		str	r1, [sp, #172]
 801:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
 2212              		.loc 1 801 3 is_stmt 1 view .LVU648
 801:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
 2213              		.loc 1 801 28 is_stmt 0 view .LVU649
 2214 0012 8422     		movs	r2, #132
 2215 0014 06A8     		add	r0, sp, #24
 2216              	.LVL118:
 801:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
 2217              		.loc 1 801 28 view .LVU650
 2218 0016 FFF7FEFF 		bl	memset
 2219              	.LVL119:
 802:Core/Src/stm32f7xx_hal_msp.c ****   {
 2220              		.loc 1 802 3 is_stmt 1 view .LVU651
 802:Core/Src/stm32f7xx_hal_msp.c ****   {
 2221              		.loc 1 802 11 is_stmt 0 view .LVU652
 2222 001a 2368     		ldr	r3, [r4]
 802:Core/Src/stm32f7xx_hal_msp.c ****   {
 2223              		.loc 1 802 5 view .LVU653
 2224 001c 394A     		ldr	r2, .L132
 2225 001e 9342     		cmp	r3, r2
 2226 0020 04D0     		beq	.L128
 844:Core/Src/stm32f7xx_hal_msp.c ****   {
 2227              		.loc 1 844 8 is_stmt 1 view .LVU654
 844:Core/Src/stm32f7xx_hal_msp.c ****   {
 2228              		.loc 1 844 10 is_stmt 0 view .LVU655
 2229 0022 394A     		ldr	r2, .L132+4
 2230 0024 9342     		cmp	r3, r2
 2231 0026 40D0     		beq	.L129
 2232              	.LVL120:
 2233              	.L122:
 879:Core/Src/stm32f7xx_hal_msp.c **** 
 2234              		.loc 1 879 1 view .LVU656
 2235 0028 2CB0     		add	sp, sp, #176
 2236              	.LCFI41:
 2237              		.cfi_remember_state
 2238              		.cfi_def_cfa_offset 16
 2239              		@ sp needed
 2240 002a 70BD     		pop	{r4, r5, r6, pc}
 2241              	.LVL121:
 2242              	.L128:
 2243              	.LCFI42:
 2244              		.cfi_restore_state
 810:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 2245              		.loc 1 810 5 is_stmt 1 view .LVU657
 810:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 2246              		.loc 1 810 46 is_stmt 0 view .LVU658
 2247 002c 4023     		movs	r3, #64
 2248 002e 0693     		str	r3, [sp, #24]
 811:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2249              		.loc 1 811 5 is_stmt 1 view .LVU659
 812:Core/Src/stm32f7xx_hal_msp.c ****     {
 2250              		.loc 1 812 5 view .LVU660
 812:Core/Src/stm32f7xx_hal_msp.c ****     {
 2251              		.loc 1 812 9 is_stmt 0 view .LVU661
 2252 0030 06A8     		add	r0, sp, #24
 2253 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 71


 2254              	.LVL122:
 812:Core/Src/stm32f7xx_hal_msp.c ****     {
 2255              		.loc 1 812 8 view .LVU662
 2256 0036 0028     		cmp	r0, #0
 2257 0038 34D1     		bne	.L130
 2258              	.L124:
 818:Core/Src/stm32f7xx_hal_msp.c **** 
 2259              		.loc 1 818 5 is_stmt 1 view .LVU663
 2260              	.LBB27:
 818:Core/Src/stm32f7xx_hal_msp.c **** 
 2261              		.loc 1 818 5 view .LVU664
 818:Core/Src/stm32f7xx_hal_msp.c **** 
 2262              		.loc 1 818 5 view .LVU665
 2263 003a 344B     		ldr	r3, .L132+8
 2264 003c 5A6C     		ldr	r2, [r3, #68]
 2265 003e 42F01002 		orr	r2, r2, #16
 2266 0042 5A64     		str	r2, [r3, #68]
 818:Core/Src/stm32f7xx_hal_msp.c **** 
 2267              		.loc 1 818 5 view .LVU666
 2268 0044 5A6C     		ldr	r2, [r3, #68]
 2269 0046 02F01002 		and	r2, r2, #16
 2270 004a 0192     		str	r2, [sp, #4]
 818:Core/Src/stm32f7xx_hal_msp.c **** 
 2271              		.loc 1 818 5 view .LVU667
 2272 004c 019A     		ldr	r2, [sp, #4]
 2273              	.LBE27:
 818:Core/Src/stm32f7xx_hal_msp.c **** 
 2274              		.loc 1 818 5 view .LVU668
 820:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 2275              		.loc 1 820 5 view .LVU669
 2276              	.LBB28:
 820:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 2277              		.loc 1 820 5 view .LVU670
 820:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 2278              		.loc 1 820 5 view .LVU671
 2279 004e 1A6B     		ldr	r2, [r3, #48]
 2280 0050 42F00202 		orr	r2, r2, #2
 2281 0054 1A63     		str	r2, [r3, #48]
 820:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 2282              		.loc 1 820 5 view .LVU672
 2283 0056 1A6B     		ldr	r2, [r3, #48]
 2284 0058 02F00202 		and	r2, r2, #2
 2285 005c 0292     		str	r2, [sp, #8]
 820:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 2286              		.loc 1 820 5 view .LVU673
 2287 005e 029A     		ldr	r2, [sp, #8]
 2288              	.LBE28:
 820:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 2289              		.loc 1 820 5 view .LVU674
 821:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2290              		.loc 1 821 5 view .LVU675
 2291              	.LBB29:
 821:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2292              		.loc 1 821 5 view .LVU676
 821:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2293              		.loc 1 821 5 view .LVU677
 2294 0060 1A6B     		ldr	r2, [r3, #48]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 72


 2295 0062 42F00102 		orr	r2, r2, #1
 2296 0066 1A63     		str	r2, [r3, #48]
 821:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2297              		.loc 1 821 5 view .LVU678
 2298 0068 1B6B     		ldr	r3, [r3, #48]
 2299 006a 03F00103 		and	r3, r3, #1
 2300 006e 0393     		str	r3, [sp, #12]
 821:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2301              		.loc 1 821 5 view .LVU679
 2302 0070 039B     		ldr	r3, [sp, #12]
 2303              	.LBE29:
 821:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2304              		.loc 1 821 5 view .LVU680
 826:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2305              		.loc 1 826 5 view .LVU681
 826:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2306              		.loc 1 826 25 is_stmt 0 view .LVU682
 2307 0072 8023     		movs	r3, #128
 2308 0074 2793     		str	r3, [sp, #156]
 827:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2309              		.loc 1 827 5 is_stmt 1 view .LVU683
 827:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2310              		.loc 1 827 26 is_stmt 0 view .LVU684
 2311 0076 0226     		movs	r6, #2
 2312 0078 2896     		str	r6, [sp, #160]
 828:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2313              		.loc 1 828 5 is_stmt 1 view .LVU685
 828:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2314              		.loc 1 828 26 is_stmt 0 view .LVU686
 2315 007a 0024     		movs	r4, #0
 2316              	.LVL123:
 828:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2317              		.loc 1 828 26 view .LVU687
 2318 007c 2994     		str	r4, [sp, #164]
 829:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 2319              		.loc 1 829 5 is_stmt 1 view .LVU688
 829:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 2320              		.loc 1 829 27 is_stmt 0 view .LVU689
 2321 007e 2A94     		str	r4, [sp, #168]
 830:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 2322              		.loc 1 830 5 is_stmt 1 view .LVU690
 830:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 2323              		.loc 1 830 31 is_stmt 0 view .LVU691
 2324 0080 0725     		movs	r5, #7
 2325 0082 2B95     		str	r5, [sp, #172]
 831:Core/Src/stm32f7xx_hal_msp.c **** 
 2326              		.loc 1 831 5 is_stmt 1 view .LVU692
 2327 0084 27A9     		add	r1, sp, #156
 2328 0086 2248     		ldr	r0, .L132+12
 2329 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 2330              	.LVL124:
 833:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2331              		.loc 1 833 5 view .LVU693
 833:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2332              		.loc 1 833 25 is_stmt 0 view .LVU694
 2333 008c 4FF40073 		mov	r3, #512
 2334 0090 2793     		str	r3, [sp, #156]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 73


 834:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2335              		.loc 1 834 5 is_stmt 1 view .LVU695
 834:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2336              		.loc 1 834 26 is_stmt 0 view .LVU696
 2337 0092 2896     		str	r6, [sp, #160]
 835:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2338              		.loc 1 835 5 is_stmt 1 view .LVU697
 835:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2339              		.loc 1 835 26 is_stmt 0 view .LVU698
 2340 0094 2994     		str	r4, [sp, #164]
 836:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 2341              		.loc 1 836 5 is_stmt 1 view .LVU699
 836:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 2342              		.loc 1 836 27 is_stmt 0 view .LVU700
 2343 0096 2A94     		str	r4, [sp, #168]
 837:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 2344              		.loc 1 837 5 is_stmt 1 view .LVU701
 837:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 2345              		.loc 1 837 31 is_stmt 0 view .LVU702
 2346 0098 2B95     		str	r5, [sp, #172]
 838:Core/Src/stm32f7xx_hal_msp.c **** 
 2347              		.loc 1 838 5 is_stmt 1 view .LVU703
 2348 009a 27A9     		add	r1, sp, #156
 2349 009c 1D48     		ldr	r0, .L132+16
 2350 009e FFF7FEFF 		bl	HAL_GPIO_Init
 2351              	.LVL125:
 2352 00a2 C1E7     		b	.L122
 2353              	.LVL126:
 2354              	.L130:
 814:Core/Src/stm32f7xx_hal_msp.c ****     }
 2355              		.loc 1 814 7 view .LVU704
 2356 00a4 FFF7FEFF 		bl	Error_Handler
 2357              	.LVL127:
 2358 00a8 C7E7     		b	.L124
 2359              	.L129:
 852:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 2360              		.loc 1 852 5 view .LVU705
 852:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 2361              		.loc 1 852 46 is_stmt 0 view .LVU706
 2362 00aa 4FF40063 		mov	r3, #2048
 2363 00ae 0693     		str	r3, [sp, #24]
 853:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2364              		.loc 1 853 5 is_stmt 1 view .LVU707
 854:Core/Src/stm32f7xx_hal_msp.c ****     {
 2365              		.loc 1 854 5 view .LVU708
 854:Core/Src/stm32f7xx_hal_msp.c ****     {
 2366              		.loc 1 854 9 is_stmt 0 view .LVU709
 2367 00b0 06A8     		add	r0, sp, #24
 2368 00b2 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2369              	.LVL128:
 854:Core/Src/stm32f7xx_hal_msp.c ****     {
 2370              		.loc 1 854 8 view .LVU710
 2371 00b6 08BB     		cbnz	r0, .L131
 2372              	.L126:
 860:Core/Src/stm32f7xx_hal_msp.c **** 
 2373              		.loc 1 860 5 is_stmt 1 view .LVU711
 2374              	.LBB30:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 74


 860:Core/Src/stm32f7xx_hal_msp.c **** 
 2375              		.loc 1 860 5 view .LVU712
 860:Core/Src/stm32f7xx_hal_msp.c **** 
 2376              		.loc 1 860 5 view .LVU713
 2377 00b8 144B     		ldr	r3, .L132+8
 2378 00ba 5A6C     		ldr	r2, [r3, #68]
 2379 00bc 42F02002 		orr	r2, r2, #32
 2380 00c0 5A64     		str	r2, [r3, #68]
 860:Core/Src/stm32f7xx_hal_msp.c **** 
 2381              		.loc 1 860 5 view .LVU714
 2382 00c2 5A6C     		ldr	r2, [r3, #68]
 2383 00c4 02F02002 		and	r2, r2, #32
 2384 00c8 0492     		str	r2, [sp, #16]
 860:Core/Src/stm32f7xx_hal_msp.c **** 
 2385              		.loc 1 860 5 view .LVU715
 2386 00ca 049A     		ldr	r2, [sp, #16]
 2387              	.LBE30:
 860:Core/Src/stm32f7xx_hal_msp.c **** 
 2388              		.loc 1 860 5 view .LVU716
 862:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 2389              		.loc 1 862 5 view .LVU717
 2390              	.LBB31:
 862:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 2391              		.loc 1 862 5 view .LVU718
 862:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 2392              		.loc 1 862 5 view .LVU719
 2393 00cc 1A6B     		ldr	r2, [r3, #48]
 2394 00ce 42F00402 		orr	r2, r2, #4
 2395 00d2 1A63     		str	r2, [r3, #48]
 862:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 2396              		.loc 1 862 5 view .LVU720
 2397 00d4 1B6B     		ldr	r3, [r3, #48]
 2398 00d6 03F00403 		and	r3, r3, #4
 2399 00da 0593     		str	r3, [sp, #20]
 862:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 2400              		.loc 1 862 5 view .LVU721
 2401 00dc 059B     		ldr	r3, [sp, #20]
 2402              	.LBE31:
 862:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 2403              		.loc 1 862 5 view .LVU722
 867:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2404              		.loc 1 867 5 view .LVU723
 867:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2405              		.loc 1 867 25 is_stmt 0 view .LVU724
 2406 00de C023     		movs	r3, #192
 2407 00e0 2793     		str	r3, [sp, #156]
 868:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2408              		.loc 1 868 5 is_stmt 1 view .LVU725
 868:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2409              		.loc 1 868 26 is_stmt 0 view .LVU726
 2410 00e2 0223     		movs	r3, #2
 2411 00e4 2893     		str	r3, [sp, #160]
 869:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2412              		.loc 1 869 5 is_stmt 1 view .LVU727
 869:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2413              		.loc 1 869 26 is_stmt 0 view .LVU728
 2414 00e6 0023     		movs	r3, #0
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 75


 2415 00e8 2993     		str	r3, [sp, #164]
 870:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 2416              		.loc 1 870 5 is_stmt 1 view .LVU729
 870:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 2417              		.loc 1 870 27 is_stmt 0 view .LVU730
 2418 00ea 0323     		movs	r3, #3
 2419 00ec 2A93     		str	r3, [sp, #168]
 871:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 2420              		.loc 1 871 5 is_stmt 1 view .LVU731
 871:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 2421              		.loc 1 871 31 is_stmt 0 view .LVU732
 2422 00ee 0823     		movs	r3, #8
 2423 00f0 2B93     		str	r3, [sp, #172]
 872:Core/Src/stm32f7xx_hal_msp.c **** 
 2424              		.loc 1 872 5 is_stmt 1 view .LVU733
 2425 00f2 27A9     		add	r1, sp, #156
 2426 00f4 0848     		ldr	r0, .L132+20
 2427 00f6 FFF7FEFF 		bl	HAL_GPIO_Init
 2428              	.LVL129:
 879:Core/Src/stm32f7xx_hal_msp.c **** 
 2429              		.loc 1 879 1 is_stmt 0 view .LVU734
 2430 00fa 95E7     		b	.L122
 2431              	.L131:
 856:Core/Src/stm32f7xx_hal_msp.c ****     }
 2432              		.loc 1 856 7 is_stmt 1 view .LVU735
 2433 00fc FFF7FEFF 		bl	Error_Handler
 2434              	.LVL130:
 2435 0100 DAE7     		b	.L126
 2436              	.L133:
 2437 0102 00BF     		.align	2
 2438              	.L132:
 2439 0104 00100140 		.word	1073811456
 2440 0108 00140140 		.word	1073812480
 2441 010c 00380240 		.word	1073887232
 2442 0110 00040240 		.word	1073873920
 2443 0114 00000240 		.word	1073872896
 2444 0118 00080240 		.word	1073874944
 2445              		.cfi_endproc
 2446              	.LFE156:
 2448              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 2449              		.align	1
 2450              		.global	HAL_UART_MspDeInit
 2451              		.syntax unified
 2452              		.thumb
 2453              		.thumb_func
 2455              	HAL_UART_MspDeInit:
 2456              	.LVL131:
 2457              	.LFB157:
 888:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
 2458              		.loc 1 888 1 view -0
 2459              		.cfi_startproc
 2460              		@ args = 0, pretend = 0, frame = 0
 2461              		@ frame_needed = 0, uses_anonymous_args = 0
 888:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
 2462              		.loc 1 888 1 is_stmt 0 view .LVU737
 2463 0000 08B5     		push	{r3, lr}
 2464              	.LCFI43:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 76


 2465              		.cfi_def_cfa_offset 8
 2466              		.cfi_offset 3, -8
 2467              		.cfi_offset 14, -4
 889:Core/Src/stm32f7xx_hal_msp.c ****   {
 2468              		.loc 1 889 3 is_stmt 1 view .LVU738
 889:Core/Src/stm32f7xx_hal_msp.c ****   {
 2469              		.loc 1 889 11 is_stmt 0 view .LVU739
 2470 0002 0368     		ldr	r3, [r0]
 889:Core/Src/stm32f7xx_hal_msp.c ****   {
 2471              		.loc 1 889 5 view .LVU740
 2472 0004 104A     		ldr	r2, .L140
 2473 0006 9342     		cmp	r3, r2
 2474 0008 03D0     		beq	.L138
 909:Core/Src/stm32f7xx_hal_msp.c ****   {
 2475              		.loc 1 909 8 is_stmt 1 view .LVU741
 909:Core/Src/stm32f7xx_hal_msp.c ****   {
 2476              		.loc 1 909 10 is_stmt 0 view .LVU742
 2477 000a 104A     		ldr	r2, .L140+4
 2478 000c 9342     		cmp	r3, r2
 2479 000e 10D0     		beq	.L139
 2480              	.LVL132:
 2481              	.L134:
 928:Core/Src/stm32f7xx_hal_msp.c **** 
 2482              		.loc 1 928 1 view .LVU743
 2483 0010 08BD     		pop	{r3, pc}
 2484              	.LVL133:
 2485              	.L138:
 895:Core/Src/stm32f7xx_hal_msp.c **** 
 2486              		.loc 1 895 5 is_stmt 1 view .LVU744
 2487 0012 02F59432 		add	r2, r2, #75776
 2488 0016 536C     		ldr	r3, [r2, #68]
 2489 0018 23F01003 		bic	r3, r3, #16
 2490 001c 5364     		str	r3, [r2, #68]
 901:Core/Src/stm32f7xx_hal_msp.c **** 
 2491              		.loc 1 901 5 view .LVU745
 2492 001e 8021     		movs	r1, #128
 2493 0020 0B48     		ldr	r0, .L140+8
 2494              	.LVL134:
 901:Core/Src/stm32f7xx_hal_msp.c **** 
 2495              		.loc 1 901 5 is_stmt 0 view .LVU746
 2496 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2497              	.LVL135:
 903:Core/Src/stm32f7xx_hal_msp.c **** 
 2498              		.loc 1 903 5 is_stmt 1 view .LVU747
 2499 0026 4FF40071 		mov	r1, #512
 2500 002a 0A48     		ldr	r0, .L140+12
 2501 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 2502              	.LVL136:
 2503 0030 EEE7     		b	.L134
 2504              	.LVL137:
 2505              	.L139:
 915:Core/Src/stm32f7xx_hal_msp.c **** 
 2506              		.loc 1 915 5 view .LVU748
 2507 0032 02F59232 		add	r2, r2, #74752
 2508 0036 536C     		ldr	r3, [r2, #68]
 2509 0038 23F02003 		bic	r3, r3, #32
 2510 003c 5364     		str	r3, [r2, #68]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 77


 921:Core/Src/stm32f7xx_hal_msp.c **** 
 2511              		.loc 1 921 5 view .LVU749
 2512 003e C021     		movs	r1, #192
 2513 0040 0548     		ldr	r0, .L140+16
 2514              	.LVL138:
 921:Core/Src/stm32f7xx_hal_msp.c **** 
 2515              		.loc 1 921 5 is_stmt 0 view .LVU750
 2516 0042 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2517              	.LVL139:
 928:Core/Src/stm32f7xx_hal_msp.c **** 
 2518              		.loc 1 928 1 view .LVU751
 2519 0046 E3E7     		b	.L134
 2520              	.L141:
 2521              		.align	2
 2522              	.L140:
 2523 0048 00100140 		.word	1073811456
 2524 004c 00140140 		.word	1073812480
 2525 0050 00040240 		.word	1073873920
 2526 0054 00000240 		.word	1073872896
 2527 0058 00080240 		.word	1073874944
 2528              		.cfi_endproc
 2529              	.LFE157:
 2531              		.section	.text.HAL_SDRAM_MspInit,"ax",%progbits
 2532              		.align	1
 2533              		.global	HAL_SDRAM_MspInit
 2534              		.syntax unified
 2535              		.thumb
 2536              		.thumb_func
 2538              	HAL_SDRAM_MspInit:
 2539              	.LVL140:
 2540              	.LFB159:
1038:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 2541              		.loc 1 1038 52 is_stmt 1 view -0
 2542              		.cfi_startproc
 2543              		@ args = 0, pretend = 0, frame = 0
 2544              		@ frame_needed = 0, uses_anonymous_args = 0
1038:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 2545              		.loc 1 1038 52 is_stmt 0 view .LVU753
 2546 0000 08B5     		push	{r3, lr}
 2547              	.LCFI44:
 2548              		.cfi_def_cfa_offset 8
 2549              		.cfi_offset 3, -8
 2550              		.cfi_offset 14, -4
1042:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspInit 1 */
 2551              		.loc 1 1042 3 is_stmt 1 view .LVU754
 2552 0002 FFF7FEFF 		bl	HAL_FMC_MspInit
 2553              	.LVL141:
1046:Core/Src/stm32f7xx_hal_msp.c **** 
 2554              		.loc 1 1046 1 is_stmt 0 view .LVU755
 2555 0006 08BD     		pop	{r3, pc}
 2556              		.cfi_endproc
 2557              	.LFE159:
 2559              		.section	.text.HAL_SDRAM_MspDeInit,"ax",%progbits
 2560              		.align	1
 2561              		.global	HAL_SDRAM_MspDeInit
 2562              		.syntax unified
 2563              		.thumb
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 78


 2564              		.thumb_func
 2566              	HAL_SDRAM_MspDeInit:
 2567              	.LVL142:
 2568              	.LFB161:
1123:Core/Src/stm32f7xx_hal_msp.c **** 
1124:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SDRAM_MspDeInit(SDRAM_HandleTypeDef* hsdram){
 2569              		.loc 1 1124 54 is_stmt 1 view -0
 2570              		.cfi_startproc
 2571              		@ args = 0, pretend = 0, frame = 0
 2572              		@ frame_needed = 0, uses_anonymous_args = 0
 2573              		.loc 1 1124 54 is_stmt 0 view .LVU757
 2574 0000 08B5     		push	{r3, lr}
 2575              	.LCFI45:
 2576              		.cfi_def_cfa_offset 8
 2577              		.cfi_offset 3, -8
 2578              		.cfi_offset 14, -4
1125:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspDeInit 0 */
1126:Core/Src/stm32f7xx_hal_msp.c **** 
1127:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDRAM_MspDeInit 0 */
1128:Core/Src/stm32f7xx_hal_msp.c ****   HAL_FMC_MspDeInit();
 2579              		.loc 1 1128 3 is_stmt 1 view .LVU758
 2580 0002 FFF7FEFF 		bl	HAL_FMC_MspDeInit
 2581              	.LVL143:
1129:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspDeInit 1 */
1130:Core/Src/stm32f7xx_hal_msp.c **** 
1131:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDRAM_MspDeInit 1 */
1132:Core/Src/stm32f7xx_hal_msp.c **** }
 2582              		.loc 1 1132 1 is_stmt 0 view .LVU759
 2583 0006 08BD     		pop	{r3, pc}
 2584              		.cfi_endproc
 2585              	.LFE161:
 2587              		.section	.bss.FMC_DeInitialized,"aw",%nobits
 2588              		.align	2
 2589              		.set	.LANCHOR1,. + 0
 2592              	FMC_DeInitialized:
 2593 0000 00000000 		.space	4
 2594              		.section	.bss.FMC_Initialized,"aw",%nobits
 2595              		.align	2
 2596              		.set	.LANCHOR0,. + 0
 2599              	FMC_Initialized:
 2600 0000 00000000 		.space	4
 2601              		.text
 2602              	.Letext0:
 2603              		.file 2 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 2604              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 2605              		.file 4 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 2606              		.file 5 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 2607              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 2608              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 2609              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 2610              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_crc.h"
 2611              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma2d.h"
 2612              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_fmc.h"
 2613              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sdram.h"
 2614              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c.h"
 2615              		.file 14 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_ltdc.h"
 2616              		.file 15 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_qspi.h"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 79


 2617              		.file 16 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_sdmmc.h"
 2618              		.file 17 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sd.h"
 2619              		.file 18 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_spi.h"
 2620              		.file 19 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_uart.h"
 2621              		.file 20 "Core/Inc/main.h"
 2622              		.file 21 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h"
 2623              		.file 22 "<built-in>"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 80


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f7xx_hal_msp.c
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:20     .text.HAL_FMC_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:25     .text.HAL_FMC_MspInit:00000000 HAL_FMC_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:221    .text.HAL_FMC_MspInit:000000bc $d
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:233    .text.HAL_FMC_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:238    .text.HAL_FMC_MspDeInit:00000000 HAL_FMC_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:303    .text.HAL_FMC_MspDeInit:00000054 $d
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:315    .text.HAL_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:321    .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:380    .text.HAL_MspInit:0000003c $d
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:385    .text.HAL_CRC_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:391    .text.HAL_CRC_MspInit:00000000 HAL_CRC_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:437    .text.HAL_CRC_MspInit:00000028 $d
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:442    .text.HAL_CRC_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:448    .text.HAL_CRC_MspDeInit:00000000 HAL_CRC_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:477    .text.HAL_CRC_MspDeInit:00000018 $d
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:483    .text.HAL_DMA2D_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:489    .text.HAL_DMA2D_MspInit:00000000 HAL_DMA2D_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:550    .text.HAL_DMA2D_MspInit:0000003c $d
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:555    .text.HAL_DMA2D_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:561    .text.HAL_DMA2D_MspDeInit:00000000 HAL_DMA2D_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:603    .text.HAL_DMA2D_MspDeInit:00000020 $d
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:609    .text.HAL_I2C_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:615    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:834    .text.HAL_I2C_MspInit:000000e0 $d
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:843    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:849    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:924    .text.HAL_I2C_MspDeInit:00000058 $d
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:932    .text.HAL_LTDC_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:938    .text.HAL_LTDC_MspInit:00000000 HAL_LTDC_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:1197   .text.HAL_LTDC_MspInit:0000010c $d
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:1207   .text.HAL_LTDC_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:1213   .text.HAL_LTDC_MspDeInit:00000000 HAL_LTDC_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:1280   .text.HAL_LTDC_MspDeInit:0000004c $d
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:1291   .text.HAL_QSPI_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:1297   .text.HAL_QSPI_MspInit:00000000 HAL_QSPI_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:1501   .text.HAL_QSPI_MspInit:000000d0 $d
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:1510   .text.HAL_QSPI_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:1516   .text.HAL_QSPI_MspDeInit:00000000 HAL_QSPI_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:1569   .text.HAL_QSPI_MspDeInit:00000034 $d
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:1578   .text.HAL_SD_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:1584   .text.HAL_SD_MspInit:00000000 HAL_SD_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:1882   .text.HAL_SD_MspInit:00000150 $d
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:1893   .text.HAL_SD_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:1899   .text.HAL_SD_MspDeInit:00000000 HAL_SD_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:1958   .text.HAL_SD_MspDeInit:00000040 $d
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:1966   .text.HAL_SPI_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:1972   .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:2110   .text.HAL_SPI_MspInit:00000084 $d
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:2117   .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:2123   .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:2171   .text.HAL_SPI_MspDeInit:0000002c $d
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:2179   .text.HAL_UART_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:2185   .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:2439   .text.HAL_UART_MspInit:00000104 $d
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:2449   .text.HAL_UART_MspDeInit:00000000 $t
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s 			page 81


C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:2455   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:2523   .text.HAL_UART_MspDeInit:00000048 $d
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:2532   .text.HAL_SDRAM_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:2538   .text.HAL_SDRAM_MspInit:00000000 HAL_SDRAM_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:2560   .text.HAL_SDRAM_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:2566   .text.HAL_SDRAM_MspDeInit:00000000 HAL_SDRAM_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:2588   .bss.FMC_DeInitialized:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:2592   .bss.FMC_DeInitialized:00000000 FMC_DeInitialized
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:2595   .bss.FMC_Initialized:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccaO1ikg.s:2599   .bss.FMC_Initialized:00000000 FMC_Initialized

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_DMA_Init
hdma_sdmmc1_rx
hdma_sdmmc1_tx
HAL_DMA_DeInit
