INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/silly_test/silly_test.srcs/sim_1/new/silly.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'silly'
