{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499178454283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499178454285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 04 10:27:33 2017 " "Processing started: Tue Jul 04 10:27:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499178454285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499178454285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processorUnit -c processorUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off processorUnit -c processorUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499178454285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1499178455133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDecoder " "Found entity 1: SevenSegmentDecoder" {  } { { "SevenSegmentDecoder.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/SevenSegmentDecoder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499178464307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499178464307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcode_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file microcode_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcode_rom " "Found entity 1: microcode_rom" {  } { { "microcode_rom.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/microcode_rom.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499178464310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499178464310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER " "Found entity 1: SHIFTER" {  } { { "SHIFTER.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/SHIFTER.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499178464313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499178464313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGFILE " "Found entity 1: REGFILE" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/REGFILE.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499178464316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499178464316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499178464319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499178464319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processorunit.v 1 1 " "Found 1 design units, including 1 entities, in source file processorunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 processorUnit " "Found entity 1: processorUnit" {  } { { "processorUnit.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/processorUnit.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499178464323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499178464323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dselo DSELo CPU.v(24) " "Verilog HDL Declaration information at CPU.v(24): object \"dselo\" differs only in case from object \"DSELo\" in the same scope" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499178464326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Z z CPU.v(60) " "Verilog HDL Declaration information at CPU.v(60): object \"Z\" differs only in case from object \"z\" in the same scope" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499178464326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S s CPU.v(60) " "Verilog HDL Declaration information at CPU.v(60): object \"S\" differs only in case from object \"s\" in the same scope" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499178464326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c CPU.v(60) " "Verilog HDL Declaration information at CPU.v(60): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499178464326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "V v CPU.v(60) " "Verilog HDL Declaration information at CPU.v(60): object \"V\" differs only in case from object \"v\" in the same scope" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1499178464326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499178464327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499178464327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carmux1mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file carmux1mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 carMux1Mux2 " "Found entity 1: carMux1Mux2" {  } { { "carMux1Mux2.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/carMux1Mux2.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499178464330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499178464330 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "led unpacked CPU.v(56) " "Verilog HDL Port Declaration warning at CPU.v(56): port declaration for \"led\" declares unpacked dimensions but the data type declaration does not" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 56 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Quartus II" 0 -1 1499178464331 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "led CPU.v(26) " "HDL info at CPU.v(26): see declaration for object \"led\"" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 26 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178464332 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "led packed CPU.v(56) " "Verilog HDL Port Declaration warning at CPU.v(56): data type declaration for \"led\" declares packed dimensions but the port declaration declaration does not" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 56 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1499178464332 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499178464386 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MISC CPU.v(42) " "Verilog HDL or VHDL warning at CPU.v(42): object \"MISC\" assigned a value but never read" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1499178464389 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HSEL CPU.v(164) " "Verilog HDL Always Construct warning at CPU.v(164): variable \"HSEL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464389 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CO CPU.v(167) " "Verilog HDL Always Construct warning at CPU.v(167): variable \"CO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464389 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s CPU.v(168) " "Verilog HDL Always Construct warning at CPU.v(168): variable \"s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464389 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z CPU.v(169) " "Verilog HDL Always Construct warning at CPU.v(169): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464389 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v CPU.v(170) " "Verilog HDL Always Construct warning at CPU.v(170): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464389 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CO CPU.v(173) " "Verilog HDL Always Construct warning at CPU.v(173): variable \"CO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464390 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s CPU.v(174) " "Verilog HDL Always Construct warning at CPU.v(174): variable \"s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464390 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z CPU.v(175) " "Verilog HDL Always Construct warning at CPU.v(175): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464390 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v CPU.v(176) " "Verilog HDL Always Construct warning at CPU.v(176): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464390 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c CPU.v(179) " "Verilog HDL Always Construct warning at CPU.v(179): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464390 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s CPU.v(180) " "Verilog HDL Always Construct warning at CPU.v(180): variable \"s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464390 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z CPU.v(181) " "Verilog HDL Always Construct warning at CPU.v(181): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464390 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v CPU.v(182) " "Verilog HDL Always Construct warning at CPU.v(182): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464390 "|CPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DEBUG\[5..0\] CPU.v(23) " "Output port \"DEBUG\[5..0\]\" at CPU.v(23) has no driver" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499178464391 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcode_rom microcode_rom:microcode_rom_inst " "Elaborating entity \"microcode_rom\" for hierarchy \"microcode_rom:microcode_rom_inst\"" {  } { { "CPU.v" "microcode_rom_inst" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499178464391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processorUnit processorUnit:processorUnit_inst " "Elaborating entity \"processorUnit\" for hierarchy \"processorUnit:processorUnit_inst\"" {  } { { "CPU.v" "processorUnit_inst" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499178464394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFILE processorUnit:processorUnit_inst\|REGFILE:regfile1 " "Elaborating entity \"REGFILE\" for hierarchy \"processorUnit:processorUnit_inst\|REGFILE:regfile1\"" {  } { { "processorUnit.v" "regfile1" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/processorUnit.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499178464396 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN REGFILE.v(51) " "Verilog HDL Always Construct warning at REGFILE.v(51): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/REGFILE.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464399 "|CPU|processorUnit:processorUnit_inst|REGFILE:regfile1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg1 REGFILE.v(52) " "Verilog HDL Always Construct warning at REGFILE.v(52): variable \"reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/REGFILE.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464399 "|CPU|processorUnit:processorUnit_inst|REGFILE:regfile1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg2 REGFILE.v(53) " "Verilog HDL Always Construct warning at REGFILE.v(53): variable \"reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/REGFILE.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464399 "|CPU|processorUnit:processorUnit_inst|REGFILE:regfile1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg3 REGFILE.v(54) " "Verilog HDL Always Construct warning at REGFILE.v(54): variable \"reg3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/REGFILE.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464399 "|CPU|processorUnit:processorUnit_inst|REGFILE:regfile1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg4 REGFILE.v(55) " "Verilog HDL Always Construct warning at REGFILE.v(55): variable \"reg4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/REGFILE.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464399 "|CPU|processorUnit:processorUnit_inst|REGFILE:regfile1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg5 REGFILE.v(56) " "Verilog HDL Always Construct warning at REGFILE.v(56): variable \"reg5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/REGFILE.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464399 "|CPU|processorUnit:processorUnit_inst|REGFILE:regfile1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg6 REGFILE.v(57) " "Verilog HDL Always Construct warning at REGFILE.v(57): variable \"reg6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/REGFILE.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464400 "|CPU|processorUnit:processorUnit_inst|REGFILE:regfile1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg7 REGFILE.v(58) " "Verilog HDL Always Construct warning at REGFILE.v(58): variable \"reg7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/REGFILE.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464400 "|CPU|processorUnit:processorUnit_inst|REGFILE:regfile1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN REGFILE.v(65) " "Verilog HDL Always Construct warning at REGFILE.v(65): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/REGFILE.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464400 "|CPU|processorUnit:processorUnit_inst|REGFILE:regfile1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg1 REGFILE.v(66) " "Verilog HDL Always Construct warning at REGFILE.v(66): variable \"reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/REGFILE.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464400 "|CPU|processorUnit:processorUnit_inst|REGFILE:regfile1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg2 REGFILE.v(67) " "Verilog HDL Always Construct warning at REGFILE.v(67): variable \"reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/REGFILE.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464400 "|CPU|processorUnit:processorUnit_inst|REGFILE:regfile1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg3 REGFILE.v(68) " "Verilog HDL Always Construct warning at REGFILE.v(68): variable \"reg3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/REGFILE.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464400 "|CPU|processorUnit:processorUnit_inst|REGFILE:regfile1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg4 REGFILE.v(69) " "Verilog HDL Always Construct warning at REGFILE.v(69): variable \"reg4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/REGFILE.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464400 "|CPU|processorUnit:processorUnit_inst|REGFILE:regfile1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg5 REGFILE.v(70) " "Verilog HDL Always Construct warning at REGFILE.v(70): variable \"reg5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/REGFILE.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464400 "|CPU|processorUnit:processorUnit_inst|REGFILE:regfile1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg6 REGFILE.v(71) " "Verilog HDL Always Construct warning at REGFILE.v(71): variable \"reg6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/REGFILE.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464400 "|CPU|processorUnit:processorUnit_inst|REGFILE:regfile1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg7 REGFILE.v(72) " "Verilog HDL Always Construct warning at REGFILE.v(72): variable \"reg7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/REGFILE.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499178464400 "|CPU|processorUnit:processorUnit_inst|REGFILE:regfile1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU processorUnit:processorUnit_inst\|ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"processorUnit:processorUnit_inst\|ALU:alu1\"" {  } { { "processorUnit.v" "alu1" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/processorUnit.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499178464401 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.v(38) " "Verilog HDL assignment warning at ALU.v(38): truncated value with size 32 to match size of target (8)" {  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499178464404 "|CPU|processorUnit:processorUnit_inst|ALU:alu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.v(47) " "Verilog HDL assignment warning at ALU.v(47): truncated value with size 32 to match size of target (8)" {  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499178464404 "|CPU|processorUnit:processorUnit_inst|ALU:alu1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(35) " "Verilog HDL Case Statement warning at ALU.v(35): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1499178464404 "|CPU|processorUnit:processorUnit_inst|ALU:alu1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "accumulator ALU.v(32) " "Verilog HDL Always Construct warning at ALU.v(32): inferring latch(es) for variable \"accumulator\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1499178464404 "|CPU|processorUnit:processorUnit_inst|ALU:alu1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluadd ALU.v(32) " "Verilog HDL Always Construct warning at ALU.v(32): inferring latch(es) for variable \"aluadd\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1499178464404 "|CPU|processorUnit:processorUnit_inst|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluadd\[8\] ALU.v(32) " "Inferred latch for \"aluadd\[8\]\" at ALU.v(32)" {  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499178464404 "|CPU|processorUnit:processorUnit_inst|ALU:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTER processorUnit:processorUnit_inst\|SHIFTER:shifter1 " "Elaborating entity \"SHIFTER\" for hierarchy \"processorUnit:processorUnit_inst\|SHIFTER:shifter1\"" {  } { { "processorUnit.v" "shifter1" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/processorUnit.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499178464405 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RCinput SHIFTER.v(31) " "Verilog HDL Always Construct warning at SHIFTER.v(31): inferring latch(es) for variable \"RCinput\", which holds its previous value in one or more paths through the always construct" {  } { { "SHIFTER.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/SHIFTER.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1499178464407 "|CPU|processorUnit:processorUnit_inst|SHIFTER:shifter1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f0Temp SHIFTER.v(31) " "Verilog HDL Always Construct warning at SHIFTER.v(31): inferring latch(es) for variable \"f0Temp\", which holds its previous value in one or more paths through the always construct" {  } { { "SHIFTER.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/SHIFTER.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1499178464407 "|CPU|processorUnit:processorUnit_inst|SHIFTER:shifter1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RCoutput SHIFTER.v(31) " "Verilog HDL Always Construct warning at SHIFTER.v(31): inferring latch(es) for variable \"RCoutput\", which holds its previous value in one or more paths through the always construct" {  } { { "SHIFTER.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/SHIFTER.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1499178464407 "|CPU|processorUnit:processorUnit_inst|SHIFTER:shifter1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CO SHIFTER.v(31) " "Verilog HDL Always Construct warning at SHIFTER.v(31): inferring latch(es) for variable \"CO\", which holds its previous value in one or more paths through the always construct" {  } { { "SHIFTER.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/SHIFTER.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1499178464407 "|CPU|processorUnit:processorUnit_inst|SHIFTER:shifter1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MSBtemp SHIFTER.v(31) " "Verilog HDL Always Construct warning at SHIFTER.v(31): inferring latch(es) for variable \"MSBtemp\", which holds its previous value in one or more paths through the always construct" {  } { { "SHIFTER.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/SHIFTER.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1499178464407 "|CPU|processorUnit:processorUnit_inst|SHIFTER:shifter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CO SHIFTER.v(31) " "Inferred latch for \"CO\" at SHIFTER.v(31)" {  } { { "SHIFTER.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/SHIFTER.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499178464407 "|CPU|processorUnit:processorUnit_inst|SHIFTER:shifter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carMux1Mux2 carMux1Mux2:carMux1Mux2_inst " "Elaborating entity \"carMux1Mux2\" for hierarchy \"carMux1Mux2:carMux1Mux2_inst\"" {  } { { "CPU.v" "carMux1Mux2_inst" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499178464408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 carMux1Mux2.v(56) " "Verilog HDL assignment warning at carMux1Mux2.v(56): truncated value with size 32 to match size of target (8)" {  } { { "carMux1Mux2.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/carMux1Mux2.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499178464410 "|CPU|carMux1Mux2:carMux1Mux2_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDecoder SevenSegmentDecoder:SevenSegmentDecoder_inst1 " "Elaborating entity \"SevenSegmentDecoder\" for hierarchy \"SevenSegmentDecoder:SevenSegmentDecoder_inst1\"" {  } { { "CPU.v" "SevenSegmentDecoder_inst1" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499178464411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processorUnit:processorUnit_inst\|ALU:alu1\|aluadd\[8\] " "Latch processorUnit:processorUnit_inst\|ALU:alu1\|aluadd\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA carMux1Mux2:carMux1Mux2_inst\|CAR\[7\] " "Ports D and ENA on the latch are fed by the same signal carMux1Mux2:carMux1Mux2_inst\|CAR\[7\]" {  } { { "carMux1Mux2.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/carMux1Mux2.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1499178465188 ""}  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1499178465188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processorUnit:processorUnit_inst\|SHIFTER:shifter1\|CO " "Latch processorUnit:processorUnit_inst\|SHIFTER:shifter1\|CO has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA carMux1Mux2:carMux1Mux2_inst\|CAR\[5\] " "Ports D and ENA on the latch are fed by the same signal carMux1Mux2:carMux1Mux2_inst\|CAR\[5\]" {  } { { "carMux1Mux2.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/carMux1Mux2.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1499178465189 ""}  } { { "SHIFTER.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/SHIFTER.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1499178465189 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG\[0\] GND " "Pin \"DEBUG\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499178465418 "|CPU|DEBUG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG\[1\] GND " "Pin \"DEBUG\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499178465418 "|CPU|DEBUG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG\[2\] GND " "Pin \"DEBUG\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499178465418 "|CPU|DEBUG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG\[3\] GND " "Pin \"DEBUG\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499178465418 "|CPU|DEBUG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG\[4\] GND " "Pin \"DEBUG\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499178465418 "|CPU|DEBUG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG\[5\] GND " "Pin \"DEBUG\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499178465418 "|CPU|DEBUG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[0\] VCC " "Pin \"temp\[0\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499178465418 "|CPU|temp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[1\] VCC " "Pin \"temp\[1\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499178465418 "|CPU|temp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[2\] VCC " "Pin \"temp\[2\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499178465418 "|CPU|temp[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499178465418 "|CPU|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499178465418 "|CPU|led[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1499178465418 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1499178465532 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/semester 4/Reconfig Systems/ProcessorUnit/output_files/processorUnit.map.smsg " "Generated suppressed messages file G:/semester 4/Reconfig Systems/ProcessorUnit/output_files/processorUnit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1499178465989 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499178466367 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178466367 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "289 " "Implemented 289 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499178466482 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499178466482 ""} { "Info" "ICUT_CUT_TM_LCELLS" "222 " "Implemented 222 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1499178466482 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499178466482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "740 " "Peak virtual memory: 740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499178466547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 04 10:27:46 2017 " "Processing ended: Tue Jul 04 10:27:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499178466547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499178466547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499178466547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499178466547 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499178469223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499178469225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 04 10:27:48 2017 " "Processing started: Tue Jul 04 10:27:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499178469225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1499178469225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processorUnit -c processorUnit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processorUnit -c processorUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1499178469225 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1499178469407 ""}
{ "Info" "0" "" "Project  = processorUnit" {  } {  } 0 0 "Project  = processorUnit" 0 0 "Fitter" 0 0 1499178469408 ""}
{ "Info" "0" "" "Revision = processorUnit" {  } {  } 0 0 "Revision = processorUnit" 0 0 "Fitter" 0 0 1499178469408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1499178469614 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processorUnit 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"processorUnit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1499178469928 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1499178469993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1499178469993 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1499178470474 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1499178470726 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 67 " "No exact pin location assignment(s) for 6 pins of 67 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1499178471003 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1499178483152 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "auto-promoted clock driver CLK~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for auto-promoted clock driver CLK~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad CLK PIN_AA14 " "Refclk input I/O pad CLK is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Quartus II" 0 -1 1499178483263 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Quartus II" 0 -1 1499178483263 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1499178483263 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 32 global CLKCTRL_G6 " "CLK~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1499178483264 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1499178483264 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1499178483264 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499178483351 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1499178483355 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1499178483356 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1499178483357 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1499178483358 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1499178483358 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1499178483358 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1499178483358 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1499178483359 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1499178483359 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499178483437 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1499178489824 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processorUnit.sdc " "Synopsys Design Constraints File file not found: 'processorUnit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1499178489825 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1499178489825 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux1~2\|combout " "Node \"processorUnit_inst\|alu1\|Mux1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489828 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux1~2\|datac " "Node \"processorUnit_inst\|alu1\|Mux1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489828 ""}  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1499178489828 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux2~2\|combout " "Node \"processorUnit_inst\|alu1\|Mux2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489829 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux2~2\|datac " "Node \"processorUnit_inst\|alu1\|Mux2~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489829 ""}  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1499178489829 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux3~2\|combout " "Node \"processorUnit_inst\|alu1\|Mux3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489830 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux3~2\|datac " "Node \"processorUnit_inst\|alu1\|Mux3~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489830 ""}  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1499178489830 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux4~2\|combout " "Node \"processorUnit_inst\|alu1\|Mux4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489831 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux4~2\|datac " "Node \"processorUnit_inst\|alu1\|Mux4~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489831 ""}  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1499178489831 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux5~2\|combout " "Node \"processorUnit_inst\|alu1\|Mux5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489831 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux5~2\|datac " "Node \"processorUnit_inst\|alu1\|Mux5~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489831 ""}  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1499178489831 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux6~2\|combout " "Node \"processorUnit_inst\|alu1\|Mux6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489831 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux6~2\|datac " "Node \"processorUnit_inst\|alu1\|Mux6~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489831 ""}  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1499178489831 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux7~3\|combout " "Node \"processorUnit_inst\|alu1\|Mux7~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489832 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux7~0\|datac " "Node \"processorUnit_inst\|alu1\|Mux7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489832 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux7~0\|combout " "Node \"processorUnit_inst\|alu1\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489832 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux7~3\|dataa " "Node \"processorUnit_inst\|alu1\|Mux7~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489832 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux7~3\|datab " "Node \"processorUnit_inst\|alu1\|Mux7~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489832 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux7~1\|datab " "Node \"processorUnit_inst\|alu1\|Mux7~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489832 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux7~1\|combout " "Node \"processorUnit_inst\|alu1\|Mux7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489832 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux7~3\|datac " "Node \"processorUnit_inst\|alu1\|Mux7~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489832 ""}  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1499178489832 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux0~4\|combout " "Node \"processorUnit_inst\|alu1\|Mux0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489833 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux0~4\|datac " "Node \"processorUnit_inst\|alu1\|Mux0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178489833 ""}  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1499178489833 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~0  from: datab  to: combout " "Cell: WideNor0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178489835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~0  from: datac  to: combout " "Cell: WideNor0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178489835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microcode_rom_inst\|WideOr12~0  from: dataf  to: combout " "Cell: microcode_rom_inst\|WideOr12~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178489835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microcode_rom_inst\|WideOr8~0  from: datae  to: combout " "Cell: microcode_rom_inst\|WideOr8~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178489835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processorUnit_inst\|alu1\|WideNor0  from: dataa  to: combout " "Cell: processorUnit_inst\|alu1\|WideNor0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178489835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processorUnit_inst\|alu1\|WideNor0  from: datab  to: combout " "Cell: processorUnit_inst\|alu1\|WideNor0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178489835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processorUnit_inst\|alu1\|WideNor0  from: datac  to: combout " "Cell: processorUnit_inst\|alu1\|WideNor0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178489835 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1499178489835 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1499178489838 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1499178489838 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1499178489839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1499178489846 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1499178490000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499178490728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1499178491587 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1499178492707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499178492707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1499178494782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "G:/semester 4/Reconfig Systems/ProcessorUnit/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1499178500621 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1499178500621 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1499178512013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499178518854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1499178518854 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1499178518854 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.07 " "Total time spent on timing analysis during the Fitter is 1.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1499178521025 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1499178521235 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1499178521929 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1499178522104 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1499178522793 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499178526941 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/semester 4/Reconfig Systems/ProcessorUnit/output_files/processorUnit.fit.smsg " "Generated suppressed messages file G:/semester 4/Reconfig Systems/ProcessorUnit/output_files/processorUnit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1499178527435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2444 " "Peak virtual memory: 2444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499178528511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 04 10:28:48 2017 " "Processing ended: Tue Jul 04 10:28:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499178528511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499178528511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499178528511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1499178528511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1499178531508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499178531510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 04 10:28:51 2017 " "Processing started: Tue Jul 04 10:28:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499178531510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1499178531510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processorUnit -c processorUnit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processorUnit -c processorUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1499178531510 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1499178539371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "736 " "Peak virtual memory: 736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499178542939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 04 10:29:02 2017 " "Processing ended: Tue Jul 04 10:29:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499178542939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499178542939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499178542939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1499178542939 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1499178543686 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1499178545522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499178545524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 04 10:29:04 2017 " "Processing started: Tue Jul 04 10:29:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499178545524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499178545524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processorUnit -c processorUnit " "Command: quartus_sta processorUnit -c processorUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499178545524 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1499178545708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1499178546763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1499178546816 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1499178546816 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1499178547967 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processorUnit.sdc " "Synopsys Design Constraints File file not found: 'processorUnit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1499178548178 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1499178548178 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548180 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name carMux1Mux2:carMux1Mux2_inst\|CAR\[0\] carMux1Mux2:carMux1Mux2_inst\|CAR\[0\] " "create_clock -period 1.000 -name carMux1Mux2:carMux1Mux2_inst\|CAR\[0\] carMux1Mux2:carMux1Mux2_inst\|CAR\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548180 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548180 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux6~2\|combout " "Node \"processorUnit_inst\|alu1\|Mux6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548181 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux6~2\|datad " "Node \"processorUnit_inst\|alu1\|Mux6~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548181 ""}  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1499178548181 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux5~2\|combout " "Node \"processorUnit_inst\|alu1\|Mux5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548183 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux5~2\|datad " "Node \"processorUnit_inst\|alu1\|Mux5~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548183 ""}  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1499178548183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux4~2\|combout " "Node \"processorUnit_inst\|alu1\|Mux4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548183 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux4~2\|dataa " "Node \"processorUnit_inst\|alu1\|Mux4~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548183 ""}  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1499178548183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux3~2\|combout " "Node \"processorUnit_inst\|alu1\|Mux3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548184 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux3~2\|dataa " "Node \"processorUnit_inst\|alu1\|Mux3~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548184 ""}  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1499178548184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux2~2\|combout " "Node \"processorUnit_inst\|alu1\|Mux2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548184 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux2~2\|datac " "Node \"processorUnit_inst\|alu1\|Mux2~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548184 ""}  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1499178548184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux0~4\|combout " "Node \"processorUnit_inst\|alu1\|Mux0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548184 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux0~4\|datae " "Node \"processorUnit_inst\|alu1\|Mux0~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548184 ""}  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1499178548184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux1~2\|combout " "Node \"processorUnit_inst\|alu1\|Mux1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548185 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux1~2\|datae " "Node \"processorUnit_inst\|alu1\|Mux1~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548185 ""}  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1499178548185 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux7~3\|combout " "Node \"processorUnit_inst\|alu1\|Mux7~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548186 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux7~0\|datab " "Node \"processorUnit_inst\|alu1\|Mux7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548186 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux7~0\|combout " "Node \"processorUnit_inst\|alu1\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548186 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux7~3\|dataa " "Node \"processorUnit_inst\|alu1\|Mux7~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548186 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux7~3\|datab " "Node \"processorUnit_inst\|alu1\|Mux7~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548186 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux7~1\|datad " "Node \"processorUnit_inst\|alu1\|Mux7~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548186 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux7~1\|combout " "Node \"processorUnit_inst\|alu1\|Mux7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548186 ""} { "Warning" "WSTA_SCC_NODE" "processorUnit_inst\|alu1\|Mux7~3\|datad " "Node \"processorUnit_inst\|alu1\|Mux7~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499178548186 ""}  } { { "ALU.v" "" { Text "G:/semester 4/Reconfig Systems/ProcessorUnit/ALU.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1499178548186 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~0  from: datac  to: combout " "Cell: WideNor0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~0  from: datad  to: combout " "Cell: WideNor0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microcode_rom_inst\|WideOr12~0  from: datac  to: combout " "Cell: microcode_rom_inst\|WideOr12~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microcode_rom_inst\|WideOr8~0  from: dataf  to: combout " "Cell: microcode_rom_inst\|WideOr8~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processorUnit_inst\|alu1\|WideNor0  from: dataa  to: combout " "Cell: processorUnit_inst\|alu1\|WideNor0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processorUnit_inst\|alu1\|WideNor0  from: datad  to: combout " "Cell: processorUnit_inst\|alu1\|WideNor0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processorUnit_inst\|alu1\|WideNor0  from: dataf  to: combout " "Cell: processorUnit_inst\|alu1\|WideNor0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548188 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1499178548188 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1499178548189 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548190 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1499178548191 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1499178548222 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1499178548264 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1499178548264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.916 " "Worst-case setup slack is -14.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.916             -28.319 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\]  " "  -14.916             -28.319 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.828            -266.200 CLK  " "  -11.828            -266.200 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499178548272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.067 " "Worst-case hold slack is -7.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.067            -195.649 CLK  " "   -7.067            -195.649 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.770              -1.214 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\]  " "   -0.770              -1.214 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499178548285 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499178548319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499178548328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.701 " "Worst-case minimum pulse width slack is -0.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.701              -3.326 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\]  " "   -0.701              -3.326 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -22.814 CLK  " "   -0.394             -22.814 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178548337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499178548337 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1499178548423 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1499178548489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1499178549825 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~0  from: datac  to: combout " "Cell: WideNor0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178549935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~0  from: datad  to: combout " "Cell: WideNor0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178549935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microcode_rom_inst\|WideOr12~0  from: datac  to: combout " "Cell: microcode_rom_inst\|WideOr12~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178549935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microcode_rom_inst\|WideOr8~0  from: dataf  to: combout " "Cell: microcode_rom_inst\|WideOr8~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178549935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processorUnit_inst\|alu1\|WideNor0  from: dataa  to: combout " "Cell: processorUnit_inst\|alu1\|WideNor0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178549935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processorUnit_inst\|alu1\|WideNor0  from: datad  to: combout " "Cell: processorUnit_inst\|alu1\|WideNor0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178549935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processorUnit_inst\|alu1\|WideNor0  from: dataf  to: combout " "Cell: processorUnit_inst\|alu1\|WideNor0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178549935 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1499178549935 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1499178549936 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1499178549959 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1499178549959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.754 " "Worst-case setup slack is -14.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178549972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178549972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.754             -28.221 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\]  " "  -14.754             -28.221 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178549972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.483            -259.960 CLK  " "  -11.483            -259.960 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178549972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499178549972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.946 " "Worst-case hold slack is -6.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178549990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178549990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.946            -194.495 CLK  " "   -6.946            -194.495 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178549990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.745              -1.199 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\]  " "   -0.745              -1.199 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178549990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499178549990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499178550003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499178550016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.706 " "Worst-case minimum pulse width slack is -0.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178550028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178550028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.706              -3.760 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\]  " "   -0.706              -3.760 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178550028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -20.671 CLK  " "   -0.394             -20.671 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178550028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499178550028 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1499178550090 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1499178550307 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1499178551521 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~0  from: datac  to: combout " "Cell: WideNor0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178551648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~0  from: datad  to: combout " "Cell: WideNor0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178551648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microcode_rom_inst\|WideOr12~0  from: datac  to: combout " "Cell: microcode_rom_inst\|WideOr12~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178551648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microcode_rom_inst\|WideOr8~0  from: dataf  to: combout " "Cell: microcode_rom_inst\|WideOr8~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178551648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processorUnit_inst\|alu1\|WideNor0  from: dataa  to: combout " "Cell: processorUnit_inst\|alu1\|WideNor0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178551648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processorUnit_inst\|alu1\|WideNor0  from: datad  to: combout " "Cell: processorUnit_inst\|alu1\|WideNor0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178551648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processorUnit_inst\|alu1\|WideNor0  from: dataf  to: combout " "Cell: processorUnit_inst\|alu1\|WideNor0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178551648 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1499178551648 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1499178551649 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1499178551654 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1499178551654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.489 " "Worst-case setup slack is -8.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178551686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178551686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.489             -16.167 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\]  " "   -8.489             -16.167 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178551686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.334            -157.928 CLK  " "   -7.334            -157.928 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178551686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499178551686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.943 " "Worst-case hold slack is -3.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178551709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178551709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.943            -108.320 CLK  " "   -3.943            -108.320 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178551709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.463              -0.722 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\]  " "   -0.463              -0.722 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178551709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499178551709 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499178551731 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499178551753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.346 " "Worst-case minimum pulse width slack is -0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178551771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178551771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.346             -11.196 CLK  " "   -0.346             -11.196 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178551771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.227              -0.545 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\]  " "   -0.227              -0.545 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178551771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499178551771 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1499178551840 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~0  from: datac  to: combout " "Cell: WideNor0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178552551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~0  from: datad  to: combout " "Cell: WideNor0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178552551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microcode_rom_inst\|WideOr12~0  from: datac  to: combout " "Cell: microcode_rom_inst\|WideOr12~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178552551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microcode_rom_inst\|WideOr8~0  from: dataf  to: combout " "Cell: microcode_rom_inst\|WideOr8~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178552551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processorUnit_inst\|alu1\|WideNor0  from: dataa  to: combout " "Cell: processorUnit_inst\|alu1\|WideNor0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178552551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processorUnit_inst\|alu1\|WideNor0  from: datad  to: combout " "Cell: processorUnit_inst\|alu1\|WideNor0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178552551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processorUnit_inst\|alu1\|WideNor0  from: dataf  to: combout " "Cell: processorUnit_inst\|alu1\|WideNor0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499178552551 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1499178552551 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1499178552552 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1499178552557 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1499178552557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.939 " "Worst-case setup slack is -7.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178552595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178552595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.939             -15.102 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\]  " "   -7.939             -15.102 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178552595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.397            -137.505 CLK  " "   -6.397            -137.505 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178552595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499178552595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.848 " "Worst-case hold slack is -3.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178552628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178552628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.848            -107.638 CLK  " "   -3.848            -107.638 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178552628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.376              -0.601 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\]  " "   -0.376              -0.601 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178552628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499178552628 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499178552647 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499178552668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.320 " "Worst-case minimum pulse width slack is -0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178552687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178552687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.320             -10.380 CLK  " "   -0.320             -10.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178552687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.155              -0.354 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\]  " "   -0.155              -0.354 carMux1Mux2:carMux1Mux2_inst\|CAR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499178552687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499178552687 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1499178555188 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1499178555191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1066 " "Peak virtual memory: 1066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499178555473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 04 10:29:15 2017 " "Processing ended: Tue Jul 04 10:29:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499178555473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499178555473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499178555473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499178555473 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499178559472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499178559474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 04 10:29:19 2017 " "Processing started: Tue Jul 04 10:29:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499178559474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499178559474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processorUnit -c processorUnit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processorUnit -c processorUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499178559474 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1499178561034 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processorUnit.vo G:/semester 4/Reconfig Systems/ProcessorUnit/simulation/modelsim/ simulation " "Generated file processorUnit.vo in folder \"G:/semester 4/Reconfig Systems/ProcessorUnit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1499178561342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "658 " "Peak virtual memory: 658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499178561466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 04 10:29:21 2017 " "Processing ended: Tue Jul 04 10:29:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499178561466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499178561466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499178561466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499178561466 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 133 s " "Quartus II Full Compilation was successful. 0 errors, 133 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499178562197 ""}
