{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 14:48:03 2024 " "Info: Processing started: Sun Nov 10 14:48:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pc_reg -c pc_reg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pc_reg -c pc_reg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register pc\[1\] register pc\[9\] 341.65 MHz 2.927 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 341.65 MHz between source register \"pc\[1\]\" and destination register \"pc\[9\]\" (period= 2.927 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.743 ns + Longest register register " "Info: + Longest register to register delay is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc\[1\] 1 REG LCFF_X27_Y14_N29 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y14_N29; Fanout = 5; REG Node = 'pc\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.309 ns) 0.808 ns Add0~6 2 COMB LCCOMB_X30_Y14_N2 2 " "Info: 2: + IC(0.499 ns) + CELL(0.309 ns) = 0.808 ns; Loc. = LCCOMB_X30_Y14_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { pc[1] Add0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.843 ns Add0~10 3 COMB LCCOMB_X30_Y14_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.843 ns; Loc. = LCCOMB_X30_Y14_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.878 ns Add0~14 4 COMB LCCOMB_X30_Y14_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.878 ns; Loc. = LCCOMB_X30_Y14_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.913 ns Add0~18 5 COMB LCCOMB_X30_Y14_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.913 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.948 ns Add0~22 6 COMB LCCOMB_X30_Y14_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.948 ns; Loc. = LCCOMB_X30_Y14_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.983 ns Add0~26 7 COMB LCCOMB_X30_Y14_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.983 ns; Loc. = LCCOMB_X30_Y14_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.079 ns Add0~30 8 COMB LCCOMB_X30_Y14_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 1.079 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.114 ns Add0~34 9 COMB LCCOMB_X30_Y14_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 1.114 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.239 ns Add0~37 10 COMB LCCOMB_X30_Y14_N18 1 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 1.239 ns; Loc. = LCCOMB_X30_Y14_N18; Fanout = 1; COMB Node = 'Add0~37'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~34 Add0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.053 ns) 1.688 ns nextpc~20 11 COMB LCCOMB_X30_Y14_N28 1 " "Info: 11: + IC(0.396 ns) + CELL(0.053 ns) = 1.688 ns; Loc. = LCCOMB_X30_Y14_N28; Fanout = 1; COMB Node = 'nextpc~20'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.449 ns" { Add0~37 nextpc~20 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.053 ns) 2.222 ns nextpc~21 12 COMB LCCOMB_X27_Y14_N2 2 " "Info: 12: + IC(0.481 ns) + CELL(0.053 ns) = 2.222 ns; Loc. = LCCOMB_X27_Y14_N2; Fanout = 2; COMB Node = 'nextpc~21'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { nextpc~20 nextpc~21 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.309 ns) 2.743 ns pc\[9\] 13 REG LCFF_X27_Y14_N1 4 " "Info: 13: + IC(0.212 ns) + CELL(0.309 ns) = 2.743 ns; Loc. = LCFF_X27_Y14_N1; Fanout = 4; REG Node = 'pc\[9\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.521 ns" { nextpc~21 pc[9] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.155 ns ( 42.11 % ) " "Info: Total cell delay = 1.155 ns ( 42.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.588 ns ( 57.89 % ) " "Info: Total interconnect delay = 1.588 ns ( 57.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { pc[1] Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~37 nextpc~20 nextpc~21 pc[9] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { pc[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~37 {} nextpc~20 {} nextpc~21 {} pc[9] {} } { 0.000ns 0.499ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.396ns 0.481ns 0.212ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.125ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.488 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 138 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 138; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns pc\[9\] 3 REG LCFF_X27_Y14_N1 4 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X27_Y14_N1; Fanout = 4; REG Node = 'pc\[9\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clk_in~clkctrl pc[9] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk_in clk_in~clkctrl pc[9] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[9] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.488 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 138 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 138; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns pc\[1\] 3 REG LCFF_X27_Y14_N29 5 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X27_Y14_N29; Fanout = 5; REG Node = 'pc\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clk_in~clkctrl pc[1] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk_in clk_in~clkctrl pc[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[1] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk_in clk_in~clkctrl pc[9] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[9] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk_in clk_in~clkctrl pc[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[1] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { pc[1] Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~37 nextpc~20 nextpc~21 pc[9] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { pc[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~37 {} nextpc~20 {} nextpc~21 {} pc[9] {} } { 0.000ns 0.499ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.396ns 0.481ns 0.212ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.125ns 0.053ns 0.053ns 0.309ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk_in clk_in~clkctrl pc[9] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[9] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk_in clk_in~clkctrl pc[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[1] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pc\[10\] abus_in\[4\] clk_in 7.072 ns register " "Info: tsu for register \"pc\[10\]\" (data pin = \"abus_in\[4\]\", clock pin = \"clk_in\") is 7.072 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.460 ns + Longest pin register " "Info: + Longest pin to register delay is 9.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns abus_in\[4\] 1 PIN PIN_W7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W7; Fanout = 1; PIN Node = 'abus_in\[4\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[4] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.573 ns) + CELL(0.154 ns) 5.564 ns Equal0~0 2 COMB LCCOMB_X37_Y26_N18 12 " "Info: 2: + IC(4.573 ns) + CELL(0.154 ns) = 5.564 ns; Loc. = LCCOMB_X37_Y26_N18; Fanout = 12; COMB Node = 'Equal0~0'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.727 ns" { abus_in[4] Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.346 ns) 7.706 ns nextpc~1 3 COMB LCCOMB_X27_Y14_N6 11 " "Info: 3: + IC(1.796 ns) + CELL(0.346 ns) = 7.706 ns; Loc. = LCCOMB_X27_Y14_N6; Fanout = 11; COMB Node = 'nextpc~1'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { Equal0~0 nextpc~1 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.357 ns) 8.837 ns nextpc~23 4 COMB LCCOMB_X29_Y14_N22 1 " "Info: 4: + IC(0.774 ns) + CELL(0.357 ns) = 8.837 ns; Loc. = LCCOMB_X29_Y14_N22; Fanout = 1; COMB Node = 'nextpc~23'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { nextpc~1 nextpc~23 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.228 ns) 9.305 ns nextpc~24 5 COMB LCCOMB_X29_Y14_N6 2 " "Info: 5: + IC(0.240 ns) + CELL(0.228 ns) = 9.305 ns; Loc. = LCCOMB_X29_Y14_N6; Fanout = 2; COMB Node = 'nextpc~24'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { nextpc~23 nextpc~24 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 9.460 ns pc\[10\] 6 REG LCFF_X29_Y14_N7 4 " "Info: 6: + IC(0.000 ns) + CELL(0.155 ns) = 9.460 ns; Loc. = LCFF_X29_Y14_N7; Fanout = 4; REG Node = 'pc\[10\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { nextpc~24 pc[10] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.077 ns ( 21.96 % ) " "Info: Total cell delay = 2.077 ns ( 21.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.383 ns ( 78.04 % ) " "Info: Total interconnect delay = 7.383 ns ( 78.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.460 ns" { abus_in[4] Equal0~0 nextpc~1 nextpc~23 nextpc~24 pc[10] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.460 ns" { abus_in[4] {} abus_in[4]~combout {} Equal0~0 {} nextpc~1 {} nextpc~23 {} nextpc~24 {} pc[10] {} } { 0.000ns 0.000ns 4.573ns 1.796ns 0.774ns 0.240ns 0.000ns } { 0.000ns 0.837ns 0.154ns 0.346ns 0.357ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.478 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 138 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 138; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns pc\[10\] 3 REG LCFF_X29_Y14_N7 4 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X29_Y14_N7; Fanout = 4; REG Node = 'pc\[10\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clk_in~clkctrl pc[10] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk_in clk_in~clkctrl pc[10] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[10] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.460 ns" { abus_in[4] Equal0~0 nextpc~1 nextpc~23 nextpc~24 pc[10] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.460 ns" { abus_in[4] {} abus_in[4]~combout {} Equal0~0 {} nextpc~1 {} nextpc~23 {} nextpc~24 {} pc[10] {} } { 0.000ns 0.000ns 4.573ns 1.796ns 0.774ns 0.240ns 0.000ns } { 0.000ns 0.837ns 0.154ns 0.346ns 0.357ns 0.228ns 0.155ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk_in clk_in~clkctrl pc[10] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[10] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in nextpc_out\[8\] pc\[1\] 8.650 ns register " "Info: tco from clock \"clk_in\" to destination pin \"nextpc_out\[8\]\" through register \"pc\[1\]\" is 8.650 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.488 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 138 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 138; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns pc\[1\] 3 REG LCFF_X27_Y14_N29 5 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X27_Y14_N29; Fanout = 5; REG Node = 'pc\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clk_in~clkctrl pc[1] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk_in clk_in~clkctrl pc[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[1] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.068 ns + Longest register pin " "Info: + Longest register to pin delay is 6.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc\[1\] 1 REG LCFF_X27_Y14_N29 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y14_N29; Fanout = 5; REG Node = 'pc\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.309 ns) 0.808 ns Add0~6 2 COMB LCCOMB_X30_Y14_N2 2 " "Info: 2: + IC(0.499 ns) + CELL(0.309 ns) = 0.808 ns; Loc. = LCCOMB_X30_Y14_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { pc[1] Add0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.843 ns Add0~10 3 COMB LCCOMB_X30_Y14_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.843 ns; Loc. = LCCOMB_X30_Y14_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.878 ns Add0~14 4 COMB LCCOMB_X30_Y14_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.878 ns; Loc. = LCCOMB_X30_Y14_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.913 ns Add0~18 5 COMB LCCOMB_X30_Y14_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.913 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.948 ns Add0~22 6 COMB LCCOMB_X30_Y14_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.948 ns; Loc. = LCCOMB_X30_Y14_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.983 ns Add0~26 7 COMB LCCOMB_X30_Y14_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.983 ns; Loc. = LCCOMB_X30_Y14_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.079 ns Add0~30 8 COMB LCCOMB_X30_Y14_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 1.079 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.204 ns Add0~33 9 COMB LCCOMB_X30_Y14_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 1.204 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 1; COMB Node = 'Add0~33'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~30 Add0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.053 ns) 1.592 ns nextpc~18 10 COMB LCCOMB_X29_Y14_N8 1 " "Info: 10: + IC(0.335 ns) + CELL(0.053 ns) = 1.592 ns; Loc. = LCCOMB_X29_Y14_N8; Fanout = 1; COMB Node = 'nextpc~18'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.388 ns" { Add0~33 nextpc~18 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.053 ns) 2.173 ns nextpc~19 11 COMB LCCOMB_X27_Y14_N20 2 " "Info: 11: + IC(0.528 ns) + CELL(0.053 ns) = 2.173 ns; Loc. = LCCOMB_X27_Y14_N20; Fanout = 2; COMB Node = 'nextpc~19'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { nextpc~18 nextpc~19 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.943 ns) + CELL(1.952 ns) 6.068 ns nextpc_out\[8\] 12 PIN PIN_V10 0 " "Info: 12: + IC(1.943 ns) + CELL(1.952 ns) = 6.068 ns; Loc. = PIN_V10; Fanout = 0; PIN Node = 'nextpc_out\[8\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.895 ns" { nextpc~19 nextpc_out[8] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.763 ns ( 45.53 % ) " "Info: Total cell delay = 2.763 ns ( 45.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.305 ns ( 54.47 % ) " "Info: Total interconnect delay = 3.305 ns ( 54.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.068 ns" { pc[1] Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~33 nextpc~18 nextpc~19 nextpc_out[8] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.068 ns" { pc[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~33 {} nextpc~18 {} nextpc~19 {} nextpc_out[8] {} } { 0.000ns 0.499ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.335ns 0.528ns 1.943ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.125ns 0.053ns 0.053ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk_in clk_in~clkctrl pc[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[1] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.068 ns" { pc[1] Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~33 nextpc~18 nextpc~19 nextpc_out[8] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.068 ns" { pc[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~33 {} nextpc~18 {} nextpc~19 {} nextpc_out[8] {} } { 0.000ns 0.499ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.335ns 0.528ns 1.943ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.125ns 0.053ns 0.053ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "abus_in\[4\] nextpc_out\[10\] 12.932 ns Longest " "Info: Longest tpd from source pin \"abus_in\[4\]\" to destination pin \"nextpc_out\[10\]\" is 12.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns abus_in\[4\] 1 PIN PIN_W7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W7; Fanout = 1; PIN Node = 'abus_in\[4\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[4] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.573 ns) + CELL(0.154 ns) 5.564 ns Equal0~0 2 COMB LCCOMB_X37_Y26_N18 12 " "Info: 2: + IC(4.573 ns) + CELL(0.154 ns) = 5.564 ns; Loc. = LCCOMB_X37_Y26_N18; Fanout = 12; COMB Node = 'Equal0~0'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.727 ns" { abus_in[4] Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.346 ns) 7.706 ns nextpc~1 3 COMB LCCOMB_X27_Y14_N6 11 " "Info: 3: + IC(1.796 ns) + CELL(0.346 ns) = 7.706 ns; Loc. = LCCOMB_X27_Y14_N6; Fanout = 11; COMB Node = 'nextpc~1'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { Equal0~0 nextpc~1 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.357 ns) 8.837 ns nextpc~23 4 COMB LCCOMB_X29_Y14_N22 1 " "Info: 4: + IC(0.774 ns) + CELL(0.357 ns) = 8.837 ns; Loc. = LCCOMB_X29_Y14_N22; Fanout = 1; COMB Node = 'nextpc~23'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { nextpc~1 nextpc~23 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.228 ns) 9.305 ns nextpc~24 5 COMB LCCOMB_X29_Y14_N6 2 " "Info: 5: + IC(0.240 ns) + CELL(0.228 ns) = 9.305 ns; Loc. = LCCOMB_X29_Y14_N6; Fanout = 2; COMB Node = 'nextpc~24'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { nextpc~23 nextpc~24 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.695 ns) + CELL(1.932 ns) 12.932 ns nextpc_out\[10\] 6 PIN PIN_T10 0 " "Info: 6: + IC(1.695 ns) + CELL(1.932 ns) = 12.932 ns; Loc. = PIN_T10; Fanout = 0; PIN Node = 'nextpc_out\[10\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { nextpc~24 nextpc_out[10] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.854 ns ( 29.80 % ) " "Info: Total cell delay = 3.854 ns ( 29.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.078 ns ( 70.20 % ) " "Info: Total interconnect delay = 9.078 ns ( 70.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.932 ns" { abus_in[4] Equal0~0 nextpc~1 nextpc~23 nextpc~24 nextpc_out[10] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.932 ns" { abus_in[4] {} abus_in[4]~combout {} Equal0~0 {} nextpc~1 {} nextpc~23 {} nextpc~24 {} nextpc_out[10] {} } { 0.000ns 0.000ns 4.573ns 1.796ns 0.774ns 0.240ns 1.695ns } { 0.000ns 0.837ns 0.154ns 0.346ns 0.357ns 0.228ns 1.932ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lath_pc\[2\] dbus_in\[2\] clk_in -2.570 ns register " "Info: th for register \"lath_pc\[2\]\" (data pin = \"dbus_in\[2\]\", clock pin = \"clk_in\") is -2.570 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.478 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 138 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 138; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns lath_pc\[2\] 3 REG LCFF_X29_Y14_N23 2 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X29_Y14_N23; Fanout = 2; REG Node = 'lath_pc\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clk_in~clkctrl lath_pc[2] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk_in clk_in~clkctrl lath_pc[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lath_pc[2] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 105 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.197 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns dbus_in\[2\] 1 PIN PIN_L8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L8; Fanout = 2; PIN Node = 'dbus_in\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[2] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.108 ns) + CELL(0.309 ns) 5.197 ns lath_pc\[2\] 2 REG LCFF_X29_Y14_N23 2 " "Info: 2: + IC(4.108 ns) + CELL(0.309 ns) = 5.197 ns; Loc. = LCFF_X29_Y14_N23; Fanout = 2; REG Node = 'lath_pc\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.417 ns" { dbus_in[2] lath_pc[2] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.089 ns ( 20.95 % ) " "Info: Total cell delay = 1.089 ns ( 20.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.108 ns ( 79.05 % ) " "Info: Total interconnect delay = 4.108 ns ( 79.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.197 ns" { dbus_in[2] lath_pc[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.197 ns" { dbus_in[2] {} dbus_in[2]~combout {} lath_pc[2] {} } { 0.000ns 0.000ns 4.108ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk_in clk_in~clkctrl lath_pc[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lath_pc[2] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.197 ns" { dbus_in[2] lath_pc[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.197 ns" { dbus_in[2] {} dbus_in[2]~combout {} lath_pc[2] {} } { 0.000ns 0.000ns 4.108ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "88 " "Info: Peak virtual memory: 88 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 14:48:03 2024 " "Info: Processing ended: Sun Nov 10 14:48:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
