{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606165394237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606165394238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 15:03:13 2020 " "Processing started: Mon Nov 23 15:03:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606165394238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1606165394238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUVectorial -c CPUVectorial --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUVectorial -c CPUVectorial --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1606165394239 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1606165395837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1606165395837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/lecdatamemory1.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/lecdatamemory1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LECDataMemory1 " "Found entity 1: LECDataMemory1" {  } { { "Memoria/LECDataMemory1.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/n_bit_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file componentes/n_bit_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_register " "Found entity 1: n_bit_register" {  } { { "Componentes/n_bit_register.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/n_bit_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/fetch/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/fetch/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Datapath/Fetch/Fetch.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Fetch/Fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/execute/alu/scalaralu.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/execute/alu/scalaralu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ScalarALU " "Found entity 1: ScalarALU" {  } { { "Datapath/Execute/ALU/ScalarALU.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/ALU/ScalarALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/execute/alu/vecalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/execute/alu/vecalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VecALU " "Found entity 1: VecALU" {  } { { "Datapath/Execute/ALU/VecALU.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/ALU/VecALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/fetchpipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/fetchpipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FetchPipe " "Found entity 1: FetchPipe" {  } { { "Pipes/FetchPipe.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Pipes/FetchPipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/decodepipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/decodepipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodePipe " "Found entity 1: DecodePipe" {  } { { "Pipes/DecodePipe.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Pipes/DecodePipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/writebackpipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/writebackpipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WriteBackPipe " "Found entity 1: WriteBackPipe" {  } { { "Pipes/WriteBackPipe.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Pipes/WriteBackPipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/n_bit_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file componentes/n_bit_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_mux " "Found entity 1: n_bit_mux" {  } { { "Componentes/n_bit_mux.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/n_bit_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/decode/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/decode/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Datapath/Decode/Decode.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Decode/Decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416465 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TestbenchALU.sv(21) " "Verilog HDL information at TestbenchALU.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "TestBenchs/TestbenchALU.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestbenchALU.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1606165416475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/testbenchalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/testbenchalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestbenchALU " "Found entity 1: TestbenchALU" {  } { { "TestBenchs/TestbenchALU.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestbenchALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/extendunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file componentes/extendunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extendUnit " "Found entity 1: extendUnit" {  } { { "Componentes/extendUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/extendUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/decode/vecregfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/decode/vecregfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VecRegFile " "Found entity 1: VecRegFile" {  } { { "Datapath/Decode/VecRegFile.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Decode/VecRegFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/vecmux3_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file componentes/vecmux3_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VecMux3_1 " "Found entity 1: VecMux3_1" {  } { { "Componentes/VecMux3_1.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/VecMux3_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/vecmux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file componentes/vecmux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VecMux2_1 " "Found entity 1: VecMux2_1" {  } { { "Componentes/VecMux2_1.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/VecMux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/execute/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/execute/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "Datapath/Execute/Execute.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/Execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/writeback/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/writeback/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WriteBack " "Found entity 1: WriteBack" {  } { { "Datapath/WriteBack/WriteBack.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/WriteBack/WriteBack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/executepipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/executepipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExecutePipe " "Found entity 1: ExecutePipe" {  } { { "Pipes/ExecutePipe.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Pipes/ExecutePipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "Datapath/DataPath.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/DataPath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardunit/hazardunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazardunit/hazardunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnit " "Found entity 1: HazardUnit" {  } { { "HazardUnit/HazardUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/HazardUnit/HazardUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/maindecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/maindecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "Control-Unit/MainDecoder.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/MainDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Control-Unit/Decoder.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/aludecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/aludecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "Control-Unit/ALUDecoder.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/ALUDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "Control-Unit/ControlUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/instrmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/instrmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrMem " "Found entity 1: InstrMem" {  } { { "Memoria/InstrMem.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/InstrMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/testbenchinstrmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/testbenchinstrmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestBenchInstrMem " "Found entity 1: TestBenchInstrMem" {  } { { "TestBenchs/TestBenchInstrMem.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchInstrMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/testbenchhazardunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/testbenchhazardunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestBenchHazardUnit " "Found entity 1: TestBenchHazardUnit" {  } { { "TestBenchs/TestBenchHazardUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "Memoria/DataMemory.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/execute/alu/duplex.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/execute/alu/duplex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Duplex " "Found entity 1: Duplex" {  } { { "Datapath/Execute/ALU/Duplex.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/ALU/Duplex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/wrdatamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/wrdatamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WRDataMemory " "Found entity 1: WRDataMemory" {  } { { "Memoria/WRDataMemory.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/WRDataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/testbenchwrdatamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/testbenchwrdatamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestBenchWRDataMemory " "Found entity 1: TestBenchWRDataMemory" {  } { { "TestBenchs/TestBenchWRDataMemory.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchWRDataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/calcdir.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/calcdir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calcdir " "Found entity 1: calcdir" {  } { { "Memoria/calcdir.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/calcdir.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/testbenchcalcdir.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/testbenchcalcdir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Testbenchcalcdir " "Found entity 1: Testbenchcalcdir" {  } { { "TestBenchs/Testbenchcalcdir.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/Testbenchcalcdir.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/testbenchlecdatamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/testbenchlecdatamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestBenchLECDataMemory " "Found entity 1: TestBenchLECDataMemory" {  } { { "TestBenchs/TestBenchLECDataMemory.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchLECDataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/lecdatamemory2.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/lecdatamemory2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LECDataMemory2 " "Found entity 1: LECDataMemory2" {  } { { "Memoria/LECDataMemory2.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/lecdatamemory3.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/lecdatamemory3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LECDataMemory3 " "Found entity 1: LECDataMemory3" {  } { { "Memoria/LECDataMemory3.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/lecdatamemory4.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/lecdatamemory4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LECDataMemory4 " "Found entity 1: LECDataMemory4" {  } { { "Memoria/LECDataMemory4.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/lecdatamemory5.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/lecdatamemory5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LECDataMemory5 " "Found entity 1: LECDataMemory5" {  } { { "Memoria/LECDataMemory5.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/lecdatamemory6.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/lecdatamemory6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LECDataMemory6 " "Found entity 1: LECDataMemory6" {  } { { "Memoria/LECDataMemory6.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/lecdatamemory7.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/lecdatamemory7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LECDataMemory7 " "Found entity 1: LECDataMemory7" {  } { { "Memoria/LECDataMemory7.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/lecdatamemory8.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/lecdatamemory8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LECDataMemory8 " "Found entity 1: LECDataMemory8" {  } { { "Memoria/LECDataMemory8.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/lecdatamemory9.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/lecdatamemory9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LECDataMemory9 " "Found entity 1: LECDataMemory9" {  } { { "Memoria/LECDataMemory9.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/lecdatamemory10.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/lecdatamemory10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LECDataMemory10 " "Found entity 1: LECDataMemory10" {  } { { "Memoria/LECDataMemory10.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory10.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/lecdatamemory11.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/lecdatamemory11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LECDataMemory11 " "Found entity 1: LECDataMemory11" {  } { { "Memoria/LECDataMemory11.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory11.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/lecdatamemory12.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/lecdatamemory12.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LECDataMemory12 " "Found entity 1: LECDataMemory12" {  } { { "Memoria/LECDataMemory12.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory12.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/lecdatamemory13.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/lecdatamemory13.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LECDataMemory13 " "Found entity 1: LECDataMemory13" {  } { { "Memoria/LECDataMemory13.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory13.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/lecdatamemory14.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/lecdatamemory14.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LECDataMemory14 " "Found entity 1: LECDataMemory14" {  } { { "Memoria/LECDataMemory14.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory14.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/lecdatamemory15.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/lecdatamemory15.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LECDataMemory15 " "Found entity 1: LECDataMemory15" {  } { { "Memoria/LECDataMemory15.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory15.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/lecdatamemory16.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/lecdatamemory16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LECDataMemory16 " "Found entity 1: LECDataMemory16" {  } { { "Memoria/LECDataMemory16.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/vecmux16_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file componentes/vecmux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VecMux16_1 " "Found entity 1: VecMux16_1" {  } { { "Componentes/VecMux16_1.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/VecMux16_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/testbenchdatamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/testbenchdatamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestBenchDataMemory " "Found entity 1: TestBenchDataMemory" {  } { { "TestBenchs/TestBenchDataMemory.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchDataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuvec.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpuvec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPUVEC " "Found entity 1: CPUVEC" {  } { { "CPUVEC.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/CPUVEC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyectmain.sv 1 1 " "Found 1 design units, including 1 entities, in source file proyectmain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProyectMain " "Found entity 1: ProyectMain" {  } { { "ProyectMain.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/ProyectMain.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/testbenchproyectmain.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/testbenchproyectmain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestBenchProyectMain " "Found entity 1: TestBenchProyectMain" {  } { { "TestBenchs/TestBenchProyectMain.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchProyectMain.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606165416799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606165416799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestBenchProyectMain " "Elaborating entity \"TestBenchProyectMain\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1606165417121 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk TestBenchProyectMain.sv(19) " "Verilog HDL warning at TestBenchProyectMain.sv(19): assignments to clk create a combinational loop" {  } { { "TestBenchs/TestBenchProyectMain.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchProyectMain.sv" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1606165417126 "|TestBenchProyectMain"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProyectMain ProyectMain:MAIN " "Elaborating entity \"ProyectMain\" for hierarchy \"ProyectMain:MAIN\"" {  } { { "TestBenchs/TestBenchProyectMain.sv" "MAIN" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchProyectMain.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrMem ProyectMain:MAIN\|InstrMem:INSTRMEM " "Elaborating entity \"InstrMem\" for hierarchy \"ProyectMain:MAIN\|InstrMem:INSTRMEM\"" {  } { { "ProyectMain.sv" "INSTRMEM" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/ProyectMain.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417138 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "310 0 100 InstrMem.sv(9) " "Verilog HDL warning at InstrMem.sv(9): number of words (310) in memory file does not match the number of elements in the address range \[0:100\]" {  } { { "Memoria/InstrMem.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/InstrMem.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1606165417150 "|TestBenchProyectMain|ProyectMain:MAIN|InstrMem:INSTRMEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 InstrMem.sv(11) " "Verilog HDL assignment warning at InstrMem.sv(11): truncated value with size 32 to match size of target (28)" {  } { { "Memoria/InstrMem.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/InstrMem.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1606165417155 "|TestBenchProyectMain|ProyectMain:MAIN|InstrMem:INSTRMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM.data_a 0 InstrMem.sv(5) " "Net \"MEM.data_a\" at InstrMem.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria/InstrMem.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/InstrMem.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1606165417159 "|TestBenchProyectMain|ProyectMain:MAIN|InstrMem:INSTRMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM.waddr_a 0 InstrMem.sv(5) " "Net \"MEM.waddr_a\" at InstrMem.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria/InstrMem.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/InstrMem.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1606165417160 "|TestBenchProyectMain|ProyectMain:MAIN|InstrMem:INSTRMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM.we_a 0 InstrMem.sv(5) " "Net \"MEM.we_a\" at InstrMem.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria/InstrMem.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/InstrMem.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1606165417160 "|TestBenchProyectMain|ProyectMain:MAIN|InstrMem:INSTRMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPUVEC ProyectMain:MAIN\|CPUVEC:cpuVec " "Elaborating entity \"CPUVEC\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\"" {  } { { "ProyectMain.sv" "cpuVec" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/ProyectMain.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ProyectMain:MAIN\|CPUVEC:cpuVec\|ControlUnit:controlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|ControlUnit:controlUnit\"" {  } { { "CPUVEC.sv" "controlUnit" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/CPUVEC.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder ProyectMain:MAIN\|CPUVEC:cpuVec\|ControlUnit:controlUnit\|Decoder:decoderUnit " "Elaborating entity \"Decoder\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|ControlUnit:controlUnit\|Decoder:decoderUnit\"" {  } { { "Control-Unit/ControlUnit.sv" "decoderUnit" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/ControlUnit.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder ProyectMain:MAIN\|CPUVEC:cpuVec\|ControlUnit:controlUnit\|Decoder:decoderUnit\|MainDecoder:mainDecoder " "Elaborating entity \"MainDecoder\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|ControlUnit:controlUnit\|Decoder:decoderUnit\|MainDecoder:mainDecoder\"" {  } { { "Control-Unit/Decoder.sv" "mainDecoder" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/Decoder.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoder ProyectMain:MAIN\|CPUVEC:cpuVec\|ControlUnit:controlUnit\|Decoder:decoderUnit\|ALUDecoder:aluDecoder " "Elaborating entity \"ALUDecoder\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|ControlUnit:controlUnit\|Decoder:decoderUnit\|ALUDecoder:aluDecoder\"" {  } { { "Control-Unit/Decoder.sv" "aluDecoder" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/Decoder.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417227 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "logicOutputs ALUDecoder.sv(17) " "Verilog HDL Always Construct warning at ALUDecoder.sv(17): inferring latch(es) for variable \"logicOutputs\", which holds its previous value in one or more paths through the always construct" {  } { { "Control-Unit/ALUDecoder.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/ALUDecoder.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1606165417229 "|CPUVEC|ControlUnit:controlUnit|Decoder:decoderUnit|ALUDecoder:aluDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicOutputs\[0\] ALUDecoder.sv(17) " "Inferred latch for \"logicOutputs\[0\]\" at ALUDecoder.sv(17)" {  } { { "Control-Unit/ALUDecoder.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/ALUDecoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606165417229 "|CPUVEC|ControlUnit:controlUnit|Decoder:decoderUnit|ALUDecoder:aluDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicOutputs\[1\] ALUDecoder.sv(17) " "Inferred latch for \"logicOutputs\[1\]\" at ALUDecoder.sv(17)" {  } { { "Control-Unit/ALUDecoder.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/ALUDecoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606165417230 "|CPUVEC|ControlUnit:controlUnit|Decoder:decoderUnit|ALUDecoder:aluDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicOutputs\[2\] ALUDecoder.sv(17) " "Inferred latch for \"logicOutputs\[2\]\" at ALUDecoder.sv(17)" {  } { { "Control-Unit/ALUDecoder.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/ALUDecoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606165417230 "|CPUVEC|ControlUnit:controlUnit|Decoder:decoderUnit|ALUDecoder:aluDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicOutputs\[3\] ALUDecoder.sv(17) " "Inferred latch for \"logicOutputs\[3\]\" at ALUDecoder.sv(17)" {  } { { "Control-Unit/ALUDecoder.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/ALUDecoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606165417230 "|CPUVEC|ControlUnit:controlUnit|Decoder:decoderUnit|ALUDecoder:aluDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath " "Elaborating entity \"DataPath\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\"" {  } { { "CPUVEC.sv" "datapath" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/CPUVEC.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Fetch:fetch " "Elaborating entity \"Fetch\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Fetch:fetch\"" {  } { { "Datapath/DataPath.sv" "fetch" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/DataPath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_register ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Fetch:fetch\|n_bit_register:reg_pc " "Elaborating entity \"n_bit_register\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Fetch:fetch\|n_bit_register:reg_pc\"" {  } { { "Datapath/Fetch/Fetch.sv" "reg_pc" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Fetch/Fetch.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchPipe ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|FetchPipe:fetchPipe " "Elaborating entity \"FetchPipe\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|FetchPipe:fetchPipe\"" {  } { { "Datapath/DataPath.sv" "fetchPipe" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/DataPath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Decode:decode " "Elaborating entity \"Decode\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Decode:decode\"" {  } { { "Datapath/DataPath.sv" "decode" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/DataPath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_mux ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Decode:decode\|n_bit_mux:ra1_mux " "Elaborating entity \"n_bit_mux\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Decode:decode\|n_bit_mux:ra1_mux\"" {  } { { "Datapath/Decode/Decode.sv" "ra1_mux" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Decode/Decode.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VecRegFile ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Decode:decode\|VecRegFile:registerFile " "Elaborating entity \"VecRegFile\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Decode:decode\|VecRegFile:registerFile\"" {  } { { "Datapath/Decode/Decode.sv" "registerFile" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Decode/Decode.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417283 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "register_table " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"register_table\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1606165417355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extendUnit ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Decode:decode\|extendUnit:extend " "Elaborating entity \"extendUnit\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Decode:decode\|extendUnit:extend\"" {  } { { "Datapath/Decode/Decode.sv" "extend" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Decode/Decode.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodePipe ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|DecodePipe:decodePipe " "Elaborating entity \"DecodePipe\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|DecodePipe:decodePipe\"" {  } { { "Datapath/DataPath.sv" "decodePipe" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/DataPath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Execute:execute " "Elaborating entity \"Execute\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Execute:execute\"" {  } { { "Datapath/DataPath.sv" "execute" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/DataPath.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VecMux2_1 ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Execute:execute\|VecMux2_1:muxSrcB " "Elaborating entity \"VecMux2_1\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Execute:execute\|VecMux2_1:muxSrcB\"" {  } { { "Datapath/Execute/Execute.sv" "muxSrcB" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/Execute.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VecMux3_1 ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Execute:execute\|VecMux3_1:muxSrcA1 " "Elaborating entity \"VecMux3_1\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Execute:execute\|VecMux3_1:muxSrcA1\"" {  } { { "Datapath/Execute/Execute.sv" "muxSrcA1" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/Execute.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VecALU ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Execute:execute\|VecALU:alu " "Elaborating entity \"VecALU\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Execute:execute\|VecALU:alu\"" {  } { { "Datapath/Execute/Execute.sv" "alu" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/Execute.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScalarALU ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Execute:execute\|VecALU:alu\|ScalarALU:alu1 " "Elaborating entity \"ScalarALU\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Execute:execute\|VecALU:alu\|ScalarALU:alu1\"" {  } { { "Datapath/Execute/ALU/VecALU.sv" "alu1" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/ALU/VecALU.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Duplex ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Execute:execute\|VecALU:alu\|Duplex:dup " "Elaborating entity \"Duplex\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|Execute:execute\|VecALU:alu\|Duplex:dup\"" {  } { { "Datapath/Execute/ALU/VecALU.sv" "dup" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/ALU/VecALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExecutePipe ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|ExecutePipe:executePipe " "Elaborating entity \"ExecutePipe\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|ExecutePipe:executePipe\"" {  } { { "Datapath/DataPath.sv" "executePipe" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/DataPath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteBackPipe ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|WriteBackPipe:wbpipe " "Elaborating entity \"WriteBackPipe\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|WriteBackPipe:wbpipe\"" {  } { { "Datapath/DataPath.sv" "wbpipe" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/DataPath.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteBack ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|WriteBack:writeback " "Elaborating entity \"WriteBack\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|DataPath:datapath\|WriteBack:writeback\"" {  } { { "Datapath/DataPath.sv" "writeback" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/DataPath.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardUnit ProyectMain:MAIN\|CPUVEC:cpuVec\|HazardUnit:hazardunit " "Elaborating entity \"HazardUnit\" for hierarchy \"ProyectMain:MAIN\|CPUVEC:cpuVec\|HazardUnit:hazardunit\"" {  } { { "CPUVEC.sv" "hazardunit" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/CPUVEC.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory ProyectMain:MAIN\|DataMemory:DMEM " "Elaborating entity \"DataMemory\" for hierarchy \"ProyectMain:MAIN\|DataMemory:DMEM\"" {  } { { "ProyectMain.sv" "DMEM" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/ProyectMain.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LECDataMemory1 ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory1:MEM1 " "Elaborating entity \"LECDataMemory1\" for hierarchy \"ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory1:MEM1\"" {  } { { "Memoria/DataMemory.sv" "MEM1" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165417717 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "81 0 9215 LECDataMemory1.sv(13) " "Verilog HDL warning at LECDataMemory1.sv(13): number of words (81) in memory file does not match the number of elements in the address range \[0:9215\]" {  } { { "Memoria/LECDataMemory1.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory1.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1606165418196 "|DataMemory|LECDataMemory1:MEM1"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory1 LECDataMemory1.sv(13) " "Verilog HDL warning at LECDataMemory1.sv(13): initial value for variable memory1 should be constant" {  } { { "Memoria/LECDataMemory1.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory1.sv" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1606165418196 "|DataMemory|LECDataMemory1:MEM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory1 0 LECDataMemory1.sv(7) " "Net \"memory1\" at LECDataMemory1.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria/LECDataMemory1.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory1.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1606165418196 "|DataMemory|LECDataMemory1:MEM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LECDataMemory2 ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory2:MEM2 " "Elaborating entity \"LECDataMemory2\" for hierarchy \"ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory2:MEM2\"" {  } { { "Memoria/DataMemory.sv" "MEM2" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165418200 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "18 0 9215 LECDataMemory2.sv(13) " "Verilog HDL warning at LECDataMemory2.sv(13): number of words (18) in memory file does not match the number of elements in the address range \[0:9215\]" {  } { { "Memoria/LECDataMemory2.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory2.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1606165418658 "|DataMemory|LECDataMemory2:MEM2"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory1 LECDataMemory2.sv(13) " "Verilog HDL warning at LECDataMemory2.sv(13): initial value for variable memory1 should be constant" {  } { { "Memoria/LECDataMemory2.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory2.sv" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1606165418658 "|DataMemory|LECDataMemory2:MEM2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory1 0 LECDataMemory2.sv(7) " "Net \"memory1\" at LECDataMemory2.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria/LECDataMemory2.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory2.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1606165418659 "|DataMemory|LECDataMemory2:MEM2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LECDataMemory3 ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory3:MEM3 " "Elaborating entity \"LECDataMemory3\" for hierarchy \"ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory3:MEM3\"" {  } { { "Memoria/DataMemory.sv" "MEM3" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165418662 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "17 0 9215 LECDataMemory3.sv(13) " "Verilog HDL warning at LECDataMemory3.sv(13): number of words (17) in memory file does not match the number of elements in the address range \[0:9215\]" {  } { { "Memoria/LECDataMemory3.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory3.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1606165419091 "|DataMemory|LECDataMemory3:MEM3"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory1 LECDataMemory3.sv(13) " "Verilog HDL warning at LECDataMemory3.sv(13): initial value for variable memory1 should be constant" {  } { { "Memoria/LECDataMemory3.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory3.sv" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1606165419091 "|DataMemory|LECDataMemory3:MEM3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory1 0 LECDataMemory3.sv(7) " "Net \"memory1\" at LECDataMemory3.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria/LECDataMemory3.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory3.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1606165419091 "|DataMemory|LECDataMemory3:MEM3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LECDataMemory4 ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory4:MEM4 " "Elaborating entity \"LECDataMemory4\" for hierarchy \"ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory4:MEM4\"" {  } { { "Memoria/DataMemory.sv" "MEM4" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165419094 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 9215 LECDataMemory4.sv(13) " "Verilog HDL warning at LECDataMemory4.sv(13): number of words (0) in memory file does not match the number of elements in the address range \[0:9215\]" {  } { { "Memoria/LECDataMemory4.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory4.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1606165419552 "|DataMemory|LECDataMemory4:MEM4"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory1 LECDataMemory4.sv(13) " "Verilog HDL warning at LECDataMemory4.sv(13): initial value for variable memory1 should be constant" {  } { { "Memoria/LECDataMemory4.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory4.sv" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1606165419552 "|DataMemory|LECDataMemory4:MEM4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory1 0 LECDataMemory4.sv(7) " "Net \"memory1\" at LECDataMemory4.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria/LECDataMemory4.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory4.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1606165419552 "|DataMemory|LECDataMemory4:MEM4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LECDataMemory5 ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory5:MEM5 " "Elaborating entity \"LECDataMemory5\" for hierarchy \"ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory5:MEM5\"" {  } { { "Memoria/DataMemory.sv" "MEM5" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165419556 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 9215 LECDataMemory5.sv(13) " "Verilog HDL warning at LECDataMemory5.sv(13): number of words (0) in memory file does not match the number of elements in the address range \[0:9215\]" {  } { { "Memoria/LECDataMemory5.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory5.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1606165420063 "|DataMemory|LECDataMemory5:MEM5"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory1 LECDataMemory5.sv(13) " "Verilog HDL warning at LECDataMemory5.sv(13): initial value for variable memory1 should be constant" {  } { { "Memoria/LECDataMemory5.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory5.sv" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1606165420064 "|DataMemory|LECDataMemory5:MEM5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory1 0 LECDataMemory5.sv(7) " "Net \"memory1\" at LECDataMemory5.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria/LECDataMemory5.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory5.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1606165420064 "|DataMemory|LECDataMemory5:MEM5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LECDataMemory6 ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory6:MEM6 " "Elaborating entity \"LECDataMemory6\" for hierarchy \"ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory6:MEM6\"" {  } { { "Memoria/DataMemory.sv" "MEM6" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165420067 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 9215 LECDataMemory6.sv(13) " "Verilog HDL warning at LECDataMemory6.sv(13): number of words (0) in memory file does not match the number of elements in the address range \[0:9215\]" {  } { { "Memoria/LECDataMemory6.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory6.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1606165420555 "|DataMemory|LECDataMemory6:MEM6"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory1 LECDataMemory6.sv(13) " "Verilog HDL warning at LECDataMemory6.sv(13): initial value for variable memory1 should be constant" {  } { { "Memoria/LECDataMemory6.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory6.sv" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1606165420556 "|DataMemory|LECDataMemory6:MEM6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory1 0 LECDataMemory6.sv(7) " "Net \"memory1\" at LECDataMemory6.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria/LECDataMemory6.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory6.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1606165420556 "|DataMemory|LECDataMemory6:MEM6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LECDataMemory7 ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory7:MEM7 " "Elaborating entity \"LECDataMemory7\" for hierarchy \"ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory7:MEM7\"" {  } { { "Memoria/DataMemory.sv" "MEM7" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165420559 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 9215 LECDataMemory7.sv(13) " "Verilog HDL warning at LECDataMemory7.sv(13): number of words (0) in memory file does not match the number of elements in the address range \[0:9215\]" {  } { { "Memoria/LECDataMemory7.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory7.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1606165421065 "|DataMemory|LECDataMemory7:MEM7"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory1 LECDataMemory7.sv(13) " "Verilog HDL warning at LECDataMemory7.sv(13): initial value for variable memory1 should be constant" {  } { { "Memoria/LECDataMemory7.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory7.sv" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1606165421066 "|DataMemory|LECDataMemory7:MEM7"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory1 0 LECDataMemory7.sv(7) " "Net \"memory1\" at LECDataMemory7.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria/LECDataMemory7.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory7.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1606165421066 "|DataMemory|LECDataMemory7:MEM7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LECDataMemory8 ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory8:MEM8 " "Elaborating entity \"LECDataMemory8\" for hierarchy \"ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory8:MEM8\"" {  } { { "Memoria/DataMemory.sv" "MEM8" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165421069 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 9215 LECDataMemory8.sv(13) " "Verilog HDL warning at LECDataMemory8.sv(13): number of words (0) in memory file does not match the number of elements in the address range \[0:9215\]" {  } { { "Memoria/LECDataMemory8.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory8.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1606165421485 "|DataMemory|LECDataMemory8:MEM8"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory1 LECDataMemory8.sv(13) " "Verilog HDL warning at LECDataMemory8.sv(13): initial value for variable memory1 should be constant" {  } { { "Memoria/LECDataMemory8.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory8.sv" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1606165421485 "|DataMemory|LECDataMemory8:MEM8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory1 0 LECDataMemory8.sv(7) " "Net \"memory1\" at LECDataMemory8.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria/LECDataMemory8.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory8.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1606165421485 "|DataMemory|LECDataMemory8:MEM8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LECDataMemory9 ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory9:MEM9 " "Elaborating entity \"LECDataMemory9\" for hierarchy \"ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory9:MEM9\"" {  } { { "Memoria/DataMemory.sv" "MEM9" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165421488 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 9215 LECDataMemory9.sv(13) " "Verilog HDL warning at LECDataMemory9.sv(13): number of words (0) in memory file does not match the number of elements in the address range \[0:9215\]" {  } { { "Memoria/LECDataMemory9.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory9.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1606165421898 "|DataMemory|LECDataMemory9:MEM9"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory1 LECDataMemory9.sv(13) " "Verilog HDL warning at LECDataMemory9.sv(13): initial value for variable memory1 should be constant" {  } { { "Memoria/LECDataMemory9.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory9.sv" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1606165421898 "|DataMemory|LECDataMemory9:MEM9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory1 0 LECDataMemory9.sv(7) " "Net \"memory1\" at LECDataMemory9.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria/LECDataMemory9.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory9.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1606165421898 "|DataMemory|LECDataMemory9:MEM9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LECDataMemory10 ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory10:MEM10 " "Elaborating entity \"LECDataMemory10\" for hierarchy \"ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory10:MEM10\"" {  } { { "Memoria/DataMemory.sv" "MEM10" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165421901 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 9215 LECDataMemory10.sv(13) " "Verilog HDL warning at LECDataMemory10.sv(13): number of words (0) in memory file does not match the number of elements in the address range \[0:9215\]" {  } { { "Memoria/LECDataMemory10.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory10.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1606165422324 "|DataMemory|LECDataMemory10:MEM10"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory1 LECDataMemory10.sv(13) " "Verilog HDL warning at LECDataMemory10.sv(13): initial value for variable memory1 should be constant" {  } { { "Memoria/LECDataMemory10.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory10.sv" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1606165422324 "|DataMemory|LECDataMemory10:MEM10"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory1 0 LECDataMemory10.sv(7) " "Net \"memory1\" at LECDataMemory10.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria/LECDataMemory10.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory10.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1606165422324 "|DataMemory|LECDataMemory10:MEM10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LECDataMemory11 ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory11:MEM11 " "Elaborating entity \"LECDataMemory11\" for hierarchy \"ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory11:MEM11\"" {  } { { "Memoria/DataMemory.sv" "MEM11" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165422328 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 9215 LECDataMemory11.sv(13) " "Verilog HDL warning at LECDataMemory11.sv(13): number of words (0) in memory file does not match the number of elements in the address range \[0:9215\]" {  } { { "Memoria/LECDataMemory11.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory11.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1606165422739 "|DataMemory|LECDataMemory11:MEM11"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory1 LECDataMemory11.sv(13) " "Verilog HDL warning at LECDataMemory11.sv(13): initial value for variable memory1 should be constant" {  } { { "Memoria/LECDataMemory11.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory11.sv" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1606165422739 "|DataMemory|LECDataMemory11:MEM11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory1 0 LECDataMemory11.sv(7) " "Net \"memory1\" at LECDataMemory11.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria/LECDataMemory11.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory11.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1606165422739 "|DataMemory|LECDataMemory11:MEM11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LECDataMemory12 ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory12:MEM12 " "Elaborating entity \"LECDataMemory12\" for hierarchy \"ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory12:MEM12\"" {  } { { "Memoria/DataMemory.sv" "MEM12" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165422743 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 9215 LECDataMemory12.sv(13) " "Verilog HDL warning at LECDataMemory12.sv(13): number of words (0) in memory file does not match the number of elements in the address range \[0:9215\]" {  } { { "Memoria/LECDataMemory12.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory12.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1606165423186 "|DataMemory|LECDataMemory12:MEM12"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory1 LECDataMemory12.sv(13) " "Verilog HDL warning at LECDataMemory12.sv(13): initial value for variable memory1 should be constant" {  } { { "Memoria/LECDataMemory12.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory12.sv" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1606165423186 "|DataMemory|LECDataMemory12:MEM12"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory1 0 LECDataMemory12.sv(7) " "Net \"memory1\" at LECDataMemory12.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria/LECDataMemory12.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory12.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1606165423186 "|DataMemory|LECDataMemory12:MEM12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LECDataMemory13 ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory13:MEM13 " "Elaborating entity \"LECDataMemory13\" for hierarchy \"ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory13:MEM13\"" {  } { { "Memoria/DataMemory.sv" "MEM13" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165423189 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 9215 LECDataMemory13.sv(13) " "Verilog HDL warning at LECDataMemory13.sv(13): number of words (0) in memory file does not match the number of elements in the address range \[0:9215\]" {  } { { "Memoria/LECDataMemory13.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory13.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1606165423600 "|DataMemory|LECDataMemory13:MEM13"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory1 LECDataMemory13.sv(13) " "Verilog HDL warning at LECDataMemory13.sv(13): initial value for variable memory1 should be constant" {  } { { "Memoria/LECDataMemory13.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory13.sv" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1606165423600 "|DataMemory|LECDataMemory13:MEM13"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory1 0 LECDataMemory13.sv(7) " "Net \"memory1\" at LECDataMemory13.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria/LECDataMemory13.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory13.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1606165423601 "|DataMemory|LECDataMemory13:MEM13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LECDataMemory14 ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory14:MEM14 " "Elaborating entity \"LECDataMemory14\" for hierarchy \"ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory14:MEM14\"" {  } { { "Memoria/DataMemory.sv" "MEM14" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165423604 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 9215 LECDataMemory14.sv(13) " "Verilog HDL warning at LECDataMemory14.sv(13): number of words (0) in memory file does not match the number of elements in the address range \[0:9215\]" {  } { { "Memoria/LECDataMemory14.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory14.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1606165424042 "|DataMemory|LECDataMemory14:MEM14"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory1 LECDataMemory14.sv(13) " "Verilog HDL warning at LECDataMemory14.sv(13): initial value for variable memory1 should be constant" {  } { { "Memoria/LECDataMemory14.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory14.sv" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1606165424043 "|DataMemory|LECDataMemory14:MEM14"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory1 0 LECDataMemory14.sv(7) " "Net \"memory1\" at LECDataMemory14.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria/LECDataMemory14.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory14.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1606165424043 "|DataMemory|LECDataMemory14:MEM14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LECDataMemory15 ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory15:MEM15 " "Elaborating entity \"LECDataMemory15\" for hierarchy \"ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory15:MEM15\"" {  } { { "Memoria/DataMemory.sv" "MEM15" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165424046 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 9215 LECDataMemory15.sv(13) " "Verilog HDL warning at LECDataMemory15.sv(13): number of words (0) in memory file does not match the number of elements in the address range \[0:9215\]" {  } { { "Memoria/LECDataMemory15.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory15.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1606165424497 "|DataMemory|LECDataMemory15:MEM15"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory1 LECDataMemory15.sv(13) " "Verilog HDL warning at LECDataMemory15.sv(13): initial value for variable memory1 should be constant" {  } { { "Memoria/LECDataMemory15.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory15.sv" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1606165424497 "|DataMemory|LECDataMemory15:MEM15"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory1 0 LECDataMemory15.sv(7) " "Net \"memory1\" at LECDataMemory15.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria/LECDataMemory15.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory15.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1606165424497 "|DataMemory|LECDataMemory15:MEM15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LECDataMemory16 ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory16:MEM16 " "Elaborating entity \"LECDataMemory16\" for hierarchy \"ProyectMain:MAIN\|DataMemory:DMEM\|LECDataMemory16:MEM16\"" {  } { { "Memoria/DataMemory.sv" "MEM16" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165424501 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 9215 LECDataMemory16.sv(13) " "Verilog HDL warning at LECDataMemory16.sv(13): number of words (0) in memory file does not match the number of elements in the address range \[0:9215\]" {  } { { "Memoria/LECDataMemory16.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory16.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1606165425023 "|DataMemory|LECDataMemory16:MEM16"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory1 LECDataMemory16.sv(13) " "Verilog HDL warning at LECDataMemory16.sv(13): initial value for variable memory1 should be constant" {  } { { "Memoria/LECDataMemory16.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory16.sv" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1606165425023 "|DataMemory|LECDataMemory16:MEM16"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory1 0 LECDataMemory16.sv(7) " "Net \"memory1\" at LECDataMemory16.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria/LECDataMemory16.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory16.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1606165425023 "|DataMemory|LECDataMemory16:MEM16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WRDataMemory ProyectMain:MAIN\|DataMemory:DMEM\|WRDataMemory:WRMEM " "Elaborating entity \"WRDataMemory\" for hierarchy \"ProyectMain:MAIN\|DataMemory:DMEM\|WRDataMemory:WRMEM\"" {  } { { "Memoria/DataMemory.sv" "WRMEM" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606165425026 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory WRDataMemory.sv(8) " "Verilog HDL or VHDL warning at WRDataMemory.sv(8): object \"memory\" assigned a value but never read" {  } { { "Memoria/WRDataMemory.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/WRDataMemory.sv" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1606165425549 "|TestBenchProyectMain|ProyectMain:MAIN|DataMemory:DMEM|WRDataMemory:WRMEM"}
