#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("weights_L1_0_V_address0", 10, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_0_V_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_0_V_d0", 18, hls_out, 0, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_0_V_q0", 18, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_0_V_we0", 1, hls_out, 0, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_0_V_address1", 10, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_0_V_ce1", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_0_V_d1", 18, hls_out, 0, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_0_V_q1", 18, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_0_V_we1", 1, hls_out, 0, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_1_V_address0", 10, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_1_V_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_1_V_d0", 18, hls_out, 1, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_1_V_q0", 18, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_1_V_we0", 1, hls_out, 1, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_1_V_address1", 10, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_1_V_ce1", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_1_V_d1", 18, hls_out, 1, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_1_V_q1", 18, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_1_V_we1", 1, hls_out, 1, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_2_V_address0", 10, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_2_V_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_2_V_d0", 18, hls_out, 2, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_2_V_q0", 18, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_2_V_we0", 1, hls_out, 2, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_2_V_address1", 10, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_2_V_ce1", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_2_V_d1", 18, hls_out, 2, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_2_V_q1", 18, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_2_V_we1", 1, hls_out, 2, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_3_V_address0", 10, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_3_V_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_3_V_d0", 18, hls_out, 3, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_3_V_q0", 18, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_3_V_we0", 1, hls_out, 3, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_3_V_address1", 10, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_3_V_ce1", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_3_V_d1", 18, hls_out, 3, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_3_V_q1", 18, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_3_V_we1", 1, hls_out, 3, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_4_V_address0", 10, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_4_V_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_4_V_d0", 18, hls_out, 4, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_4_V_q0", 18, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_4_V_we0", 1, hls_out, 4, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_4_V_address1", 10, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_4_V_ce1", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_4_V_d1", 18, hls_out, 4, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_4_V_q1", 18, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_4_V_we1", 1, hls_out, 4, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_5_V_address0", 10, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_5_V_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_5_V_d0", 18, hls_out, 5, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_5_V_q0", 18, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_5_V_we0", 1, hls_out, 5, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_5_V_address1", 10, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_5_V_ce1", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_5_V_d1", 18, hls_out, 5, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_5_V_q1", 18, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_5_V_we1", 1, hls_out, 5, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_6_V_address0", 10, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_6_V_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_6_V_d0", 18, hls_out, 6, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_6_V_q0", 18, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_6_V_we0", 1, hls_out, 6, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_6_V_address1", 10, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_6_V_ce1", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_6_V_d1", 18, hls_out, 6, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_6_V_q1", 18, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_6_V_we1", 1, hls_out, 6, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_7_V_address0", 10, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_7_V_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_7_V_d0", 18, hls_out, 7, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_7_V_q0", 18, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_7_V_we0", 1, hls_out, 7, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_7_V_address1", 10, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_7_V_ce1", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_7_V_d1", 18, hls_out, 7, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_7_V_q1", 18, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_7_V_we1", 1, hls_out, 7, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_8_V_address0", 10, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_8_V_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_8_V_d0", 18, hls_out, 8, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_8_V_q0", 18, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_8_V_we0", 1, hls_out, 8, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_8_V_address1", 10, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_8_V_ce1", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_8_V_d1", 18, hls_out, 8, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_8_V_q1", 18, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_8_V_we1", 1, hls_out, 8, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_9_V_address0", 10, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_9_V_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_9_V_d0", 18, hls_out, 9, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_9_V_q0", 18, hls_in, 9, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_9_V_we0", 1, hls_out, 9, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_9_V_address1", 10, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_9_V_ce1", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_9_V_d1", 18, hls_out, 9, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_9_V_q1", 18, hls_in, 9, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_9_V_we1", 1, hls_out, 9, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_10_V_address0", 10, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_10_V_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_10_V_d0", 18, hls_out, 10, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_10_V_q0", 18, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_10_V_we0", 1, hls_out, 10, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_10_V_address1", 10, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_10_V_ce1", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_10_V_d1", 18, hls_out, 10, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_10_V_q1", 18, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_10_V_we1", 1, hls_out, 10, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_11_V_address0", 10, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_11_V_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_11_V_d0", 18, hls_out, 11, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_11_V_q0", 18, hls_in, 11, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_11_V_we0", 1, hls_out, 11, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_11_V_address1", 10, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_11_V_ce1", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_11_V_d1", 18, hls_out, 11, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_11_V_q1", 18, hls_in, 11, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_11_V_we1", 1, hls_out, 11, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_12_V_address0", 10, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_12_V_ce0", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_12_V_d0", 18, hls_out, 12, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_12_V_q0", 18, hls_in, 12, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_12_V_we0", 1, hls_out, 12, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_12_V_address1", 10, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_12_V_ce1", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_12_V_d1", 18, hls_out, 12, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_12_V_q1", 18, hls_in, 12, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_12_V_we1", 1, hls_out, 12, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_13_V_address0", 10, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_13_V_ce0", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_13_V_d0", 18, hls_out, 13, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_13_V_q0", 18, hls_in, 13, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_13_V_we0", 1, hls_out, 13, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_13_V_address1", 10, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_13_V_ce1", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_13_V_d1", 18, hls_out, 13, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_13_V_q1", 18, hls_in, 13, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_13_V_we1", 1, hls_out, 13, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_14_V_address0", 10, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_14_V_ce0", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_14_V_d0", 18, hls_out, 14, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_14_V_q0", 18, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_14_V_we0", 1, hls_out, 14, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_14_V_address1", 10, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_14_V_ce1", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_14_V_d1", 18, hls_out, 14, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_14_V_q1", 18, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_14_V_we1", 1, hls_out, 14, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_15_V_address0", 9, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_15_V_ce0", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_15_V_d0", 18, hls_out, 15, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_15_V_q0", 18, hls_in, 15, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_15_V_we0", 1, hls_out, 15, "ap_memory", "mem_we", 1),
	Port_Property("weights_L1_15_V_address1", 9, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("weights_L1_15_V_ce1", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L1_15_V_d1", 18, hls_out, 15, "ap_memory", "mem_din", 1),
	Port_Property("weights_L1_15_V_q1", 18, hls_in, 15, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L1_15_V_we1", 1, hls_out, 15, "ap_memory", "mem_we", 1),
	Port_Property("weights_L2_V_address0", 9, hls_out, 16, "ap_memory", "mem_address", 1),
	Port_Property("weights_L2_V_ce0", 1, hls_out, 16, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L2_V_d0", 18, hls_out, 16, "ap_memory", "mem_din", 1),
	Port_Property("weights_L2_V_q0", 18, hls_in, 16, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L2_V_we0", 1, hls_out, 16, "ap_memory", "mem_we", 1),
	Port_Property("weights_L2_V_address1", 9, hls_out, 16, "ap_memory", "mem_address", 1),
	Port_Property("weights_L2_V_ce1", 1, hls_out, 16, "ap_memory", "mem_ce", 1),
	Port_Property("weights_L2_V_d1", 18, hls_out, 16, "ap_memory", "mem_din", 1),
	Port_Property("weights_L2_V_q1", 18, hls_in, 16, "ap_memory", "mem_dout", 1),
	Port_Property("weights_L2_V_we1", 1, hls_out, 16, "ap_memory", "mem_we", 1),
	Port_Property("input_0_V_address0", 5, hls_out, 17, "ap_memory", "mem_address", 1),
	Port_Property("input_0_V_ce0", 1, hls_out, 17, "ap_memory", "mem_ce", 1),
	Port_Property("input_0_V_d0", 18, hls_out, 17, "ap_memory", "mem_din", 1),
	Port_Property("input_0_V_q0", 18, hls_in, 17, "ap_memory", "mem_dout", 1),
	Port_Property("input_0_V_we0", 1, hls_out, 17, "ap_memory", "mem_we", 1),
	Port_Property("input_0_V_address1", 5, hls_out, 17, "ap_memory", "mem_address", 1),
	Port_Property("input_0_V_ce1", 1, hls_out, 17, "ap_memory", "mem_ce", 1),
	Port_Property("input_0_V_d1", 18, hls_out, 17, "ap_memory", "mem_din", 1),
	Port_Property("input_0_V_q1", 18, hls_in, 17, "ap_memory", "mem_dout", 1),
	Port_Property("input_0_V_we1", 1, hls_out, 17, "ap_memory", "mem_we", 1),
	Port_Property("input_1_V_address0", 5, hls_out, 18, "ap_memory", "mem_address", 1),
	Port_Property("input_1_V_ce0", 1, hls_out, 18, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_V_d0", 18, hls_out, 18, "ap_memory", "mem_din", 1),
	Port_Property("input_1_V_q0", 18, hls_in, 18, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_V_we0", 1, hls_out, 18, "ap_memory", "mem_we", 1),
	Port_Property("input_1_V_address1", 5, hls_out, 18, "ap_memory", "mem_address", 1),
	Port_Property("input_1_V_ce1", 1, hls_out, 18, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_V_d1", 18, hls_out, 18, "ap_memory", "mem_din", 1),
	Port_Property("input_1_V_q1", 18, hls_in, 18, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_V_we1", 1, hls_out, 18, "ap_memory", "mem_we", 1),
	Port_Property("input_2_V_address0", 5, hls_out, 19, "ap_memory", "mem_address", 1),
	Port_Property("input_2_V_ce0", 1, hls_out, 19, "ap_memory", "mem_ce", 1),
	Port_Property("input_2_V_d0", 18, hls_out, 19, "ap_memory", "mem_din", 1),
	Port_Property("input_2_V_q0", 18, hls_in, 19, "ap_memory", "mem_dout", 1),
	Port_Property("input_2_V_we0", 1, hls_out, 19, "ap_memory", "mem_we", 1),
	Port_Property("input_2_V_address1", 5, hls_out, 19, "ap_memory", "mem_address", 1),
	Port_Property("input_2_V_ce1", 1, hls_out, 19, "ap_memory", "mem_ce", 1),
	Port_Property("input_2_V_d1", 18, hls_out, 19, "ap_memory", "mem_din", 1),
	Port_Property("input_2_V_q1", 18, hls_in, 19, "ap_memory", "mem_dout", 1),
	Port_Property("input_2_V_we1", 1, hls_out, 19, "ap_memory", "mem_we", 1),
	Port_Property("input_3_V_address0", 5, hls_out, 20, "ap_memory", "mem_address", 1),
	Port_Property("input_3_V_ce0", 1, hls_out, 20, "ap_memory", "mem_ce", 1),
	Port_Property("input_3_V_d0", 18, hls_out, 20, "ap_memory", "mem_din", 1),
	Port_Property("input_3_V_q0", 18, hls_in, 20, "ap_memory", "mem_dout", 1),
	Port_Property("input_3_V_we0", 1, hls_out, 20, "ap_memory", "mem_we", 1),
	Port_Property("input_3_V_address1", 5, hls_out, 20, "ap_memory", "mem_address", 1),
	Port_Property("input_3_V_ce1", 1, hls_out, 20, "ap_memory", "mem_ce", 1),
	Port_Property("input_3_V_d1", 18, hls_out, 20, "ap_memory", "mem_din", 1),
	Port_Property("input_3_V_q1", 18, hls_in, 20, "ap_memory", "mem_dout", 1),
	Port_Property("input_3_V_we1", 1, hls_out, 20, "ap_memory", "mem_we", 1),
	Port_Property("input_4_V_address0", 5, hls_out, 21, "ap_memory", "mem_address", 1),
	Port_Property("input_4_V_ce0", 1, hls_out, 21, "ap_memory", "mem_ce", 1),
	Port_Property("input_4_V_d0", 18, hls_out, 21, "ap_memory", "mem_din", 1),
	Port_Property("input_4_V_q0", 18, hls_in, 21, "ap_memory", "mem_dout", 1),
	Port_Property("input_4_V_we0", 1, hls_out, 21, "ap_memory", "mem_we", 1),
	Port_Property("input_4_V_address1", 5, hls_out, 21, "ap_memory", "mem_address", 1),
	Port_Property("input_4_V_ce1", 1, hls_out, 21, "ap_memory", "mem_ce", 1),
	Port_Property("input_4_V_d1", 18, hls_out, 21, "ap_memory", "mem_din", 1),
	Port_Property("input_4_V_q1", 18, hls_in, 21, "ap_memory", "mem_dout", 1),
	Port_Property("input_4_V_we1", 1, hls_out, 21, "ap_memory", "mem_we", 1),
	Port_Property("input_5_V_address0", 5, hls_out, 22, "ap_memory", "mem_address", 1),
	Port_Property("input_5_V_ce0", 1, hls_out, 22, "ap_memory", "mem_ce", 1),
	Port_Property("input_5_V_d0", 18, hls_out, 22, "ap_memory", "mem_din", 1),
	Port_Property("input_5_V_q0", 18, hls_in, 22, "ap_memory", "mem_dout", 1),
	Port_Property("input_5_V_we0", 1, hls_out, 22, "ap_memory", "mem_we", 1),
	Port_Property("input_5_V_address1", 5, hls_out, 22, "ap_memory", "mem_address", 1),
	Port_Property("input_5_V_ce1", 1, hls_out, 22, "ap_memory", "mem_ce", 1),
	Port_Property("input_5_V_d1", 18, hls_out, 22, "ap_memory", "mem_din", 1),
	Port_Property("input_5_V_q1", 18, hls_in, 22, "ap_memory", "mem_dout", 1),
	Port_Property("input_5_V_we1", 1, hls_out, 22, "ap_memory", "mem_we", 1),
	Port_Property("input_6_V_address0", 5, hls_out, 23, "ap_memory", "mem_address", 1),
	Port_Property("input_6_V_ce0", 1, hls_out, 23, "ap_memory", "mem_ce", 1),
	Port_Property("input_6_V_d0", 18, hls_out, 23, "ap_memory", "mem_din", 1),
	Port_Property("input_6_V_q0", 18, hls_in, 23, "ap_memory", "mem_dout", 1),
	Port_Property("input_6_V_we0", 1, hls_out, 23, "ap_memory", "mem_we", 1),
	Port_Property("input_6_V_address1", 5, hls_out, 23, "ap_memory", "mem_address", 1),
	Port_Property("input_6_V_ce1", 1, hls_out, 23, "ap_memory", "mem_ce", 1),
	Port_Property("input_6_V_d1", 18, hls_out, 23, "ap_memory", "mem_din", 1),
	Port_Property("input_6_V_q1", 18, hls_in, 23, "ap_memory", "mem_dout", 1),
	Port_Property("input_6_V_we1", 1, hls_out, 23, "ap_memory", "mem_we", 1),
	Port_Property("input_7_V_address0", 5, hls_out, 24, "ap_memory", "mem_address", 1),
	Port_Property("input_7_V_ce0", 1, hls_out, 24, "ap_memory", "mem_ce", 1),
	Port_Property("input_7_V_d0", 18, hls_out, 24, "ap_memory", "mem_din", 1),
	Port_Property("input_7_V_q0", 18, hls_in, 24, "ap_memory", "mem_dout", 1),
	Port_Property("input_7_V_we0", 1, hls_out, 24, "ap_memory", "mem_we", 1),
	Port_Property("input_7_V_address1", 5, hls_out, 24, "ap_memory", "mem_address", 1),
	Port_Property("input_7_V_ce1", 1, hls_out, 24, "ap_memory", "mem_ce", 1),
	Port_Property("input_7_V_d1", 18, hls_out, 24, "ap_memory", "mem_din", 1),
	Port_Property("input_7_V_q1", 18, hls_in, 24, "ap_memory", "mem_dout", 1),
	Port_Property("input_7_V_we1", 1, hls_out, 24, "ap_memory", "mem_we", 1),
	Port_Property("input_8_V_address0", 5, hls_out, 25, "ap_memory", "mem_address", 1),
	Port_Property("input_8_V_ce0", 1, hls_out, 25, "ap_memory", "mem_ce", 1),
	Port_Property("input_8_V_d0", 18, hls_out, 25, "ap_memory", "mem_din", 1),
	Port_Property("input_8_V_q0", 18, hls_in, 25, "ap_memory", "mem_dout", 1),
	Port_Property("input_8_V_we0", 1, hls_out, 25, "ap_memory", "mem_we", 1),
	Port_Property("input_8_V_address1", 5, hls_out, 25, "ap_memory", "mem_address", 1),
	Port_Property("input_8_V_ce1", 1, hls_out, 25, "ap_memory", "mem_ce", 1),
	Port_Property("input_8_V_d1", 18, hls_out, 25, "ap_memory", "mem_din", 1),
	Port_Property("input_8_V_q1", 18, hls_in, 25, "ap_memory", "mem_dout", 1),
	Port_Property("input_8_V_we1", 1, hls_out, 25, "ap_memory", "mem_we", 1),
	Port_Property("input_9_V_address0", 5, hls_out, 26, "ap_memory", "mem_address", 1),
	Port_Property("input_9_V_ce0", 1, hls_out, 26, "ap_memory", "mem_ce", 1),
	Port_Property("input_9_V_d0", 18, hls_out, 26, "ap_memory", "mem_din", 1),
	Port_Property("input_9_V_q0", 18, hls_in, 26, "ap_memory", "mem_dout", 1),
	Port_Property("input_9_V_we0", 1, hls_out, 26, "ap_memory", "mem_we", 1),
	Port_Property("input_9_V_address1", 5, hls_out, 26, "ap_memory", "mem_address", 1),
	Port_Property("input_9_V_ce1", 1, hls_out, 26, "ap_memory", "mem_ce", 1),
	Port_Property("input_9_V_d1", 18, hls_out, 26, "ap_memory", "mem_din", 1),
	Port_Property("input_9_V_q1", 18, hls_in, 26, "ap_memory", "mem_dout", 1),
	Port_Property("input_9_V_we1", 1, hls_out, 26, "ap_memory", "mem_we", 1),
	Port_Property("input_10_V_address0", 5, hls_out, 27, "ap_memory", "mem_address", 1),
	Port_Property("input_10_V_ce0", 1, hls_out, 27, "ap_memory", "mem_ce", 1),
	Port_Property("input_10_V_d0", 18, hls_out, 27, "ap_memory", "mem_din", 1),
	Port_Property("input_10_V_q0", 18, hls_in, 27, "ap_memory", "mem_dout", 1),
	Port_Property("input_10_V_we0", 1, hls_out, 27, "ap_memory", "mem_we", 1),
	Port_Property("input_10_V_address1", 5, hls_out, 27, "ap_memory", "mem_address", 1),
	Port_Property("input_10_V_ce1", 1, hls_out, 27, "ap_memory", "mem_ce", 1),
	Port_Property("input_10_V_d1", 18, hls_out, 27, "ap_memory", "mem_din", 1),
	Port_Property("input_10_V_q1", 18, hls_in, 27, "ap_memory", "mem_dout", 1),
	Port_Property("input_10_V_we1", 1, hls_out, 27, "ap_memory", "mem_we", 1),
	Port_Property("input_11_V_address0", 5, hls_out, 28, "ap_memory", "mem_address", 1),
	Port_Property("input_11_V_ce0", 1, hls_out, 28, "ap_memory", "mem_ce", 1),
	Port_Property("input_11_V_d0", 18, hls_out, 28, "ap_memory", "mem_din", 1),
	Port_Property("input_11_V_q0", 18, hls_in, 28, "ap_memory", "mem_dout", 1),
	Port_Property("input_11_V_we0", 1, hls_out, 28, "ap_memory", "mem_we", 1),
	Port_Property("input_11_V_address1", 5, hls_out, 28, "ap_memory", "mem_address", 1),
	Port_Property("input_11_V_ce1", 1, hls_out, 28, "ap_memory", "mem_ce", 1),
	Port_Property("input_11_V_d1", 18, hls_out, 28, "ap_memory", "mem_din", 1),
	Port_Property("input_11_V_q1", 18, hls_in, 28, "ap_memory", "mem_dout", 1),
	Port_Property("input_11_V_we1", 1, hls_out, 28, "ap_memory", "mem_we", 1),
	Port_Property("input_12_V_address0", 5, hls_out, 29, "ap_memory", "mem_address", 1),
	Port_Property("input_12_V_ce0", 1, hls_out, 29, "ap_memory", "mem_ce", 1),
	Port_Property("input_12_V_d0", 18, hls_out, 29, "ap_memory", "mem_din", 1),
	Port_Property("input_12_V_q0", 18, hls_in, 29, "ap_memory", "mem_dout", 1),
	Port_Property("input_12_V_we0", 1, hls_out, 29, "ap_memory", "mem_we", 1),
	Port_Property("input_12_V_address1", 5, hls_out, 29, "ap_memory", "mem_address", 1),
	Port_Property("input_12_V_ce1", 1, hls_out, 29, "ap_memory", "mem_ce", 1),
	Port_Property("input_12_V_d1", 18, hls_out, 29, "ap_memory", "mem_din", 1),
	Port_Property("input_12_V_q1", 18, hls_in, 29, "ap_memory", "mem_dout", 1),
	Port_Property("input_12_V_we1", 1, hls_out, 29, "ap_memory", "mem_we", 1),
	Port_Property("input_13_V_address0", 5, hls_out, 30, "ap_memory", "mem_address", 1),
	Port_Property("input_13_V_ce0", 1, hls_out, 30, "ap_memory", "mem_ce", 1),
	Port_Property("input_13_V_d0", 18, hls_out, 30, "ap_memory", "mem_din", 1),
	Port_Property("input_13_V_q0", 18, hls_in, 30, "ap_memory", "mem_dout", 1),
	Port_Property("input_13_V_we0", 1, hls_out, 30, "ap_memory", "mem_we", 1),
	Port_Property("input_13_V_address1", 5, hls_out, 30, "ap_memory", "mem_address", 1),
	Port_Property("input_13_V_ce1", 1, hls_out, 30, "ap_memory", "mem_ce", 1),
	Port_Property("input_13_V_d1", 18, hls_out, 30, "ap_memory", "mem_din", 1),
	Port_Property("input_13_V_q1", 18, hls_in, 30, "ap_memory", "mem_dout", 1),
	Port_Property("input_13_V_we1", 1, hls_out, 30, "ap_memory", "mem_we", 1),
	Port_Property("input_14_V_address0", 5, hls_out, 31, "ap_memory", "mem_address", 1),
	Port_Property("input_14_V_ce0", 1, hls_out, 31, "ap_memory", "mem_ce", 1),
	Port_Property("input_14_V_d0", 18, hls_out, 31, "ap_memory", "mem_din", 1),
	Port_Property("input_14_V_q0", 18, hls_in, 31, "ap_memory", "mem_dout", 1),
	Port_Property("input_14_V_we0", 1, hls_out, 31, "ap_memory", "mem_we", 1),
	Port_Property("input_14_V_address1", 5, hls_out, 31, "ap_memory", "mem_address", 1),
	Port_Property("input_14_V_ce1", 1, hls_out, 31, "ap_memory", "mem_ce", 1),
	Port_Property("input_14_V_d1", 18, hls_out, 31, "ap_memory", "mem_din", 1),
	Port_Property("input_14_V_q1", 18, hls_in, 31, "ap_memory", "mem_dout", 1),
	Port_Property("input_14_V_we1", 1, hls_out, 31, "ap_memory", "mem_we", 1),
	Port_Property("input_15_V_address0", 5, hls_out, 32, "ap_memory", "mem_address", 1),
	Port_Property("input_15_V_ce0", 1, hls_out, 32, "ap_memory", "mem_ce", 1),
	Port_Property("input_15_V_d0", 18, hls_out, 32, "ap_memory", "mem_din", 1),
	Port_Property("input_15_V_q0", 18, hls_in, 32, "ap_memory", "mem_dout", 1),
	Port_Property("input_15_V_we0", 1, hls_out, 32, "ap_memory", "mem_we", 1),
	Port_Property("input_15_V_address1", 5, hls_out, 32, "ap_memory", "mem_address", 1),
	Port_Property("input_15_V_ce1", 1, hls_out, 32, "ap_memory", "mem_ce", 1),
	Port_Property("input_15_V_d1", 18, hls_out, 32, "ap_memory", "mem_din", 1),
	Port_Property("input_15_V_q1", 18, hls_in, 32, "ap_memory", "mem_dout", 1),
	Port_Property("input_15_V_we1", 1, hls_out, 32, "ap_memory", "mem_we", 1),
	Port_Property("ap_return", 32, hls_out, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "mlp";
