

================================================================
== Vitis HLS Report for 'fill_value'
================================================================
* Date:           Thu Feb 27 14:43:26 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       fill_value_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.128 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |        ?|        ?|         1|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       60|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|       23|    -|
|Register             |        -|     -|       80|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       80|       83|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln45_fu_92_p2   |         +|   0|  0|  21|          14|           1|
    |icmp_ln45_fu_87_p2  |      icmp|   0|  0|  39|          32|          32|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  60|          46|          33|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    |i_fu_46    |   9|          2|   14|         28|
    +-----------+----+-----------+-----+-----------+
    |Total      |  23|          5|   15|         31|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   2|   0|    2|          0|
    |fillsize_read_reg_115  |  32|   0|   32|          0|
    |i_fu_46                |  14|   0|   14|          0|
    |value_r_read_reg_120   |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  80|   0|   80|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|    fill_value|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|    fill_value|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|    fill_value|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|    fill_value|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|    fill_value|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|    fill_value|  return value|
|ap_ce               |   in|    1|  ap_ctrl_hs|    fill_value|  return value|
|ap_core             |   in|    8|     ap_none|       ap_core|        scalar|
|ap_part             |   in|    8|     ap_none|       ap_part|        scalar|
|ap_parent           |   in|    8|     ap_none|     ap_parent|        scalar|
|value_r             |   in|   32|     ap_none|       value_r|        scalar|
|fillsize            |   in|   32|     ap_none|      fillsize|        scalar|
|big_array_address0  |  out|   14|   ap_memory|     big_array|         array|
|big_array_ce0       |  out|    1|   ap_memory|     big_array|         array|
|big_array_we0       |  out|    1|   ap_memory|     big_array|         array|
|big_array_d0        |  out|   32|   ap_memory|     big_array|         array|
+--------------------+-----+-----+------------+--------------+--------------+

