
*** Running vivado
    with args -log implem_RISC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source implem_RISC.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source implem_RISC.tcl -notrace
Command: synth_design -top implem_RISC -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 124
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1032.527 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'implem_RISC' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/implem_RISC/implem_RISC.vhd:34]
INFO: [Synth 8-638] synthesizing module 'proc_RISC' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/proc_RISC/proc_RISC.vhd:38]
	Parameter DIM_MI bound to: 256 - type: integer 
	Parameter DIM_MD bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_instr' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/proc_RISC/mem_instr.vhd:32]
	Parameter DIM_MI bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mem_instr' (1#1) [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/proc_RISC/mem_instr.vhd:32]
INFO: [Synth 8-638] synthesizing module 'set_reg' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/proc_RISC/set_reg.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'set_reg' (2#1) [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/proc_RISC/set_reg.vhd:36]
INFO: [Synth 8-638] synthesizing module 'unit_aritm' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/proc_RISC/unit_aritm.vhd:122]
INFO: [Synth 8-638] synthesizing module 'FUNC' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/proc_RISC/unit_aritm.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'FUNC' (3#1) [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/proc_RISC/unit_aritm.vhd:35]
INFO: [Synth 8-638] synthesizing module 'DEPL' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/proc_RISC/unit_aritm.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mux_4_1' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/proc_RISC/mux_4_1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mux_4_1' (4#1) [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/proc_RISC/mux_4_1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'DEPL' (5#1) [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/proc_RISC/unit_aritm.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'unit_aritm' (6#1) [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/proc_RISC/unit_aritm.vhd:122]
INFO: [Synth 8-638] synthesizing module 'mem_date' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/proc_RISC/mem_date.vhd:34]
	Parameter DIM_MD bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mem_date' (7#1) [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/proc_RISC/mem_date.vhd:34]
INFO: [Synth 8-638] synthesizing module 'FDN' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/new/FDN.vhd:43]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FDN' (8#1) [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/new/FDN.vhd:43]
INFO: [Synth 8-638] synthesizing module 'FDN__parameterized0' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/new/FDN.vhd:43]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FDN__parameterized0' (8#1) [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/new/FDN.vhd:43]
INFO: [Synth 8-638] synthesizing module 'FDN__parameterized1' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/new/FDN.vhd:43]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FDN__parameterized1' (8#1) [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/new/FDN.vhd:43]
INFO: [Synth 8-638] synthesizing module 'FDN__parameterized2' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/new/FDN.vhd:43]
	Parameter n bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FDN__parameterized2' (8#1) [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/new/FDN.vhd:43]
INFO: [Synth 8-638] synthesizing module 'CONST' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/new/CONST.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'CONST' (9#1) [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/new/CONST.vhd:19]
INFO: [Synth 8-638] synthesizing module 'DCDI' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/new/DCDI.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'DCDI' (10#1) [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/new/DCDI.vhd:50]
INFO: [Synth 8-638] synthesizing module 'SELMUXC' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/new/SELMUXC.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'SELMUXC' (11#1) [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/new/SELMUXC.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'proc_RISC' (12#1) [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/proc_RISC/proc_RISC.vhd:38]
INFO: [Synth 8-638] synthesizing module 'filtru_buton' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/implem_RISC/filtru_buton.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'filtru_buton' (13#1) [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/implem_RISC/filtru_buton.vhd:31]
INFO: [Synth 8-638] synthesizing module 'afis_uart' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/implem_RISC/afis_uart.vhd:38]
INFO: [Synth 8-638] synthesizing module 'conv_uart' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/implem_RISC/conv_uart.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'conv_uart' (14#1) [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/implem_RISC/conv_uart.vhd:41]
INFO: [Synth 8-638] synthesizing module 'uart_send64' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/implem_RISC/uart_send64.vhd:41]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/implem_RISC/uart_tx.vhd:35]
	Parameter BIT_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (15#1) [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/implem_RISC/uart_tx.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'uart_send64' (16#1) [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/implem_RISC/uart_send64.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'afis_uart' (17#1) [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/implem_RISC/afis_uart.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'implem_RISC' (18#1) [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/imports/implem_RISC/implem_RISC.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1072.570 ; gain = 40.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1072.570 ; gain = 40.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1072.570 ; gain = 40.043
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1072.570 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/constrs_1/imports/implem_RISC/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/constrs_1/imports/implem_RISC/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/constrs_1/imports/implem_RISC/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/implem_RISC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/implem_RISC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1187.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1187.820 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1187.820 ; gain = 155.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1187.820 ; gain = 155.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1187.820 ; gain = 155.293
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'St_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'St_reg' in module 'uart_send64'
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/new/CONST.vhd:23]
WARNING: [Synth 8-327] inferring latch for variable 'MxC_reg' [D:/An3/An3 Sem1/SSC/RISC/RISC.srcs/sources_1/new/SELMUXC.vhd:24]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                            00001 |                              000
                    load |                            00010 |                              001
                    send |                            00100 |                              010
                 waitbit |                            01000 |                              011
                   shift |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'St_reg' using encoding 'one-hot' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                            00001 |                              000
               send_byte |                            00010 |                              001
                wait_rdy |                            00100 |                              010
                 inc_cnt |                            01000 |                              011
                test_cnt |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'St_reg' using encoding 'one-hot' in module 'uart_send64'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1187.820 ; gain = 155.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 33    
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 12    
	               22 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit	(256 X 32 bit)          RAMs := 1     
	              512 Bit	(16 X 32 bit)          RAMs := 1     
+---Muxes : 
	   9 Input   33 Bit        Muxes := 1     
	 257 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 1     
	  10 Input   16 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 4     
	   5 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4     
	  29 Input    7 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 4     
	   5 Input    7 Bit        Muxes := 1     
	  10 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	  23 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 42    
	   4 Input    1 Bit        Muxes := 32    
	  23 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1187.820 ; gain = 155.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------+-----------+----------------------+--------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------------+-----------+----------------------+--------------+
|implem_RISC | proc_RISC_i/R/R_reg | Implied   | 16 x 32              | RAM32M x 12	 | 
+------------+---------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1187.820 ; gain = 155.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1354.938 ; gain = 322.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+---------------------+-----------+----------------------+--------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------------+-----------+----------------------+--------------+
|implem_RISC | proc_RISC_i/R/R_reg | Implied   | 16 x 32              | RAM32M x 12	 | 
+------------+---------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1365.020 ; gain = 332.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1365.020 ; gain = 332.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1365.020 ; gain = 332.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1365.020 ; gain = 332.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1365.020 ; gain = 332.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1365.020 ; gain = 332.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1365.020 ; gain = 332.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    17|
|3     |LUT1   |    10|
|4     |LUT2   |    70|
|5     |LUT3   |    99|
|6     |LUT4   |    74|
|7     |LUT5   |   171|
|8     |LUT6   |   374|
|9     |MUXF7  |    18|
|10    |MUXF8  |     1|
|11    |RAM32M |    12|
|12    |FDRE   |   251|
|13    |FDSE   |     3|
|14    |IBUF   |     3|
|15    |OBUF   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1365.020 ; gain = 332.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:18 . Memory (MB): peak = 1365.020 ; gain = 217.242
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1365.020 ; gain = 332.492
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1365.020 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1365.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:40 . Memory (MB): peak = 1365.020 ; gain = 332.492
INFO: [Common 17-1381] The checkpoint 'D:/An3/An3 Sem1/SSC/RISC/RISC.runs/synth_1/implem_RISC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file implem_RISC_utilization_synth.rpt -pb implem_RISC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 16 14:58:24 2020...
