Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri May 21 22:44:31 2021
| Host         : DESKTOP-3QO6TRU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DIDACOMP_Nexys4_timing_summary_routed.rpt -pb DIDACOMP_Nexys4_timing_summary_routed.pb -rpx DIDACOMP_Nexys4_timing_summary_routed.rpx -warn_on_violation
| Design       : DIDACOMP_Nexys4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.542        0.000                      0                  200        0.134        0.000                      0                  200        3.750        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.542        0.000                      0                  200        0.134        0.000                      0                  200        3.750        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 2.941ns (54.990%)  route 2.407ns (45.010%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.726     5.329    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DEBOUNCE/Timer_count_reg[14]/Q
                         net (fo=3, routed)           0.962     6.747    DEBOUNCE/Timer_count_reg[14]
    SLICE_X1Y100         LUT2 (Prop_lut2_I1_O)        0.124     6.871 r  DEBOUNCE/State1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.871    DEBOUNCE/State1_carry__0_i_7_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.403 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.403    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.560 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.444     9.004    DEBOUNCE/State1
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.329     9.333 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.333    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.883 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.883    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.997 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.111 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.225 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.226    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.340 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.454 r  DEBOUNCE/Timer_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.454    DEBOUNCE/Timer_count_reg[20]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.677 r  DEBOUNCE/Timer_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.677    DEBOUNCE/Timer_count_reg[24]_i_1_n_7
    SLICE_X0Y102         FDRE                                         r  DEBOUNCE/Timer_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.590    15.012    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  DEBOUNCE/Timer_count_reg[24]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.062    15.219    DEBOUNCE/Timer_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 2.938ns (54.964%)  route 2.407ns (45.036%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.726     5.329    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DEBOUNCE/Timer_count_reg[14]/Q
                         net (fo=3, routed)           0.962     6.747    DEBOUNCE/Timer_count_reg[14]
    SLICE_X1Y100         LUT2 (Prop_lut2_I1_O)        0.124     6.871 r  DEBOUNCE/State1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.871    DEBOUNCE/State1_carry__0_i_7_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.403 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.403    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.560 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.444     9.004    DEBOUNCE/State1
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.329     9.333 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.333    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.883 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.883    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.997 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.111 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.225 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.226    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.340 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.674 r  DEBOUNCE/Timer_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.674    DEBOUNCE/Timer_count_reg[20]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  DEBOUNCE/Timer_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.590    15.012    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  DEBOUNCE/Timer_count_reg[21]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    DEBOUNCE/Timer_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 2.917ns (54.787%)  route 2.407ns (45.213%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.726     5.329    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DEBOUNCE/Timer_count_reg[14]/Q
                         net (fo=3, routed)           0.962     6.747    DEBOUNCE/Timer_count_reg[14]
    SLICE_X1Y100         LUT2 (Prop_lut2_I1_O)        0.124     6.871 r  DEBOUNCE/State1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.871    DEBOUNCE/State1_carry__0_i_7_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.403 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.403    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.560 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.444     9.004    DEBOUNCE/State1
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.329     9.333 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.333    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.883 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.883    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.997 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.111 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.225 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.226    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.340 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.653 r  DEBOUNCE/Timer_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.653    DEBOUNCE/Timer_count_reg[20]_i_1_n_4
    SLICE_X0Y101         FDRE                                         r  DEBOUNCE/Timer_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.590    15.012    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  DEBOUNCE/Timer_count_reg[23]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    DEBOUNCE/Timer_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.653    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 2.843ns (54.150%)  route 2.407ns (45.850%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.726     5.329    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DEBOUNCE/Timer_count_reg[14]/Q
                         net (fo=3, routed)           0.962     6.747    DEBOUNCE/Timer_count_reg[14]
    SLICE_X1Y100         LUT2 (Prop_lut2_I1_O)        0.124     6.871 r  DEBOUNCE/State1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.871    DEBOUNCE/State1_carry__0_i_7_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.403 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.403    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.560 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.444     9.004    DEBOUNCE/State1
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.329     9.333 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.333    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.883 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.883    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.997 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.111 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.225 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.226    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.340 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.579 r  DEBOUNCE/Timer_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.579    DEBOUNCE/Timer_count_reg[20]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  DEBOUNCE/Timer_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.590    15.012    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  DEBOUNCE/Timer_count_reg[22]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    DEBOUNCE/Timer_count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 2.827ns (54.009%)  route 2.407ns (45.991%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.726     5.329    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DEBOUNCE/Timer_count_reg[14]/Q
                         net (fo=3, routed)           0.962     6.747    DEBOUNCE/Timer_count_reg[14]
    SLICE_X1Y100         LUT2 (Prop_lut2_I1_O)        0.124     6.871 r  DEBOUNCE/State1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.871    DEBOUNCE/State1_carry__0_i_7_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.403 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.403    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.560 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.444     9.004    DEBOUNCE/State1
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.329     9.333 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.333    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.883 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.883    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.997 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.111 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.225 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.226    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.340 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.563 r  DEBOUNCE/Timer_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.563    DEBOUNCE/Timer_count_reg[20]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  DEBOUNCE/Timer_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.590    15.012    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  DEBOUNCE/Timer_count_reg[20]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    DEBOUNCE/Timer_count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                  4.656    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 2.824ns (53.983%)  route 2.407ns (46.017%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.726     5.329    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DEBOUNCE/Timer_count_reg[14]/Q
                         net (fo=3, routed)           0.962     6.747    DEBOUNCE/Timer_count_reg[14]
    SLICE_X1Y100         LUT2 (Prop_lut2_I1_O)        0.124     6.871 r  DEBOUNCE/State1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.871    DEBOUNCE/State1_carry__0_i_7_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.403 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.403    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.560 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.444     9.004    DEBOUNCE/State1
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.329     9.333 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.333    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.883 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.883    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.997 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.111 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.225 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.226    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.560 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.560    DEBOUNCE/Timer_count_reg[16]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.590    15.012    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[17]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.062    15.219    DEBOUNCE/Timer_count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 2.803ns (53.798%)  route 2.407ns (46.202%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.726     5.329    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DEBOUNCE/Timer_count_reg[14]/Q
                         net (fo=3, routed)           0.962     6.747    DEBOUNCE/Timer_count_reg[14]
    SLICE_X1Y100         LUT2 (Prop_lut2_I1_O)        0.124     6.871 r  DEBOUNCE/State1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.871    DEBOUNCE/State1_carry__0_i_7_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.403 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.403    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.560 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.444     9.004    DEBOUNCE/State1
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.329     9.333 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.333    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.883 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.883    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.997 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.111 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.225 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.226    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.539 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.539    DEBOUNCE/Timer_count_reg[16]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.590    15.012    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[19]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.062    15.219    DEBOUNCE/Timer_count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 2.729ns (53.132%)  route 2.407ns (46.868%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.726     5.329    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DEBOUNCE/Timer_count_reg[14]/Q
                         net (fo=3, routed)           0.962     6.747    DEBOUNCE/Timer_count_reg[14]
    SLICE_X1Y100         LUT2 (Prop_lut2_I1_O)        0.124     6.871 r  DEBOUNCE/State1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.871    DEBOUNCE/State1_carry__0_i_7_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.403 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.403    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.560 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.444     9.004    DEBOUNCE/State1
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.329     9.333 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.333    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.883 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.883    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.997 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.111 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.225 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.226    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.465 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.465    DEBOUNCE/Timer_count_reg[16]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.590    15.012    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[18]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.062    15.219    DEBOUNCE/Timer_count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 2.713ns (52.985%)  route 2.407ns (47.015%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.726     5.329    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DEBOUNCE/Timer_count_reg[14]/Q
                         net (fo=3, routed)           0.962     6.747    DEBOUNCE/Timer_count_reg[14]
    SLICE_X1Y100         LUT2 (Prop_lut2_I1_O)        0.124     6.871 r  DEBOUNCE/State1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.871    DEBOUNCE/State1_carry__0_i_7_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.403 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.403    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.560 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.444     9.004    DEBOUNCE/State1
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.329     9.333 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.333    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.883 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.883    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.997 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.111 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.225 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.226    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.449 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.449    DEBOUNCE/Timer_count_reg[16]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.590    15.012    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[16]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.062    15.219    DEBOUNCE/Timer_count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.449    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 2.842ns (55.759%)  route 2.255ns (44.240%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.726     5.329    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  DEBOUNCE/Timer_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DEBOUNCE/Timer_count_reg[9]/Q
                         net (fo=3, routed)           0.810     6.595    DEBOUNCE/Timer_count_reg[9]
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.124     6.719 r  DEBOUNCE/State1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.719    DEBOUNCE/State1_carry_i_5_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.269 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.001     7.269    DEBOUNCE/State1_carry_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.383    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.540 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.444     8.985    DEBOUNCE/State1
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.329     9.314 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.314    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.864 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.864    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.978 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.978    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.092 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.426 r  DEBOUNCE/Timer_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.426    DEBOUNCE/Timer_count_reg[12]_i_1_n_6
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.606    15.029    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[13]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)        0.062    15.330    DEBOUNCE/Timer_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                  4.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 DIDACOMP_DEBOUNCED/CW4/REG_PUSH_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIDACOMP_DEBOUNCED/CW4/PREV_PUSH_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.603     1.522    DIDACOMP_DEBOUNCED/CW4/CLK_i_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  DIDACOMP_DEBOUNCED/CW4/REG_PUSH_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  DIDACOMP_DEBOUNCED/CW4/REG_PUSH_reg/Q
                         net (fo=2, routed)           0.068     1.731    DIDACOMP_DEBOUNCED/CW4/REG_PUSH
    SLICE_X7Y94          FDCE                                         r  DIDACOMP_DEBOUNCED/CW4/PREV_PUSH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.874     2.039    DIDACOMP_DEBOUNCED/CW4/CLK_i_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  DIDACOMP_DEBOUNCED/CW4/PREV_PUSH_reg/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.075     1.597    DIDACOMP_DEBOUNCED/CW4/PREV_PUSH_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 DIDACOMP_DEBOUNCED/CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIDACOMP_DEBOUNCED/CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.604     1.523    DIDACOMP_DEBOUNCED/CONTROL_UNIT/CLK_i_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  DIDACOMP_DEBOUNCED/CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  DIDACOMP_DEBOUNCED/CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[1]/Q
                         net (fo=2, routed)           0.068     1.732    DIDACOMP_DEBOUNCED/CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg_n_0_[1]
    SLICE_X3Y94          FDCE                                         r  DIDACOMP_DEBOUNCED/CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.877     2.042    DIDACOMP_DEBOUNCED/CONTROL_UNIT/CLK_i_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  DIDACOMP_DEBOUNCED/CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[2]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.071     1.594    DIDACOMP_DEBOUNCED/CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DIDACOMP_DEBOUNCED/DATA_PATH/DATA_ROM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIDACOMP_DEBOUNCED/DATA_PATH/reg_INST_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.604     1.523    DIDACOMP_DEBOUNCED/DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  DIDACOMP_DEBOUNCED/DATA_PATH/DATA_ROM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  DIDACOMP_DEBOUNCED/DATA_PATH/DATA_ROM_reg[0]/Q
                         net (fo=1, routed)           0.101     1.765    DIDACOMP_DEBOUNCED/DATA_PATH/DATA_ROM[0]
    SLICE_X3Y93          FDCE                                         r  DIDACOMP_DEBOUNCED/DATA_PATH/reg_INST_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.877     2.042    DIDACOMP_DEBOUNCED/DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  DIDACOMP_DEBOUNCED/DATA_PATH/reg_INST_reg[0]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X3Y93          FDCE (Hold_fdce_C_D)         0.075     1.614    DIDACOMP_DEBOUNCED/DATA_PATH/reg_INST_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 DEBOUNCE/Timer_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.130%)  route 0.174ns (32.870%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.605     1.524    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DEBOUNCE/Timer_count_reg[15]/Q
                         net (fo=3, routed)           0.173     1.838    DEBOUNCE/Timer_count_reg[15]
    SLICE_X0Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  DEBOUNCE/Timer_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.883    DEBOUNCE/Timer_count[12]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.998 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.053 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.053    DEBOUNCE/Timer_count_reg[16]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.872     2.037    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    DEBOUNCE/Timer_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 DEBOUNCE/Timer_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.366ns (67.800%)  route 0.174ns (32.200%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.605     1.524    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DEBOUNCE/Timer_count_reg[15]/Q
                         net (fo=3, routed)           0.173     1.838    DEBOUNCE/Timer_count_reg[15]
    SLICE_X0Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  DEBOUNCE/Timer_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.883    DEBOUNCE/Timer_count[12]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.998 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.064 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.064    DEBOUNCE/Timer_count_reg[16]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.872     2.037    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    DEBOUNCE/Timer_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 DIDACOMP_DEBOUNCED/DATA_PATH/DATA_ROM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIDACOMP_DEBOUNCED/DATA_PATH/reg_INST_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.785%)  route 0.107ns (43.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.603     1.522    DIDACOMP_DEBOUNCED/DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  DIDACOMP_DEBOUNCED/DATA_PATH/DATA_ROM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  DIDACOMP_DEBOUNCED/DATA_PATH/DATA_ROM_reg[4]/Q
                         net (fo=2, routed)           0.107     1.771    DIDACOMP_DEBOUNCED/DATA_PATH/DATA_ROM[4]
    SLICE_X3Y92          FDCE                                         r  DIDACOMP_DEBOUNCED/DATA_PATH/reg_INST_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.876     2.041    DIDACOMP_DEBOUNCED/DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  DIDACOMP_DEBOUNCED/DATA_PATH/reg_INST_reg[4]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y92          FDCE (Hold_fdce_C_D)         0.047     1.585    DIDACOMP_DEBOUNCED/DATA_PATH/reg_INST_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 DEBOUNCE/Timer_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.225%)  route 0.174ns (30.775%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.605     1.524    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DEBOUNCE/Timer_count_reg[15]/Q
                         net (fo=3, routed)           0.173     1.838    DEBOUNCE/Timer_count_reg[15]
    SLICE_X0Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  DEBOUNCE/Timer_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.883    DEBOUNCE/Timer_count[12]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.998 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.089 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.089    DEBOUNCE/Timer_count_reg[16]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.872     2.037    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[17]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    DEBOUNCE/Timer_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 DEBOUNCE/Timer_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.225%)  route 0.174ns (30.775%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.605     1.524    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DEBOUNCE/Timer_count_reg[15]/Q
                         net (fo=3, routed)           0.173     1.838    DEBOUNCE/Timer_count_reg[15]
    SLICE_X0Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  DEBOUNCE/Timer_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.883    DEBOUNCE/Timer_count[12]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.998 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.089 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.089    DEBOUNCE/Timer_count_reg[16]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.872     2.037    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[19]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    DEBOUNCE/Timer_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 DIDACOMP_DEBOUNCED/DATA_PATH/DATA_ROM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIDACOMP_DEBOUNCED/DATA_PATH/reg_INST_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.603     1.522    DIDACOMP_DEBOUNCED/DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  DIDACOMP_DEBOUNCED/DATA_PATH/DATA_ROM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  DIDACOMP_DEBOUNCED/DATA_PATH/DATA_ROM_reg[3]/Q
                         net (fo=1, routed)           0.113     1.799    DIDACOMP_DEBOUNCED/DATA_PATH/DATA_ROM[3]
    SLICE_X3Y92          FDCE                                         r  DIDACOMP_DEBOUNCED/DATA_PATH/reg_INST_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.876     2.041    DIDACOMP_DEBOUNCED/DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  DIDACOMP_DEBOUNCED/DATA_PATH/reg_INST_reg[3]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X3Y92          FDCE (Hold_fdce_C_D)         0.070     1.605    DIDACOMP_DEBOUNCED/DATA_PATH/reg_INST_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 DEBOUNCE/Timer_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.394ns (69.388%)  route 0.174ns (30.612%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.605     1.524    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DEBOUNCE/Timer_count_reg[15]/Q
                         net (fo=3, routed)           0.173     1.838    DEBOUNCE/Timer_count_reg[15]
    SLICE_X0Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  DEBOUNCE/Timer_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.883    DEBOUNCE/Timer_count[12]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.998 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.038    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.092 r  DEBOUNCE/Timer_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.092    DEBOUNCE/Timer_count_reg[20]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  DEBOUNCE/Timer_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.872     2.037    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  DEBOUNCE/Timer_count_reg[20]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    DEBOUNCE/Timer_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_i }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y96     DEBOUNCE/FSM_sequential_State_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y96     DEBOUNCE/FSM_sequential_State_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y96     DEBOUNCE/Push_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y98     DEBOUNCE/Timer_count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y98     DEBOUNCE/Timer_count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y99     DEBOUNCE/Timer_count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y99     DEBOUNCE/Timer_count_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y99     DEBOUNCE/Timer_count_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y99     DEBOUNCE/Timer_count_reg[15]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y94     DIDACOMP_DEBOUNCED/DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y94     DIDACOMP_DEBOUNCED/DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y94     DIDACOMP_DEBOUNCED/DATA_PATH/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y94     DIDACOMP_DEBOUNCED/DATA_PATH/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y94     DIDACOMP_DEBOUNCED/DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y94     DIDACOMP_DEBOUNCED/DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y94     DIDACOMP_DEBOUNCED/DATA_PATH/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y94     DIDACOMP_DEBOUNCED/DATA_PATH/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X2Y96     DEBOUNCE/FSM_sequential_State_reg[0]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X2Y96     DEBOUNCE/FSM_sequential_State_reg[1]/C
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y94     DIDACOMP_DEBOUNCED/DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y94     DIDACOMP_DEBOUNCED/DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y94     DIDACOMP_DEBOUNCED/DATA_PATH/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y94     DIDACOMP_DEBOUNCED/DATA_PATH/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y94     DIDACOMP_DEBOUNCED/DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y94     DIDACOMP_DEBOUNCED/DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y94     DIDACOMP_DEBOUNCED/DATA_PATH/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y94     DIDACOMP_DEBOUNCED/DATA_PATH/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X2Y96     DEBOUNCE/FSM_sequential_State_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X2Y96     DEBOUNCE/FSM_sequential_State_reg[1]/C



