Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Apr 16 22:46:27 2022
| Host         : LAPTOP-69752C9G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          483         
TIMING-18  Warning   Missing input or output delay  20          
TIMING-23  Warning   Combinational loop found       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (59)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (59)
----------------------
 There are 59 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -40.748   -16289.604                    483                 2585        0.062        0.000                      0                 2585        4.500        0.000                       0                   927  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -40.748   -16289.604                    483                 2585        0.062        0.000                      0                 2585        4.500        0.000                       0                   927  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          483  Failing Endpoints,  Worst Slack      -40.748ns,  Total Violation   -16289.603ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -40.748ns  (required time - arrival time)
  Source:                 keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.560ns  (logic 13.532ns (26.764%)  route 37.028ns (73.236%))
  Logic Levels:           63  (CARRY4=12 LUT2=1 LUT3=1 LUT4=4 LUT5=10 LUT6=31 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.554     5.138    keyboard_controller/l_/button_cond/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.019     6.675    keyboard_controller/l_/button_cond/M_ctr_q_reg[9]
    SLICE_X32Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.799 r  keyboard_controller/l_/button_cond/M_ctr_q[0]_i_4__2/O
                         net (fo=1, routed)           0.789     7.588    keyboard_controller/l_/button_cond/M_ctr_q[0]_i_4__2_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.712 r  keyboard_controller/l_/button_cond/M_ctr_q[0]_i_2__2/O
                         net (fo=24, routed)          0.279     7.991    keyboard_controller/o_/button_cond/M_matrix4_letter_index_dff_q[6]_i_43
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124     8.115 f  keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q[36]_i_3/O
                         net (fo=8, routed)           0.992     9.107    keyboard_controller/o_/button_cond/M_last_q_reg
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.231 r  keyboard_controller/o_/button_cond/M_matrix4_letter_index_dff_q[6]_i_70/O
                         net (fo=21, routed)          0.965    10.196    betaCPU/r/M_matrix4_letter_index_dff_q[5]_i_41_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I1_O)        0.124    10.320 f  betaCPU/r/M_guess_1_letter_1_q[4]_i_44/O
                         net (fo=1, routed)           0.661    10.982    betaCPU/r/M_guess_1_letter_1_q[4]_i_44_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.106 f  betaCPU/r/M_guess_1_letter_1_q[4]_i_36/O
                         net (fo=1, routed)           0.000    11.106    betaCPU/r/M_guess_1_letter_1_q[4]_i_36_n_0
    SLICE_X38Y40         MUXF7 (Prop_muxf7_I0_O)      0.209    11.315 f  betaCPU/r/M_guess_1_letter_1_q_reg[4]_i_21/O
                         net (fo=3, routed)           0.947    12.262    betaCPU/r/M_guess_1_letter_1_q_reg[4]_i_21_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.297    12.559 f  betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_26/O
                         net (fo=8, routed)           0.474    13.033    betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_6_0[0]
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.124    13.157 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11/O
                         net (fo=2, routed)           0.458    13.615    betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11_n_0
    SLICE_X35Y40         LUT4 (Prop_lut4_I3_O)        0.124    13.739 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_3/O
                         net (fo=18, routed)          1.995    15.734    betaCPU/control_unit/M_word_index_q_reg[7]
    SLICE_X33Y44         LUT6 (Prop_lut6_I2_O)        0.124    15.858 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_19/O
                         net (fo=1, routed)           0.935    16.793    reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_31
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124    16.917 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_8/O
                         net (fo=29, routed)          1.017    17.934    reset_cond/M_stage_q_reg[3]_5
    SLICE_X30Y44         MUXF7 (Prop_muxf7_S_O)       0.292    18.226 f  reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_34/O
                         net (fo=1, routed)           0.000    18.226    reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_34_n_0
    SLICE_X30Y44         MUXF8 (Prop_muxf8_I1_O)      0.088    18.314 f  reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_14/O
                         net (fo=5, routed)           0.787    19.101    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[6]
    SLICE_X38Y44         LUT3 (Prop_lut3_I2_O)        0.319    19.420 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_7/O
                         net (fo=7, routed)           0.594    20.014    betaCPU/game_alu/M_control_unit_regfile_out_b[2]
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.124    20.138 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_23_comp/O
                         net (fo=1, routed)           0.000    20.138    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_23_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    20.490 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[3]
                         net (fo=10, routed)          0.615    21.105    betaCPU/game_alu/M_w_q_reg[7][3]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.306    21.411 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_28/O
                         net (fo=1, routed)           0.301    21.712    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_28_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.836 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7/O
                         net (fo=10, routed)          0.481    22.317    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124    22.441 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_12_comp/O
                         net (fo=44, routed)          0.323    22.764    betaCPU/r/M_matrix4_letter_index_dff_q_reg[3]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124    22.888 r  betaCPU/r/M_matrix4_letter_index_dff_q[4]_i_2__0/O
                         net (fo=6, routed)           0.308    23.196    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][4]
    SLICE_X35Y46         LUT5 (Prop_lut5_I2_O)        0.124    23.320 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42/O
                         net (fo=1, routed)           0.570    23.890    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I4_O)        0.124    24.014 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_25/O
                         net (fo=1, routed)           0.000    24.014    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_15[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.561 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[2]
                         net (fo=11, routed)          0.601    25.163    reset_cond/M_w_q_reg[7][2]_alias
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.302    25.465 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_20_comp_1/O
                         net (fo=55, routed)          0.837    26.302    betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_63
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.426 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_19/O
                         net (fo=1, routed)           0.413    26.839    betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_19_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.124    26.963 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_7/O
                         net (fo=3, routed)           0.683    27.646    betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124    27.770 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_2/O
                         net (fo=6, routed)           0.358    28.128    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124    28.252 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39/O
                         net (fo=1, routed)           0.566    28.818    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I4_O)        0.124    28.942 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_16/O
                         net (fo=1, routed)           0.000    28.942    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7_0[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.582 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/O[3]
                         net (fo=11, routed)          0.775    30.357    reset_cond/M_w_q_reg[0][2]_alias
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.306    30.663 r  reset_cond/M_matrix4_letter_index_dff_q[3]_i_17_comp/O
                         net (fo=56, routed)          1.848    32.512    reset_cond/M_stage_q_reg[3]_8
    SLICE_X38Y46         LUT6 (Prop_lut6_I4_O)        0.124    32.636 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_9/O
                         net (fo=1, routed)           0.000    32.636    reset_cond/M_matrix4_letter_index_dff_q[5]_i_9_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    32.845 r  reset_cond/M_matrix4_letter_index_dff_q_reg[5]_i_3/O
                         net (fo=5, routed)           0.468    33.312    reset_cond/M_matrix4_letter_index_dff_q_reg[5]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.297    33.609 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_2/O
                         net (fo=7, routed)           0.463    34.072    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[5][0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.124    34.196 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41/O
                         net (fo=1, routed)           0.469    34.665    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I4_O)        0.124    34.789 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_24/O
                         net (fo=1, routed)           0.000    34.789    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_15[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    35.016 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[1]
                         net (fo=5, routed)           0.815    35.831    reset_cond/M_w_q_reg[7][1]_alias
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.303    36.134 f  reset_cond/FSM_onehot_M_game_fsm_q[42]_i_7_comp_1/O
                         net (fo=76, routed)          1.129    37.263    betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_63_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I2_O)        0.124    37.387 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_15/O
                         net (fo=1, routed)           0.757    38.145    betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_15_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I0_O)        0.124    38.269 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_7/O
                         net (fo=2, routed)           1.276    39.545    betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_7_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    39.669 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_2/O
                         net (fo=10, routed)          0.488    40.157    betaCPU/game_alu/M_control_unit_regfile_out_b[1]
    SLICE_X36Y43         LUT4 (Prop_lut4_I0_O)        0.124    40.281 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_14/O
                         net (fo=1, routed)           0.000    40.281    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_14_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.682 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.682    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.904 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[0]
                         net (fo=10, routed)          0.491    41.395    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.299    41.694 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_21_comp/O
                         net (fo=86, routed)          2.488    44.182    betaCPU/r/M_matrix4_letter_index_dff_q_reg[6]_i_34
    SLICE_X33Y38         LUT6 (Prop_lut6_I5_O)        0.124    44.306 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_19/O
                         net (fo=1, routed)           1.062    45.369    betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_19_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    45.493 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_7/O
                         net (fo=1, routed)           0.809    46.302    betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_7_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I3_O)        0.124    46.426 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_3/O
                         net (fo=5, routed)           0.621    47.047    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][0]
    SLICE_X36Y43         LUT4 (Prop_lut4_I2_O)        0.124    47.171 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_17/O
                         net (fo=1, routed)           0.000    47.171    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7_0[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.595 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/O[1]
                         net (fo=10, routed)          0.601    48.196    betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_4_0[0]
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.303    48.499 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_6_comp/O
                         net (fo=41, routed)          0.892    49.390    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.124    49.514 r  betaCPU/control_unit/M_word_index_q[7]_i_6/O
                         net (fo=3, routed)           0.326    49.840    betaCPU/game_alu/M_control_unit_regfile_out_b[3]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124    49.964 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22/O
                         net (fo=1, routed)           0.000    49.964    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.365 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.365    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.479 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.479    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.792 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_43/O[3]
                         net (fo=2, routed)           0.644    51.436    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_43_n_4
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.306    51.742 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_29/O
                         net (fo=2, routed)           0.808    52.549    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_29_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124    52.673 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8/O
                         net (fo=6, routed)           0.493    53.166    betaCPU/random_number_generator/FSM_onehot_M_game_fsm_q[35]_i_8_n_0_alias
    SLICE_X34Y41         LUT6 (Prop_lut6_I3_O)        0.124    53.290 r  betaCPU/random_number_generator/M_guess_1_letter_1_q[5]_i_16_comp_1/O
                         net (fo=1, routed)           0.000    53.290    betaCPU/random_number_generator/M_guess_1_letter_1_q[5]_i_16_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.823 r  betaCPU/random_number_generator/M_guess_1_letter_1_q_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    53.823    betaCPU/random_number_generator/M_guess_1_letter_1_q_reg[5]_i_13_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.062 r  betaCPU/random_number_generator/M_guess_1_letter_1_q_reg[5]_i_7/O[2]
                         net (fo=1, routed)           0.577    54.639    betaCPU/control_unit/in21[6]
    SLICE_X29Y41         LUT6 (Prop_lut6_I5_O)        0.301    54.940 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2_comp_1/O
                         net (fo=19, routed)          0.758    55.698    betaCPU/r/D[6]
    SLICE_X32Y42         FDRE                                         r  betaCPU/r/M_guess_4_letter_1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.444    14.849    betaCPU/r/clk_IBUF_BUFG
    SLICE_X32Y42         FDRE                                         r  betaCPU/r/M_guess_4_letter_1_q_reg[6]/C
                         clock pessimism              0.179    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X32Y42         FDRE (Setup_fdre_C_D)       -0.043    14.950    betaCPU/r/M_guess_4_letter_1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -55.698    
  -------------------------------------------------------------------
                         slack                                -40.748    

Slack (VIOLATED) :        -40.740ns  (required time - arrival time)
  Source:                 keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_1_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.389ns  (logic 12.744ns (25.291%)  route 37.644ns (74.709%))
  Logic Levels:           60  (CARRY4=9 LUT2=1 LUT3=1 LUT4=4 LUT5=10 LUT6=31 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.554     5.138    keyboard_controller/l_/button_cond/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.019     6.675    keyboard_controller/l_/button_cond/M_ctr_q_reg[9]
    SLICE_X32Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.799 r  keyboard_controller/l_/button_cond/M_ctr_q[0]_i_4__2/O
                         net (fo=1, routed)           0.789     7.588    keyboard_controller/l_/button_cond/M_ctr_q[0]_i_4__2_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.712 r  keyboard_controller/l_/button_cond/M_ctr_q[0]_i_2__2/O
                         net (fo=24, routed)          0.279     7.991    keyboard_controller/o_/button_cond/M_matrix4_letter_index_dff_q[6]_i_43
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124     8.115 f  keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q[36]_i_3/O
                         net (fo=8, routed)           0.992     9.107    keyboard_controller/o_/button_cond/M_last_q_reg
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.231 r  keyboard_controller/o_/button_cond/M_matrix4_letter_index_dff_q[6]_i_70/O
                         net (fo=21, routed)          0.965    10.196    betaCPU/r/M_matrix4_letter_index_dff_q[5]_i_41_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I1_O)        0.124    10.320 f  betaCPU/r/M_guess_1_letter_1_q[4]_i_44/O
                         net (fo=1, routed)           0.661    10.982    betaCPU/r/M_guess_1_letter_1_q[4]_i_44_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.106 f  betaCPU/r/M_guess_1_letter_1_q[4]_i_36/O
                         net (fo=1, routed)           0.000    11.106    betaCPU/r/M_guess_1_letter_1_q[4]_i_36_n_0
    SLICE_X38Y40         MUXF7 (Prop_muxf7_I0_O)      0.209    11.315 f  betaCPU/r/M_guess_1_letter_1_q_reg[4]_i_21/O
                         net (fo=3, routed)           0.947    12.262    betaCPU/r/M_guess_1_letter_1_q_reg[4]_i_21_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.297    12.559 f  betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_26/O
                         net (fo=8, routed)           0.474    13.033    betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_6_0[0]
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.124    13.157 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11/O
                         net (fo=2, routed)           0.458    13.615    betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11_n_0
    SLICE_X35Y40         LUT4 (Prop_lut4_I3_O)        0.124    13.739 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_3/O
                         net (fo=18, routed)          1.995    15.734    betaCPU/control_unit/M_word_index_q_reg[7]
    SLICE_X33Y44         LUT6 (Prop_lut6_I2_O)        0.124    15.858 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_19/O
                         net (fo=1, routed)           0.935    16.793    reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_31
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124    16.917 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_8/O
                         net (fo=29, routed)          1.017    17.934    reset_cond/M_stage_q_reg[3]_5
    SLICE_X30Y44         MUXF7 (Prop_muxf7_S_O)       0.292    18.226 f  reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_34/O
                         net (fo=1, routed)           0.000    18.226    reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_34_n_0
    SLICE_X30Y44         MUXF8 (Prop_muxf8_I1_O)      0.088    18.314 f  reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_14/O
                         net (fo=5, routed)           0.787    19.101    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[6]
    SLICE_X38Y44         LUT3 (Prop_lut3_I2_O)        0.319    19.420 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_7/O
                         net (fo=7, routed)           0.594    20.014    betaCPU/game_alu/M_control_unit_regfile_out_b[2]
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.124    20.138 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_23_comp/O
                         net (fo=1, routed)           0.000    20.138    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_23_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    20.490 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[3]
                         net (fo=10, routed)          0.615    21.105    betaCPU/game_alu/M_w_q_reg[7][3]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.306    21.411 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_28/O
                         net (fo=1, routed)           0.301    21.712    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_28_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.836 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7/O
                         net (fo=10, routed)          0.481    22.317    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124    22.441 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_12_comp/O
                         net (fo=44, routed)          0.323    22.764    betaCPU/r/M_matrix4_letter_index_dff_q_reg[3]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124    22.888 r  betaCPU/r/M_matrix4_letter_index_dff_q[4]_i_2__0/O
                         net (fo=6, routed)           0.308    23.196    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][4]
    SLICE_X35Y46         LUT5 (Prop_lut5_I2_O)        0.124    23.320 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42/O
                         net (fo=1, routed)           0.570    23.890    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I4_O)        0.124    24.014 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_25/O
                         net (fo=1, routed)           0.000    24.014    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_15[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.561 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[2]
                         net (fo=11, routed)          0.601    25.163    reset_cond/M_w_q_reg[7][2]_alias
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.302    25.465 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_20_comp_1/O
                         net (fo=55, routed)          0.837    26.302    betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_63
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.426 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_19/O
                         net (fo=1, routed)           0.413    26.839    betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_19_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.124    26.963 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_7/O
                         net (fo=3, routed)           0.683    27.646    betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124    27.770 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_2/O
                         net (fo=6, routed)           0.358    28.128    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124    28.252 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39/O
                         net (fo=1, routed)           0.566    28.818    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I4_O)        0.124    28.942 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_16/O
                         net (fo=1, routed)           0.000    28.942    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7_0[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.582 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/O[3]
                         net (fo=11, routed)          0.775    30.357    reset_cond/M_w_q_reg[0][2]_alias
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.306    30.663 r  reset_cond/M_matrix4_letter_index_dff_q[3]_i_17_comp/O
                         net (fo=56, routed)          1.848    32.512    reset_cond/M_stage_q_reg[3]_8
    SLICE_X38Y46         LUT6 (Prop_lut6_I4_O)        0.124    32.636 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_9/O
                         net (fo=1, routed)           0.000    32.636    reset_cond/M_matrix4_letter_index_dff_q[5]_i_9_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    32.845 r  reset_cond/M_matrix4_letter_index_dff_q_reg[5]_i_3/O
                         net (fo=5, routed)           0.468    33.312    reset_cond/M_matrix4_letter_index_dff_q_reg[5]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.297    33.609 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_2/O
                         net (fo=7, routed)           0.463    34.072    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[5][0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.124    34.196 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41/O
                         net (fo=1, routed)           0.469    34.665    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I4_O)        0.124    34.789 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_24/O
                         net (fo=1, routed)           0.000    34.789    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_15[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    35.016 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[1]
                         net (fo=5, routed)           0.815    35.831    reset_cond/M_w_q_reg[7][1]_alias
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.303    36.134 f  reset_cond/FSM_onehot_M_game_fsm_q[42]_i_7_comp_1/O
                         net (fo=76, routed)          1.129    37.263    betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_63_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I2_O)        0.124    37.387 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_15/O
                         net (fo=1, routed)           0.757    38.145    betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_15_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I0_O)        0.124    38.269 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_7/O
                         net (fo=2, routed)           1.276    39.545    betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_7_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    39.669 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_2/O
                         net (fo=10, routed)          0.488    40.157    betaCPU/game_alu/M_control_unit_regfile_out_b[1]
    SLICE_X36Y43         LUT4 (Prop_lut4_I0_O)        0.124    40.281 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_14/O
                         net (fo=1, routed)           0.000    40.281    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_14_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.682 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.682    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.904 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[0]
                         net (fo=10, routed)          0.491    41.395    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.299    41.694 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_21_comp/O
                         net (fo=86, routed)          2.488    44.182    betaCPU/r/M_matrix4_letter_index_dff_q_reg[6]_i_34
    SLICE_X33Y38         LUT6 (Prop_lut6_I5_O)        0.124    44.306 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_19/O
                         net (fo=1, routed)           1.062    45.369    betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_19_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    45.493 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_7/O
                         net (fo=1, routed)           0.809    46.302    betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_7_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I3_O)        0.124    46.426 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_3/O
                         net (fo=5, routed)           0.621    47.047    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][0]
    SLICE_X36Y43         LUT4 (Prop_lut4_I2_O)        0.124    47.171 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_17/O
                         net (fo=1, routed)           0.000    47.171    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7_0[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.595 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/O[1]
                         net (fo=10, routed)          0.601    48.196    betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_4_0[0]
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.303    48.499 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_6_comp/O
                         net (fo=41, routed)          0.892    49.390    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.124    49.514 r  betaCPU/control_unit/M_word_index_q[7]_i_6/O
                         net (fo=3, routed)           0.326    49.840    betaCPU/game_alu/M_control_unit_regfile_out_b[3]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124    49.964 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22/O
                         net (fo=1, routed)           0.000    49.964    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.365 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.365    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.699 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_9/O[1]
                         net (fo=4, routed)           0.861    51.560    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_9_n_6
    SLICE_X42Y44         LUT5 (Prop_lut5_I2_O)        0.329    51.889 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8_comp_1/O
                         net (fo=1, routed)           0.607    52.495    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8_n_0_repN
    SLICE_X33Y44         LUT6 (Prop_lut6_I4_O)        0.355    52.850 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2_comp/O
                         net (fo=17, routed)          0.674    53.524    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[4]_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124    53.648 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_comp_3/O
                         net (fo=36, routed)          0.946    54.595    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.124    54.719 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_1/O
                         net (fo=7, routed)           0.808    55.527    betaCPU/r/M_guess_2_letter_1_q_reg[6]_1[0]
    SLICE_X32Y38         FDRE                                         r  betaCPU/r/M_guess_2_letter_1_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.442    14.847    betaCPU/r/clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  betaCPU/r/M_guess_2_letter_1_q_reg[2]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X32Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.786    betaCPU/r/M_guess_2_letter_1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -55.527    
  -------------------------------------------------------------------
                         slack                                -40.740    

Slack (VIOLATED) :        -40.740ns  (required time - arrival time)
  Source:                 keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_1_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.389ns  (logic 12.744ns (25.291%)  route 37.644ns (74.709%))
  Logic Levels:           60  (CARRY4=9 LUT2=1 LUT3=1 LUT4=4 LUT5=10 LUT6=31 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.554     5.138    keyboard_controller/l_/button_cond/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.019     6.675    keyboard_controller/l_/button_cond/M_ctr_q_reg[9]
    SLICE_X32Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.799 r  keyboard_controller/l_/button_cond/M_ctr_q[0]_i_4__2/O
                         net (fo=1, routed)           0.789     7.588    keyboard_controller/l_/button_cond/M_ctr_q[0]_i_4__2_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.712 r  keyboard_controller/l_/button_cond/M_ctr_q[0]_i_2__2/O
                         net (fo=24, routed)          0.279     7.991    keyboard_controller/o_/button_cond/M_matrix4_letter_index_dff_q[6]_i_43
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124     8.115 f  keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q[36]_i_3/O
                         net (fo=8, routed)           0.992     9.107    keyboard_controller/o_/button_cond/M_last_q_reg
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.231 r  keyboard_controller/o_/button_cond/M_matrix4_letter_index_dff_q[6]_i_70/O
                         net (fo=21, routed)          0.965    10.196    betaCPU/r/M_matrix4_letter_index_dff_q[5]_i_41_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I1_O)        0.124    10.320 f  betaCPU/r/M_guess_1_letter_1_q[4]_i_44/O
                         net (fo=1, routed)           0.661    10.982    betaCPU/r/M_guess_1_letter_1_q[4]_i_44_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.106 f  betaCPU/r/M_guess_1_letter_1_q[4]_i_36/O
                         net (fo=1, routed)           0.000    11.106    betaCPU/r/M_guess_1_letter_1_q[4]_i_36_n_0
    SLICE_X38Y40         MUXF7 (Prop_muxf7_I0_O)      0.209    11.315 f  betaCPU/r/M_guess_1_letter_1_q_reg[4]_i_21/O
                         net (fo=3, routed)           0.947    12.262    betaCPU/r/M_guess_1_letter_1_q_reg[4]_i_21_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.297    12.559 f  betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_26/O
                         net (fo=8, routed)           0.474    13.033    betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_6_0[0]
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.124    13.157 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11/O
                         net (fo=2, routed)           0.458    13.615    betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11_n_0
    SLICE_X35Y40         LUT4 (Prop_lut4_I3_O)        0.124    13.739 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_3/O
                         net (fo=18, routed)          1.995    15.734    betaCPU/control_unit/M_word_index_q_reg[7]
    SLICE_X33Y44         LUT6 (Prop_lut6_I2_O)        0.124    15.858 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_19/O
                         net (fo=1, routed)           0.935    16.793    reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_31
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124    16.917 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_8/O
                         net (fo=29, routed)          1.017    17.934    reset_cond/M_stage_q_reg[3]_5
    SLICE_X30Y44         MUXF7 (Prop_muxf7_S_O)       0.292    18.226 f  reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_34/O
                         net (fo=1, routed)           0.000    18.226    reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_34_n_0
    SLICE_X30Y44         MUXF8 (Prop_muxf8_I1_O)      0.088    18.314 f  reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_14/O
                         net (fo=5, routed)           0.787    19.101    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[6]
    SLICE_X38Y44         LUT3 (Prop_lut3_I2_O)        0.319    19.420 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_7/O
                         net (fo=7, routed)           0.594    20.014    betaCPU/game_alu/M_control_unit_regfile_out_b[2]
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.124    20.138 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_23_comp/O
                         net (fo=1, routed)           0.000    20.138    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_23_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    20.490 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[3]
                         net (fo=10, routed)          0.615    21.105    betaCPU/game_alu/M_w_q_reg[7][3]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.306    21.411 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_28/O
                         net (fo=1, routed)           0.301    21.712    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_28_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.836 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7/O
                         net (fo=10, routed)          0.481    22.317    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124    22.441 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_12_comp/O
                         net (fo=44, routed)          0.323    22.764    betaCPU/r/M_matrix4_letter_index_dff_q_reg[3]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124    22.888 r  betaCPU/r/M_matrix4_letter_index_dff_q[4]_i_2__0/O
                         net (fo=6, routed)           0.308    23.196    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][4]
    SLICE_X35Y46         LUT5 (Prop_lut5_I2_O)        0.124    23.320 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42/O
                         net (fo=1, routed)           0.570    23.890    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I4_O)        0.124    24.014 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_25/O
                         net (fo=1, routed)           0.000    24.014    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_15[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.561 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[2]
                         net (fo=11, routed)          0.601    25.163    reset_cond/M_w_q_reg[7][2]_alias
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.302    25.465 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_20_comp_1/O
                         net (fo=55, routed)          0.837    26.302    betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_63
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.426 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_19/O
                         net (fo=1, routed)           0.413    26.839    betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_19_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.124    26.963 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_7/O
                         net (fo=3, routed)           0.683    27.646    betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124    27.770 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_2/O
                         net (fo=6, routed)           0.358    28.128    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124    28.252 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39/O
                         net (fo=1, routed)           0.566    28.818    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I4_O)        0.124    28.942 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_16/O
                         net (fo=1, routed)           0.000    28.942    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7_0[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.582 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/O[3]
                         net (fo=11, routed)          0.775    30.357    reset_cond/M_w_q_reg[0][2]_alias
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.306    30.663 r  reset_cond/M_matrix4_letter_index_dff_q[3]_i_17_comp/O
                         net (fo=56, routed)          1.848    32.512    reset_cond/M_stage_q_reg[3]_8
    SLICE_X38Y46         LUT6 (Prop_lut6_I4_O)        0.124    32.636 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_9/O
                         net (fo=1, routed)           0.000    32.636    reset_cond/M_matrix4_letter_index_dff_q[5]_i_9_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    32.845 r  reset_cond/M_matrix4_letter_index_dff_q_reg[5]_i_3/O
                         net (fo=5, routed)           0.468    33.312    reset_cond/M_matrix4_letter_index_dff_q_reg[5]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.297    33.609 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_2/O
                         net (fo=7, routed)           0.463    34.072    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[5][0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.124    34.196 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41/O
                         net (fo=1, routed)           0.469    34.665    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I4_O)        0.124    34.789 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_24/O
                         net (fo=1, routed)           0.000    34.789    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_15[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    35.016 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[1]
                         net (fo=5, routed)           0.815    35.831    reset_cond/M_w_q_reg[7][1]_alias
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.303    36.134 f  reset_cond/FSM_onehot_M_game_fsm_q[42]_i_7_comp_1/O
                         net (fo=76, routed)          1.129    37.263    betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_63_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I2_O)        0.124    37.387 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_15/O
                         net (fo=1, routed)           0.757    38.145    betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_15_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I0_O)        0.124    38.269 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_7/O
                         net (fo=2, routed)           1.276    39.545    betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_7_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    39.669 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_2/O
                         net (fo=10, routed)          0.488    40.157    betaCPU/game_alu/M_control_unit_regfile_out_b[1]
    SLICE_X36Y43         LUT4 (Prop_lut4_I0_O)        0.124    40.281 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_14/O
                         net (fo=1, routed)           0.000    40.281    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_14_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.682 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.682    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.904 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[0]
                         net (fo=10, routed)          0.491    41.395    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.299    41.694 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_21_comp/O
                         net (fo=86, routed)          2.488    44.182    betaCPU/r/M_matrix4_letter_index_dff_q_reg[6]_i_34
    SLICE_X33Y38         LUT6 (Prop_lut6_I5_O)        0.124    44.306 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_19/O
                         net (fo=1, routed)           1.062    45.369    betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_19_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    45.493 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_7/O
                         net (fo=1, routed)           0.809    46.302    betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_7_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I3_O)        0.124    46.426 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_3/O
                         net (fo=5, routed)           0.621    47.047    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][0]
    SLICE_X36Y43         LUT4 (Prop_lut4_I2_O)        0.124    47.171 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_17/O
                         net (fo=1, routed)           0.000    47.171    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7_0[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.595 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/O[1]
                         net (fo=10, routed)          0.601    48.196    betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_4_0[0]
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.303    48.499 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_6_comp/O
                         net (fo=41, routed)          0.892    49.390    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.124    49.514 r  betaCPU/control_unit/M_word_index_q[7]_i_6/O
                         net (fo=3, routed)           0.326    49.840    betaCPU/game_alu/M_control_unit_regfile_out_b[3]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124    49.964 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22/O
                         net (fo=1, routed)           0.000    49.964    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.365 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.365    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.699 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_9/O[1]
                         net (fo=4, routed)           0.861    51.560    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_9_n_6
    SLICE_X42Y44         LUT5 (Prop_lut5_I2_O)        0.329    51.889 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8_comp_1/O
                         net (fo=1, routed)           0.607    52.495    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8_n_0_repN
    SLICE_X33Y44         LUT6 (Prop_lut6_I4_O)        0.355    52.850 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2_comp/O
                         net (fo=17, routed)          0.674    53.524    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[4]_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124    53.648 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_comp_3/O
                         net (fo=36, routed)          0.946    54.595    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.124    54.719 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_1/O
                         net (fo=7, routed)           0.808    55.527    betaCPU/r/M_guess_2_letter_1_q_reg[6]_1[0]
    SLICE_X32Y38         FDRE                                         r  betaCPU/r/M_guess_2_letter_1_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.442    14.847    betaCPU/r/clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  betaCPU/r/M_guess_2_letter_1_q_reg[3]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X32Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.786    betaCPU/r/M_guess_2_letter_1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -55.527    
  -------------------------------------------------------------------
                         slack                                -40.740    

Slack (VIOLATED) :        -40.740ns  (required time - arrival time)
  Source:                 keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_1_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.389ns  (logic 12.744ns (25.291%)  route 37.644ns (74.709%))
  Logic Levels:           60  (CARRY4=9 LUT2=1 LUT3=1 LUT4=4 LUT5=10 LUT6=31 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.554     5.138    keyboard_controller/l_/button_cond/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.019     6.675    keyboard_controller/l_/button_cond/M_ctr_q_reg[9]
    SLICE_X32Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.799 r  keyboard_controller/l_/button_cond/M_ctr_q[0]_i_4__2/O
                         net (fo=1, routed)           0.789     7.588    keyboard_controller/l_/button_cond/M_ctr_q[0]_i_4__2_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.712 r  keyboard_controller/l_/button_cond/M_ctr_q[0]_i_2__2/O
                         net (fo=24, routed)          0.279     7.991    keyboard_controller/o_/button_cond/M_matrix4_letter_index_dff_q[6]_i_43
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124     8.115 f  keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q[36]_i_3/O
                         net (fo=8, routed)           0.992     9.107    keyboard_controller/o_/button_cond/M_last_q_reg
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.231 r  keyboard_controller/o_/button_cond/M_matrix4_letter_index_dff_q[6]_i_70/O
                         net (fo=21, routed)          0.965    10.196    betaCPU/r/M_matrix4_letter_index_dff_q[5]_i_41_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I1_O)        0.124    10.320 f  betaCPU/r/M_guess_1_letter_1_q[4]_i_44/O
                         net (fo=1, routed)           0.661    10.982    betaCPU/r/M_guess_1_letter_1_q[4]_i_44_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.106 f  betaCPU/r/M_guess_1_letter_1_q[4]_i_36/O
                         net (fo=1, routed)           0.000    11.106    betaCPU/r/M_guess_1_letter_1_q[4]_i_36_n_0
    SLICE_X38Y40         MUXF7 (Prop_muxf7_I0_O)      0.209    11.315 f  betaCPU/r/M_guess_1_letter_1_q_reg[4]_i_21/O
                         net (fo=3, routed)           0.947    12.262    betaCPU/r/M_guess_1_letter_1_q_reg[4]_i_21_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.297    12.559 f  betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_26/O
                         net (fo=8, routed)           0.474    13.033    betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_6_0[0]
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.124    13.157 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11/O
                         net (fo=2, routed)           0.458    13.615    betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11_n_0
    SLICE_X35Y40         LUT4 (Prop_lut4_I3_O)        0.124    13.739 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_3/O
                         net (fo=18, routed)          1.995    15.734    betaCPU/control_unit/M_word_index_q_reg[7]
    SLICE_X33Y44         LUT6 (Prop_lut6_I2_O)        0.124    15.858 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_19/O
                         net (fo=1, routed)           0.935    16.793    reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_31
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124    16.917 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_8/O
                         net (fo=29, routed)          1.017    17.934    reset_cond/M_stage_q_reg[3]_5
    SLICE_X30Y44         MUXF7 (Prop_muxf7_S_O)       0.292    18.226 f  reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_34/O
                         net (fo=1, routed)           0.000    18.226    reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_34_n_0
    SLICE_X30Y44         MUXF8 (Prop_muxf8_I1_O)      0.088    18.314 f  reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_14/O
                         net (fo=5, routed)           0.787    19.101    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[6]
    SLICE_X38Y44         LUT3 (Prop_lut3_I2_O)        0.319    19.420 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_7/O
                         net (fo=7, routed)           0.594    20.014    betaCPU/game_alu/M_control_unit_regfile_out_b[2]
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.124    20.138 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_23_comp/O
                         net (fo=1, routed)           0.000    20.138    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_23_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    20.490 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[3]
                         net (fo=10, routed)          0.615    21.105    betaCPU/game_alu/M_w_q_reg[7][3]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.306    21.411 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_28/O
                         net (fo=1, routed)           0.301    21.712    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_28_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.836 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7/O
                         net (fo=10, routed)          0.481    22.317    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124    22.441 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_12_comp/O
                         net (fo=44, routed)          0.323    22.764    betaCPU/r/M_matrix4_letter_index_dff_q_reg[3]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124    22.888 r  betaCPU/r/M_matrix4_letter_index_dff_q[4]_i_2__0/O
                         net (fo=6, routed)           0.308    23.196    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][4]
    SLICE_X35Y46         LUT5 (Prop_lut5_I2_O)        0.124    23.320 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42/O
                         net (fo=1, routed)           0.570    23.890    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I4_O)        0.124    24.014 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_25/O
                         net (fo=1, routed)           0.000    24.014    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_15[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.561 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[2]
                         net (fo=11, routed)          0.601    25.163    reset_cond/M_w_q_reg[7][2]_alias
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.302    25.465 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_20_comp_1/O
                         net (fo=55, routed)          0.837    26.302    betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_63
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.426 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_19/O
                         net (fo=1, routed)           0.413    26.839    betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_19_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.124    26.963 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_7/O
                         net (fo=3, routed)           0.683    27.646    betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124    27.770 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_2/O
                         net (fo=6, routed)           0.358    28.128    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124    28.252 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39/O
                         net (fo=1, routed)           0.566    28.818    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I4_O)        0.124    28.942 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_16/O
                         net (fo=1, routed)           0.000    28.942    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7_0[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.582 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/O[3]
                         net (fo=11, routed)          0.775    30.357    reset_cond/M_w_q_reg[0][2]_alias
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.306    30.663 r  reset_cond/M_matrix4_letter_index_dff_q[3]_i_17_comp/O
                         net (fo=56, routed)          1.848    32.512    reset_cond/M_stage_q_reg[3]_8
    SLICE_X38Y46         LUT6 (Prop_lut6_I4_O)        0.124    32.636 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_9/O
                         net (fo=1, routed)           0.000    32.636    reset_cond/M_matrix4_letter_index_dff_q[5]_i_9_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    32.845 r  reset_cond/M_matrix4_letter_index_dff_q_reg[5]_i_3/O
                         net (fo=5, routed)           0.468    33.312    reset_cond/M_matrix4_letter_index_dff_q_reg[5]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.297    33.609 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_2/O
                         net (fo=7, routed)           0.463    34.072    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[5][0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.124    34.196 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41/O
                         net (fo=1, routed)           0.469    34.665    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I4_O)        0.124    34.789 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_24/O
                         net (fo=1, routed)           0.000    34.789    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_15[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    35.016 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[1]
                         net (fo=5, routed)           0.815    35.831    reset_cond/M_w_q_reg[7][1]_alias
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.303    36.134 f  reset_cond/FSM_onehot_M_game_fsm_q[42]_i_7_comp_1/O
                         net (fo=76, routed)          1.129    37.263    betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_63_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I2_O)        0.124    37.387 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_15/O
                         net (fo=1, routed)           0.757    38.145    betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_15_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I0_O)        0.124    38.269 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_7/O
                         net (fo=2, routed)           1.276    39.545    betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_7_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    39.669 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_2/O
                         net (fo=10, routed)          0.488    40.157    betaCPU/game_alu/M_control_unit_regfile_out_b[1]
    SLICE_X36Y43         LUT4 (Prop_lut4_I0_O)        0.124    40.281 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_14/O
                         net (fo=1, routed)           0.000    40.281    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_14_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.682 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.682    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.904 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[0]
                         net (fo=10, routed)          0.491    41.395    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.299    41.694 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_21_comp/O
                         net (fo=86, routed)          2.488    44.182    betaCPU/r/M_matrix4_letter_index_dff_q_reg[6]_i_34
    SLICE_X33Y38         LUT6 (Prop_lut6_I5_O)        0.124    44.306 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_19/O
                         net (fo=1, routed)           1.062    45.369    betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_19_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    45.493 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_7/O
                         net (fo=1, routed)           0.809    46.302    betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_7_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I3_O)        0.124    46.426 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_3/O
                         net (fo=5, routed)           0.621    47.047    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][0]
    SLICE_X36Y43         LUT4 (Prop_lut4_I2_O)        0.124    47.171 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_17/O
                         net (fo=1, routed)           0.000    47.171    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7_0[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.595 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/O[1]
                         net (fo=10, routed)          0.601    48.196    betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_4_0[0]
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.303    48.499 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_6_comp/O
                         net (fo=41, routed)          0.892    49.390    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.124    49.514 r  betaCPU/control_unit/M_word_index_q[7]_i_6/O
                         net (fo=3, routed)           0.326    49.840    betaCPU/game_alu/M_control_unit_regfile_out_b[3]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124    49.964 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22/O
                         net (fo=1, routed)           0.000    49.964    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.365 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.365    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.699 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_9/O[1]
                         net (fo=4, routed)           0.861    51.560    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_9_n_6
    SLICE_X42Y44         LUT5 (Prop_lut5_I2_O)        0.329    51.889 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8_comp_1/O
                         net (fo=1, routed)           0.607    52.495    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8_n_0_repN
    SLICE_X33Y44         LUT6 (Prop_lut6_I4_O)        0.355    52.850 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2_comp/O
                         net (fo=17, routed)          0.674    53.524    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[4]_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124    53.648 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_comp_3/O
                         net (fo=36, routed)          0.946    54.595    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.124    54.719 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_1/O
                         net (fo=7, routed)           0.808    55.527    betaCPU/r/M_guess_2_letter_1_q_reg[6]_1[0]
    SLICE_X32Y38         FDRE                                         r  betaCPU/r/M_guess_2_letter_1_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.442    14.847    betaCPU/r/clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  betaCPU/r/M_guess_2_letter_1_q_reg[5]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X32Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.786    betaCPU/r/M_guess_2_letter_1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -55.527    
  -------------------------------------------------------------------
                         slack                                -40.740    

Slack (VIOLATED) :        -40.718ns  (required time - arrival time)
  Source:                 keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_3_letter_4_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.528ns  (logic 13.621ns (26.958%)  route 36.907ns (73.042%))
  Logic Levels:           63  (CARRY4=12 LUT2=1 LUT3=1 LUT4=4 LUT5=10 LUT6=31 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.554     5.138    keyboard_controller/l_/button_cond/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.019     6.675    keyboard_controller/l_/button_cond/M_ctr_q_reg[9]
    SLICE_X32Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.799 r  keyboard_controller/l_/button_cond/M_ctr_q[0]_i_4__2/O
                         net (fo=1, routed)           0.789     7.588    keyboard_controller/l_/button_cond/M_ctr_q[0]_i_4__2_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.712 r  keyboard_controller/l_/button_cond/M_ctr_q[0]_i_2__2/O
                         net (fo=24, routed)          0.279     7.991    keyboard_controller/o_/button_cond/M_matrix4_letter_index_dff_q[6]_i_43
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124     8.115 f  keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q[36]_i_3/O
                         net (fo=8, routed)           0.992     9.107    keyboard_controller/o_/button_cond/M_last_q_reg
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.231 r  keyboard_controller/o_/button_cond/M_matrix4_letter_index_dff_q[6]_i_70/O
                         net (fo=21, routed)          0.965    10.196    betaCPU/r/M_matrix4_letter_index_dff_q[5]_i_41_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I1_O)        0.124    10.320 f  betaCPU/r/M_guess_1_letter_1_q[4]_i_44/O
                         net (fo=1, routed)           0.661    10.982    betaCPU/r/M_guess_1_letter_1_q[4]_i_44_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.106 f  betaCPU/r/M_guess_1_letter_1_q[4]_i_36/O
                         net (fo=1, routed)           0.000    11.106    betaCPU/r/M_guess_1_letter_1_q[4]_i_36_n_0
    SLICE_X38Y40         MUXF7 (Prop_muxf7_I0_O)      0.209    11.315 f  betaCPU/r/M_guess_1_letter_1_q_reg[4]_i_21/O
                         net (fo=3, routed)           0.947    12.262    betaCPU/r/M_guess_1_letter_1_q_reg[4]_i_21_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.297    12.559 f  betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_26/O
                         net (fo=8, routed)           0.474    13.033    betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_6_0[0]
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.124    13.157 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11/O
                         net (fo=2, routed)           0.458    13.615    betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11_n_0
    SLICE_X35Y40         LUT4 (Prop_lut4_I3_O)        0.124    13.739 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_3/O
                         net (fo=18, routed)          1.995    15.734    betaCPU/control_unit/M_word_index_q_reg[7]
    SLICE_X33Y44         LUT6 (Prop_lut6_I2_O)        0.124    15.858 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_19/O
                         net (fo=1, routed)           0.935    16.793    reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_31
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124    16.917 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_8/O
                         net (fo=29, routed)          1.017    17.934    reset_cond/M_stage_q_reg[3]_5
    SLICE_X30Y44         MUXF7 (Prop_muxf7_S_O)       0.292    18.226 f  reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_34/O
                         net (fo=1, routed)           0.000    18.226    reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_34_n_0
    SLICE_X30Y44         MUXF8 (Prop_muxf8_I1_O)      0.088    18.314 f  reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_14/O
                         net (fo=5, routed)           0.787    19.101    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[6]
    SLICE_X38Y44         LUT3 (Prop_lut3_I2_O)        0.319    19.420 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_7/O
                         net (fo=7, routed)           0.594    20.014    betaCPU/game_alu/M_control_unit_regfile_out_b[2]
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.124    20.138 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_23_comp/O
                         net (fo=1, routed)           0.000    20.138    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_23_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    20.490 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[3]
                         net (fo=10, routed)          0.615    21.105    betaCPU/game_alu/M_w_q_reg[7][3]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.306    21.411 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_28/O
                         net (fo=1, routed)           0.301    21.712    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_28_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.836 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7/O
                         net (fo=10, routed)          0.481    22.317    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124    22.441 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_12_comp/O
                         net (fo=44, routed)          0.323    22.764    betaCPU/r/M_matrix4_letter_index_dff_q_reg[3]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124    22.888 r  betaCPU/r/M_matrix4_letter_index_dff_q[4]_i_2__0/O
                         net (fo=6, routed)           0.308    23.196    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][4]
    SLICE_X35Y46         LUT5 (Prop_lut5_I2_O)        0.124    23.320 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42/O
                         net (fo=1, routed)           0.570    23.890    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I4_O)        0.124    24.014 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_25/O
                         net (fo=1, routed)           0.000    24.014    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_15[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.561 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[2]
                         net (fo=11, routed)          0.601    25.163    reset_cond/M_w_q_reg[7][2]_alias
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.302    25.465 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_20_comp_1/O
                         net (fo=55, routed)          0.837    26.302    betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_63
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.426 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_19/O
                         net (fo=1, routed)           0.413    26.839    betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_19_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.124    26.963 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_7/O
                         net (fo=3, routed)           0.683    27.646    betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124    27.770 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_2/O
                         net (fo=6, routed)           0.358    28.128    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124    28.252 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39/O
                         net (fo=1, routed)           0.566    28.818    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I4_O)        0.124    28.942 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_16/O
                         net (fo=1, routed)           0.000    28.942    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7_0[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.582 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/O[3]
                         net (fo=11, routed)          0.775    30.357    reset_cond/M_w_q_reg[0][2]_alias
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.306    30.663 r  reset_cond/M_matrix4_letter_index_dff_q[3]_i_17_comp/O
                         net (fo=56, routed)          1.848    32.512    reset_cond/M_stage_q_reg[3]_8
    SLICE_X38Y46         LUT6 (Prop_lut6_I4_O)        0.124    32.636 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_9/O
                         net (fo=1, routed)           0.000    32.636    reset_cond/M_matrix4_letter_index_dff_q[5]_i_9_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    32.845 r  reset_cond/M_matrix4_letter_index_dff_q_reg[5]_i_3/O
                         net (fo=5, routed)           0.468    33.312    reset_cond/M_matrix4_letter_index_dff_q_reg[5]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.297    33.609 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_2/O
                         net (fo=7, routed)           0.463    34.072    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[5][0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.124    34.196 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41/O
                         net (fo=1, routed)           0.469    34.665    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I4_O)        0.124    34.789 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_24/O
                         net (fo=1, routed)           0.000    34.789    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_15[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    35.016 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[1]
                         net (fo=5, routed)           0.815    35.831    reset_cond/M_w_q_reg[7][1]_alias
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.303    36.134 f  reset_cond/FSM_onehot_M_game_fsm_q[42]_i_7_comp_1/O
                         net (fo=76, routed)          1.129    37.263    betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_63_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I2_O)        0.124    37.387 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_15/O
                         net (fo=1, routed)           0.757    38.145    betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_15_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I0_O)        0.124    38.269 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_7/O
                         net (fo=2, routed)           1.276    39.545    betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_7_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    39.669 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_2/O
                         net (fo=10, routed)          0.488    40.157    betaCPU/game_alu/M_control_unit_regfile_out_b[1]
    SLICE_X36Y43         LUT4 (Prop_lut4_I0_O)        0.124    40.281 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_14/O
                         net (fo=1, routed)           0.000    40.281    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_14_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.682 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.682    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.904 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[0]
                         net (fo=10, routed)          0.491    41.395    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.299    41.694 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_21_comp/O
                         net (fo=86, routed)          2.488    44.182    betaCPU/r/M_matrix4_letter_index_dff_q_reg[6]_i_34
    SLICE_X33Y38         LUT6 (Prop_lut6_I5_O)        0.124    44.306 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_19/O
                         net (fo=1, routed)           1.062    45.369    betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_19_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    45.493 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_7/O
                         net (fo=1, routed)           0.809    46.302    betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_7_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I3_O)        0.124    46.426 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_3/O
                         net (fo=5, routed)           0.621    47.047    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][0]
    SLICE_X36Y43         LUT4 (Prop_lut4_I2_O)        0.124    47.171 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_17/O
                         net (fo=1, routed)           0.000    47.171    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7_0[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.595 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/O[1]
                         net (fo=10, routed)          0.601    48.196    betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_4_0[0]
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.303    48.499 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_6_comp/O
                         net (fo=41, routed)          0.892    49.390    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.124    49.514 r  betaCPU/control_unit/M_word_index_q[7]_i_6/O
                         net (fo=3, routed)           0.326    49.840    betaCPU/game_alu/M_control_unit_regfile_out_b[3]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124    49.964 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22/O
                         net (fo=1, routed)           0.000    49.964    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.365 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.365    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.479 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.479    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.792 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_43/O[3]
                         net (fo=2, routed)           0.644    51.436    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_43_n_4
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.306    51.742 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_29/O
                         net (fo=2, routed)           0.808    52.549    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_29_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124    52.673 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8/O
                         net (fo=6, routed)           0.493    53.166    betaCPU/random_number_generator/FSM_onehot_M_game_fsm_q[35]_i_8_n_0_alias
    SLICE_X34Y41         LUT6 (Prop_lut6_I3_O)        0.124    53.290 r  betaCPU/random_number_generator/M_guess_1_letter_1_q[5]_i_16_comp_1/O
                         net (fo=1, routed)           0.000    53.290    betaCPU/random_number_generator/M_guess_1_letter_1_q[5]_i_16_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.823 r  betaCPU/random_number_generator/M_guess_1_letter_1_q_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    53.823    betaCPU/random_number_generator/M_guess_1_letter_1_q_reg[5]_i_13_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    54.146 r  betaCPU/random_number_generator/M_guess_1_letter_1_q_reg[5]_i_7/O[1]
                         net (fo=1, routed)           0.407    54.553    betaCPU/control_unit/in21[5]
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.306    54.859 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_1_comp/O
                         net (fo=19, routed)          0.806    55.666    betaCPU/r/D[5]
    SLICE_X28Y40         FDRE                                         r  betaCPU/r/M_guess_3_letter_4_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.445    14.850    betaCPU/r/clk_IBUF_BUFG
    SLICE_X28Y40         FDRE                                         r  betaCPU/r/M_guess_3_letter_4_q_reg[5]/C
                         clock pessimism              0.179    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X28Y40         FDRE (Setup_fdre_C_D)       -0.047    14.947    betaCPU/r/M_guess_3_letter_4_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -55.666    
  -------------------------------------------------------------------
                         slack                                -40.718    

Slack (VIOLATED) :        -40.714ns  (required time - arrival time)
  Source:                 keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_3_letter_2_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.525ns  (logic 13.532ns (26.783%)  route 36.993ns (73.217%))
  Logic Levels:           63  (CARRY4=12 LUT2=1 LUT3=1 LUT4=4 LUT5=10 LUT6=31 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.554     5.138    keyboard_controller/l_/button_cond/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.019     6.675    keyboard_controller/l_/button_cond/M_ctr_q_reg[9]
    SLICE_X32Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.799 r  keyboard_controller/l_/button_cond/M_ctr_q[0]_i_4__2/O
                         net (fo=1, routed)           0.789     7.588    keyboard_controller/l_/button_cond/M_ctr_q[0]_i_4__2_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.712 r  keyboard_controller/l_/button_cond/M_ctr_q[0]_i_2__2/O
                         net (fo=24, routed)          0.279     7.991    keyboard_controller/o_/button_cond/M_matrix4_letter_index_dff_q[6]_i_43
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124     8.115 f  keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q[36]_i_3/O
                         net (fo=8, routed)           0.992     9.107    keyboard_controller/o_/button_cond/M_last_q_reg
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.231 r  keyboard_controller/o_/button_cond/M_matrix4_letter_index_dff_q[6]_i_70/O
                         net (fo=21, routed)          0.965    10.196    betaCPU/r/M_matrix4_letter_index_dff_q[5]_i_41_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I1_O)        0.124    10.320 f  betaCPU/r/M_guess_1_letter_1_q[4]_i_44/O
                         net (fo=1, routed)           0.661    10.982    betaCPU/r/M_guess_1_letter_1_q[4]_i_44_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.106 f  betaCPU/r/M_guess_1_letter_1_q[4]_i_36/O
                         net (fo=1, routed)           0.000    11.106    betaCPU/r/M_guess_1_letter_1_q[4]_i_36_n_0
    SLICE_X38Y40         MUXF7 (Prop_muxf7_I0_O)      0.209    11.315 f  betaCPU/r/M_guess_1_letter_1_q_reg[4]_i_21/O
                         net (fo=3, routed)           0.947    12.262    betaCPU/r/M_guess_1_letter_1_q_reg[4]_i_21_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.297    12.559 f  betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_26/O
                         net (fo=8, routed)           0.474    13.033    betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_6_0[0]
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.124    13.157 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11/O
                         net (fo=2, routed)           0.458    13.615    betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11_n_0
    SLICE_X35Y40         LUT4 (Prop_lut4_I3_O)        0.124    13.739 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_3/O
                         net (fo=18, routed)          1.995    15.734    betaCPU/control_unit/M_word_index_q_reg[7]
    SLICE_X33Y44         LUT6 (Prop_lut6_I2_O)        0.124    15.858 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_19/O
                         net (fo=1, routed)           0.935    16.793    reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_31
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124    16.917 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_8/O
                         net (fo=29, routed)          1.017    17.934    reset_cond/M_stage_q_reg[3]_5
    SLICE_X30Y44         MUXF7 (Prop_muxf7_S_O)       0.292    18.226 f  reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_34/O
                         net (fo=1, routed)           0.000    18.226    reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_34_n_0
    SLICE_X30Y44         MUXF8 (Prop_muxf8_I1_O)      0.088    18.314 f  reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_14/O
                         net (fo=5, routed)           0.787    19.101    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[6]
    SLICE_X38Y44         LUT3 (Prop_lut3_I2_O)        0.319    19.420 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_7/O
                         net (fo=7, routed)           0.594    20.014    betaCPU/game_alu/M_control_unit_regfile_out_b[2]
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.124    20.138 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_23_comp/O
                         net (fo=1, routed)           0.000    20.138    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_23_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    20.490 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[3]
                         net (fo=10, routed)          0.615    21.105    betaCPU/game_alu/M_w_q_reg[7][3]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.306    21.411 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_28/O
                         net (fo=1, routed)           0.301    21.712    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_28_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.836 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7/O
                         net (fo=10, routed)          0.481    22.317    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124    22.441 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_12_comp/O
                         net (fo=44, routed)          0.323    22.764    betaCPU/r/M_matrix4_letter_index_dff_q_reg[3]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124    22.888 r  betaCPU/r/M_matrix4_letter_index_dff_q[4]_i_2__0/O
                         net (fo=6, routed)           0.308    23.196    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][4]
    SLICE_X35Y46         LUT5 (Prop_lut5_I2_O)        0.124    23.320 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42/O
                         net (fo=1, routed)           0.570    23.890    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I4_O)        0.124    24.014 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_25/O
                         net (fo=1, routed)           0.000    24.014    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_15[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.561 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[2]
                         net (fo=11, routed)          0.601    25.163    reset_cond/M_w_q_reg[7][2]_alias
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.302    25.465 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_20_comp_1/O
                         net (fo=55, routed)          0.837    26.302    betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_63
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.426 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_19/O
                         net (fo=1, routed)           0.413    26.839    betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_19_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.124    26.963 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_7/O
                         net (fo=3, routed)           0.683    27.646    betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124    27.770 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_2/O
                         net (fo=6, routed)           0.358    28.128    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124    28.252 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39/O
                         net (fo=1, routed)           0.566    28.818    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I4_O)        0.124    28.942 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_16/O
                         net (fo=1, routed)           0.000    28.942    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7_0[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.582 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/O[3]
                         net (fo=11, routed)          0.775    30.357    reset_cond/M_w_q_reg[0][2]_alias
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.306    30.663 r  reset_cond/M_matrix4_letter_index_dff_q[3]_i_17_comp/O
                         net (fo=56, routed)          1.848    32.512    reset_cond/M_stage_q_reg[3]_8
    SLICE_X38Y46         LUT6 (Prop_lut6_I4_O)        0.124    32.636 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_9/O
                         net (fo=1, routed)           0.000    32.636    reset_cond/M_matrix4_letter_index_dff_q[5]_i_9_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    32.845 r  reset_cond/M_matrix4_letter_index_dff_q_reg[5]_i_3/O
                         net (fo=5, routed)           0.468    33.312    reset_cond/M_matrix4_letter_index_dff_q_reg[5]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.297    33.609 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_2/O
                         net (fo=7, routed)           0.463    34.072    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[5][0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.124    34.196 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41/O
                         net (fo=1, routed)           0.469    34.665    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I4_O)        0.124    34.789 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_24/O
                         net (fo=1, routed)           0.000    34.789    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_15[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    35.016 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[1]
                         net (fo=5, routed)           0.815    35.831    reset_cond/M_w_q_reg[7][1]_alias
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.303    36.134 f  reset_cond/FSM_onehot_M_game_fsm_q[42]_i_7_comp_1/O
                         net (fo=76, routed)          1.129    37.263    betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_63_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I2_O)        0.124    37.387 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_15/O
                         net (fo=1, routed)           0.757    38.145    betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_15_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I0_O)        0.124    38.269 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_7/O
                         net (fo=2, routed)           1.276    39.545    betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_7_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    39.669 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_2/O
                         net (fo=10, routed)          0.488    40.157    betaCPU/game_alu/M_control_unit_regfile_out_b[1]
    SLICE_X36Y43         LUT4 (Prop_lut4_I0_O)        0.124    40.281 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_14/O
                         net (fo=1, routed)           0.000    40.281    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_14_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.682 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.682    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.904 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[0]
                         net (fo=10, routed)          0.491    41.395    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.299    41.694 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_21_comp/O
                         net (fo=86, routed)          2.488    44.182    betaCPU/r/M_matrix4_letter_index_dff_q_reg[6]_i_34
    SLICE_X33Y38         LUT6 (Prop_lut6_I5_O)        0.124    44.306 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_19/O
                         net (fo=1, routed)           1.062    45.369    betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_19_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    45.493 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_7/O
                         net (fo=1, routed)           0.809    46.302    betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_7_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I3_O)        0.124    46.426 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_3/O
                         net (fo=5, routed)           0.621    47.047    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][0]
    SLICE_X36Y43         LUT4 (Prop_lut4_I2_O)        0.124    47.171 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_17/O
                         net (fo=1, routed)           0.000    47.171    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7_0[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.595 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/O[1]
                         net (fo=10, routed)          0.601    48.196    betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_4_0[0]
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.303    48.499 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_6_comp/O
                         net (fo=41, routed)          0.892    49.390    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.124    49.514 r  betaCPU/control_unit/M_word_index_q[7]_i_6/O
                         net (fo=3, routed)           0.326    49.840    betaCPU/game_alu/M_control_unit_regfile_out_b[3]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124    49.964 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22/O
                         net (fo=1, routed)           0.000    49.964    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.365 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.365    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.479 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.479    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.792 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_43/O[3]
                         net (fo=2, routed)           0.644    51.436    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_43_n_4
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.306    51.742 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_29/O
                         net (fo=2, routed)           0.808    52.549    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_29_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124    52.673 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8/O
                         net (fo=6, routed)           0.493    53.166    betaCPU/random_number_generator/FSM_onehot_M_game_fsm_q[35]_i_8_n_0_alias
    SLICE_X34Y41         LUT6 (Prop_lut6_I3_O)        0.124    53.290 r  betaCPU/random_number_generator/M_guess_1_letter_1_q[5]_i_16_comp_1/O
                         net (fo=1, routed)           0.000    53.290    betaCPU/random_number_generator/M_guess_1_letter_1_q[5]_i_16_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.823 r  betaCPU/random_number_generator/M_guess_1_letter_1_q_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    53.823    betaCPU/random_number_generator/M_guess_1_letter_1_q_reg[5]_i_13_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.062 r  betaCPU/random_number_generator/M_guess_1_letter_1_q_reg[5]_i_7/O[2]
                         net (fo=1, routed)           0.577    54.639    betaCPU/control_unit/in21[6]
    SLICE_X29Y41         LUT6 (Prop_lut6_I5_O)        0.301    54.940 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2_comp_1/O
                         net (fo=19, routed)          0.722    55.663    betaCPU/r/D[6]
    SLICE_X31Y39         FDRE                                         r  betaCPU/r/M_guess_3_letter_2_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.443    14.848    betaCPU/r/clk_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  betaCPU/r/M_guess_3_letter_2_q_reg[6]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X31Y39         FDRE (Setup_fdre_C_D)       -0.043    14.949    betaCPU/r/M_guess_3_letter_2_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -55.663    
  -------------------------------------------------------------------
                         slack                                -40.714    

Slack (VIOLATED) :        -40.711ns  (required time - arrival time)
  Source:                 keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_num_correct_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.595ns  (logic 13.243ns (26.174%)  route 37.352ns (73.826%))
  Logic Levels:           64  (CARRY4=11 LUT2=1 LUT3=1 LUT4=4 LUT5=11 LUT6=32 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.554     5.138    keyboard_controller/l_/button_cond/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.019     6.675    keyboard_controller/l_/button_cond/M_ctr_q_reg[9]
    SLICE_X32Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.799 r  keyboard_controller/l_/button_cond/M_ctr_q[0]_i_4__2/O
                         net (fo=1, routed)           0.789     7.588    keyboard_controller/l_/button_cond/M_ctr_q[0]_i_4__2_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.712 r  keyboard_controller/l_/button_cond/M_ctr_q[0]_i_2__2/O
                         net (fo=24, routed)          0.279     7.991    keyboard_controller/o_/button_cond/M_matrix4_letter_index_dff_q[6]_i_43
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124     8.115 f  keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q[36]_i_3/O
                         net (fo=8, routed)           0.992     9.107    keyboard_controller/o_/button_cond/M_last_q_reg
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.231 r  keyboard_controller/o_/button_cond/M_matrix4_letter_index_dff_q[6]_i_70/O
                         net (fo=21, routed)          0.965    10.196    betaCPU/r/M_matrix4_letter_index_dff_q[5]_i_41_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I1_O)        0.124    10.320 f  betaCPU/r/M_guess_1_letter_1_q[4]_i_44/O
                         net (fo=1, routed)           0.661    10.982    betaCPU/r/M_guess_1_letter_1_q[4]_i_44_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.106 f  betaCPU/r/M_guess_1_letter_1_q[4]_i_36/O
                         net (fo=1, routed)           0.000    11.106    betaCPU/r/M_guess_1_letter_1_q[4]_i_36_n_0
    SLICE_X38Y40         MUXF7 (Prop_muxf7_I0_O)      0.209    11.315 f  betaCPU/r/M_guess_1_letter_1_q_reg[4]_i_21/O
                         net (fo=3, routed)           0.947    12.262    betaCPU/r/M_guess_1_letter_1_q_reg[4]_i_21_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.297    12.559 f  betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_26/O
                         net (fo=8, routed)           0.474    13.033    betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_6_0[0]
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.124    13.157 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11/O
                         net (fo=2, routed)           0.458    13.615    betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11_n_0
    SLICE_X35Y40         LUT4 (Prop_lut4_I3_O)        0.124    13.739 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_3/O
                         net (fo=18, routed)          1.995    15.734    betaCPU/control_unit/M_word_index_q_reg[7]
    SLICE_X33Y44         LUT6 (Prop_lut6_I2_O)        0.124    15.858 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_19/O
                         net (fo=1, routed)           0.935    16.793    reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_31
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124    16.917 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_8/O
                         net (fo=29, routed)          1.017    17.934    reset_cond/M_stage_q_reg[3]_5
    SLICE_X30Y44         MUXF7 (Prop_muxf7_S_O)       0.292    18.226 f  reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_34/O
                         net (fo=1, routed)           0.000    18.226    reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_34_n_0
    SLICE_X30Y44         MUXF8 (Prop_muxf8_I1_O)      0.088    18.314 f  reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_14/O
                         net (fo=5, routed)           0.787    19.101    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[6]
    SLICE_X38Y44         LUT3 (Prop_lut3_I2_O)        0.319    19.420 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_7/O
                         net (fo=7, routed)           0.594    20.014    betaCPU/game_alu/M_control_unit_regfile_out_b[2]
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.124    20.138 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_23_comp/O
                         net (fo=1, routed)           0.000    20.138    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_23_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    20.490 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[3]
                         net (fo=10, routed)          0.615    21.105    betaCPU/game_alu/M_w_q_reg[7][3]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.306    21.411 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_28/O
                         net (fo=1, routed)           0.301    21.712    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_28_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.836 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7/O
                         net (fo=10, routed)          0.481    22.317    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124    22.441 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_12_comp/O
                         net (fo=44, routed)          0.323    22.764    betaCPU/r/M_matrix4_letter_index_dff_q_reg[3]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124    22.888 r  betaCPU/r/M_matrix4_letter_index_dff_q[4]_i_2__0/O
                         net (fo=6, routed)           0.308    23.196    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][4]
    SLICE_X35Y46         LUT5 (Prop_lut5_I2_O)        0.124    23.320 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42/O
                         net (fo=1, routed)           0.570    23.890    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I4_O)        0.124    24.014 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_25/O
                         net (fo=1, routed)           0.000    24.014    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_15[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.561 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[2]
                         net (fo=11, routed)          0.601    25.163    reset_cond/M_w_q_reg[7][2]_alias
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.302    25.465 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_20_comp_1/O
                         net (fo=55, routed)          0.837    26.302    betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_63
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.426 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_19/O
                         net (fo=1, routed)           0.413    26.839    betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_19_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.124    26.963 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_7/O
                         net (fo=3, routed)           0.683    27.646    betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124    27.770 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_2/O
                         net (fo=6, routed)           0.358    28.128    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124    28.252 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39/O
                         net (fo=1, routed)           0.566    28.818    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I4_O)        0.124    28.942 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_16/O
                         net (fo=1, routed)           0.000    28.942    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7_0[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.582 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/O[3]
                         net (fo=11, routed)          0.775    30.357    reset_cond/M_w_q_reg[0][2]_alias
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.306    30.663 r  reset_cond/M_matrix4_letter_index_dff_q[3]_i_17_comp/O
                         net (fo=56, routed)          1.848    32.512    reset_cond/M_stage_q_reg[3]_8
    SLICE_X38Y46         LUT6 (Prop_lut6_I4_O)        0.124    32.636 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_9/O
                         net (fo=1, routed)           0.000    32.636    reset_cond/M_matrix4_letter_index_dff_q[5]_i_9_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    32.845 r  reset_cond/M_matrix4_letter_index_dff_q_reg[5]_i_3/O
                         net (fo=5, routed)           0.468    33.312    reset_cond/M_matrix4_letter_index_dff_q_reg[5]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.297    33.609 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_2/O
                         net (fo=7, routed)           0.463    34.072    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[5][0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.124    34.196 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41/O
                         net (fo=1, routed)           0.469    34.665    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I4_O)        0.124    34.789 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_24/O
                         net (fo=1, routed)           0.000    34.789    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_15[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    35.016 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[1]
                         net (fo=5, routed)           0.815    35.831    reset_cond/M_w_q_reg[7][1]_alias
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.303    36.134 f  reset_cond/FSM_onehot_M_game_fsm_q[42]_i_7_comp_1/O
                         net (fo=76, routed)          1.129    37.263    betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_63_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I2_O)        0.124    37.387 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_15/O
                         net (fo=1, routed)           0.757    38.145    betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_15_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I0_O)        0.124    38.269 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_7/O
                         net (fo=2, routed)           1.276    39.545    betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_7_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    39.669 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_2/O
                         net (fo=10, routed)          0.488    40.157    betaCPU/game_alu/M_control_unit_regfile_out_b[1]
    SLICE_X36Y43         LUT4 (Prop_lut4_I0_O)        0.124    40.281 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_14/O
                         net (fo=1, routed)           0.000    40.281    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_14_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.682 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.682    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.904 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[0]
                         net (fo=10, routed)          0.491    41.395    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.299    41.694 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_21_comp/O
                         net (fo=86, routed)          2.488    44.182    betaCPU/r/M_matrix4_letter_index_dff_q_reg[6]_i_34
    SLICE_X33Y38         LUT6 (Prop_lut6_I5_O)        0.124    44.306 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_19/O
                         net (fo=1, routed)           1.062    45.369    betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_19_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    45.493 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_7/O
                         net (fo=1, routed)           0.809    46.302    betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_7_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I3_O)        0.124    46.426 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_3/O
                         net (fo=5, routed)           0.621    47.047    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][0]
    SLICE_X36Y43         LUT4 (Prop_lut4_I2_O)        0.124    47.171 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_17/O
                         net (fo=1, routed)           0.000    47.171    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7_0[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.595 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/O[1]
                         net (fo=10, routed)          0.601    48.196    betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_4_0[0]
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.303    48.499 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_6_comp/O
                         net (fo=41, routed)          0.892    49.390    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.124    49.514 r  betaCPU/control_unit/M_word_index_q[7]_i_6/O
                         net (fo=3, routed)           0.326    49.840    betaCPU/game_alu/M_control_unit_regfile_out_b[3]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124    49.964 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22/O
                         net (fo=1, routed)           0.000    49.964    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.365 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.365    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.479 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.479    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.792 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_43/O[3]
                         net (fo=2, routed)           0.644    51.436    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_43_n_4
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.306    51.742 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_29/O
                         net (fo=2, routed)           0.808    52.549    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_29_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124    52.673 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8/O
                         net (fo=6, routed)           0.493    53.166    betaCPU/random_number_generator/FSM_onehot_M_game_fsm_q[35]_i_8_n_0_alias
    SLICE_X34Y41         LUT6 (Prop_lut6_I3_O)        0.124    53.290 r  betaCPU/random_number_generator/M_guess_1_letter_1_q[5]_i_16_comp_1/O
                         net (fo=1, routed)           0.000    53.290    betaCPU/random_number_generator/M_guess_1_letter_1_q[5]_i_16_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    53.520 r  betaCPU/random_number_generator/M_guess_1_letter_1_q_reg[5]_i_13/O[1]
                         net (fo=2, routed)           0.316    53.836    betaCPU/control_unit/in21[1]
    SLICE_X35Y41         LUT5 (Prop_lut5_I3_O)        0.306    54.142 r  betaCPU/control_unit/M_i_q[1]_i_3/O
                         net (fo=1, routed)           0.581    54.723    betaCPU/control_unit/M_i_q[1]_i_3_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.847 r  betaCPU/control_unit/M_i_q[1]_i_2/O
                         net (fo=6, routed)           0.762    55.609    betaCPU/control_unit/M_i_q[1]_i_2_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I3_O)        0.124    55.733 r  betaCPU/control_unit/M_num_correct_q[1]_i_1/O
                         net (fo=1, routed)           0.000    55.733    betaCPU/r/M_num_correct_q_reg[1]_0
    SLICE_X35Y39         FDRE                                         r  betaCPU/r/M_num_correct_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.442    14.847    betaCPU/r/clk_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  betaCPU/r/M_num_correct_q_reg[1]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.031    15.022    betaCPU/r/M_num_correct_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -55.733    
  -------------------------------------------------------------------
                         slack                                -40.711    

Slack (VIOLATED) :        -40.706ns  (required time - arrival time)
  Source:                 keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.522ns  (logic 13.621ns (26.961%)  route 36.901ns (73.039%))
  Logic Levels:           63  (CARRY4=12 LUT2=1 LUT3=1 LUT4=4 LUT5=10 LUT6=31 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.554     5.138    keyboard_controller/l_/button_cond/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.019     6.675    keyboard_controller/l_/button_cond/M_ctr_q_reg[9]
    SLICE_X32Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.799 r  keyboard_controller/l_/button_cond/M_ctr_q[0]_i_4__2/O
                         net (fo=1, routed)           0.789     7.588    keyboard_controller/l_/button_cond/M_ctr_q[0]_i_4__2_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.712 r  keyboard_controller/l_/button_cond/M_ctr_q[0]_i_2__2/O
                         net (fo=24, routed)          0.279     7.991    keyboard_controller/o_/button_cond/M_matrix4_letter_index_dff_q[6]_i_43
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124     8.115 f  keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q[36]_i_3/O
                         net (fo=8, routed)           0.992     9.107    keyboard_controller/o_/button_cond/M_last_q_reg
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.231 r  keyboard_controller/o_/button_cond/M_matrix4_letter_index_dff_q[6]_i_70/O
                         net (fo=21, routed)          0.965    10.196    betaCPU/r/M_matrix4_letter_index_dff_q[5]_i_41_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I1_O)        0.124    10.320 f  betaCPU/r/M_guess_1_letter_1_q[4]_i_44/O
                         net (fo=1, routed)           0.661    10.982    betaCPU/r/M_guess_1_letter_1_q[4]_i_44_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.106 f  betaCPU/r/M_guess_1_letter_1_q[4]_i_36/O
                         net (fo=1, routed)           0.000    11.106    betaCPU/r/M_guess_1_letter_1_q[4]_i_36_n_0
    SLICE_X38Y40         MUXF7 (Prop_muxf7_I0_O)      0.209    11.315 f  betaCPU/r/M_guess_1_letter_1_q_reg[4]_i_21/O
                         net (fo=3, routed)           0.947    12.262    betaCPU/r/M_guess_1_letter_1_q_reg[4]_i_21_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.297    12.559 f  betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_26/O
                         net (fo=8, routed)           0.474    13.033    betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_6_0[0]
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.124    13.157 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11/O
                         net (fo=2, routed)           0.458    13.615    betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11_n_0
    SLICE_X35Y40         LUT4 (Prop_lut4_I3_O)        0.124    13.739 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_3/O
                         net (fo=18, routed)          1.995    15.734    betaCPU/control_unit/M_word_index_q_reg[7]
    SLICE_X33Y44         LUT6 (Prop_lut6_I2_O)        0.124    15.858 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_19/O
                         net (fo=1, routed)           0.935    16.793    reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_31
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124    16.917 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_8/O
                         net (fo=29, routed)          1.017    17.934    reset_cond/M_stage_q_reg[3]_5
    SLICE_X30Y44         MUXF7 (Prop_muxf7_S_O)       0.292    18.226 f  reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_34/O
                         net (fo=1, routed)           0.000    18.226    reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_34_n_0
    SLICE_X30Y44         MUXF8 (Prop_muxf8_I1_O)      0.088    18.314 f  reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_14/O
                         net (fo=5, routed)           0.787    19.101    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[6]
    SLICE_X38Y44         LUT3 (Prop_lut3_I2_O)        0.319    19.420 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_7/O
                         net (fo=7, routed)           0.594    20.014    betaCPU/game_alu/M_control_unit_regfile_out_b[2]
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.124    20.138 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_23_comp/O
                         net (fo=1, routed)           0.000    20.138    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_23_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    20.490 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[3]
                         net (fo=10, routed)          0.615    21.105    betaCPU/game_alu/M_w_q_reg[7][3]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.306    21.411 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_28/O
                         net (fo=1, routed)           0.301    21.712    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_28_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.836 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7/O
                         net (fo=10, routed)          0.481    22.317    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124    22.441 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_12_comp/O
                         net (fo=44, routed)          0.323    22.764    betaCPU/r/M_matrix4_letter_index_dff_q_reg[3]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124    22.888 r  betaCPU/r/M_matrix4_letter_index_dff_q[4]_i_2__0/O
                         net (fo=6, routed)           0.308    23.196    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][4]
    SLICE_X35Y46         LUT5 (Prop_lut5_I2_O)        0.124    23.320 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42/O
                         net (fo=1, routed)           0.570    23.890    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I4_O)        0.124    24.014 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_25/O
                         net (fo=1, routed)           0.000    24.014    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_15[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.561 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[2]
                         net (fo=11, routed)          0.601    25.163    reset_cond/M_w_q_reg[7][2]_alias
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.302    25.465 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_20_comp_1/O
                         net (fo=55, routed)          0.837    26.302    betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_63
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.426 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_19/O
                         net (fo=1, routed)           0.413    26.839    betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_19_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.124    26.963 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_7/O
                         net (fo=3, routed)           0.683    27.646    betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124    27.770 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_2/O
                         net (fo=6, routed)           0.358    28.128    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124    28.252 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39/O
                         net (fo=1, routed)           0.566    28.818    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I4_O)        0.124    28.942 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_16/O
                         net (fo=1, routed)           0.000    28.942    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7_0[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.582 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/O[3]
                         net (fo=11, routed)          0.775    30.357    reset_cond/M_w_q_reg[0][2]_alias
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.306    30.663 r  reset_cond/M_matrix4_letter_index_dff_q[3]_i_17_comp/O
                         net (fo=56, routed)          1.848    32.512    reset_cond/M_stage_q_reg[3]_8
    SLICE_X38Y46         LUT6 (Prop_lut6_I4_O)        0.124    32.636 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_9/O
                         net (fo=1, routed)           0.000    32.636    reset_cond/M_matrix4_letter_index_dff_q[5]_i_9_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    32.845 r  reset_cond/M_matrix4_letter_index_dff_q_reg[5]_i_3/O
                         net (fo=5, routed)           0.468    33.312    reset_cond/M_matrix4_letter_index_dff_q_reg[5]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.297    33.609 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_2/O
                         net (fo=7, routed)           0.463    34.072    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[5][0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.124    34.196 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41/O
                         net (fo=1, routed)           0.469    34.665    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I4_O)        0.124    34.789 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_24/O
                         net (fo=1, routed)           0.000    34.789    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_15[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    35.016 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[1]
                         net (fo=5, routed)           0.815    35.831    reset_cond/M_w_q_reg[7][1]_alias
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.303    36.134 f  reset_cond/FSM_onehot_M_game_fsm_q[42]_i_7_comp_1/O
                         net (fo=76, routed)          1.129    37.263    betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_63_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I2_O)        0.124    37.387 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_15/O
                         net (fo=1, routed)           0.757    38.145    betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_15_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I0_O)        0.124    38.269 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_7/O
                         net (fo=2, routed)           1.276    39.545    betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_7_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    39.669 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_2/O
                         net (fo=10, routed)          0.488    40.157    betaCPU/game_alu/M_control_unit_regfile_out_b[1]
    SLICE_X36Y43         LUT4 (Prop_lut4_I0_O)        0.124    40.281 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_14/O
                         net (fo=1, routed)           0.000    40.281    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_14_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.682 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.682    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.904 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[0]
                         net (fo=10, routed)          0.491    41.395    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.299    41.694 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_21_comp/O
                         net (fo=86, routed)          2.488    44.182    betaCPU/r/M_matrix4_letter_index_dff_q_reg[6]_i_34
    SLICE_X33Y38         LUT6 (Prop_lut6_I5_O)        0.124    44.306 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_19/O
                         net (fo=1, routed)           1.062    45.369    betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_19_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    45.493 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_7/O
                         net (fo=1, routed)           0.809    46.302    betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_7_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I3_O)        0.124    46.426 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_3/O
                         net (fo=5, routed)           0.621    47.047    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][0]
    SLICE_X36Y43         LUT4 (Prop_lut4_I2_O)        0.124    47.171 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_17/O
                         net (fo=1, routed)           0.000    47.171    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7_0[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.595 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/O[1]
                         net (fo=10, routed)          0.601    48.196    betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_4_0[0]
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.303    48.499 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_6_comp/O
                         net (fo=41, routed)          0.892    49.390    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.124    49.514 r  betaCPU/control_unit/M_word_index_q[7]_i_6/O
                         net (fo=3, routed)           0.326    49.840    betaCPU/game_alu/M_control_unit_regfile_out_b[3]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124    49.964 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22/O
                         net (fo=1, routed)           0.000    49.964    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.365 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.365    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.479 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.479    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.792 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_43/O[3]
                         net (fo=2, routed)           0.644    51.436    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_43_n_4
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.306    51.742 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_29/O
                         net (fo=2, routed)           0.808    52.549    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_29_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124    52.673 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8/O
                         net (fo=6, routed)           0.493    53.166    betaCPU/random_number_generator/FSM_onehot_M_game_fsm_q[35]_i_8_n_0_alias
    SLICE_X34Y41         LUT6 (Prop_lut6_I3_O)        0.124    53.290 r  betaCPU/random_number_generator/M_guess_1_letter_1_q[5]_i_16_comp_1/O
                         net (fo=1, routed)           0.000    53.290    betaCPU/random_number_generator/M_guess_1_letter_1_q[5]_i_16_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.823 r  betaCPU/random_number_generator/M_guess_1_letter_1_q_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    53.823    betaCPU/random_number_generator/M_guess_1_letter_1_q_reg[5]_i_13_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    54.146 r  betaCPU/random_number_generator/M_guess_1_letter_1_q_reg[5]_i_7/O[1]
                         net (fo=1, routed)           0.407    54.553    betaCPU/control_unit/in21[5]
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.306    54.859 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_1_comp/O
                         net (fo=19, routed)          0.800    55.660    betaCPU/r/D[5]
    SLICE_X31Y43         FDRE                                         r  betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.445    14.850    betaCPU/r/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]/C
                         clock pessimism              0.179    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X31Y43         FDRE (Setup_fdre_C_D)       -0.040    14.954    betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -55.660    
  -------------------------------------------------------------------
                         slack                                -40.706    

Slack (VIOLATED) :        -40.691ns  (required time - arrival time)
  Source:                 keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_k_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.623ns  (logic 13.243ns (26.160%)  route 37.380ns (73.840%))
  Logic Levels:           64  (CARRY4=11 LUT2=1 LUT3=1 LUT4=4 LUT5=11 LUT6=32 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.554     5.138    keyboard_controller/l_/button_cond/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.019     6.675    keyboard_controller/l_/button_cond/M_ctr_q_reg[9]
    SLICE_X32Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.799 r  keyboard_controller/l_/button_cond/M_ctr_q[0]_i_4__2/O
                         net (fo=1, routed)           0.789     7.588    keyboard_controller/l_/button_cond/M_ctr_q[0]_i_4__2_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.712 r  keyboard_controller/l_/button_cond/M_ctr_q[0]_i_2__2/O
                         net (fo=24, routed)          0.279     7.991    keyboard_controller/o_/button_cond/M_matrix4_letter_index_dff_q[6]_i_43
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124     8.115 f  keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q[36]_i_3/O
                         net (fo=8, routed)           0.992     9.107    keyboard_controller/o_/button_cond/M_last_q_reg
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.231 r  keyboard_controller/o_/button_cond/M_matrix4_letter_index_dff_q[6]_i_70/O
                         net (fo=21, routed)          0.965    10.196    betaCPU/r/M_matrix4_letter_index_dff_q[5]_i_41_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I1_O)        0.124    10.320 f  betaCPU/r/M_guess_1_letter_1_q[4]_i_44/O
                         net (fo=1, routed)           0.661    10.982    betaCPU/r/M_guess_1_letter_1_q[4]_i_44_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.106 f  betaCPU/r/M_guess_1_letter_1_q[4]_i_36/O
                         net (fo=1, routed)           0.000    11.106    betaCPU/r/M_guess_1_letter_1_q[4]_i_36_n_0
    SLICE_X38Y40         MUXF7 (Prop_muxf7_I0_O)      0.209    11.315 f  betaCPU/r/M_guess_1_letter_1_q_reg[4]_i_21/O
                         net (fo=3, routed)           0.947    12.262    betaCPU/r/M_guess_1_letter_1_q_reg[4]_i_21_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.297    12.559 f  betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_26/O
                         net (fo=8, routed)           0.474    13.033    betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_6_0[0]
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.124    13.157 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11/O
                         net (fo=2, routed)           0.458    13.615    betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11_n_0
    SLICE_X35Y40         LUT4 (Prop_lut4_I3_O)        0.124    13.739 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_3/O
                         net (fo=18, routed)          1.995    15.734    betaCPU/control_unit/M_word_index_q_reg[7]
    SLICE_X33Y44         LUT6 (Prop_lut6_I2_O)        0.124    15.858 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_19/O
                         net (fo=1, routed)           0.935    16.793    reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_31
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124    16.917 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_8/O
                         net (fo=29, routed)          1.017    17.934    reset_cond/M_stage_q_reg[3]_5
    SLICE_X30Y44         MUXF7 (Prop_muxf7_S_O)       0.292    18.226 f  reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_34/O
                         net (fo=1, routed)           0.000    18.226    reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_34_n_0
    SLICE_X30Y44         MUXF8 (Prop_muxf8_I1_O)      0.088    18.314 f  reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_14/O
                         net (fo=5, routed)           0.787    19.101    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[6]
    SLICE_X38Y44         LUT3 (Prop_lut3_I2_O)        0.319    19.420 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_7/O
                         net (fo=7, routed)           0.594    20.014    betaCPU/game_alu/M_control_unit_regfile_out_b[2]
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.124    20.138 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_23_comp/O
                         net (fo=1, routed)           0.000    20.138    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_23_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    20.490 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[3]
                         net (fo=10, routed)          0.615    21.105    betaCPU/game_alu/M_w_q_reg[7][3]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.306    21.411 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_28/O
                         net (fo=1, routed)           0.301    21.712    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_28_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.836 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7/O
                         net (fo=10, routed)          0.481    22.317    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124    22.441 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_12_comp/O
                         net (fo=44, routed)          0.323    22.764    betaCPU/r/M_matrix4_letter_index_dff_q_reg[3]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124    22.888 r  betaCPU/r/M_matrix4_letter_index_dff_q[4]_i_2__0/O
                         net (fo=6, routed)           0.308    23.196    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][4]
    SLICE_X35Y46         LUT5 (Prop_lut5_I2_O)        0.124    23.320 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42/O
                         net (fo=1, routed)           0.570    23.890    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I4_O)        0.124    24.014 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_25/O
                         net (fo=1, routed)           0.000    24.014    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_15[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.561 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[2]
                         net (fo=11, routed)          0.601    25.163    reset_cond/M_w_q_reg[7][2]_alias
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.302    25.465 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_20_comp_1/O
                         net (fo=55, routed)          0.837    26.302    betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_63
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.426 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_19/O
                         net (fo=1, routed)           0.413    26.839    betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_19_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.124    26.963 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_7/O
                         net (fo=3, routed)           0.683    27.646    betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124    27.770 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_2/O
                         net (fo=6, routed)           0.358    28.128    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124    28.252 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39/O
                         net (fo=1, routed)           0.566    28.818    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I4_O)        0.124    28.942 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_16/O
                         net (fo=1, routed)           0.000    28.942    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7_0[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.582 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/O[3]
                         net (fo=11, routed)          0.775    30.357    reset_cond/M_w_q_reg[0][2]_alias
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.306    30.663 r  reset_cond/M_matrix4_letter_index_dff_q[3]_i_17_comp/O
                         net (fo=56, routed)          1.848    32.512    reset_cond/M_stage_q_reg[3]_8
    SLICE_X38Y46         LUT6 (Prop_lut6_I4_O)        0.124    32.636 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_9/O
                         net (fo=1, routed)           0.000    32.636    reset_cond/M_matrix4_letter_index_dff_q[5]_i_9_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    32.845 r  reset_cond/M_matrix4_letter_index_dff_q_reg[5]_i_3/O
                         net (fo=5, routed)           0.468    33.312    reset_cond/M_matrix4_letter_index_dff_q_reg[5]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.297    33.609 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_2/O
                         net (fo=7, routed)           0.463    34.072    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[5][0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.124    34.196 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41/O
                         net (fo=1, routed)           0.469    34.665    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I4_O)        0.124    34.789 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_24/O
                         net (fo=1, routed)           0.000    34.789    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_15[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    35.016 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[1]
                         net (fo=5, routed)           0.815    35.831    reset_cond/M_w_q_reg[7][1]_alias
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.303    36.134 f  reset_cond/FSM_onehot_M_game_fsm_q[42]_i_7_comp_1/O
                         net (fo=76, routed)          1.129    37.263    betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_63_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I2_O)        0.124    37.387 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_15/O
                         net (fo=1, routed)           0.757    38.145    betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_15_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I0_O)        0.124    38.269 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_7/O
                         net (fo=2, routed)           1.276    39.545    betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_7_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    39.669 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_2/O
                         net (fo=10, routed)          0.488    40.157    betaCPU/game_alu/M_control_unit_regfile_out_b[1]
    SLICE_X36Y43         LUT4 (Prop_lut4_I0_O)        0.124    40.281 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_14/O
                         net (fo=1, routed)           0.000    40.281    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_14_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.682 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.682    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.904 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[0]
                         net (fo=10, routed)          0.491    41.395    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.299    41.694 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_21_comp/O
                         net (fo=86, routed)          2.488    44.182    betaCPU/r/M_matrix4_letter_index_dff_q_reg[6]_i_34
    SLICE_X33Y38         LUT6 (Prop_lut6_I5_O)        0.124    44.306 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_19/O
                         net (fo=1, routed)           1.062    45.369    betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_19_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    45.493 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_7/O
                         net (fo=1, routed)           0.809    46.302    betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_7_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I3_O)        0.124    46.426 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_3/O
                         net (fo=5, routed)           0.621    47.047    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][0]
    SLICE_X36Y43         LUT4 (Prop_lut4_I2_O)        0.124    47.171 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_17/O
                         net (fo=1, routed)           0.000    47.171    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7_0[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.595 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/O[1]
                         net (fo=10, routed)          0.601    48.196    betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_4_0[0]
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.303    48.499 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_6_comp/O
                         net (fo=41, routed)          0.892    49.390    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.124    49.514 r  betaCPU/control_unit/M_word_index_q[7]_i_6/O
                         net (fo=3, routed)           0.326    49.840    betaCPU/game_alu/M_control_unit_regfile_out_b[3]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124    49.964 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22/O
                         net (fo=1, routed)           0.000    49.964    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.365 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.365    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.479 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.479    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.792 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_43/O[3]
                         net (fo=2, routed)           0.644    51.436    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_43_n_4
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.306    51.742 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_29/O
                         net (fo=2, routed)           0.808    52.549    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_29_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124    52.673 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8/O
                         net (fo=6, routed)           0.493    53.166    betaCPU/random_number_generator/FSM_onehot_M_game_fsm_q[35]_i_8_n_0_alias
    SLICE_X34Y41         LUT6 (Prop_lut6_I3_O)        0.124    53.290 r  betaCPU/random_number_generator/M_guess_1_letter_1_q[5]_i_16_comp_1/O
                         net (fo=1, routed)           0.000    53.290    betaCPU/random_number_generator/M_guess_1_letter_1_q[5]_i_16_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    53.520 r  betaCPU/random_number_generator/M_guess_1_letter_1_q_reg[5]_i_13/O[1]
                         net (fo=2, routed)           0.316    53.836    betaCPU/control_unit/in21[1]
    SLICE_X35Y41         LUT5 (Prop_lut5_I3_O)        0.306    54.142 r  betaCPU/control_unit/M_i_q[1]_i_3/O
                         net (fo=1, routed)           0.581    54.723    betaCPU/control_unit/M_i_q[1]_i_3_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.847 r  betaCPU/control_unit/M_i_q[1]_i_2/O
                         net (fo=6, routed)           0.790    55.637    betaCPU/control_unit/M_i_q[1]_i_2_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I3_O)        0.124    55.761 r  betaCPU/control_unit/M_k_q[1]_i_1/O
                         net (fo=1, routed)           0.000    55.761    betaCPU/r/M_k_q_reg[1]_0
    SLICE_X30Y38         FDRE                                         r  betaCPU/r/M_k_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.442    14.847    betaCPU/r/clk_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  betaCPU/r/M_k_q_reg[1]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.079    15.070    betaCPU/r/M_k_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -55.761    
  -------------------------------------------------------------------
                         slack                                -40.691    

Slack (VIOLATED) :        -40.677ns  (required time - arrival time)
  Source:                 keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_3_letter_3_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.483ns  (logic 13.621ns (26.982%)  route 36.862ns (73.018%))
  Logic Levels:           63  (CARRY4=12 LUT2=1 LUT3=1 LUT4=4 LUT5=10 LUT6=31 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.554     5.138    keyboard_controller/l_/button_cond/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  keyboard_controller/l_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.019     6.675    keyboard_controller/l_/button_cond/M_ctr_q_reg[9]
    SLICE_X32Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.799 r  keyboard_controller/l_/button_cond/M_ctr_q[0]_i_4__2/O
                         net (fo=1, routed)           0.789     7.588    keyboard_controller/l_/button_cond/M_ctr_q[0]_i_4__2_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.712 r  keyboard_controller/l_/button_cond/M_ctr_q[0]_i_2__2/O
                         net (fo=24, routed)          0.279     7.991    keyboard_controller/o_/button_cond/M_matrix4_letter_index_dff_q[6]_i_43
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124     8.115 f  keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q[36]_i_3/O
                         net (fo=8, routed)           0.992     9.107    keyboard_controller/o_/button_cond/M_last_q_reg
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.231 r  keyboard_controller/o_/button_cond/M_matrix4_letter_index_dff_q[6]_i_70/O
                         net (fo=21, routed)          0.965    10.196    betaCPU/r/M_matrix4_letter_index_dff_q[5]_i_41_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I1_O)        0.124    10.320 f  betaCPU/r/M_guess_1_letter_1_q[4]_i_44/O
                         net (fo=1, routed)           0.661    10.982    betaCPU/r/M_guess_1_letter_1_q[4]_i_44_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.106 f  betaCPU/r/M_guess_1_letter_1_q[4]_i_36/O
                         net (fo=1, routed)           0.000    11.106    betaCPU/r/M_guess_1_letter_1_q[4]_i_36_n_0
    SLICE_X38Y40         MUXF7 (Prop_muxf7_I0_O)      0.209    11.315 f  betaCPU/r/M_guess_1_letter_1_q_reg[4]_i_21/O
                         net (fo=3, routed)           0.947    12.262    betaCPU/r/M_guess_1_letter_1_q_reg[4]_i_21_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.297    12.559 f  betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_26/O
                         net (fo=8, routed)           0.474    13.033    betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_6_0[0]
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.124    13.157 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11/O
                         net (fo=2, routed)           0.458    13.615    betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11_n_0
    SLICE_X35Y40         LUT4 (Prop_lut4_I3_O)        0.124    13.739 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_3/O
                         net (fo=18, routed)          1.995    15.734    betaCPU/control_unit/M_word_index_q_reg[7]
    SLICE_X33Y44         LUT6 (Prop_lut6_I2_O)        0.124    15.858 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_19/O
                         net (fo=1, routed)           0.935    16.793    reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_31
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124    16.917 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_8/O
                         net (fo=29, routed)          1.017    17.934    reset_cond/M_stage_q_reg[3]_5
    SLICE_X30Y44         MUXF7 (Prop_muxf7_S_O)       0.292    18.226 f  reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_34/O
                         net (fo=1, routed)           0.000    18.226    reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_34_n_0
    SLICE_X30Y44         MUXF8 (Prop_muxf8_I1_O)      0.088    18.314 f  reset_cond/M_matrix4_letter_index_dff_q_reg[6]_i_14/O
                         net (fo=5, routed)           0.787    19.101    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[6]
    SLICE_X38Y44         LUT3 (Prop_lut3_I2_O)        0.319    19.420 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_7/O
                         net (fo=7, routed)           0.594    20.014    betaCPU/game_alu/M_control_unit_regfile_out_b[2]
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.124    20.138 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_23_comp/O
                         net (fo=1, routed)           0.000    20.138    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_23_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    20.490 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[3]
                         net (fo=10, routed)          0.615    21.105    betaCPU/game_alu/M_w_q_reg[7][3]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.306    21.411 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_28/O
                         net (fo=1, routed)           0.301    21.712    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_28_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.836 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7/O
                         net (fo=10, routed)          0.481    22.317    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124    22.441 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_12_comp/O
                         net (fo=44, routed)          0.323    22.764    betaCPU/r/M_matrix4_letter_index_dff_q_reg[3]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124    22.888 r  betaCPU/r/M_matrix4_letter_index_dff_q[4]_i_2__0/O
                         net (fo=6, routed)           0.308    23.196    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][4]
    SLICE_X35Y46         LUT5 (Prop_lut5_I2_O)        0.124    23.320 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42/O
                         net (fo=1, routed)           0.570    23.890    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I4_O)        0.124    24.014 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_25/O
                         net (fo=1, routed)           0.000    24.014    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_15[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.561 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[2]
                         net (fo=11, routed)          0.601    25.163    reset_cond/M_w_q_reg[7][2]_alias
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.302    25.465 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_20_comp_1/O
                         net (fo=55, routed)          0.837    26.302    betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_63
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.426 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_19/O
                         net (fo=1, routed)           0.413    26.839    betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_19_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.124    26.963 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_7/O
                         net (fo=3, routed)           0.683    27.646    betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124    27.770 r  betaCPU/r/M_matrix4_letter_index_dff_q[1]_i_2/O
                         net (fo=6, routed)           0.358    28.128    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124    28.252 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39/O
                         net (fo=1, routed)           0.566    28.818    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I4_O)        0.124    28.942 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_16/O
                         net (fo=1, routed)           0.000    28.942    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7_0[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.582 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/O[3]
                         net (fo=11, routed)          0.775    30.357    reset_cond/M_w_q_reg[0][2]_alias
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.306    30.663 r  reset_cond/M_matrix4_letter_index_dff_q[3]_i_17_comp/O
                         net (fo=56, routed)          1.848    32.512    reset_cond/M_stage_q_reg[3]_8
    SLICE_X38Y46         LUT6 (Prop_lut6_I4_O)        0.124    32.636 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_9/O
                         net (fo=1, routed)           0.000    32.636    reset_cond/M_matrix4_letter_index_dff_q[5]_i_9_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    32.845 r  reset_cond/M_matrix4_letter_index_dff_q_reg[5]_i_3/O
                         net (fo=5, routed)           0.468    33.312    reset_cond/M_matrix4_letter_index_dff_q_reg[5]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.297    33.609 r  reset_cond/M_matrix4_letter_index_dff_q[5]_i_2/O
                         net (fo=7, routed)           0.463    34.072    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[5][0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.124    34.196 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41/O
                         net (fo=1, routed)           0.469    34.665    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I4_O)        0.124    34.789 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_24/O
                         net (fo=1, routed)           0.000    34.789    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_15[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    35.016 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[1]
                         net (fo=5, routed)           0.815    35.831    reset_cond/M_w_q_reg[7][1]_alias
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.303    36.134 f  reset_cond/FSM_onehot_M_game_fsm_q[42]_i_7_comp_1/O
                         net (fo=76, routed)          1.129    37.263    betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_63_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I2_O)        0.124    37.387 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_15/O
                         net (fo=1, routed)           0.757    38.145    betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_15_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I0_O)        0.124    38.269 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_7/O
                         net (fo=2, routed)           1.276    39.545    betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_7_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    39.669 r  betaCPU/r/M_matrix4_letter_index_dff_q[3]_i_2/O
                         net (fo=10, routed)          0.488    40.157    betaCPU/game_alu/M_control_unit_regfile_out_b[1]
    SLICE_X36Y43         LUT4 (Prop_lut4_I0_O)        0.124    40.281 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_14/O
                         net (fo=1, routed)           0.000    40.281    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_14_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.682 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.682    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.904 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/O[0]
                         net (fo=10, routed)          0.491    41.395    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.299    41.694 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_21_comp/O
                         net (fo=86, routed)          2.488    44.182    betaCPU/r/M_matrix4_letter_index_dff_q_reg[6]_i_34
    SLICE_X33Y38         LUT6 (Prop_lut6_I5_O)        0.124    44.306 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_19/O
                         net (fo=1, routed)           1.062    45.369    betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_19_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    45.493 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_7/O
                         net (fo=1, routed)           0.809    46.302    betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_7_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I3_O)        0.124    46.426 r  betaCPU/r/M_matrix4_letter_index_dff_q[0]_i_3/O
                         net (fo=5, routed)           0.621    47.047    betaCPU/control_unit/M_matrix4_letter_index_dff_q_reg[4][0]
    SLICE_X36Y43         LUT4 (Prop_lut4_I2_O)        0.124    47.171 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_17/O
                         net (fo=1, routed)           0.000    47.171    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_7_0[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.595 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_4/O[1]
                         net (fo=10, routed)          0.601    48.196    betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_4_0[0]
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.303    48.499 r  betaCPU/control_unit/M_matrix4_letter_index_dff_q[5]_i_6_comp/O
                         net (fo=41, routed)          0.892    49.390    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.124    49.514 r  betaCPU/control_unit/M_word_index_q[7]_i_6/O
                         net (fo=3, routed)           0.326    49.840    betaCPU/game_alu/M_control_unit_regfile_out_b[3]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124    49.964 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22/O
                         net (fo=1, routed)           0.000    49.964    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.365 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.365    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_5_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.479 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.479    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.792 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_43/O[3]
                         net (fo=2, routed)           0.644    51.436    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_43_n_4
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.306    51.742 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_29/O
                         net (fo=2, routed)           0.808    52.549    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_29_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.124    52.673 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8/O
                         net (fo=6, routed)           0.493    53.166    betaCPU/random_number_generator/FSM_onehot_M_game_fsm_q[35]_i_8_n_0_alias
    SLICE_X34Y41         LUT6 (Prop_lut6_I3_O)        0.124    53.290 r  betaCPU/random_number_generator/M_guess_1_letter_1_q[5]_i_16_comp_1/O
                         net (fo=1, routed)           0.000    53.290    betaCPU/random_number_generator/M_guess_1_letter_1_q[5]_i_16_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.823 r  betaCPU/random_number_generator/M_guess_1_letter_1_q_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    53.823    betaCPU/random_number_generator/M_guess_1_letter_1_q_reg[5]_i_13_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    54.146 r  betaCPU/random_number_generator/M_guess_1_letter_1_q_reg[5]_i_7/O[1]
                         net (fo=1, routed)           0.407    54.553    betaCPU/control_unit/in21[5]
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.306    54.859 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_1_comp/O
                         net (fo=19, routed)          0.761    55.621    betaCPU/r/D[5]
    SLICE_X31Y38         FDRE                                         r  betaCPU/r/M_guess_3_letter_3_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.442    14.847    betaCPU/r/clk_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  betaCPU/r/M_guess_3_letter_3_q_reg[5]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X31Y38         FDRE (Setup_fdre_C_D)       -0.047    14.944    betaCPU/r/M_guess_3_letter_3_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -55.621    
  -------------------------------------------------------------------
                         slack                                -40.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.291ns (62.361%)  route 0.176ns (37.639%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.562     1.506    button_panel_controller/check_/button_cond/clk_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  button_panel_controller/check_/button_cond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.176     1.822    button_panel_controller/check_/button_cond/M_ctr_q_reg[4]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.972 r  button_panel_controller/check_/button_cond/M_ctr_q_reg[4]_i_1__9/O[1]
                         net (fo=1, routed)           0.000     1.972    button_panel_controller/check_/button_cond/M_ctr_q_reg[4]_i_1__9_n_6
    SLICE_X38Y49         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.833     2.023    button_panel_controller/check_/button_cond/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.134     1.911    button_panel_controller/check_/button_cond/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.252%)  route 0.233ns (52.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.565     1.509    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.164     1.673 f  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[4]/Q
                         net (fo=7, routed)           0.233     1.906    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[4]_0[4]
    SLICE_X53Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.951 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.951    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q[3]_i_1__2_n_0
    SLICE_X53Y49         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.838     2.028    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[3]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.107     1.889    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.252%)  route 0.233ns (52.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.565     1.509    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.164     1.673 f  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[4]/Q
                         net (fo=7, routed)           0.233     1.906    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[4]_0[4]
    SLICE_X53Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.951 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.951    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q[0]_i_1__2_n_0
    SLICE_X53Y49         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.838     2.028    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.092     1.874    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_w_q_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_w_q_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.736%)  route 0.260ns (58.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.559     1.503    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X36Y34         FDSE                                         r  betaCPU/random_number_generator/M_w_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  betaCPU/random_number_generator/M_w_q_reg[31]/Q
                         net (fo=3, routed)           0.260     1.903    betaCPU/random_number_generator/M_w_q_reg_n_0_[31]
    SLICE_X35Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.948 r  betaCPU/random_number_generator/M_w_q[12]_i_1/O
                         net (fo=1, routed)           0.000     1.948    betaCPU/random_number_generator/M_w_q[12]_i_1_n_0
    SLICE_X35Y35         FDSE                                         r  betaCPU/random_number_generator/M_w_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.826     2.016    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X35Y35         FDSE                                         r  betaCPU/random_number_generator/M_w_q_reg[12]/C
                         clock pessimism             -0.251     1.765    
    SLICE_X35Y35         FDSE (Hold_fdse_C_D)         0.091     1.856    betaCPU/random_number_generator/M_w_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_x_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_w_q_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.718%)  route 0.294ns (61.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.561     1.505    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X39Y39         FDSE                                         r  betaCPU/random_number_generator/M_x_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  betaCPU/random_number_generator/M_x_q_reg[5]/Q
                         net (fo=3, routed)           0.294     1.940    betaCPU/random_number_generator/M_x_q[5]
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.045     1.985 r  betaCPU/random_number_generator/M_w_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.985    betaCPU/random_number_generator/M_w_q[5]_i_1_n_0
    SLICE_X34Y44         FDSE                                         r  betaCPU/random_number_generator/M_w_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.831     2.021    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X34Y44         FDSE                                         r  betaCPU/random_number_generator/M_w_q_reg[5]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X34Y44         FDSE (Hold_fdse_C_D)         0.121     1.891    betaCPU/random_number_generator/M_w_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 keyboard_controller/l_/button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/l_/button_cond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.564     1.508    keyboard_controller/l_/button_cond/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  keyboard_controller/l_/button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  keyboard_controller/l_/button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.798    keyboard_controller/l_/button_cond/M_ctr_q_reg[6]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  keyboard_controller/l_/button_cond/M_ctr_q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.955    keyboard_controller/l_/button_cond/M_ctr_q_reg[4]_i_1__2_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.008 r  keyboard_controller/l_/button_cond/M_ctr_q_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.008    keyboard_controller/l_/button_cond/M_ctr_q_reg[8]_i_1__2_n_7
    SLICE_X30Y50         FDRE                                         r  keyboard_controller/l_/button_cond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.830     2.020    keyboard_controller/l_/button_cond/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  keyboard_controller/l_/button_cond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.909    keyboard_controller/l_/button_cond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_panel_controller/check_/button_cond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.564     1.508    button_panel_controller/check_/button_cond/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  button_panel_controller/check_/button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.798    button_panel_controller/check_/button_cond/M_ctr_q_reg[6]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  button_panel_controller/check_/button_cond/M_ctr_q_reg[4]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.955    button_panel_controller/check_/button_cond/M_ctr_q_reg[4]_i_1__9_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.008 r  button_panel_controller/check_/button_cond/M_ctr_q_reg[8]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     2.008    button_panel_controller/check_/button_cond/M_ctr_q_reg[8]_i_1__9_n_7
    SLICE_X38Y50         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.830     2.020    button_panel_controller/check_/button_cond/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.909    button_panel_controller/check_/button_cond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 button_panel_controller/check_/button_cond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_panel_controller/check_/button_cond/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.331ns (65.333%)  route 0.176ns (34.667%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.562     1.506    button_panel_controller/check_/button_cond/clk_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  button_panel_controller/check_/button_cond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.176     1.822    button_panel_controller/check_/button_cond/M_ctr_q_reg[4]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.190     2.012 r  button_panel_controller/check_/button_cond/M_ctr_q_reg[4]_i_1__9/O[2]
                         net (fo=1, routed)           0.000     2.012    button_panel_controller/check_/button_cond/M_ctr_q_reg[4]_i_1__9_n_5
    SLICE_X38Y49         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.833     2.023    button_panel_controller/check_/button_cond/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  button_panel_controller/check_/button_cond/M_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.134     1.911    button_panel_controller/check_/button_cond/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 keyboard_controller/o_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/o_/button_cond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.563     1.507    keyboard_controller/o_/button_cond/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  keyboard_controller/o_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  keyboard_controller/o_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.118     1.766    keyboard_controller/o_/button_cond/M_ctr_q_reg[11]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.926 r  keyboard_controller/o_/button_cond/M_ctr_q_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.926    keyboard_controller/o_/button_cond/M_ctr_q_reg[8]_i_1__4_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.980 r  keyboard_controller/o_/button_cond/M_ctr_q_reg[12]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.980    keyboard_controller/o_/button_cond/M_ctr_q_reg[12]_i_1__4_n_7
    SLICE_X35Y50         FDRE                                         r  keyboard_controller/o_/button_cond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.829     2.019    keyboard_controller/o_/button_cond/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  keyboard_controller/o_/button_cond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.774    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    keyboard_controller/o_/button_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 keyboard_controller/a_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/a_/button_cond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.564     1.508    keyboard_controller/a_/button_cond/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  keyboard_controller/a_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  keyboard_controller/a_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.769    keyboard_controller/a_/button_cond/M_ctr_q_reg[11]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  keyboard_controller/a_/button_cond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    keyboard_controller/a_/button_cond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  keyboard_controller/a_/button_cond/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.984    keyboard_controller/a_/button_cond/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X39Y50         FDRE                                         r  keyboard_controller/a_/button_cond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.830     2.020    keyboard_controller/a_/button_cond/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  keyboard_controller/a_/button_cond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    keyboard_controller/a_/button_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y42   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y37   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y42   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y42   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y44   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y44   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y44   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y37   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y40   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y42   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y42   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y37   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y37   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y42   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y42   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y42   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y42   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y44   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y44   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y42   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y42   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y37   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y37   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y42   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y42   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y42   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y42   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y44   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y44   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 betaCPU/top_matrix_control/M_matrix2_letter_index_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.791ns  (logic 5.744ns (36.375%)  route 10.047ns (63.625%))
  Logic Levels:           9  (LUT3=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.561     5.145    betaCPU/top_matrix_control/clk_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  betaCPU/top_matrix_control/M_matrix2_letter_index_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  betaCPU/top_matrix_control/M_matrix2_letter_index_dff_q_reg[0]/Q
                         net (fo=21, routed)          1.616     7.218    betaCPU/top_matrix_control/matrix2/matrix_writer/M_state_q_reg_inv_0[0]
    SLICE_X37Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.342 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_30/O
                         net (fo=2, routed)           0.799     8.141    betaCPU/top_matrix_control/matrix2/matrix_writer_n_8
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.124     8.265 r  betaCPU/top_matrix_control/matrix2/out_top_matrix2_OBUF_inst_i_37/O
                         net (fo=1, routed)           0.776     9.041    betaCPU/top_matrix_control/matrix2/out_top_matrix2_OBUF_inst_i_37_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.124     9.165 r  betaCPU/top_matrix_control/matrix2/out_top_matrix2_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.000     9.165    betaCPU/top_matrix_control/matrix2/out_top_matrix2_OBUF_inst_i_20_n_0
    SLICE_X37Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     9.382 r  betaCPU/top_matrix_control/matrix2/out_top_matrix2_OBUF_inst_i_12/O
                         net (fo=3, routed)           1.022    10.404    betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_3_0
    SLICE_X38Y30         LUT3 (Prop_lut3_I2_O)        0.321    10.725 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.661    11.386    betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_8_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I4_O)        0.328    11.714 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.868    12.583    betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_4_n_0
    SLICE_X40Y30         LUT5 (Prop_lut5_I4_O)        0.150    12.733 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.441    13.173    betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_2_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.326    13.499 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.863    17.362    out_top_matrix2_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.574    20.936 r  out_top_matrix2_OBUF_inst/O
                         net (fo=0)                   0.000    20.936    out_top_matrix2
    D4                                                                r  out_top_matrix2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/M_matrix4_letter_index_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.581ns  (logic 5.776ns (37.073%)  route 9.805ns (62.927%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.562     5.146    betaCPU/top_matrix_control/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  betaCPU/top_matrix_control/M_matrix4_letter_index_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  betaCPU/top_matrix_control/M_matrix4_letter_index_dff_q_reg[1]/Q
                         net (fo=21, routed)          1.951     7.615    betaCPU/top_matrix_control/matrix4/matrix_writer/M_state_q_reg_inv_0[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_28/O
                         net (fo=2, routed)           0.881     8.620    betaCPU/top_matrix_control/matrix4/matrix_writer_n_6
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.744 r  betaCPU/top_matrix_control/matrix4/out_top_matrix4_OBUF_inst_i_35/O
                         net (fo=1, routed)           0.667     9.411    betaCPU/top_matrix_control/matrix4/out_top_matrix4_OBUF_inst_i_35_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.124     9.535 r  betaCPU/top_matrix_control/matrix4/out_top_matrix4_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.000     9.535    betaCPU/top_matrix_control/matrix4/out_top_matrix4_OBUF_inst_i_19_n_0
    SLICE_X33Y33         MUXF7 (Prop_muxf7_I0_O)      0.212     9.747 r  betaCPU/top_matrix_control/matrix4/out_top_matrix4_OBUF_inst_i_12/O
                         net (fo=3, routed)           0.747    10.494    betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_3_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I2_O)        0.325    10.819 r  betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.661    11.480    betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_8_n_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I4_O)        0.326    11.806 r  betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.417    12.223    betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_4_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.118    12.341 r  betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.441    12.782    betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_2_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.326    13.108 r  betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.040    17.148    out_top_matrix4_OBUF
    C4                   OBUF (Prop_obuf_I_O)         3.579    20.728 r  out_top_matrix4_OBUF_inst/O
                         net (fo=0)                   0.000    20.728    out_top_matrix4
    C4                                                                r  out_top_matrix4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/M_matrix4_letter_index_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.119ns  (logic 5.669ns (37.495%)  route 9.450ns (62.505%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.567     5.151    betaCPU/bottom_matrix_control/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix4_letter_index_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  betaCPU/bottom_matrix_control/M_matrix4_letter_index_dff_q_reg[1]/Q
                         net (fo=21, routed)          1.940     7.547    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_state_q_reg_inv_0[1]
    SLICE_X54Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.671 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_26/O
                         net (fo=2, routed)           1.059     8.730    betaCPU/bottom_matrix_control/matrix4/matrix_writer_n_9
    SLICE_X54Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.854 r  betaCPU/bottom_matrix_control/matrix4/out_bottom_matrix4_OBUF_inst_i_35/O
                         net (fo=1, routed)           0.967     9.821    betaCPU/bottom_matrix_control/matrix4/out_bottom_matrix4_OBUF_inst_i_35_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I4_O)        0.124     9.945 r  betaCPU/bottom_matrix_control/matrix4/out_bottom_matrix4_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.000     9.945    betaCPU/bottom_matrix_control/matrix4/out_bottom_matrix4_OBUF_inst_i_19_n_0
    SLICE_X53Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    10.157 r  betaCPU/bottom_matrix_control/matrix4/out_bottom_matrix4_OBUF_inst_i_12/O
                         net (fo=3, routed)           0.607    10.765    betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_3_0
    SLICE_X52Y51         LUT3 (Prop_lut3_I2_O)        0.328    11.093 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.292    11.384    betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_8_n_0
    SLICE_X51Y51         LUT5 (Prop_lut5_I4_O)        0.331    11.715 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.861    12.576    betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_4_n_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I4_O)        0.116    12.692 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.452    13.144    betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_2_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I0_O)        0.328    13.472 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.272    16.744    out_bottom_matrix4_OBUF
    D5                   OBUF (Prop_obuf_I_O)         3.526    20.270 r  out_bottom_matrix4_OBUF_inst/O
                         net (fo=0)                   0.000    20.270    out_bottom_matrix4
    D5                                                                r  out_bottom_matrix4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/M_matrix3_letter_index_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.044ns  (logic 5.666ns (37.659%)  route 9.379ns (62.341%))
  Logic Levels:           9  (LUT3=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.567     5.151    betaCPU/bottom_matrix_control/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix3_letter_index_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  betaCPU/bottom_matrix_control/M_matrix3_letter_index_dff_q_reg[1]/Q
                         net (fo=21, routed)          1.673     7.281    betaCPU/bottom_matrix_control/matrix3/M_state_q_reg_inv[1]
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.405 r  betaCPU/bottom_matrix_control/matrix3/out_bottom_matrix3_OBUF_inst_i_46/O
                         net (fo=1, routed)           0.526     7.931    betaCPU/bottom_matrix_control/matrix3/out_bottom_matrix3_OBUF_inst_i_46_n_0
    SLICE_X50Y32         LUT3 (Prop_lut3_I2_O)        0.124     8.055 r  betaCPU/bottom_matrix_control/matrix3/out_bottom_matrix3_OBUF_inst_i_37/O
                         net (fo=1, routed)           0.669     8.724    betaCPU/bottom_matrix_control/matrix3/out_bottom_matrix3_OBUF_inst_i_37_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.848 r  betaCPU/bottom_matrix_control/matrix3/out_bottom_matrix3_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.000     8.848    betaCPU/bottom_matrix_control/matrix3/out_bottom_matrix3_OBUF_inst_i_20_n_0
    SLICE_X50Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     9.062 r  betaCPU/bottom_matrix_control/matrix3/out_bottom_matrix3_OBUF_inst_i_12/O
                         net (fo=3, routed)           0.818     9.881    betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_3_0
    SLICE_X53Y32         LUT3 (Prop_lut3_I2_O)        0.325    10.206 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.436    10.642    betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_8_n_0
    SLICE_X53Y32         LUT5 (Prop_lut5_I4_O)        0.326    10.968 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.688    11.656    betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_4_n_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I4_O)        0.118    11.774 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433    12.208    betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_2_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.326    12.534 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.134    16.667    out_bottom_matrix3_OBUF
    D6                   OBUF (Prop_obuf_I_O)         3.529    20.196 r  out_bottom_matrix3_OBUF_inst/O
                         net (fo=0)                   0.000    20.196    out_bottom_matrix3
    D6                                                                r  out_bottom_matrix3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/M_matrix3_letter_index_dff_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.721ns  (logic 5.992ns (40.702%)  route 8.729ns (59.298%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.561     5.145    betaCPU/top_matrix_control/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  betaCPU/top_matrix_control/M_matrix3_letter_index_dff_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  betaCPU/top_matrix_control/M_matrix3_letter_index_dff_q_reg[3]/Q
                         net (fo=21, routed)          1.939     7.540    betaCPU/top_matrix_control/matrix3/matrix_writer/M_state_q_reg_inv_0[3]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.664 r  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     7.664    betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_39_n_0
    SLICE_X39Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     7.909 r  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_32/O
                         net (fo=2, routed)           0.672     8.581    betaCPU/top_matrix_control/matrix3/matrix_writer_n_7
    SLICE_X41Y31         LUT6 (Prop_lut6_I5_O)        0.298     8.879 r  betaCPU/top_matrix_control/matrix3/out_top_matrix3_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.000     8.879    betaCPU/top_matrix_control/matrix3/out_top_matrix3_OBUF_inst_i_20_n_0
    SLICE_X41Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     9.096 r  betaCPU/top_matrix_control/matrix3/out_top_matrix3_OBUF_inst_i_12/O
                         net (fo=3, routed)           0.998    10.094    betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_3_0
    SLICE_X43Y31         LUT3 (Prop_lut3_I2_O)        0.327    10.421 r  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.266    10.687    betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_8_n_0
    SLICE_X43Y31         LUT5 (Prop_lut5_I4_O)        0.332    11.019 r  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.951    11.969    betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_4_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.150    12.119 r  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.441    12.560    betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_2_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.326    12.886 r  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.464    16.350    out_top_matrix3_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.517    19.866 r  out_top_matrix3_OBUF_inst/O
                         net (fo=0)                   0.000    19.866    out_top_matrix3
    G4                                                                r  out_top_matrix3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.385ns  (logic 5.729ns (39.825%)  route 8.656ns (60.175%))
  Logic Levels:           9  (LUT3=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.566     5.150    betaCPU/top_matrix_control/clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  betaCPU/top_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  betaCPU/top_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/Q
                         net (fo=21, routed)          1.560     7.229    betaCPU/top_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv_0[1]
    SLICE_X53Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.353 r  betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_30/O
                         net (fo=2, routed)           0.811     8.163    betaCPU/top_matrix_control/matrix1/matrix_writer_n_8
    SLICE_X53Y42         LUT3 (Prop_lut3_I0_O)        0.124     8.287 r  betaCPU/top_matrix_control/matrix1/out_top_matrix1_OBUF_inst_i_37/O
                         net (fo=1, routed)           0.789     9.076    betaCPU/top_matrix_control/matrix1/out_top_matrix1_OBUF_inst_i_37_n_0
    SLICE_X53Y41         LUT6 (Prop_lut6_I3_O)        0.124     9.200 r  betaCPU/top_matrix_control/matrix1/out_top_matrix1_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.000     9.200    betaCPU/top_matrix_control/matrix1/out_top_matrix1_OBUF_inst_i_20_n_0
    SLICE_X53Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     9.417 r  betaCPU/top_matrix_control/matrix1/out_top_matrix1_OBUF_inst_i_12/O
                         net (fo=3, routed)           1.019    10.436    betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_3_0
    SLICE_X55Y40         LUT3 (Prop_lut3_I2_O)        0.328    10.764 r  betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.814    11.577    betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_8_n_0
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.327    11.904 r  betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.416    12.321    betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_4_n_0
    SLICE_X54Y39         LUT5 (Prop_lut5_I4_O)        0.116    12.437 r  betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.452    12.889    betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_2_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I0_O)        0.328    13.217 r  betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.796    16.013    out_top_matrix1_OBUF
    G5                   OBUF (Prop_obuf_I_O)         3.523    19.535 r  out_top_matrix1_OBUF_inst/O
                         net (fo=0)                   0.000    19.535    out_top_matrix1
    G5                                                                r  out_top_matrix1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.316ns  (logic 5.684ns (39.705%)  route 8.632ns (60.295%))
  Logic Levels:           9  (LUT3=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.562     5.146    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X45Y35         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q_reg[0]/Q
                         net (fo=28, routed)          1.387     6.990    betaCPU/bottom_matrix_control/matrix2/matrix_writer_n_4
    SLICE_X46Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.114 r  betaCPU/bottom_matrix_control/matrix2/out_bottom_matrix2_OBUF_inst_i_46/O
                         net (fo=1, routed)           0.466     7.580    betaCPU/bottom_matrix_control/matrix2/out_bottom_matrix2_OBUF_inst_i_46_n_0
    SLICE_X46Y35         LUT3 (Prop_lut3_I2_O)        0.124     7.704 r  betaCPU/bottom_matrix_control/matrix2/out_bottom_matrix2_OBUF_inst_i_37/O
                         net (fo=1, routed)           0.812     8.515    betaCPU/bottom_matrix_control/matrix2/out_bottom_matrix2_OBUF_inst_i_37_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I3_O)        0.124     8.639 r  betaCPU/bottom_matrix_control/matrix2/out_bottom_matrix2_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.000     8.639    betaCPU/bottom_matrix_control/matrix2/out_bottom_matrix2_OBUF_inst_i_20_n_0
    SLICE_X46Y36         MUXF7 (Prop_muxf7_I1_O)      0.214     8.853 r  betaCPU/bottom_matrix_control/matrix2/out_bottom_matrix2_OBUF_inst_i_12/O
                         net (fo=3, routed)           1.311    10.165    betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_3_0
    SLICE_X48Y33         LUT3 (Prop_lut3_I2_O)        0.325    10.490 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.283    10.773    betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_8_n_0
    SLICE_X48Y33         LUT5 (Prop_lut5_I4_O)        0.332    11.105 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.544    11.648    betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_4_n_0
    SLICE_X49Y32         LUT5 (Prop_lut5_I4_O)        0.118    11.766 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433    12.200    betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_2_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.326    12.526 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.395    15.921    out_bottom_matrix2_OBUF
    E5                   OBUF (Prop_obuf_I_O)         3.541    19.462 r  out_bottom_matrix2_OBUF_inst/O
                         net (fo=0)                   0.000    19.462    out_bottom_matrix2
    E5                                                                r  out_bottom_matrix2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.775ns  (logic 4.864ns (35.313%)  route 8.910ns (64.687%))
  Logic Levels:           8  (LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.562     5.146    betaCPU/bottom_matrix_control/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/Q
                         net (fo=21, routed)          1.851     7.454    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv_0[1]
    SLICE_X50Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.578 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_29/O
                         net (fo=1, routed)           0.810     8.388    betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_29_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.512 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.897     9.409    betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_16_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I4_O)        0.124     9.533 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_9/O
                         net (fo=2, routed)           0.588    10.121    betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_9_n_0
    SLICE_X50Y54         LUT5 (Prop_lut5_I4_O)        0.124    10.245 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.793    11.039    betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_13_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    11.163 f  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.433    11.596    betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_7_n_0
    SLICE_X51Y55         LUT5 (Prop_lut5_I4_O)        0.124    11.720 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.941    12.661    betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_3_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.785 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.596    15.381    out_bottom_matrix1_OBUF
    F5                   OBUF (Prop_obuf_I_O)         3.540    18.921 r  out_bottom_matrix1_OBUF_inst/O
                         net (fo=0)                   0.000    18.921    out_bottom_matrix1
    F5                                                                r  out_bottom_matrix1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 betaCPU/top_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.410ns (59.545%)  route 0.958ns (40.455%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.564     1.508    betaCPU/top_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X55Y39         FDRE                                         r  betaCPU/top_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  betaCPU/top_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/Q
                         net (fo=8, routed)           0.088     1.737    betaCPU/top_matrix_control/matrix1/matrix_writer/M_ctr_q[4]
    SLICE_X54Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.782 r  betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.870     2.651    out_top_matrix1_OBUF
    G5                   OBUF (Prop_obuf_I_O)         1.224     3.875 r  out_top_matrix1_OBUF_inst/O
                         net (fo=0)                   0.000     3.875    out_top_matrix1
    G5                                                                r  out_top_matrix1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.468ns (60.860%)  route 0.944ns (39.140%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.564     1.508    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y55         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.128     1.636 f  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[6]/Q
                         net (fo=4, routed)           0.154     1.789    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[6]
    SLICE_X53Y55         LUT6 (Prop_lut6_I2_O)        0.099     1.888 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.791     2.679    out_bottom_matrix1_OBUF
    F5                   OBUF (Prop_obuf_I_O)         1.241     3.920 r  out_bottom_matrix1_OBUF_inst/O
                         net (fo=0)                   0.000     3.920    out_bottom_matrix1
    F5                                                                r  out_bottom_matrix1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.712ns  (logic 1.468ns (54.130%)  route 1.244ns (45.870%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.560     1.504    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.128     1.632 f  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[6]/Q
                         net (fo=4, routed)           0.115     1.746    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[6]
    SLICE_X49Y32         LUT6 (Prop_lut6_I2_O)        0.098     1.844 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.129     2.974    out_bottom_matrix2_OBUF
    E5                   OBUF (Prop_obuf_I_O)         1.242     4.215 r  out_bottom_matrix2_OBUF_inst/O
                         net (fo=0)                   0.000     4.215    out_bottom_matrix2
    E5                                                                r  out_bottom_matrix2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.745ns  (logic 1.474ns (53.681%)  route 1.272ns (46.319%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.561     1.505    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.148     1.653 f  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/Q
                         net (fo=4, routed)           0.122     1.775    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[6]
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.099     1.874 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.149     3.023    out_bottom_matrix4_OBUF
    D5                   OBUF (Prop_obuf_I_O)         1.227     4.250 r  out_bottom_matrix4_OBUF_inst/O
                         net (fo=0)                   0.000     4.250    out_bottom_matrix4
    D5                                                                r  out_bottom_matrix4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.777ns  (logic 1.444ns (51.989%)  route 1.333ns (48.011%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.555     1.499    betaCPU/top_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X44Y29         FDRE                                         r  betaCPU/top_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.128     1.627 f  betaCPU/top_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[6]/Q
                         net (fo=4, routed)           0.136     1.762    betaCPU/top_matrix_control/matrix3/matrix_writer/M_ctr_q[6]
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.098     1.860 r  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.198     3.058    out_top_matrix3_OBUF
    G4                   OBUF (Prop_obuf_I_O)         1.218     4.276 r  out_top_matrix3_OBUF_inst/O
                         net (fo=0)                   0.000     4.276    out_top_matrix3
    G4                                                                r  out_top_matrix3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.990ns  (logic 1.438ns (48.103%)  route 1.552ns (51.897%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.556     1.500    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.164     1.664 f  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[4]/Q
                         net (fo=8, routed)           0.094     1.758    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[4]
    SLICE_X53Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.803 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.458     3.261    out_bottom_matrix3_OBUF
    D6                   OBUF (Prop_obuf_I_O)         1.229     4.490 r  out_bottom_matrix3_OBUF_inst/O
                         net (fo=0)                   0.000     4.490    out_bottom_matrix3
    D6                                                                r  out_bottom_matrix3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.031ns  (logic 1.500ns (49.501%)  route 1.531ns (50.499%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.555     1.499    betaCPU/top_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  betaCPU/top_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.128     1.627 f  betaCPU/top_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[6]/Q
                         net (fo=4, routed)           0.136     1.762    betaCPU/top_matrix_control/matrix2/matrix_writer/M_ctr_q[6]
    SLICE_X40Y30         LUT6 (Prop_lut6_I2_O)        0.098     1.860 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.395     3.255    out_top_matrix2_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.274     4.530 r  out_top_matrix2_OBUF_inst/O
                         net (fo=0)                   0.000     4.530    out_top_matrix2
    D4                                                                r  out_top_matrix2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.109ns  (logic 1.506ns (48.437%)  route 1.603ns (51.563%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.556     1.500    betaCPU/top_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.128     1.628 f  betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/Q
                         net (fo=4, routed)           0.136     1.763    betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.098     1.861 r  betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.467     3.329    out_top_matrix4_OBUF
    C4                   OBUF (Prop_obuf_I_O)         1.280     4.608 r  out_top_matrix4_OBUF_inst/O
                         net (fo=0)                   0.000     4.608    out_top_matrix4
    C4                                                                r  out_top_matrix4 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.401ns  (logic 1.634ns (25.524%)  route 4.767ns (74.476%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.160     4.670    reset_cond/rst_n_IBUF
    SLICE_X29Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.794 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.607     6.401    reset_cond/M_reset_cond_in
    SLICE_X42Y44         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y44         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.921ns  (logic 1.634ns (27.597%)  route 4.287ns (72.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.160     4.670    reset_cond/rst_n_IBUF
    SLICE_X29Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.794 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.126     5.921    reset_cond/M_reset_cond_in
    SLICE_X36Y48         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.446     4.851    reset_cond/clk_IBUF_BUFG
    SLICE_X36Y48         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.921ns  (logic 1.634ns (27.597%)  route 4.287ns (72.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.160     4.670    reset_cond/rst_n_IBUF
    SLICE_X29Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.794 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.126     5.921    reset_cond/M_reset_cond_in
    SLICE_X36Y48         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.446     4.851    reset_cond/clk_IBUF_BUFG
    SLICE_X36Y48         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.703ns  (logic 1.634ns (28.649%)  route 4.069ns (71.351%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.160     4.670    reset_cond/rst_n_IBUF
    SLICE_X29Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.794 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.909     5.703    reset_cond/M_reset_cond_in
    SLICE_X37Y46         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y46         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 check_in
                            (input port)
  Destination:            button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.368ns  (logic 1.494ns (34.203%)  route 2.874ns (65.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  check_in (IN)
                         net (fo=0)                   0.000     0.000    check_in
    C1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 r  check_in_IBUF_inst/O
                         net (fo=1, routed)           2.874     4.368    button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X36Y52         FDRE                                         r  button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.436     4.840    button_panel_controller/check_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 t_in
                            (input port)
  Destination:            keyboard_controller/t_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.329ns  (logic 1.502ns (34.693%)  route 2.827ns (65.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  t_in (IN)
                         net (fo=0)                   0.000     0.000    t_in
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  t_in_IBUF_inst/O
                         net (fo=1, routed)           2.827     4.329    keyboard_controller/t_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X44Y52         FDRE                                         r  keyboard_controller/t_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.439     4.843    keyboard_controller/t_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X44Y52         FDRE                                         r  keyboard_controller/t_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 clear_in
                            (input port)
  Destination:            button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.325ns  (logic 1.504ns (34.770%)  route 2.821ns (65.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  clear_in (IN)
                         net (fo=0)                   0.000     0.000    clear_in
    C3                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  clear_in_IBUF_inst/O
                         net (fo=1, routed)           2.821     4.325    button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X31Y59         FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.433     4.837    button_panel_controller/clear_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X31Y59         FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 e_in
                            (input port)
  Destination:            keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.306ns  (logic 1.487ns (34.520%)  route 2.820ns (65.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  e_in (IN)
                         net (fo=0)                   0.000     0.000    e_in
    J3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  e_in_IBUF_inst/O
                         net (fo=1, routed)           2.820     4.306    keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X29Y36         FDRE                                         r  keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.442     4.847    keyboard_controller/e_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 s_in
                            (input port)
  Destination:            keyboard_controller/s_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.215ns  (logic 1.492ns (35.401%)  route 2.723ns (64.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  s_in (IN)
                         net (fo=0)                   0.000     0.000    s_in
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  s_in_IBUF_inst/O
                         net (fo=1, routed)           2.723     4.215    keyboard_controller/s_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X44Y52         FDRE                                         r  keyboard_controller/s_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.439     4.843    keyboard_controller/s_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X44Y52         FDRE                                         r  keyboard_controller/s_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 o_in
                            (input port)
  Destination:            keyboard_controller/o_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.139ns  (logic 1.511ns (36.507%)  route 2.628ns (63.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N9                                                0.000     0.000 r  o_in (IN)
                         net (fo=0)                   0.000     0.000    o_in
    N9                   IBUF (Prop_ibuf_I_O)         1.511     1.511 r  o_in_IBUF_inst/O
                         net (fo=1, routed)           2.628     4.139    keyboard_controller/o_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X36Y52         FDRE                                         r  keyboard_controller/o_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         1.436     4.840    keyboard_controller/o_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  keyboard_controller/o_/button_cond/sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_in
                            (input port)
  Destination:            keyboard_controller/i_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.221ns (22.003%)  route 0.782ns (77.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  i_in (IN)
                         net (fo=0)                   0.000     0.000    i_in
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_in_IBUF_inst/O
                         net (fo=1, routed)           0.782     1.003    keyboard_controller/i_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X43Y52         FDRE                                         r  keyboard_controller/i_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.832     2.021    keyboard_controller/i_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  keyboard_controller/i_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 l_in
                            (input port)
  Destination:            keyboard_controller/l_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.254ns (21.068%)  route 0.952ns (78.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  l_in (IN)
                         net (fo=0)                   0.000     0.000    l_in
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  l_in_IBUF_inst/O
                         net (fo=1, routed)           0.952     1.206    keyboard_controller/l_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X30Y59         FDRE                                         r  keyboard_controller/l_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.828     2.018    keyboard_controller/l_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X30Y59         FDRE                                         r  keyboard_controller/l_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 n_in
                            (input port)
  Destination:            keyboard_controller/n_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.243ns (20.083%)  route 0.967ns (79.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  n_in (IN)
                         net (fo=0)                   0.000     0.000    n_in
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  n_in_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.209    keyboard_controller/n_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X30Y59         FDRE                                         r  keyboard_controller/n_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.828     2.018    keyboard_controller/n_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X30Y59         FDRE                                         r  keyboard_controller/n_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 a_in
                            (input port)
  Destination:            keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.303ns (21.191%)  route 1.128ns (78.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  a_in (IN)
                         net (fo=0)                   0.000     0.000    a_in
    M6                   IBUF (Prop_ibuf_I_O)         0.303     0.303 r  a_in_IBUF_inst/O
                         net (fo=1, routed)           1.128     1.431    keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X29Y36         FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.828     2.018    keyboard_controller/a_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p_in
                            (input port)
  Destination:            keyboard_controller/p_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.433ns  (logic 0.257ns (17.911%)  route 1.176ns (82.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p_in (IN)
                         net (fo=0)                   0.000     0.000    p_in
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  p_in_IBUF_inst/O
                         net (fo=1, routed)           1.176     1.433    keyboard_controller/p_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X45Y52         FDRE                                         r  keyboard_controller/p_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.833     2.022    keyboard_controller/p_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X45Y52         FDRE                                         r  keyboard_controller/p_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 o_in
                            (input port)
  Destination:            keyboard_controller/o_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.279ns (19.140%)  route 1.177ns (80.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N9                                                0.000     0.000 r  o_in (IN)
                         net (fo=0)                   0.000     0.000    o_in
    N9                   IBUF (Prop_ibuf_I_O)         0.279     0.279 r  o_in_IBUF_inst/O
                         net (fo=1, routed)           1.177     1.456    keyboard_controller/o_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X36Y52         FDRE                                         r  keyboard_controller/o_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.830     2.020    keyboard_controller/o_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  keyboard_controller/o_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 s_in
                            (input port)
  Destination:            keyboard_controller/s_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.501ns  (logic 0.260ns (17.315%)  route 1.241ns (82.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  s_in (IN)
                         net (fo=0)                   0.000     0.000    s_in
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  s_in_IBUF_inst/O
                         net (fo=1, routed)           1.241     1.501    keyboard_controller/s_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X44Y52         FDRE                                         r  keyboard_controller/s_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.833     2.022    keyboard_controller/s_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X44Y52         FDRE                                         r  keyboard_controller/s_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 e_in
                            (input port)
  Destination:            keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 0.254ns (16.817%)  route 1.258ns (83.183%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  e_in (IN)
                         net (fo=0)                   0.000     0.000    e_in
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  e_in_IBUF_inst/O
                         net (fo=1, routed)           1.258     1.512    keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X29Y36         FDRE                                         r  keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.828     2.018    keyboard_controller/e_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 t_in
                            (input port)
  Destination:            keyboard_controller/t_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.524ns  (logic 0.270ns (17.688%)  route 1.254ns (82.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  t_in (IN)
                         net (fo=0)                   0.000     0.000    t_in
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  t_in_IBUF_inst/O
                         net (fo=1, routed)           1.254     1.524    keyboard_controller/t_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X44Y52         FDRE                                         r  keyboard_controller/t_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.833     2.022    keyboard_controller/t_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X44Y52         FDRE                                         r  keyboard_controller/t_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 clear_in
                            (input port)
  Destination:            button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.536ns  (logic 0.272ns (17.679%)  route 1.264ns (82.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  clear_in (IN)
                         net (fo=0)                   0.000     0.000    clear_in
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  clear_in_IBUF_inst/O
                         net (fo=1, routed)           1.264     1.536    button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X31Y59         FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=926, routed)         0.828     2.018    button_panel_controller/clear_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X31Y59         FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/C





