# SPDX-License-Identifier: GPL-2.0
%YAML 1.2
---
$id: http://devicetree.org/schemas/pinctrl/hisilicon,histb-pinctrl-common.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: HiSilicon HiSTB SoCs Pinctrl Controller

maintainers:
  - Yang Xiwen <forbidden405@outlook.com>

description: |
  Pinctrl for HiSilicon HiSTB SoCs are commonly separated into two parts. Most
  pins are controlled via IOCONFIG register space, the rest are controlled
  within sysctrl core.

  Both support per-pin pinmux and pinconf settings. Though the register fields
  and offsets may differ.

allOf:
  - $ref: pinctrl.yaml#

addtionalProperties: true

$defs:
  histb-pin-state:
    properties:
      pins:
        items:
          pattern: "^[A-Z]+[0-9]+$"

      drive-strength:
        minimum: 1
        maximum: 16

      slew-rate:
        enum: [0, 1]

      bias-pull-down: true
      bias-pull-up: true
      bias-disable: true
      input-schmitt-enable: true

      function: true

    required:
      - pins
      - function

    allOf:
      - $ref: pincfg-node.yaml#
      - $ref: pinmux-node.yaml#

    unevaluatedProperties: false
...
