<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/generic/types.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_33f5e7db3cf9e784015fa8b68c8684e8.html">generic</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">types.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2generic_2types_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2010 Gabe Black</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __ARCH_GENERIC_TYPES_HH__</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __ARCH_GENERIC_TYPES_HH__</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;iostream&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;limits&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="serialize_8hh.html">sim/serialize.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// Logical register index type.</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">   42</a></span>&#160;<span class="keyword">typedef</span> uint16_t <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">   45</a></span>&#160;<span class="keyword">using</span> <a class="code" href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a> = uint16_t;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="arch_2generic_2types_8hh.html#ac4c7d38b920d683a7da392c53039cb56">   48</a></span>&#160;<span class="preprocessor">#define ILLEGAL_ELEM_INDEX std::numeric_limits&lt;ElemIndex&gt;::max()</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceGenericISA.html">GenericISA</a></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;{</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">// The guaranteed interface.</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classGenericISA_1_1PCStateBase.html">   54</a></span>&#160;<span class="keyword">class </span><a class="code" href="classGenericISA_1_1PCStateBase.html">PCStateBase</a> : <span class="keyword">public</span> <a class="code" href="classSerializable.html">Serializable</a></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;{</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classGenericISA_1_1PCStateBase.html#a139f382f462c148bc2681fa88e38c3da">   57</a></span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classGenericISA_1_1PCStateBase.html#a139f382f462c148bc2681fa88e38c3da">_pc</a>;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classGenericISA_1_1PCStateBase.html#a7c21f4af0a0984b2d2e68e9b4956dc11">   58</a></span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classGenericISA_1_1PCStateBase.html#a7c21f4af0a0984b2d2e68e9b4956dc11">_npc</a>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classGenericISA_1_1PCStateBase.html#a5d91f3e91a9347f5fadd88b72739060d">   60</a></span>&#160;    <a class="code" href="classGenericISA_1_1PCStateBase.html#a5d91f3e91a9347f5fadd88b72739060d">PCStateBase</a>() : _pc(0), _npc(0) {}</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classGenericISA_1_1PCStateBase.html#afb346ff99d3823e78a2edf236dee0c5a">   61</a></span>&#160;    <a class="code" href="classGenericISA_1_1PCStateBase.html#afb346ff99d3823e78a2edf236dee0c5a">PCStateBase</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) : _pc(0), _npc(0) { <span class="keyword">set</span>(<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>); }</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classGenericISA_1_1PCStateBase.html#a906ef6e94fb1ce59fd8d712bab14cfd0">   70</a></span>&#160;    <a class="code" href="classGenericISA_1_1PCStateBase.html#a906ef6e94fb1ce59fd8d712bab14cfd0">instAddr</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classGenericISA_1_1PCStateBase.html#a139f382f462c148bc2681fa88e38c3da">_pc</a>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    }</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classGenericISA_1_1PCStateBase.html#a55a6350059c8bc5559f2576eb75df617">   81</a></span>&#160;    <a class="code" href="classGenericISA_1_1PCStateBase.html#a55a6350059c8bc5559f2576eb75df617">nextInstAddr</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classGenericISA_1_1PCStateBase.html#a7c21f4af0a0984b2d2e68e9b4956dc11">_npc</a>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    }</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classGenericISA_1_1PCStateBase.html#aaa7f66028241765495ca2cb0b472b664">   92</a></span>&#160;    <a class="code" href="classGenericISA_1_1PCStateBase.html#aaa7f66028241765495ca2cb0b472b664">microPC</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    }</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordtype">void</span> <span class="keyword">set</span>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classGenericISA_1_1PCStateBase.html#a252be6e1ffb3534ad41570a144f5869e">  106</a></span>&#160;    <a class="code" href="classGenericISA_1_1PCStateBase.html#a252be6e1ffb3534ad41570a144f5869e">operator == </a>(<span class="keyword">const</span> <a class="code" href="classGenericISA_1_1PCStateBase.html">PCStateBase</a> &amp;opc)<span class="keyword"> const</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        <span class="keywordflow">return</span> _pc == opc.<a class="code" href="classGenericISA_1_1PCStateBase.html#a139f382f462c148bc2681fa88e38c3da">_pc</a> &amp;&amp; _npc == opc.<a class="code" href="classGenericISA_1_1PCStateBase.html#a7c21f4af0a0984b2d2e68e9b4956dc11">_npc</a>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    }</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classGenericISA_1_1PCStateBase.html#a6f8801c2c0b0719bc8091b4e1315ddd6">  112</a></span>&#160;    <a class="code" href="classGenericISA_1_1PCStateBase.html#a6f8801c2c0b0719bc8091b4e1315ddd6">operator != </a>(<span class="keyword">const</span> <a class="code" href="classGenericISA_1_1PCStateBase.html">PCStateBase</a> &amp;opc)<span class="keyword"> const</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <span class="keywordflow">return</span> !(*<span class="keyword">this</span> == opc);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    }</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="classGenericISA_1_1PCStateBase.html#ad1c6329304e1cd57856c9d22d549b501">  118</a></span>&#160;    <a class="code" href="classGenericISA_1_1PCStateBase.html#ad1c6329304e1cd57856c9d22d549b501">serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> const override</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(_pc);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(_npc);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    }</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classGenericISA_1_1PCStateBase.html#a22f92a43cf93c438d6ec0521970b48a0">  125</a></span>&#160;    <a class="code" href="classGenericISA_1_1PCStateBase.html#a22f92a43cf93c438d6ec0521970b48a0">unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(_pc);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(_npc);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    }</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;};</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> * Different flavors of PC state. Only ISA specific code should rely on</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> * any particular type of PC state being available. All other code should</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> * use the interface above.</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">// The most basic type of PC.</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> MachInst&gt;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="classGenericISA_1_1SimplePCState.html">  141</a></span>&#160;<span class="keyword">class </span><a class="code" href="classGenericISA_1_1SimplePCState.html">SimplePCState</a> : <span class="keyword">public</span> <a class="code" href="classGenericISA_1_1PCStateBase.html">PCStateBase</a></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;{</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="classGenericISA_1_1SimplePCState.html#a59c64d45c93f709dece9ab95149dc105">  144</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="classGenericISA_1_1PCStateBase.html">PCStateBase</a> <a class="code" href="classGenericISA_1_1SimplePCState.html#a59c64d45c93f709dece9ab95149dc105">Base</a>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">  148</a></span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">pc</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classGenericISA_1_1PCStateBase.html#a139f382f462c148bc2681fa88e38c3da">_pc</a>; }</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classGenericISA_1_1SimplePCState.html#a0e7af2c3c4f93f0b29a8f2b52b10458f">  149</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGenericISA_1_1SimplePCState.html#a0e7af2c3c4f93f0b29a8f2b52b10458f">pc</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) { <a class="code" href="classGenericISA_1_1PCStateBase.html#a139f382f462c148bc2681fa88e38c3da">_pc</a> = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>; }</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">  151</a></span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">npc</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classGenericISA_1_1PCStateBase.html#a7c21f4af0a0984b2d2e68e9b4956dc11">_npc</a>; }</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="classGenericISA_1_1SimplePCState.html#a5e86981de5fad45175622289ad4acc41">  152</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGenericISA_1_1SimplePCState.html#a5e86981de5fad45175622289ad4acc41">npc</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) { <a class="code" href="classGenericISA_1_1PCStateBase.html#a7c21f4af0a0984b2d2e68e9b4956dc11">_npc</a> = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>; }</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classGenericISA_1_1SimplePCState.html#a4acae36a85d6760953aea4264be5fb94">  155</a></span>&#160;    <span class="keyword">set</span>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    {</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>(<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        npc(<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a> + <span class="keyword">sizeof</span>(<a class="code" href="namespaceX86ISA.html#a50d87380c93b25c04fcf02530b28f79f">MachInst</a>));</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    };</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="classGenericISA_1_1SimplePCState.html#a55a8d392281afacb12b63fd1795fbd4d">  162</a></span>&#160;    <a class="code" href="classGenericISA_1_1SimplePCState.html#a55a8d392281afacb12b63fd1795fbd4d">setNPC</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    {</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        npc(val);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    }</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="classGenericISA_1_1SimplePCState.html#af97fbc7ebb91dc7737e357b9e8790f86">  167</a></span>&#160;    <a class="code" href="classGenericISA_1_1SimplePCState.html#af97fbc7ebb91dc7737e357b9e8790f86">SimplePCState</a>() {}</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="classGenericISA_1_1SimplePCState.html#ad862c6dcece5729c500249596d1375e0">  168</a></span>&#160;    <a class="code" href="classGenericISA_1_1SimplePCState.html#ad862c6dcece5729c500249596d1375e0">SimplePCState</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) { <span class="keyword">set</span>(<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>); }</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="classGenericISA_1_1SimplePCState.html#abba814383f2f75b5600eb766c138dfa2">  171</a></span>&#160;    <a class="code" href="classGenericISA_1_1SimplePCState.html#abba814383f2f75b5600eb766c138dfa2">branching</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <span class="keywordflow">return</span> this-&gt;npc() != this-&gt;<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>() + <span class="keyword">sizeof</span>(<a class="code" href="namespaceX86ISA.html#a50d87380c93b25c04fcf02530b28f79f">MachInst</a>);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    }</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="comment">// Advance the PC.</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="classGenericISA_1_1SimplePCState.html#a52caa24f3a6095bb656e089a266fe91c">  178</a></span>&#160;    <a class="code" href="classGenericISA_1_1SimplePCState.html#a52caa24f3a6095bb656e089a266fe91c">advance</a>()</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    {</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <a class="code" href="classGenericISA_1_1PCStateBase.html#a139f382f462c148bc2681fa88e38c3da">_pc</a> = <a class="code" href="classGenericISA_1_1PCStateBase.html#a7c21f4af0a0984b2d2e68e9b4956dc11">_npc</a>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        <a class="code" href="classGenericISA_1_1PCStateBase.html#a7c21f4af0a0984b2d2e68e9b4956dc11">_npc</a> += <span class="keyword">sizeof</span>(<a class="code" href="namespaceX86ISA.html#a50d87380c93b25c04fcf02530b28f79f">MachInst</a>);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    }</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;};</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> MachInst&gt;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;std::ostream &amp;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="namespaceGenericISA.html#a57bd3f0c87b6fbe6b01f613c3602bb48">  187</a></span>&#160;operator&lt;&lt;(std::ostream &amp; os, const SimplePCState&lt;MachInst&gt; &amp;<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>)</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;{</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>, <span class="stringliteral">&quot;(%#x=&gt;%#x)&quot;</span>, <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.pc(), <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.npc());</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;}</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">// A PC and microcode PC.</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> MachInst&gt;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classGenericISA_1_1UPCState.html">  195</a></span>&#160;<span class="keyword">class </span><a class="code" href="classGenericISA_1_1UPCState.html">UPCState</a> : <span class="keyword">public</span> <a class="code" href="classGenericISA_1_1SimplePCState.html">SimplePCState</a>&lt;MachInst&gt;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;{</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="classGenericISA_1_1UPCState.html#ab6b6cc073f763a23be819986e05dfe2c">  198</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="classGenericISA_1_1SimplePCState.html">SimplePCState&lt;MachInst&gt;</a> <a class="code" href="classGenericISA_1_1UPCState.html#ab6b6cc073f763a23be819986e05dfe2c">Base</a>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="classGenericISA_1_1UPCState.html#a489b455cba687ac911a8727bf6cf8a16">  200</a></span>&#160;    <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> <a class="code" href="classGenericISA_1_1UPCState.html#a489b455cba687ac911a8727bf6cf8a16">_upc</a>;</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="classGenericISA_1_1UPCState.html#a6c208e5b89669750731406dfd4bfed15">  201</a></span>&#160;    <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> <a class="code" href="classGenericISA_1_1UPCState.html#a6c208e5b89669750731406dfd4bfed15">_nupc</a>;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="classGenericISA_1_1UPCState.html#a8ac182ad91546850131c4266e33f18dc">  205</a></span>&#160;    <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> <a class="code" href="classGenericISA_1_1UPCState.html#a8ac182ad91546850131c4266e33f18dc">upc</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> _upc; }</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="classGenericISA_1_1UPCState.html#aaab96add0019153cc82c8666b67b56ed">  206</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGenericISA_1_1UPCState.html#aaab96add0019153cc82c8666b67b56ed">upc</a>(<a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) { _upc = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>; }</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="classGenericISA_1_1UPCState.html#a66145210dc480c096932019a144deaf1">  208</a></span>&#160;    <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> <a class="code" href="classGenericISA_1_1UPCState.html#a66145210dc480c096932019a144deaf1">nupc</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> _nupc; }</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="classGenericISA_1_1UPCState.html#a78026f5591b617a82619473084fc5a49">  209</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGenericISA_1_1UPCState.html#a78026f5591b617a82619473084fc5a49">nupc</a>(<a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) { _nupc = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>; }</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="classGenericISA_1_1UPCState.html#aa77b05e96db84d433b1b672e249ba5f1">  212</a></span>&#160;    <a class="code" href="classGenericISA_1_1UPCState.html#aa77b05e96db84d433b1b672e249ba5f1">microPC</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        <span class="keywordflow">return</span> _upc;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    }</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classGenericISA_1_1UPCState.html#af875da2c0fbd708e9da8921d83b21e9b">  218</a></span>&#160;    <span class="keyword">set</span>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    {</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        Base::set(<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        upc(0);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        nupc(1);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    }</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="classGenericISA_1_1UPCState.html#aeaee1480713981492732f3129ae566dd">  225</a></span>&#160;    <a class="code" href="classGenericISA_1_1UPCState.html#aeaee1480713981492732f3129ae566dd">UPCState</a>() : _upc(0), _nupc(0) {}</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="classGenericISA_1_1UPCState.html#a56ff861b13d45fa7ea09cb495d789219">  226</a></span>&#160;    <a class="code" href="classGenericISA_1_1UPCState.html#a56ff861b13d45fa7ea09cb495d789219">UPCState</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) : _upc(0), _nupc(0) { <span class="keyword">set</span>(<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>); }</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="classGenericISA_1_1UPCState.html#af0d1c1b8d34fe1f91660caaa5a547d09">  229</a></span>&#160;    <a class="code" href="classGenericISA_1_1UPCState.html#af0d1c1b8d34fe1f91660caaa5a547d09">branching</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        <span class="keywordflow">return</span> this-&gt;npc() != this-&gt;<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>() + <span class="keyword">sizeof</span>(<a class="code" href="namespaceX86ISA.html#a50d87380c93b25c04fcf02530b28f79f">MachInst</a>) ||</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;               this-&gt;nupc() != this-&gt;upc() + 1;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    }</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="comment">// Advance the upc within the instruction.</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="classGenericISA_1_1UPCState.html#a761b1165e1a182ff5a9ccc1ac779b478">  237</a></span>&#160;    <a class="code" href="classGenericISA_1_1UPCState.html#a761b1165e1a182ff5a9ccc1ac779b478">uAdvance</a>()</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    {</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        _upc = _nupc;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        _nupc++;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    }</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="comment">// End the macroop by resetting the upc and advancing the regular pc.</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="classGenericISA_1_1UPCState.html#a37b7a594850726b84611ae4b711dfcc1">  245</a></span>&#160;    <a class="code" href="classGenericISA_1_1UPCState.html#a37b7a594850726b84611ae4b711dfcc1">uEnd</a>()</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    {</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        this-&gt;advance();</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        _upc = 0;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        _nupc = 1;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    }</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="classGenericISA_1_1UPCState.html#a832860a949c14c306be919724b5f3d6b">  253</a></span>&#160;    <a class="code" href="classGenericISA_1_1PCStateBase.html#a252be6e1ffb3534ad41570a144f5869e">operator == </a>(<span class="keyword">const</span> <a class="code" href="classGenericISA_1_1UPCState.html">UPCState&lt;MachInst&gt;</a> &amp;opc)<span class="keyword"> const</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        <span class="keywordflow">return</span> Base::_pc == opc.<a class="code" href="classGenericISA_1_1PCStateBase.html#a139f382f462c148bc2681fa88e38c3da">_pc</a> &amp;&amp;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;               Base::_npc == opc.<a class="code" href="classGenericISA_1_1PCStateBase.html#a7c21f4af0a0984b2d2e68e9b4956dc11">_npc</a> &amp;&amp;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;               _upc == opc.<a class="code" href="classGenericISA_1_1UPCState.html#a489b455cba687ac911a8727bf6cf8a16">_upc</a> &amp;&amp; _nupc == opc.<a class="code" href="classGenericISA_1_1UPCState.html#a6c208e5b89669750731406dfd4bfed15">_nupc</a>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    }</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="classGenericISA_1_1UPCState.html#a55e6a789678e771250eed4fe6b53c57d">  261</a></span>&#160;    <a class="code" href="classGenericISA_1_1PCStateBase.html#a6f8801c2c0b0719bc8091b4e1315ddd6">operator != </a>(<span class="keyword">const</span> <a class="code" href="classGenericISA_1_1UPCState.html">UPCState&lt;MachInst&gt;</a> &amp;opc)<span class="keyword"> const</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        <span class="keywordflow">return</span> !(*<span class="keyword">this</span> == opc);</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="classGenericISA_1_1UPCState.html#a0c676eeaaebc219e31782074e8c4a612">  267</a></span>&#160;    <a class="code" href="classGenericISA_1_1UPCState.html#a0c676eeaaebc219e31782074e8c4a612">serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> const override</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        <a class="code" href="cpu_2thread__context_8cc.html#ab10299a575f9a9cd4e1d8e88cb12376f">Base::serialize</a>(cp);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(_upc);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(_nupc);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    }</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="classGenericISA_1_1UPCState.html#a4388dd760bdd05f7fdde769693a2c227">  275</a></span>&#160;    <a class="code" href="classGenericISA_1_1UPCState.html#a4388dd760bdd05f7fdde769693a2c227">unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        <a class="code" href="cpu_2thread__context_8cc.html#a75b6add5a3eb4dbc9d77da3d534958bb">Base::unserialize</a>(cp);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(_upc);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(_nupc);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    }</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;};</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> MachInst&gt;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;std::ostream &amp;</div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="namespaceGenericISA.html#a171de76cc1dbe662af6841b527ade803">  285</a></span>&#160;operator&lt;&lt;(std::ostream &amp; os, const UPCState&lt;MachInst&gt; &amp;<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>)</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;{</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>, <span class="stringliteral">&quot;(%#x=&gt;%#x).(%d=&gt;%d)&quot;</span>,</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;            <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.pc(), <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.npc(), <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.upc(), <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.nupc());</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;}</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">// A PC with a delay slot.</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> MachInst&gt;</div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotPCState.html">  294</a></span>&#160;<span class="keyword">class </span><a class="code" href="classGenericISA_1_1DelaySlotPCState.html">DelaySlotPCState</a> : <span class="keyword">public</span> <a class="code" href="classGenericISA_1_1SimplePCState.html">SimplePCState</a>&lt;MachInst&gt;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;{</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotPCState.html#a37d77e4f9dd50b72a51955fec5b0b232">  297</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="classGenericISA_1_1SimplePCState.html">SimplePCState&lt;MachInst&gt;</a> <a class="code" href="classGenericISA_1_1DelaySlotPCState.html#a37d77e4f9dd50b72a51955fec5b0b232">Base</a>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotPCState.html#a74a15057b6197eb6d9ea34b21fd1fa9e">  299</a></span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classGenericISA_1_1DelaySlotPCState.html#a74a15057b6197eb6d9ea34b21fd1fa9e">_nnpc</a>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotPCState.html#aa6acdfa9b78912cad8949560a1d46f79">  303</a></span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classGenericISA_1_1DelaySlotPCState.html#aa6acdfa9b78912cad8949560a1d46f79">nnpc</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> _nnpc; }</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotPCState.html#ac22ad7fa9ce3db9c2d56382f30d6a303">  304</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGenericISA_1_1DelaySlotPCState.html#ac22ad7fa9ce3db9c2d56382f30d6a303">nnpc</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) { _nnpc = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>; }</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotPCState.html#aa646dd0a2ab90a6a58758a367781ffb6">  307</a></span>&#160;    <span class="keyword">set</span>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    {</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        Base::set(<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        nnpc(<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a> + 2 * <span class="keyword">sizeof</span>(<a class="code" href="namespaceX86ISA.html#a50d87380c93b25c04fcf02530b28f79f">MachInst</a>));</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    }</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotPCState.html#a6640cd7fc3e9ac52fe1a180fba9cacc4">  313</a></span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotPCState.html#a6640cd7fc3e9ac52fe1a180fba9cacc4">DelaySlotPCState</a>() {}</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotPCState.html#a34436413e8f9e2a0e8b1ddd9b3c1ae34">  314</a></span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotPCState.html#a34436413e8f9e2a0e8b1ddd9b3c1ae34">DelaySlotPCState</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) { <span class="keyword">set</span>(<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>); }</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotPCState.html#a719de76d0b23d269b9b78f8733e95d60">  317</a></span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotPCState.html#a719de76d0b23d269b9b78f8733e95d60">branching</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        <span class="keywordflow">return</span> !(this-&gt;nnpc() == this-&gt;npc() + <span class="keyword">sizeof</span>(<a class="code" href="namespaceX86ISA.html#a50d87380c93b25c04fcf02530b28f79f">MachInst</a>) &amp;&amp;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                 (this-&gt;npc() == this-&gt;<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>() + <span class="keyword">sizeof</span>(<a class="code" href="namespaceX86ISA.html#a50d87380c93b25c04fcf02530b28f79f">MachInst</a>) ||</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                  this-&gt;npc() == this-&gt;<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>() + 2 * <span class="keyword">sizeof</span>(<a class="code" href="namespaceX86ISA.html#a50d87380c93b25c04fcf02530b28f79f">MachInst</a>)));</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    }</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="comment">// Advance the PC.</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotPCState.html#af46e566f8d4812dbde3e22f134c787fe">  326</a></span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotPCState.html#af46e566f8d4812dbde3e22f134c787fe">advance</a>()</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    {</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        Base::_pc = Base::_npc;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        Base::_npc = _nnpc;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        _nnpc += <span class="keyword">sizeof</span>(<a class="code" href="namespaceX86ISA.html#a50d87380c93b25c04fcf02530b28f79f">MachInst</a>);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    }</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotPCState.html#a999dfa44e6a7e00f0cecc50285b70bd0">  334</a></span>&#160;    <a class="code" href="classGenericISA_1_1PCStateBase.html#a252be6e1ffb3534ad41570a144f5869e">operator == </a>(<span class="keyword">const</span> <a class="code" href="classGenericISA_1_1DelaySlotPCState.html">DelaySlotPCState&lt;MachInst&gt;</a> &amp;opc)<span class="keyword"> const</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        <span class="keywordflow">return</span> Base::_pc == opc.<a class="code" href="classGenericISA_1_1PCStateBase.html#a139f382f462c148bc2681fa88e38c3da">_pc</a> &amp;&amp;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;               Base::_npc == opc.<a class="code" href="classGenericISA_1_1PCStateBase.html#a7c21f4af0a0984b2d2e68e9b4956dc11">_npc</a> &amp;&amp;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;               _nnpc == opc.<a class="code" href="classGenericISA_1_1DelaySlotPCState.html#a74a15057b6197eb6d9ea34b21fd1fa9e">_nnpc</a>;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    }</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotPCState.html#a310c0670803615f4f33563f19eb7c3b0">  342</a></span>&#160;    <a class="code" href="classGenericISA_1_1PCStateBase.html#a6f8801c2c0b0719bc8091b4e1315ddd6">operator != </a>(<span class="keyword">const</span> <a class="code" href="classGenericISA_1_1DelaySlotPCState.html">DelaySlotPCState&lt;MachInst&gt;</a> &amp;opc)<span class="keyword"> const</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        <span class="keywordflow">return</span> !(*<span class="keyword">this</span> == opc);</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    }</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotPCState.html#a62e9a3e775ed41aa2b8f2e88e540f4c0">  348</a></span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotPCState.html#a62e9a3e775ed41aa2b8f2e88e540f4c0">serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> const override</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        <a class="code" href="cpu_2thread__context_8cc.html#ab10299a575f9a9cd4e1d8e88cb12376f">Base::serialize</a>(cp);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(_nnpc);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    }</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotPCState.html#a9e6b88870a8a3f8d4e96b622efabde06">  355</a></span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotPCState.html#a9e6b88870a8a3f8d4e96b622efabde06">unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        <a class="code" href="cpu_2thread__context_8cc.html#a75b6add5a3eb4dbc9d77da3d534958bb">Base::unserialize</a>(cp);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(_nnpc);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    }</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;};</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> MachInst&gt;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;std::ostream &amp;</div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="namespaceGenericISA.html#a11d3bb3ac94c36ebc65ebad8bc5decdc">  364</a></span>&#160;operator&lt;&lt;(std::ostream &amp; os, const DelaySlotPCState&lt;MachInst&gt; &amp;<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>)</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;{</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>, <span class="stringliteral">&quot;(%#x=&gt;%#x=&gt;%#x)&quot;</span>,</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;            <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.pc(), <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.npc(), <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.nnpc());</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;}</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">// A PC with a delay slot and a microcode PC.</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> MachInst&gt;</div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotUPCState.html">  373</a></span>&#160;<span class="keyword">class </span><a class="code" href="classGenericISA_1_1DelaySlotUPCState.html">DelaySlotUPCState</a> : <span class="keyword">public</span> <a class="code" href="classGenericISA_1_1DelaySlotPCState.html">DelaySlotPCState</a>&lt;MachInst&gt;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;{</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotUPCState.html#a4b8a6bb0a225f1cd9067a00a09439d44">  376</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="classGenericISA_1_1DelaySlotPCState.html">DelaySlotPCState&lt;MachInst&gt;</a> <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a4b8a6bb0a225f1cd9067a00a09439d44">Base</a>;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotUPCState.html#a07f40405beb7a6d1b7fca8a0cbb5b4b0">  378</a></span>&#160;    <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a07f40405beb7a6d1b7fca8a0cbb5b4b0">_upc</a>;</div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotUPCState.html#a5714b2b486d2a03a337c8ca7242e331f">  379</a></span>&#160;    <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a5714b2b486d2a03a337c8ca7242e331f">_nupc</a>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotUPCState.html#a578e01246023c270547cbf937dfdabea">  383</a></span>&#160;    <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a578e01246023c270547cbf937dfdabea">upc</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> _upc; }</div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotUPCState.html#a614ad016454d0a67f60cc5b85ffd4ab9">  384</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a614ad016454d0a67f60cc5b85ffd4ab9">upc</a>(<a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) { _upc = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>; }</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotUPCState.html#a2d95152548236e5261eb66763b69afb5">  386</a></span>&#160;    <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a2d95152548236e5261eb66763b69afb5">nupc</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> _nupc; }</div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotUPCState.html#a62c9ebb9b5055adae851a40b650a3f50">  387</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a62c9ebb9b5055adae851a40b650a3f50">nupc</a>(<a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) { _nupc = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>; }</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotUPCState.html#ad80dfffb82acfdcf200fdbe6cb9ee5b7">  390</a></span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#ad80dfffb82acfdcf200fdbe6cb9ee5b7">microPC</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        <span class="keywordflow">return</span> _upc;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    }</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotUPCState.html#a0f2d4e55a15a5b1fc5a574ace6ca85b7">  396</a></span>&#160;    <span class="keyword">set</span>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    {</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        Base::set(<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        upc(0);</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        nupc(1);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    }</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotUPCState.html#af4643a814ede6517034167f166281e8f">  403</a></span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#af4643a814ede6517034167f166281e8f">DelaySlotUPCState</a>() {}</div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotUPCState.html#a9120a159e68aed9292de10b531c3d1fb">  404</a></span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a9120a159e68aed9292de10b531c3d1fb">DelaySlotUPCState</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) { <span class="keyword">set</span>(<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>); }</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotUPCState.html#aac4d130319ee227cf829abb97b5a15f3">  407</a></span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#aac4d130319ee227cf829abb97b5a15f3">branching</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        <span class="keywordflow">return</span> Base::branching() || this-&gt;nupc() != this-&gt;upc() + 1;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    }</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="comment">// Advance the upc within the instruction.</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotUPCState.html#a8f6e1ee71fba76395dd4a0abf33173fd">  414</a></span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a8f6e1ee71fba76395dd4a0abf33173fd">uAdvance</a>()</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    {</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        _upc = _nupc;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        _nupc++;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    }</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="comment">// End the macroop by resetting the upc and advancing the regular pc.</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotUPCState.html#af69d5f0037432fc59521d8fdaa658d25">  422</a></span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#af69d5f0037432fc59521d8fdaa658d25">uEnd</a>()</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    {</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        this-&gt;advance();</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        _upc = 0;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        _nupc = 1;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    }</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotUPCState.html#a1d0cef6de7ffbfaf1f6e27728bf4c004">  430</a></span>&#160;    <a class="code" href="classGenericISA_1_1PCStateBase.html#a252be6e1ffb3534ad41570a144f5869e">operator == </a>(<span class="keyword">const</span> <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html">DelaySlotUPCState&lt;MachInst&gt;</a> &amp;opc)<span class="keyword"> const</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        <span class="keywordflow">return</span> Base::_pc == opc.<a class="code" href="classGenericISA_1_1PCStateBase.html#a139f382f462c148bc2681fa88e38c3da">_pc</a> &amp;&amp;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;               Base::_npc == opc.<a class="code" href="classGenericISA_1_1PCStateBase.html#a7c21f4af0a0984b2d2e68e9b4956dc11">_npc</a> &amp;&amp;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;               Base::_nnpc == opc.<a class="code" href="classGenericISA_1_1DelaySlotPCState.html#a74a15057b6197eb6d9ea34b21fd1fa9e">_nnpc</a> &amp;&amp;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;               _upc == opc.<a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a07f40405beb7a6d1b7fca8a0cbb5b4b0">_upc</a> &amp;&amp; _nupc == opc.<a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a5714b2b486d2a03a337c8ca7242e331f">_nupc</a>;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    }</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotUPCState.html#aba607804a1fa5ac1b8a84845fd35eb9c">  439</a></span>&#160;    <a class="code" href="classGenericISA_1_1PCStateBase.html#a6f8801c2c0b0719bc8091b4e1315ddd6">operator != </a>(<span class="keyword">const</span> <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html">DelaySlotUPCState&lt;MachInst&gt;</a> &amp;opc)<span class="keyword"> const</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        <span class="keywordflow">return</span> !(*<span class="keyword">this</span> == opc);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    }</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotUPCState.html#a2eb6cfb97b3c2604f32425b42c1fdea6">  445</a></span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a2eb6cfb97b3c2604f32425b42c1fdea6">serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> const override</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        <a class="code" href="cpu_2thread__context_8cc.html#ab10299a575f9a9cd4e1d8e88cb12376f">Base::serialize</a>(cp);</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(_upc);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(_nupc);</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    }</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="classGenericISA_1_1DelaySlotUPCState.html#aac11d727ccfeac329a919d0f59dc00f4">  453</a></span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#aac11d727ccfeac329a919d0f59dc00f4">unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        <a class="code" href="cpu_2thread__context_8cc.html#a75b6add5a3eb4dbc9d77da3d534958bb">Base::unserialize</a>(cp);</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(_upc);</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(_nupc);</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    }</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;};</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> MachInst&gt;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;std::ostream &amp;</div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="namespaceGenericISA.html#adc529f34dcee73262955ed3fe3289ea9">  463</a></span>&#160;operator&lt;&lt;(std::ostream &amp; os, const DelaySlotUPCState&lt;MachInst&gt; &amp;<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>)</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;{</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>, <span class="stringliteral">&quot;(%#x=&gt;%#x=&gt;%#x).(%d=&gt;%d)&quot;</span>,</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;            <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.pc(), <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.npc(), <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.nnpc(), <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.upc(), <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.nupc());</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;}</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;}</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classGenericISA_1_1PCStateBase_html"><div class="ttname"><a href="classGenericISA_1_1PCStateBase.html">GenericISA::PCStateBase</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00054">types.hh:54</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html_a07f40405beb7a6d1b7fca8a0cbb5b4b0"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html#a07f40405beb7a6d1b7fca8a0cbb5b4b0">GenericISA::DelaySlotUPCState::_upc</a></div><div class="ttdeci">MicroPC _upc</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00378">types.hh:378</a></div></div>
<div class="ttc" id="cprintf_8hh_html_a7f1c26b4a52f0946577f75295bb2488f"><div class="ttname"><a href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a></div><div class="ttdeci">void ccprintf(cp::Print &amp;print)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00131">cprintf.hh:131</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_af97fbc7ebb91dc7737e357b9e8790f86"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#af97fbc7ebb91dc7737e357b9e8790f86">GenericISA::SimplePCState::SimplePCState</a></div><div class="ttdeci">SimplePCState()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00167">types.hh:167</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_ab6b6cc073f763a23be819986e05dfe2c"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#ab6b6cc073f763a23be819986e05dfe2c">GenericISA::UPCState::Base</a></div><div class="ttdeci">SimplePCState&lt; MachInst &gt; Base</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00198">types.hh:198</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a55a8d392281afacb12b63fd1795fbd4d"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a55a8d392281afacb12b63fd1795fbd4d">GenericISA::SimplePCState::setNPC</a></div><div class="ttdeci">void setNPC(Addr val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00162">types.hh:162</a></div></div>
<div class="ttc" id="classGenericISA_1_1PCStateBase_html_a5d91f3e91a9347f5fadd88b72739060d"><div class="ttname"><a href="classGenericISA_1_1PCStateBase.html#a5d91f3e91a9347f5fadd88b72739060d">GenericISA::PCStateBase::PCStateBase</a></div><div class="ttdeci">PCStateBase()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00060">types.hh:60</a></div></div>
<div class="ttc" id="classGenericISA_1_1PCStateBase_html_a906ef6e94fb1ce59fd8d712bab14cfd0"><div class="ttname"><a href="classGenericISA_1_1PCStateBase.html#a906ef6e94fb1ce59fd8d712bab14cfd0">GenericISA::PCStateBase::instAddr</a></div><div class="ttdeci">Addr instAddr() const</div><div class="ttdoc">Returns the memory address the bytes of this instruction came from. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00070">types.hh:70</a></div></div>
<div class="ttc" id="classGenericISA_1_1PCStateBase_html_aaa7f66028241765495ca2cb0b472b664"><div class="ttname"><a href="classGenericISA_1_1PCStateBase.html#aaa7f66028241765495ca2cb0b472b664">GenericISA::PCStateBase::microPC</a></div><div class="ttdeci">MicroPC microPC() const</div><div class="ttdoc">Returns the current micropc. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00092">types.hh:92</a></div></div>
<div class="ttc" id="classGenericISA_1_1PCStateBase_html_a22f92a43cf93c438d6ec0521970b48a0"><div class="ttname"><a href="classGenericISA_1_1PCStateBase.html#a22f92a43cf93c438d6ec0521970b48a0">GenericISA::PCStateBase::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp) override</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00125">types.hh:125</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html"><div class="ttname"><a href="classGenericISA_1_1UPCState.html">GenericISA::UPCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00195">types.hh:195</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotPCState_html_a9e6b88870a8a3f8d4e96b622efabde06"><div class="ttname"><a href="classGenericISA_1_1DelaySlotPCState.html#a9e6b88870a8a3f8d4e96b622efabde06">GenericISA::DelaySlotPCState::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp) override</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00355">types.hh:355</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html_a5714b2b486d2a03a337c8ca7242e331f"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html#a5714b2b486d2a03a337c8ca7242e331f">GenericISA::DelaySlotUPCState::_nupc</a></div><div class="ttdeci">MicroPC _nupc</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00379">types.hh:379</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html_aac4d130319ee227cf829abb97b5a15f3"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html#aac4d130319ee227cf829abb97b5a15f3">GenericISA::DelaySlotUPCState::branching</a></div><div class="ttdeci">bool branching() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00407">types.hh:407</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html_af69d5f0037432fc59521d8fdaa658d25"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html#af69d5f0037432fc59521d8fdaa658d25">GenericISA::DelaySlotUPCState::uEnd</a></div><div class="ttdeci">void uEnd()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00422">types.hh:422</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_aa77b05e96db84d433b1b672e249ba5f1"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#aa77b05e96db84d433b1b672e249ba5f1">GenericISA::UPCState::microPC</a></div><div class="ttdeci">MicroPC microPC() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00212">types.hh:212</a></div></div>
<div class="ttc" id="classGenericISA_1_1PCStateBase_html_a55a6350059c8bc5559f2576eb75df617"><div class="ttname"><a href="classGenericISA_1_1PCStateBase.html#a55a6350059c8bc5559f2576eb75df617">GenericISA::PCStateBase::nextInstAddr</a></div><div class="ttdeci">Addr nextInstAddr() const</div><div class="ttdoc">Returns the memory address the bytes of the next instruction came from. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00081">types.hh:81</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html_a2eb6cfb97b3c2604f32425b42c1fdea6"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html#a2eb6cfb97b3c2604f32425b42c1fdea6">GenericISA::DelaySlotUPCState::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const override</div><div class="ttdoc">Serialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00445">types.hh:445</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html_ad80dfffb82acfdcf200fdbe6cb9ee5b7"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html#ad80dfffb82acfdcf200fdbe6cb9ee5b7">GenericISA::DelaySlotUPCState::microPC</a></div><div class="ttdeci">MicroPC microPC() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00390">types.hh:390</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotPCState_html_a719de76d0b23d269b9b78f8733e95d60"><div class="ttname"><a href="classGenericISA_1_1DelaySlotPCState.html#a719de76d0b23d269b9b78f8733e95d60">GenericISA::DelaySlotPCState::branching</a></div><div class="ttdeci">bool branching() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00317">types.hh:317</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aea9fbab71662ba06cf536e05edfaaad1"><div class="ttname"><a href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">X86ISA::os</a></div><div class="ttdeci">Bitfield&lt; 17 &gt; os</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00805">misc.hh:805</a></div></div>
<div class="ttc" id="classGenericISA_1_1PCStateBase_html_a252be6e1ffb3534ad41570a144f5869e"><div class="ttname"><a href="classGenericISA_1_1PCStateBase.html#a252be6e1ffb3534ad41570a144f5869e">GenericISA::PCStateBase::operator==</a></div><div class="ttdeci">bool operator==(const PCStateBase &amp;opc) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00106">types.hh:106</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a227b993ac419e080ec54dee0dcb1626b"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">GenericISA::SimplePCState::pc</a></div><div class="ttdeci">Addr pc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00148">types.hh:148</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a0e7af2c3c4f93f0b29a8f2b52b10458f"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a0e7af2c3c4f93f0b29a8f2b52b10458f">GenericISA::SimplePCState::pc</a></div><div class="ttdeci">void pc(Addr val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00149">types.hh:149</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_a8ac182ad91546850131c4266e33f18dc"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#a8ac182ad91546850131c4266e33f18dc">GenericISA::UPCState::upc</a></div><div class="ttdeci">MicroPC upc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00205">types.hh:205</a></div></div>
<div class="ttc" id="classGenericISA_1_1PCStateBase_html_ad1c6329304e1cd57856c9d22d549b501"><div class="ttname"><a href="classGenericISA_1_1PCStateBase.html#ad1c6329304e1cd57856c9d22d549b501">GenericISA::PCStateBase::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const override</div><div class="ttdoc">Serialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00118">types.hh:118</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html_a578e01246023c270547cbf937dfdabea"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html#a578e01246023c270547cbf937dfdabea">GenericISA::DelaySlotUPCState::upc</a></div><div class="ttdeci">MicroPC upc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00383">types.hh:383</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a52caa24f3a6095bb656e089a266fe91c"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a52caa24f3a6095bb656e089a266fe91c">GenericISA::SimplePCState::advance</a></div><div class="ttdeci">void advance()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00178">types.hh:178</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_a37b7a594850726b84611ae4b711dfcc1"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#a37b7a594850726b84611ae4b711dfcc1">GenericISA::UPCState::uEnd</a></div><div class="ttdeci">void uEnd()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00245">types.hh:245</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotPCState_html_a34436413e8f9e2a0e8b1ddd9b3c1ae34"><div class="ttname"><a href="classGenericISA_1_1DelaySlotPCState.html#a34436413e8f9e2a0e8b1ddd9b3c1ae34">GenericISA::DelaySlotPCState::DelaySlotPCState</a></div><div class="ttdeci">DelaySlotPCState(Addr val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00314">types.hh:314</a></div></div>
<div class="ttc" id="serialize_8hh_html_a13d18ccba3d8bcbcd5aab2e37c380bff"><div class="ttname"><a href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a></div><div class="ttdeci">#define UNSERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00645">serialize.hh:645</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html_a9120a159e68aed9292de10b531c3d1fb"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html#a9120a159e68aed9292de10b531c3d1fb">GenericISA::DelaySlotUPCState::DelaySlotUPCState</a></div><div class="ttdeci">DelaySlotUPCState(Addr val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00404">types.hh:404</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classGenericISA_1_1PCStateBase_html_a6f8801c2c0b0719bc8091b4e1315ddd6"><div class="ttname"><a href="classGenericISA_1_1PCStateBase.html#a6f8801c2c0b0719bc8091b4e1315ddd6">GenericISA::PCStateBase::operator!=</a></div><div class="ttdeci">bool operator!=(const PCStateBase &amp;opc) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00112">types.hh:112</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_a69329e1d929a534ff51be6cf8216b69a"><div class="ttname"><a href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a></div><div class="ttdeci">uint16_t RegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00042">types.hh:42</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html_a4b8a6bb0a225f1cd9067a00a09439d44"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html#a4b8a6bb0a225f1cd9067a00a09439d44">GenericISA::DelaySlotUPCState::Base</a></div><div class="ttdeci">DelaySlotPCState&lt; MachInst &gt; Base</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00376">types.hh:376</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotPCState_html"><div class="ttname"><a href="classGenericISA_1_1DelaySlotPCState.html">GenericISA::DelaySlotPCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00294">types.hh:294</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotPCState_html_a62e9a3e775ed41aa2b8f2e88e540f4c0"><div class="ttname"><a href="classGenericISA_1_1DelaySlotPCState.html#a62e9a3e775ed41aa2b8f2e88e540f4c0">GenericISA::DelaySlotPCState::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const override</div><div class="ttdoc">Serialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00348">types.hh:348</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_a4388dd760bdd05f7fdde769693a2c227"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#a4388dd760bdd05f7fdde769693a2c227">GenericISA::UPCState::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp) override</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00275">types.hh:275</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_a56ff861b13d45fa7ea09cb495d789219"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#a56ff861b13d45fa7ea09cb495d789219">GenericISA::UPCState::UPCState</a></div><div class="ttdeci">UPCState(Addr val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00226">types.hh:226</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_af0d1c1b8d34fe1f91660caaa5a547d09"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#af0d1c1b8d34fe1f91660caaa5a547d09">GenericISA::UPCState::branching</a></div><div class="ttdeci">bool branching() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00229">types.hh:229</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html_a2d95152548236e5261eb66763b69afb5"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html#a2d95152548236e5261eb66763b69afb5">GenericISA::DelaySlotUPCState::nupc</a></div><div class="ttdeci">MicroPC nupc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00386">types.hh:386</a></div></div>
<div class="ttc" id="classGenericISA_1_1PCStateBase_html_afb346ff99d3823e78a2edf236dee0c5a"><div class="ttname"><a href="classGenericISA_1_1PCStateBase.html#afb346ff99d3823e78a2edf236dee0c5a">GenericISA::PCStateBase::PCStateBase</a></div><div class="ttdeci">PCStateBase(Addr val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00061">types.hh:61</a></div></div>
<div class="ttc" id="cpu_2thread__context_8cc_html_ab10299a575f9a9cd4e1d8e88cb12376f"><div class="ttname"><a href="cpu_2thread__context_8cc.html#ab10299a575f9a9cd4e1d8e88cb12376f">serialize</a></div><div class="ttdeci">void serialize(const ThreadContext &amp;tc, CheckpointOut &amp;cp)</div><div class="ttdoc">Thread context serialization helpers. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8cc_source.html#l00166">thread_context.cc:166</a></div></div>
<div class="ttc" id="base_2types_8hh_html_adfb4d8b20c5abc8be73dd367b16f2d57"><div class="ttname"><a href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a></div><div class="ttdeci">uint16_t MicroPC</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00144">types.hh:144</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_ad862c6dcece5729c500249596d1375e0"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#ad862c6dcece5729c500249596d1375e0">GenericISA::SimplePCState::SimplePCState</a></div><div class="ttdeci">SimplePCState(Addr val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a50d87380c93b25c04fcf02530b28f79f"><div class="ttname"><a href="namespaceX86ISA.html#a50d87380c93b25c04fcf02530b28f79f">X86ISA::MachInst</a></div><div class="ttdeci">uint64_t MachInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00054">types.hh:54</a></div></div>
<div class="ttc" id="base_2types_8hh_html"><div class="ttname"><a href="base_2types_8hh.html">types.hh</a></div><div class="ttdoc">Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t. </div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_aeaee1480713981492732f3129ae566dd"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#aeaee1480713981492732f3129ae566dd">GenericISA::UPCState::UPCState</a></div><div class="ttdeci">UPCState()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00225">types.hh:225</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotPCState_html_a6640cd7fc3e9ac52fe1a180fba9cacc4"><div class="ttname"><a href="classGenericISA_1_1DelaySlotPCState.html#a6640cd7fc3e9ac52fe1a180fba9cacc4">GenericISA::DelaySlotPCState::DelaySlotPCState</a></div><div class="ttdeci">DelaySlotPCState()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00313">types.hh:313</a></div></div>
<div class="ttc" id="classSerializable_html"><div class="ttname"><a href="classSerializable.html">Serializable</a></div><div class="ttdoc">Basic support for object serialization. </div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00153">serialize.hh:153</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a27933143813a79b65b4183ff1360909b"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">GenericISA::SimplePCState::npc</a></div><div class="ttdeci">Addr npc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00151">types.hh:151</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_a761b1165e1a182ff5a9ccc1ac779b478"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#a761b1165e1a182ff5a9ccc1ac779b478">GenericISA::UPCState::uAdvance</a></div><div class="ttdeci">void uAdvance()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00237">types.hh:237</a></div></div>
<div class="ttc" id="serialize_8hh_html_a49163149ec656ffecff0e46aee418e29"><div class="ttname"><a href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a></div><div class="ttdeci">#define SERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00643">serialize.hh:643</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html">GenericISA::SimplePCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00141">types.hh:141</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotPCState_html_aa6acdfa9b78912cad8949560a1d46f79"><div class="ttname"><a href="classGenericISA_1_1DelaySlotPCState.html#aa6acdfa9b78912cad8949560a1d46f79">GenericISA::DelaySlotPCState::nnpc</a></div><div class="ttdeci">Addr nnpc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00303">types.hh:303</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html_a62c9ebb9b5055adae851a40b650a3f50"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html#a62c9ebb9b5055adae851a40b650a3f50">GenericISA::DelaySlotUPCState::nupc</a></div><div class="ttdeci">void nupc(MicroPC val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00387">types.hh:387</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html_aac11d727ccfeac329a919d0f59dc00f4"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html#aac11d727ccfeac329a919d0f59dc00f4">GenericISA::DelaySlotUPCState::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp) override</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00453">types.hh:453</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a5e86981de5fad45175622289ad4acc41"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a5e86981de5fad45175622289ad4acc41">GenericISA::SimplePCState::npc</a></div><div class="ttdeci">void npc(Addr val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00152">types.hh:152</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_a0c676eeaaebc219e31782074e8c4a612"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#a0c676eeaaebc219e31782074e8c4a612">GenericISA::UPCState::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const override</div><div class="ttdoc">Serialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00267">types.hh:267</a></div></div>
<div class="ttc" id="serialize_8hh_html"><div class="ttname"><a href="serialize_8hh.html">serialize.hh</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_aaa1a1a9639697fa452e491a57ced71ba"><div class="ttname"><a href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a></div><div class="ttdeci">uint16_t ElemIndex</div><div class="ttdoc">Logical vector register elem index type. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00045">types.hh:45</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html">GenericISA::DelaySlotUPCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00373">types.hh:373</a></div></div>
<div class="ttc" id="classGenericISA_1_1PCStateBase_html_a139f382f462c148bc2681fa88e38c3da"><div class="ttname"><a href="classGenericISA_1_1PCStateBase.html#a139f382f462c148bc2681fa88e38c3da">GenericISA::PCStateBase::_pc</a></div><div class="ttdeci">Addr _pc</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00057">types.hh:57</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotPCState_html_a37d77e4f9dd50b72a51955fec5b0b232"><div class="ttname"><a href="classGenericISA_1_1DelaySlotPCState.html#a37d77e4f9dd50b72a51955fec5b0b232">GenericISA::DelaySlotPCState::Base</a></div><div class="ttdeci">SimplePCState&lt; MachInst &gt; Base</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00297">types.hh:297</a></div></div>
<div class="ttc" id="cpu_2thread__context_8cc_html_a75b6add5a3eb4dbc9d77da3d534958bb"><div class="ttname"><a href="cpu_2thread__context_8cc.html#a75b6add5a3eb4dbc9d77da3d534958bb">unserialize</a></div><div class="ttdeci">void unserialize(ThreadContext &amp;tc, CheckpointIn &amp;cp)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8cc_source.html#l00207">thread_context.cc:207</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_a78026f5591b617a82619473084fc5a49"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#a78026f5591b617a82619473084fc5a49">GenericISA::UPCState::nupc</a></div><div class="ttdeci">void nupc(MicroPC val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00209">types.hh:209</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotPCState_html_a74a15057b6197eb6d9ea34b21fd1fa9e"><div class="ttname"><a href="classGenericISA_1_1DelaySlotPCState.html#a74a15057b6197eb6d9ea34b21fd1fa9e">GenericISA::DelaySlotPCState::_nnpc</a></div><div class="ttdeci">Addr _nnpc</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00299">types.hh:299</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_a66145210dc480c096932019a144deaf1"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#a66145210dc480c096932019a144deaf1">GenericISA::UPCState::nupc</a></div><div class="ttdeci">MicroPC nupc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00208">types.hh:208</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html_a614ad016454d0a67f60cc5b85ffd4ab9"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html#a614ad016454d0a67f60cc5b85ffd4ab9">GenericISA::DelaySlotUPCState::upc</a></div><div class="ttdeci">void upc(MicroPC val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00384">types.hh:384</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotPCState_html_ac22ad7fa9ce3db9c2d56382f30d6a303"><div class="ttname"><a href="classGenericISA_1_1DelaySlotPCState.html#ac22ad7fa9ce3db9c2d56382f30d6a303">GenericISA::DelaySlotPCState::nnpc</a></div><div class="ttdeci">void nnpc(Addr val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00304">types.hh:304</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotPCState_html_af46e566f8d4812dbde3e22f134c787fe"><div class="ttname"><a href="classGenericISA_1_1DelaySlotPCState.html#af46e566f8d4812dbde3e22f134c787fe">GenericISA::DelaySlotPCState::advance</a></div><div class="ttdeci">void advance()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00326">types.hh:326</a></div></div>
<div class="ttc" id="classGenericISA_1_1PCStateBase_html_a7c21f4af0a0984b2d2e68e9b4956dc11"><div class="ttname"><a href="classGenericISA_1_1PCStateBase.html#a7c21f4af0a0984b2d2e68e9b4956dc11">GenericISA::PCStateBase::_npc</a></div><div class="ttdeci">Addr _npc</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00058">types.hh:58</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_abba814383f2f75b5600eb766c138dfa2"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#abba814383f2f75b5600eb766c138dfa2">GenericISA::SimplePCState::branching</a></div><div class="ttdeci">bool branching() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00171">types.hh:171</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_a6c208e5b89669750731406dfd4bfed15"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#a6c208e5b89669750731406dfd4bfed15">GenericISA::UPCState::_nupc</a></div><div class="ttdeci">MicroPC _nupc</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00201">types.hh:201</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html_af4643a814ede6517034167f166281e8f"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html#af4643a814ede6517034167f166281e8f">GenericISA::DelaySlotUPCState::DelaySlotUPCState</a></div><div class="ttdeci">DelaySlotUPCState()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00403">types.hh:403</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a59c64d45c93f709dece9ab95149dc105"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a59c64d45c93f709dece9ab95149dc105">GenericISA::SimplePCState::Base</a></div><div class="ttdeci">PCStateBase Base</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00144">types.hh:144</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_aaab96add0019153cc82c8666b67b56ed"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#aaab96add0019153cc82c8666b67b56ed">GenericISA::UPCState::upc</a></div><div class="ttdeci">void upc(MicroPC val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00206">types.hh:206</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_a489b455cba687ac911a8727bf6cf8a16"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#a489b455cba687ac911a8727bf6cf8a16">GenericISA::UPCState::_upc</a></div><div class="ttdeci">MicroPC _upc</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00200">types.hh:200</a></div></div>
<div class="ttc" id="namespaceGenericISA_html"><div class="ttname"><a href="namespaceGenericISA.html">GenericISA</a></div><div class="ttdef"><b>Definition:</b> <a href="debugfaults_8hh_source.html#l00048">debugfaults.hh:48</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html_a8f6e1ee71fba76395dd4a0abf33173fd"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html#a8f6e1ee71fba76395dd4a0abf33173fd">GenericISA::DelaySlotUPCState::uAdvance</a></div><div class="ttdeci">void uAdvance()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00414">types.hh:414</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
