$date
	Sun Oct 23 05:39:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#566775
b100 !
1"
#566778
b100 &
b100 %
1$
#566779
0"
#566782
b10 &
b10 %
#566786
b1 &
b1 %
1#
#566790
b0 &
0#
b0 %
0$
#1554185
b1 !
1"
#1554186
b1 &
b1 %
1$
#1554187
0"
#1554190
1#
#1554194
b0 &
b0 %
0#
0$
#2479036
b1001 !
1"
#2479038
b1001 &
b1001 %
1$
#2479039
0"
#2479042
b11100 &
b11100 %
#2479046
b1110 &
b1110 %
#2479050
b111 &
b111 %
#2479054
b10110 &
b10110 %
#2479058
b1011 &
b1011 %
#2479062
b100010 &
b100010 %
#2479066
b10001 &
b10001 %
#2479070
b110100 &
b110100 %
#2479074
b11010 &
b11010 %
#2479078
b1101 &
b1101 %
#2479082
b101000 &
b101000 %
#2479086
b10100 &
b10100 %
#2479090
b1010 &
b1010 %
#2479094
b101 &
b101 %
#2479098
b10000 &
b10000 %
#2479102
b1000 &
b1000 %
#2479106
b100 &
b100 %
#2479110
b10 &
b10 %
#2479114
b1 &
b1 %
1#
#2479118
b0 &
0#
b0 %
0$
#4500012
