From b57846b396f3747431197e4b3e4f2ad8e3efdb7e Mon Sep 17 00:00:00 2001
From: Eric Tang <eric.tang@starfivetech.com>
Date: Tue, 15 Mar 2022 15:27:36 +0800
Subject: [PATCH 40/40] fixed riscv vector test error

Signed-off-by: Eric Tang <eric.tang@starfivetech.com>
---
 llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vadd-vp.ll | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vadd-vp.ll b/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vadd-vp.ll
index 95ecbef451af..2235d3151448 100644
--- a/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vadd-vp.ll
+++ b/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vadd-vp.ll
@@ -481,7 +481,7 @@ define <256 x i8> @vadd_vi_v258i8_evl128(<256 x i8> %va, <256 x i1> %m) {
 ; CHECK:       # %bb.0:
 ; CHECK-NEXT:    addi a1, zero, 128
 ; CHECK-NEXT:    vsetvli zero, a1, e8, m8, ta, mu
-; CHECK-NEXT:    vle1.v v25, (a0)
+; CHECK-NEXT:    vlm.v v25, (a0)
 ; CHECK-NEXT:    vadd.vi v8, v8, -1, v0.t
 ; CHECK-NEXT:    vsetivli zero, 0, e8, m8, ta, mu
 ; CHECK-NEXT:    vmv1r.v v0, v25
-- 
2.33.1

