$date
	Sun Oct 23 03:44:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#160877
b101 !
1"
#160878
b101 &
b101 %
1$
#160879
0"
#160882
b10000 &
b10000 %
#160886
b1000 &
b1000 %
#160890
b100 &
b100 %
#160894
b10 &
b10 %
#160898
b1 &
b1 %
1#
#160902
b0 &
0#
b0 %
0$
#1234762
b11000 &
b11000 %
1$
b11000 !
1"
#1234763
0"
#1234766
b1100 &
b1100 %
#1234770
b110 &
b110 %
#1234774
b11 &
b11 %
#1234778
b1010 &
b1010 %
#1234782
b101 &
b101 %
#1234786
b10000 &
b10000 %
#1234790
b1000 &
b1000 %
#1234794
b100 &
b100 %
#1234798
b10 &
b10 %
#1234802
b1 &
b1 %
1#
#1234806
b0 &
0#
b0 %
0$
#2228625
b111 !
1"
#2228626
b111 &
b111 %
1$
#2228627
0"
#2228630
b10110 &
b10110 %
#2228634
b1011 &
b1011 %
#2228638
b100010 &
b100010 %
#2228642
b10001 &
b10001 %
#2228646
b110100 &
b110100 %
#2228650
b11010 &
b11010 %
#2228654
b1101 &
b1101 %
#2228658
b101000 &
b101000 %
#2228662
b10100 &
b10100 %
#2228666
b1010 &
b1010 %
#2228670
b101 &
b101 %
#2228674
b10000 &
b10000 %
#2228678
b1000 &
b1000 %
#2228682
b100 &
b100 %
#2228686
b10 &
b10 %
#2228690
b1 &
b1 %
1#
#2228694
b0 &
0#
b0 %
0$
#4500012
