<reference anchor="IETF.RFC4197" target="https://www.rfc-editor.org/info/rfc4197">
  <front>
    <title>Requirements for Edge-to-Edge Emulation of Time Division Multiplexed (TDM) Circuits over Packet Switching Networks</title>
    <seriesInfo name="DOI" value="10.17487/RFC4197"/>
    <author fullname="M. Riegel"/>
    <date year="2005" month="October" day="1"/>
    <workgroup>pwe3</workgroup>
    <keyword>digital signatures</keyword>
    <keyword>plesiochronous digital hierarchy</keyword>
    <keyword>sonet</keyword>
    <keyword>synchronous optical network</keyword>
    <keyword>sdh</keyword>
    <keyword>synchronous digital hierarchy</keyword>
    <keyword>pwe3</keyword>
    <keyword>pseudo wire emulation</keyword>
    <abstract>This document defines the specific requirements for edge-to-edge emulation of circuits carrying Time Division Multiplexed (TDM) digital signals of the Plesiochronous Digital Hierarchy as well as the Synchronous Optical NETwork/Synchronous Digital Hierarchy over packet-switched networks.  It is aligned to the common architecture for Pseudo Wire Emulation Edge-to-Edge (PWE3).  It makes references to the generic requirements for PWE3 where applicable and complements them by defining requirements originating from specifics of TDM circuits.  This memo provides information for the Internet community.</abstract>
  </front>
</reference>