# AXI/APB Bridge UVM Verification Environment

A comprehensive, modular UVM verification infrastructure for AMBA protocol bridges with multi-phase development strategy.

## Overview

This project provides a scalable UVM verification environment for protocol conversion bridges:
- **Phase 1:** `axi_lite_to_apb` - AXI4-Lite to APB4 bridge â­ CURRENT
- **Phase 2:** `axi_to_axi_lite` - AXI4 Full to AXI4-Lite converter
- **Phase 3:** Integrated end-to-end AXI4 â†’ APB4 verification

### Key Features

- âœ… Modular multi-phase verification strategy
- âœ… Full UVM methodology (planned)
- âœ… VCS simulation support
- âœ… Reference testbenches working (non-UVM)
- âœ… Complete PULP Platform infrastructure
- ğŸš§ UVM testbench in planning phase

## ğŸ“‹ UVM Testbench Planning

**Current Status:** Architecture & Verification Planning Complete âœ…

### Documentation
- **[UVM Testbench Architecture](docs/UVM_TESTBENCH_ARCHITECTURE.md)** - Complete system architecture, directory structure, and development roadmap
- **[Verification Plan](docs/VERIFICATION_PLAN.md)** - Detailed test plan, coverage strategy, and success criteria

### Three-Phase Development Strategy

```
Phase 1: axi_lite_to_apb (6 weeks)
  â”œâ”€ Week 1-2: Infrastructure & AXI-Lite agent
  â”œâ”€ Week 3-4: APB agent & Environment
  â””â”€ Week 5-6: Tests & Coverage

Phase 2: axi_to_axi_lite (4-5 weeks)
  â”œâ”€ AXI4 Full agent development
  â”œâ”€ Burst splitting verification
  â””â”€ ATOP handling tests

Phase 3: Integration (2-3 weeks)
  â”œâ”€ End-to-end AXI4 â†’ APB4
  â””â”€ Performance & stress testing
```

### Reusable Verification Components
- **AXI-Lite Agent:** Master driver, monitor, sequences
- **APB Agent:** Slave driver (with memory model), monitor
- **AXI4 Agent:** Full burst support (Phase 2)
- **Scoreboards:** Protocol-specific checking
- **Coverage:** Functional + code coverage infrastructure

## Dependencies

This project uses git submodules for dependency management. All dependencies are forked from PULP Platform for stability and customization.

### Complete Dependency Tree

```
deps/
â”œâ”€â”€ apb/                     # APB4 protocol infrastructure
â”œâ”€â”€ axi/                     # AXI4/AXI4-Lite protocol IP
â”œâ”€â”€ common_cells/            # RTL building blocks
â”œâ”€â”€ common_verification/     # Testbench utilities
â””â”€â”€ iDMA/                    # DMA reference design
```

| Repository | Version | Purpose | Fork URL |
|------------|---------|---------|----------|
| **apb** | latest | APB4 interfaces & verification | [npcarter2025/apb](https://github.com/npcarter2025/apb) |
| **axi** | v1.x | AXI4/AXI-Lite IP | [npcarter2025/axi](https://github.com/npcarter2025/axi) |
| **common_cells** | v1.37.0 | FIFOs, arbiters, decoders | [npcarter2025/common_cells](https://github.com/npcarter2025/common_cells) |
| **common_verification** | v0.2.5 | Clock/reset gen, rand drivers | [npcarter2025/common_verification](https://github.com/npcarter2025/common_verification) |
| **iDMA** | v0.6.5 | DMA engine reference | [npcarter2025/iDMA](https://github.com/npcarter2025/iDMA) |

All dependencies use **Solderpad Hardware License v0.51** and are tracked as git submodules.

## Project Structure

```
AXI_TO_APB_BRIDGE_UVM/
â”œâ”€â”€ deps/                      # Git submodules (dependencies)
â”‚   â”œâ”€â”€ axi/                   # AXI protocol IP (submodule)
â”‚   â””â”€â”€ common_cells/          # Common cells library (submodule)
â”œâ”€â”€ dut_axi_lite/              # Design Under Test
â”‚   â””â”€â”€ axi_lite_to_apb.sv     # Bridge module
â”œâ”€â”€ rtl/                       # Local RTL additions
â”‚   â”œâ”€â”€ common_cells/          # Custom modules
â”‚   â”‚   â””â”€â”€ clk_rst_gen.sv     # Clock/reset generator
â”‚   â”œâ”€â”€ rand_id_queue_pkg.sv   # Stub implementation
â”‚   â””â”€â”€ README_RAND_ID_QUEUE.md
â”œâ”€â”€ sim/                       # AMD-style simulation structure
â”‚   â”œâ”€â”€ files/                 # Modular filelists
â”‚   â”‚   â”œâ”€â”€ common/            # Tool-independent filelists
â”‚   â”‚   â”‚   â”œâ”€â”€ top.f          # Top-level (includes all below)
â”‚   â”‚   â”‚   â”œâ”€â”€ deps_common_cells.f
â”‚   â”‚   â”‚   â”œâ”€â”€ deps_axi.f
â”‚   â”‚   â”‚   â”œâ”€â”€ rtl.f          # DUT and local RTL
â”‚   â”‚   â”‚   â””â”€â”€ tb.f           # Testbench files
â”‚   â”‚   â””â”€â”€ vcs/               # VCS-specific options
â”‚   â”‚       â””â”€â”€ compile.f      # VCS compiler flags
â”‚   â”œâ”€â”€ scripts/               # Helper scripts
â”‚   â”‚   â””â”€â”€ run_vcs.sh         # Convenience test runner
â”‚   â”œâ”€â”€ build/                 # Build artifacts (gitignored)
â”‚   â”œâ”€â”€ logs/                  # Simulation logs (gitignored)
â”‚   â”œâ”€â”€ Makefile               # Main dispatcher Makefile
â”‚   â””â”€â”€ Makefile.vcs           # VCS-specific rules
â”œâ”€â”€ include/                   # Local header files
â”‚   â”œâ”€â”€ axi/                   # AXI typedefs (copied)
â”‚   â””â”€â”€ common_cells/          # Common cells headers (copied)
â”œâ”€â”€ pkg/                       # Local packages
â”‚   â”œâ”€â”€ axi_pkg.sv
â”‚   â””â”€â”€ cf_math_pkg.sv
â”œâ”€â”€ docs/                      # Documentation
â”‚   â”œâ”€â”€ RUNNING_TESTS.md       # How to run tests
â”‚   â”œâ”€â”€ VCS_SETUP_NOTE.md      # VCS setup notes
â”‚   â”œâ”€â”€ STRUCT_REFERENCE.md    # Struct documentation
â”‚   â””â”€â”€ iDMA_COMPATIBILITY.md  # iDMA integration notes
â””â”€â”€ README.md                  # This file
```

### AMD-Style Organization

This project follows AMD's modular verification structure:
- **Tool-agnostic design** - Easy to add support for QuestaSim, Xcelium, etc.
- **Modular filelists** - Dependencies separated from DUT and testbench
- **Clean separation** - Build artifacts isolated in `sim/`
- **Scalable** - Ready for UVM and regression frameworks

## Getting Started

### Prerequisites

- **VCS T-2022.06 or later** (Synopsys simulator)
- **Git** with SSH key configured for GitHub
- **Make** (GNU Make)
- **SystemVerilog** knowledge for testbench development

### Clone the Repository

```bash
# Clone with submodules
git clone --recurse-submodules git@github.com:npcarter2025/AXI_TO_APB_BRIDGE_UVM.git
cd AXI_TO_APB_BRIDGE_UVM

# Or if already cloned without --recurse-submodules:
git submodule update --init --recursive
```

### Quick Test

Verify the setup with the reference testbench:

```bash
# Option 1: Use convenience script (recommended)
./sim/scripts/run_vcs.sh quick

# Option 2: Use Makefile directly
cd sim
make vcs

# Run all test configurations
./sim/scripts/run_vcs.sh all
# or
cd sim && make vcs_all
```

### Expected Output

```
âœ… Compilation successful!
âœ… Simulation PASSED (Pipeline=0/0)
   Completed 20000 reads and 10000 writes
```

## Development

### Adding UVM Testbench (Coming Soon)

The project structure is ready for UVM testbench development:

```
tb/                       # UVM testbench (to be created)
â”œâ”€â”€ agents/
â”‚   â”œâ”€â”€ axi_lite/        # AXI-Lite UVM agent
â”‚   â””â”€â”€ apb/             # APB UVM agent
â”œâ”€â”€ env/                 # UVM environment
â”œâ”€â”€ sequences/           # UVM sequences
â”œâ”€â”€ tests/               # UVM tests
â””â”€â”€ tb_top.sv            # Testbench top module
```

### Updating Dependencies

To update to newer versions of dependencies:

```bash
# Update axi submodule
cd deps/axi
git fetch origin
git checkout v0.40.0  # Or desired version
cd ../..
git add deps/axi
git commit -m "Update axi to v0.40.0"

# Similar for common_cells
cd deps/common_cells
git fetch origin
git checkout v1.40.0
cd ../..
git add deps/common_cells
git commit -m "Update common_cells to v1.40.0"
```

## Running Tests

### VCS Simulation

```bash
# Using convenience script (from project root)
./sim/scripts/run_vcs.sh quick          # Quick test
./sim/scripts/run_vcs.sh all            # All 4 configs
./sim/scripts/run_vcs.sh pipe11         # Full pipeline

# Using Makefile directly (from sim/ directory)
cd sim
make vcs                                # Quick test
make vcs PIPE_REQ=1 PIPE_RESP=1         # With pipelining
make vcs_all                            # All 4 configurations
make debug                              # Debug with DVE GUI
make clean                              # Clean build artifacts

# View help
cd sim && make help
./sim/scripts/run_vcs.sh help
```

### Parameters

| Parameter | Default | Description |
|-----------|---------|-------------|
| `PIPE_REQ` | 0 | Pipeline request path (0/1) |
| `PIPE_RESP` | 0 | Pipeline response path (0/1) |

## Documentation


- **[STRUCT_REFERENCE.md](docs/STRUCT_REFERENCE.md)** - All struct definitions


## Design Under Test

### Module: `axi_lite_to_apb`

**Function:** Converts AXI4-Lite transactions to APB4 protocol

**Parameters:**
- `NoApbSlaves`: Number of APB slaves (default: 1)
- `AddrWidth`: Address bus width (default: 32)
- `DataWidth`: Data bus width (default: 32)
- `PipelineRequest`: Pipeline request path (default: 0)
- `PipelineResponse`: Pipeline response path (default: 0)

**Features:**
- Address decoding for multiple APB slaves
- Burst splitting (AXI-Lite to APB single transfers)
- Error handling and propagation
- Optional request/response pipelining

## License

This verification environment uses components under the Solderpad Hardware License v0.51:
- AXI IP: Â© 2019 ETH Zurich and University of Bologna
- Common Cells: Â© 2018 ETH Zurich and University of Bologna

See individual source files and dependencies for complete license information.

## References

- **PULP Platform:** https://pulp-platform.org/
- **AXI Specification:** ARM AMBA AXI Protocol Specification
- **APB Specification:** ARM AMBA APB Protocol Specification
- **UVM Methodology:** Universal Verification Methodology

## Author

**Nathan Carter** (npcarter2025)  
Universal Verification Methodology Project  
Date: January 2026

## Acknowledgments

- PULP Platform team for the AXI and Common Cells IP
- ETH Zurich for the original bridge design
- University of Bologna for verification infrastructure

---

**Status:** âœ… Reference testbench verified and passing  
**Next:** UVM testbench development in progress
