INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/JFSR00/Vivado/Project_6/Project_6.srcs/sources_1/new/FULL_ADDER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FULL_ADDER
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/JFSR00/Vivado/Project_6/Project_6.srcs/sim_1/new/FULL_ADDER_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FULL_ADDER_tb
