
EncoderMode_RotaryEncoder_LAB13.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000236c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08002478  08002478  00012478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002538  08002538  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002538  08002538  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002538  08002538  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002538  08002538  00012538  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800253c  0800253c  0001253c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002540  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  20000070  080025b0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000120  080025b0  00020120  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008f3c  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000016b4  00000000  00000000  00028fd5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ae8  00000000  00000000  0002a690  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a20  00000000  00000000  0002b178  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001387a  00000000  00000000  0002bb98  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008145  00000000  00000000  0003f412  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00071be6  00000000  00000000  00047557  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b913d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003090  00000000  00000000  000b91b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002460 	.word	0x08002460

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002460 	.word	0x08002460

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 f929 	bl	80003b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f001 fbcc 	bl	8001904 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f933 	bl	8000402 <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 f909 	bl	80003ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000008 	.word	0x20000008
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	20000098 	.word	0x20000098

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	20000098 	.word	0x20000098

08000210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000218:	f7ff fff0 	bl	80001fc <HAL_GetTick>
 800021c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000222:	68fb      	ldr	r3, [r7, #12]
 8000224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000228:	d005      	beq.n	8000236 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800022a:	4b09      	ldr	r3, [pc, #36]	; (8000250 <HAL_Delay+0x40>)
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	461a      	mov	r2, r3
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	4413      	add	r3, r2
 8000234:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000236:	bf00      	nop
 8000238:	f7ff ffe0 	bl	80001fc <HAL_GetTick>
 800023c:	4602      	mov	r2, r0
 800023e:	68bb      	ldr	r3, [r7, #8]
 8000240:	1ad3      	subs	r3, r2, r3
 8000242:	68fa      	ldr	r2, [r7, #12]
 8000244:	429a      	cmp	r2, r3
 8000246:	d8f7      	bhi.n	8000238 <HAL_Delay+0x28>
  {
  }
}
 8000248:	bf00      	nop
 800024a:	3710      	adds	r7, #16
 800024c:	46bd      	mov	sp, r7
 800024e:	bd80      	pop	{r7, pc}
 8000250:	20000004 	.word	0x20000004

08000254 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000254:	b480      	push	{r7}
 8000256:	b085      	sub	sp, #20
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	f003 0307 	and.w	r3, r3, #7
 8000262:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000264:	4b0c      	ldr	r3, [pc, #48]	; (8000298 <__NVIC_SetPriorityGrouping+0x44>)
 8000266:	68db      	ldr	r3, [r3, #12]
 8000268:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800026a:	68ba      	ldr	r2, [r7, #8]
 800026c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000270:	4013      	ands	r3, r2
 8000272:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000278:	68bb      	ldr	r3, [r7, #8]
 800027a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800027c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000280:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000284:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000286:	4a04      	ldr	r2, [pc, #16]	; (8000298 <__NVIC_SetPriorityGrouping+0x44>)
 8000288:	68bb      	ldr	r3, [r7, #8]
 800028a:	60d3      	str	r3, [r2, #12]
}
 800028c:	bf00      	nop
 800028e:	3714      	adds	r7, #20
 8000290:	46bd      	mov	sp, r7
 8000292:	bc80      	pop	{r7}
 8000294:	4770      	bx	lr
 8000296:	bf00      	nop
 8000298:	e000ed00 	.word	0xe000ed00

0800029c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800029c:	b480      	push	{r7}
 800029e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__NVIC_GetPriorityGrouping+0x18>)
 80002a2:	68db      	ldr	r3, [r3, #12]
 80002a4:	0a1b      	lsrs	r3, r3, #8
 80002a6:	f003 0307 	and.w	r3, r3, #7
}
 80002aa:	4618      	mov	r0, r3
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bc80      	pop	{r7}
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	e000ed00 	.word	0xe000ed00

080002b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
 80002be:	4603      	mov	r3, r0
 80002c0:	6039      	str	r1, [r7, #0]
 80002c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	db0a      	blt.n	80002e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002cc:	683b      	ldr	r3, [r7, #0]
 80002ce:	b2da      	uxtb	r2, r3
 80002d0:	490c      	ldr	r1, [pc, #48]	; (8000304 <__NVIC_SetPriority+0x4c>)
 80002d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002d6:	0112      	lsls	r2, r2, #4
 80002d8:	b2d2      	uxtb	r2, r2
 80002da:	440b      	add	r3, r1
 80002dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002e0:	e00a      	b.n	80002f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002e2:	683b      	ldr	r3, [r7, #0]
 80002e4:	b2da      	uxtb	r2, r3
 80002e6:	4908      	ldr	r1, [pc, #32]	; (8000308 <__NVIC_SetPriority+0x50>)
 80002e8:	79fb      	ldrb	r3, [r7, #7]
 80002ea:	f003 030f 	and.w	r3, r3, #15
 80002ee:	3b04      	subs	r3, #4
 80002f0:	0112      	lsls	r2, r2, #4
 80002f2:	b2d2      	uxtb	r2, r2
 80002f4:	440b      	add	r3, r1
 80002f6:	761a      	strb	r2, [r3, #24]
}
 80002f8:	bf00      	nop
 80002fa:	370c      	adds	r7, #12
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bc80      	pop	{r7}
 8000300:	4770      	bx	lr
 8000302:	bf00      	nop
 8000304:	e000e100 	.word	0xe000e100
 8000308:	e000ed00 	.word	0xe000ed00

0800030c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800030c:	b480      	push	{r7}
 800030e:	b089      	sub	sp, #36	; 0x24
 8000310:	af00      	add	r7, sp, #0
 8000312:	60f8      	str	r0, [r7, #12]
 8000314:	60b9      	str	r1, [r7, #8]
 8000316:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000318:	68fb      	ldr	r3, [r7, #12]
 800031a:	f003 0307 	and.w	r3, r3, #7
 800031e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000320:	69fb      	ldr	r3, [r7, #28]
 8000322:	f1c3 0307 	rsb	r3, r3, #7
 8000326:	2b04      	cmp	r3, #4
 8000328:	bf28      	it	cs
 800032a:	2304      	movcs	r3, #4
 800032c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800032e:	69fb      	ldr	r3, [r7, #28]
 8000330:	3304      	adds	r3, #4
 8000332:	2b06      	cmp	r3, #6
 8000334:	d902      	bls.n	800033c <NVIC_EncodePriority+0x30>
 8000336:	69fb      	ldr	r3, [r7, #28]
 8000338:	3b03      	subs	r3, #3
 800033a:	e000      	b.n	800033e <NVIC_EncodePriority+0x32>
 800033c:	2300      	movs	r3, #0
 800033e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000340:	f04f 32ff 	mov.w	r2, #4294967295
 8000344:	69bb      	ldr	r3, [r7, #24]
 8000346:	fa02 f303 	lsl.w	r3, r2, r3
 800034a:	43da      	mvns	r2, r3
 800034c:	68bb      	ldr	r3, [r7, #8]
 800034e:	401a      	ands	r2, r3
 8000350:	697b      	ldr	r3, [r7, #20]
 8000352:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000354:	f04f 31ff 	mov.w	r1, #4294967295
 8000358:	697b      	ldr	r3, [r7, #20]
 800035a:	fa01 f303 	lsl.w	r3, r1, r3
 800035e:	43d9      	mvns	r1, r3
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000364:	4313      	orrs	r3, r2
         );
}
 8000366:	4618      	mov	r0, r3
 8000368:	3724      	adds	r7, #36	; 0x24
 800036a:	46bd      	mov	sp, r7
 800036c:	bc80      	pop	{r7}
 800036e:	4770      	bx	lr

08000370 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b082      	sub	sp, #8
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	3b01      	subs	r3, #1
 800037c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000380:	d301      	bcc.n	8000386 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000382:	2301      	movs	r3, #1
 8000384:	e00f      	b.n	80003a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000386:	4a0a      	ldr	r2, [pc, #40]	; (80003b0 <SysTick_Config+0x40>)
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	3b01      	subs	r3, #1
 800038c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800038e:	210f      	movs	r1, #15
 8000390:	f04f 30ff 	mov.w	r0, #4294967295
 8000394:	f7ff ff90 	bl	80002b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000398:	4b05      	ldr	r3, [pc, #20]	; (80003b0 <SysTick_Config+0x40>)
 800039a:	2200      	movs	r2, #0
 800039c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800039e:	4b04      	ldr	r3, [pc, #16]	; (80003b0 <SysTick_Config+0x40>)
 80003a0:	2207      	movs	r2, #7
 80003a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003a4:	2300      	movs	r3, #0
}
 80003a6:	4618      	mov	r0, r3
 80003a8:	3708      	adds	r7, #8
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bd80      	pop	{r7, pc}
 80003ae:	bf00      	nop
 80003b0:	e000e010 	.word	0xe000e010

080003b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b082      	sub	sp, #8
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003bc:	6878      	ldr	r0, [r7, #4]
 80003be:	f7ff ff49 	bl	8000254 <__NVIC_SetPriorityGrouping>
}
 80003c2:	bf00      	nop
 80003c4:	3708      	adds	r7, #8
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bd80      	pop	{r7, pc}

080003ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80003ca:	b580      	push	{r7, lr}
 80003cc:	b086      	sub	sp, #24
 80003ce:	af00      	add	r7, sp, #0
 80003d0:	4603      	mov	r3, r0
 80003d2:	60b9      	str	r1, [r7, #8]
 80003d4:	607a      	str	r2, [r7, #4]
 80003d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80003d8:	2300      	movs	r3, #0
 80003da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80003dc:	f7ff ff5e 	bl	800029c <__NVIC_GetPriorityGrouping>
 80003e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80003e2:	687a      	ldr	r2, [r7, #4]
 80003e4:	68b9      	ldr	r1, [r7, #8]
 80003e6:	6978      	ldr	r0, [r7, #20]
 80003e8:	f7ff ff90 	bl	800030c <NVIC_EncodePriority>
 80003ec:	4602      	mov	r2, r0
 80003ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003f2:	4611      	mov	r1, r2
 80003f4:	4618      	mov	r0, r3
 80003f6:	f7ff ff5f 	bl	80002b8 <__NVIC_SetPriority>
}
 80003fa:	bf00      	nop
 80003fc:	3718      	adds	r7, #24
 80003fe:	46bd      	mov	sp, r7
 8000400:	bd80      	pop	{r7, pc}

08000402 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000402:	b580      	push	{r7, lr}
 8000404:	b082      	sub	sp, #8
 8000406:	af00      	add	r7, sp, #0
 8000408:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800040a:	6878      	ldr	r0, [r7, #4]
 800040c:	f7ff ffb0 	bl	8000370 <SysTick_Config>
 8000410:	4603      	mov	r3, r0
}
 8000412:	4618      	mov	r0, r3
 8000414:	3708      	adds	r7, #8
 8000416:	46bd      	mov	sp, r7
 8000418:	bd80      	pop	{r7, pc}
	...

0800041c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800041c:	b480      	push	{r7}
 800041e:	b08b      	sub	sp, #44	; 0x2c
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
 8000424:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000426:	2300      	movs	r3, #0
 8000428:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800042a:	2300      	movs	r3, #0
 800042c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800042e:	e127      	b.n	8000680 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000430:	2201      	movs	r2, #1
 8000432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000434:	fa02 f303 	lsl.w	r3, r2, r3
 8000438:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800043a:	683b      	ldr	r3, [r7, #0]
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	69fa      	ldr	r2, [r7, #28]
 8000440:	4013      	ands	r3, r2
 8000442:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000444:	69ba      	ldr	r2, [r7, #24]
 8000446:	69fb      	ldr	r3, [r7, #28]
 8000448:	429a      	cmp	r2, r3
 800044a:	f040 8116 	bne.w	800067a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800044e:	683b      	ldr	r3, [r7, #0]
 8000450:	685b      	ldr	r3, [r3, #4]
 8000452:	2b12      	cmp	r3, #18
 8000454:	d034      	beq.n	80004c0 <HAL_GPIO_Init+0xa4>
 8000456:	2b12      	cmp	r3, #18
 8000458:	d80d      	bhi.n	8000476 <HAL_GPIO_Init+0x5a>
 800045a:	2b02      	cmp	r3, #2
 800045c:	d02b      	beq.n	80004b6 <HAL_GPIO_Init+0x9a>
 800045e:	2b02      	cmp	r3, #2
 8000460:	d804      	bhi.n	800046c <HAL_GPIO_Init+0x50>
 8000462:	2b00      	cmp	r3, #0
 8000464:	d031      	beq.n	80004ca <HAL_GPIO_Init+0xae>
 8000466:	2b01      	cmp	r3, #1
 8000468:	d01c      	beq.n	80004a4 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800046a:	e048      	b.n	80004fe <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800046c:	2b03      	cmp	r3, #3
 800046e:	d043      	beq.n	80004f8 <HAL_GPIO_Init+0xdc>
 8000470:	2b11      	cmp	r3, #17
 8000472:	d01b      	beq.n	80004ac <HAL_GPIO_Init+0x90>
          break;
 8000474:	e043      	b.n	80004fe <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000476:	4a89      	ldr	r2, [pc, #548]	; (800069c <HAL_GPIO_Init+0x280>)
 8000478:	4293      	cmp	r3, r2
 800047a:	d026      	beq.n	80004ca <HAL_GPIO_Init+0xae>
 800047c:	4a87      	ldr	r2, [pc, #540]	; (800069c <HAL_GPIO_Init+0x280>)
 800047e:	4293      	cmp	r3, r2
 8000480:	d806      	bhi.n	8000490 <HAL_GPIO_Init+0x74>
 8000482:	4a87      	ldr	r2, [pc, #540]	; (80006a0 <HAL_GPIO_Init+0x284>)
 8000484:	4293      	cmp	r3, r2
 8000486:	d020      	beq.n	80004ca <HAL_GPIO_Init+0xae>
 8000488:	4a86      	ldr	r2, [pc, #536]	; (80006a4 <HAL_GPIO_Init+0x288>)
 800048a:	4293      	cmp	r3, r2
 800048c:	d01d      	beq.n	80004ca <HAL_GPIO_Init+0xae>
          break;
 800048e:	e036      	b.n	80004fe <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000490:	4a85      	ldr	r2, [pc, #532]	; (80006a8 <HAL_GPIO_Init+0x28c>)
 8000492:	4293      	cmp	r3, r2
 8000494:	d019      	beq.n	80004ca <HAL_GPIO_Init+0xae>
 8000496:	4a85      	ldr	r2, [pc, #532]	; (80006ac <HAL_GPIO_Init+0x290>)
 8000498:	4293      	cmp	r3, r2
 800049a:	d016      	beq.n	80004ca <HAL_GPIO_Init+0xae>
 800049c:	4a84      	ldr	r2, [pc, #528]	; (80006b0 <HAL_GPIO_Init+0x294>)
 800049e:	4293      	cmp	r3, r2
 80004a0:	d013      	beq.n	80004ca <HAL_GPIO_Init+0xae>
          break;
 80004a2:	e02c      	b.n	80004fe <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80004a4:	683b      	ldr	r3, [r7, #0]
 80004a6:	68db      	ldr	r3, [r3, #12]
 80004a8:	623b      	str	r3, [r7, #32]
          break;
 80004aa:	e028      	b.n	80004fe <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80004ac:	683b      	ldr	r3, [r7, #0]
 80004ae:	68db      	ldr	r3, [r3, #12]
 80004b0:	3304      	adds	r3, #4
 80004b2:	623b      	str	r3, [r7, #32]
          break;
 80004b4:	e023      	b.n	80004fe <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80004b6:	683b      	ldr	r3, [r7, #0]
 80004b8:	68db      	ldr	r3, [r3, #12]
 80004ba:	3308      	adds	r3, #8
 80004bc:	623b      	str	r3, [r7, #32]
          break;
 80004be:	e01e      	b.n	80004fe <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80004c0:	683b      	ldr	r3, [r7, #0]
 80004c2:	68db      	ldr	r3, [r3, #12]
 80004c4:	330c      	adds	r3, #12
 80004c6:	623b      	str	r3, [r7, #32]
          break;
 80004c8:	e019      	b.n	80004fe <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80004ca:	683b      	ldr	r3, [r7, #0]
 80004cc:	689b      	ldr	r3, [r3, #8]
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d102      	bne.n	80004d8 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80004d2:	2304      	movs	r3, #4
 80004d4:	623b      	str	r3, [r7, #32]
          break;
 80004d6:	e012      	b.n	80004fe <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80004d8:	683b      	ldr	r3, [r7, #0]
 80004da:	689b      	ldr	r3, [r3, #8]
 80004dc:	2b01      	cmp	r3, #1
 80004de:	d105      	bne.n	80004ec <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80004e0:	2308      	movs	r3, #8
 80004e2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	69fa      	ldr	r2, [r7, #28]
 80004e8:	611a      	str	r2, [r3, #16]
          break;
 80004ea:	e008      	b.n	80004fe <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80004ec:	2308      	movs	r3, #8
 80004ee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	69fa      	ldr	r2, [r7, #28]
 80004f4:	615a      	str	r2, [r3, #20]
          break;
 80004f6:	e002      	b.n	80004fe <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80004f8:	2300      	movs	r3, #0
 80004fa:	623b      	str	r3, [r7, #32]
          break;
 80004fc:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80004fe:	69bb      	ldr	r3, [r7, #24]
 8000500:	2bff      	cmp	r3, #255	; 0xff
 8000502:	d801      	bhi.n	8000508 <HAL_GPIO_Init+0xec>
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	e001      	b.n	800050c <HAL_GPIO_Init+0xf0>
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	3304      	adds	r3, #4
 800050c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800050e:	69bb      	ldr	r3, [r7, #24]
 8000510:	2bff      	cmp	r3, #255	; 0xff
 8000512:	d802      	bhi.n	800051a <HAL_GPIO_Init+0xfe>
 8000514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000516:	009b      	lsls	r3, r3, #2
 8000518:	e002      	b.n	8000520 <HAL_GPIO_Init+0x104>
 800051a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800051c:	3b08      	subs	r3, #8
 800051e:	009b      	lsls	r3, r3, #2
 8000520:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000522:	697b      	ldr	r3, [r7, #20]
 8000524:	681a      	ldr	r2, [r3, #0]
 8000526:	210f      	movs	r1, #15
 8000528:	693b      	ldr	r3, [r7, #16]
 800052a:	fa01 f303 	lsl.w	r3, r1, r3
 800052e:	43db      	mvns	r3, r3
 8000530:	401a      	ands	r2, r3
 8000532:	6a39      	ldr	r1, [r7, #32]
 8000534:	693b      	ldr	r3, [r7, #16]
 8000536:	fa01 f303 	lsl.w	r3, r1, r3
 800053a:	431a      	orrs	r2, r3
 800053c:	697b      	ldr	r3, [r7, #20]
 800053e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000540:	683b      	ldr	r3, [r7, #0]
 8000542:	685b      	ldr	r3, [r3, #4]
 8000544:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000548:	2b00      	cmp	r3, #0
 800054a:	f000 8096 	beq.w	800067a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800054e:	4b59      	ldr	r3, [pc, #356]	; (80006b4 <HAL_GPIO_Init+0x298>)
 8000550:	699b      	ldr	r3, [r3, #24]
 8000552:	4a58      	ldr	r2, [pc, #352]	; (80006b4 <HAL_GPIO_Init+0x298>)
 8000554:	f043 0301 	orr.w	r3, r3, #1
 8000558:	6193      	str	r3, [r2, #24]
 800055a:	4b56      	ldr	r3, [pc, #344]	; (80006b4 <HAL_GPIO_Init+0x298>)
 800055c:	699b      	ldr	r3, [r3, #24]
 800055e:	f003 0301 	and.w	r3, r3, #1
 8000562:	60bb      	str	r3, [r7, #8]
 8000564:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000566:	4a54      	ldr	r2, [pc, #336]	; (80006b8 <HAL_GPIO_Init+0x29c>)
 8000568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800056a:	089b      	lsrs	r3, r3, #2
 800056c:	3302      	adds	r3, #2
 800056e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000572:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000576:	f003 0303 	and.w	r3, r3, #3
 800057a:	009b      	lsls	r3, r3, #2
 800057c:	220f      	movs	r2, #15
 800057e:	fa02 f303 	lsl.w	r3, r2, r3
 8000582:	43db      	mvns	r3, r3
 8000584:	68fa      	ldr	r2, [r7, #12]
 8000586:	4013      	ands	r3, r2
 8000588:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	4a4b      	ldr	r2, [pc, #300]	; (80006bc <HAL_GPIO_Init+0x2a0>)
 800058e:	4293      	cmp	r3, r2
 8000590:	d013      	beq.n	80005ba <HAL_GPIO_Init+0x19e>
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	4a4a      	ldr	r2, [pc, #296]	; (80006c0 <HAL_GPIO_Init+0x2a4>)
 8000596:	4293      	cmp	r3, r2
 8000598:	d00d      	beq.n	80005b6 <HAL_GPIO_Init+0x19a>
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	4a49      	ldr	r2, [pc, #292]	; (80006c4 <HAL_GPIO_Init+0x2a8>)
 800059e:	4293      	cmp	r3, r2
 80005a0:	d007      	beq.n	80005b2 <HAL_GPIO_Init+0x196>
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	4a48      	ldr	r2, [pc, #288]	; (80006c8 <HAL_GPIO_Init+0x2ac>)
 80005a6:	4293      	cmp	r3, r2
 80005a8:	d101      	bne.n	80005ae <HAL_GPIO_Init+0x192>
 80005aa:	2303      	movs	r3, #3
 80005ac:	e006      	b.n	80005bc <HAL_GPIO_Init+0x1a0>
 80005ae:	2304      	movs	r3, #4
 80005b0:	e004      	b.n	80005bc <HAL_GPIO_Init+0x1a0>
 80005b2:	2302      	movs	r3, #2
 80005b4:	e002      	b.n	80005bc <HAL_GPIO_Init+0x1a0>
 80005b6:	2301      	movs	r3, #1
 80005b8:	e000      	b.n	80005bc <HAL_GPIO_Init+0x1a0>
 80005ba:	2300      	movs	r3, #0
 80005bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005be:	f002 0203 	and.w	r2, r2, #3
 80005c2:	0092      	lsls	r2, r2, #2
 80005c4:	4093      	lsls	r3, r2
 80005c6:	68fa      	ldr	r2, [r7, #12]
 80005c8:	4313      	orrs	r3, r2
 80005ca:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80005cc:	493a      	ldr	r1, [pc, #232]	; (80006b8 <HAL_GPIO_Init+0x29c>)
 80005ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005d0:	089b      	lsrs	r3, r3, #2
 80005d2:	3302      	adds	r3, #2
 80005d4:	68fa      	ldr	r2, [r7, #12]
 80005d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80005da:	683b      	ldr	r3, [r7, #0]
 80005dc:	685b      	ldr	r3, [r3, #4]
 80005de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d006      	beq.n	80005f4 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80005e6:	4b39      	ldr	r3, [pc, #228]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 80005e8:	681a      	ldr	r2, [r3, #0]
 80005ea:	4938      	ldr	r1, [pc, #224]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 80005ec:	69bb      	ldr	r3, [r7, #24]
 80005ee:	4313      	orrs	r3, r2
 80005f0:	600b      	str	r3, [r1, #0]
 80005f2:	e006      	b.n	8000602 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80005f4:	4b35      	ldr	r3, [pc, #212]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 80005f6:	681a      	ldr	r2, [r3, #0]
 80005f8:	69bb      	ldr	r3, [r7, #24]
 80005fa:	43db      	mvns	r3, r3
 80005fc:	4933      	ldr	r1, [pc, #204]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 80005fe:	4013      	ands	r3, r2
 8000600:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000602:	683b      	ldr	r3, [r7, #0]
 8000604:	685b      	ldr	r3, [r3, #4]
 8000606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800060a:	2b00      	cmp	r3, #0
 800060c:	d006      	beq.n	800061c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800060e:	4b2f      	ldr	r3, [pc, #188]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 8000610:	685a      	ldr	r2, [r3, #4]
 8000612:	492e      	ldr	r1, [pc, #184]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 8000614:	69bb      	ldr	r3, [r7, #24]
 8000616:	4313      	orrs	r3, r2
 8000618:	604b      	str	r3, [r1, #4]
 800061a:	e006      	b.n	800062a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800061c:	4b2b      	ldr	r3, [pc, #172]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 800061e:	685a      	ldr	r2, [r3, #4]
 8000620:	69bb      	ldr	r3, [r7, #24]
 8000622:	43db      	mvns	r3, r3
 8000624:	4929      	ldr	r1, [pc, #164]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 8000626:	4013      	ands	r3, r2
 8000628:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800062a:	683b      	ldr	r3, [r7, #0]
 800062c:	685b      	ldr	r3, [r3, #4]
 800062e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000632:	2b00      	cmp	r3, #0
 8000634:	d006      	beq.n	8000644 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000636:	4b25      	ldr	r3, [pc, #148]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 8000638:	689a      	ldr	r2, [r3, #8]
 800063a:	4924      	ldr	r1, [pc, #144]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 800063c:	69bb      	ldr	r3, [r7, #24]
 800063e:	4313      	orrs	r3, r2
 8000640:	608b      	str	r3, [r1, #8]
 8000642:	e006      	b.n	8000652 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000644:	4b21      	ldr	r3, [pc, #132]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 8000646:	689a      	ldr	r2, [r3, #8]
 8000648:	69bb      	ldr	r3, [r7, #24]
 800064a:	43db      	mvns	r3, r3
 800064c:	491f      	ldr	r1, [pc, #124]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 800064e:	4013      	ands	r3, r2
 8000650:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000652:	683b      	ldr	r3, [r7, #0]
 8000654:	685b      	ldr	r3, [r3, #4]
 8000656:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800065a:	2b00      	cmp	r3, #0
 800065c:	d006      	beq.n	800066c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800065e:	4b1b      	ldr	r3, [pc, #108]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 8000660:	68da      	ldr	r2, [r3, #12]
 8000662:	491a      	ldr	r1, [pc, #104]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 8000664:	69bb      	ldr	r3, [r7, #24]
 8000666:	4313      	orrs	r3, r2
 8000668:	60cb      	str	r3, [r1, #12]
 800066a:	e006      	b.n	800067a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800066c:	4b17      	ldr	r3, [pc, #92]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 800066e:	68da      	ldr	r2, [r3, #12]
 8000670:	69bb      	ldr	r3, [r7, #24]
 8000672:	43db      	mvns	r3, r3
 8000674:	4915      	ldr	r1, [pc, #84]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 8000676:	4013      	ands	r3, r2
 8000678:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800067a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800067c:	3301      	adds	r3, #1
 800067e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000680:	683b      	ldr	r3, [r7, #0]
 8000682:	681a      	ldr	r2, [r3, #0]
 8000684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000686:	fa22 f303 	lsr.w	r3, r2, r3
 800068a:	2b00      	cmp	r3, #0
 800068c:	f47f aed0 	bne.w	8000430 <HAL_GPIO_Init+0x14>
  }
}
 8000690:	bf00      	nop
 8000692:	372c      	adds	r7, #44	; 0x2c
 8000694:	46bd      	mov	sp, r7
 8000696:	bc80      	pop	{r7}
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop
 800069c:	10210000 	.word	0x10210000
 80006a0:	10110000 	.word	0x10110000
 80006a4:	10120000 	.word	0x10120000
 80006a8:	10310000 	.word	0x10310000
 80006ac:	10320000 	.word	0x10320000
 80006b0:	10220000 	.word	0x10220000
 80006b4:	40021000 	.word	0x40021000
 80006b8:	40010000 	.word	0x40010000
 80006bc:	40010800 	.word	0x40010800
 80006c0:	40010c00 	.word	0x40010c00
 80006c4:	40011000 	.word	0x40011000
 80006c8:	40011400 	.word	0x40011400
 80006cc:	40010400 	.word	0x40010400

080006d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b085      	sub	sp, #20
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
 80006d8:	460b      	mov	r3, r1
 80006da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	689a      	ldr	r2, [r3, #8]
 80006e0:	887b      	ldrh	r3, [r7, #2]
 80006e2:	4013      	ands	r3, r2
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d002      	beq.n	80006ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80006e8:	2301      	movs	r3, #1
 80006ea:	73fb      	strb	r3, [r7, #15]
 80006ec:	e001      	b.n	80006f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80006ee:	2300      	movs	r3, #0
 80006f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80006f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	3714      	adds	r7, #20
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bc80      	pop	{r7}
 80006fc:	4770      	bx	lr
	...

08000700 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b086      	sub	sp, #24
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d101      	bne.n	8000712 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800070e:	2301      	movs	r3, #1
 8000710:	e26c      	b.n	8000bec <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	f003 0301 	and.w	r3, r3, #1
 800071a:	2b00      	cmp	r3, #0
 800071c:	f000 8087 	beq.w	800082e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000720:	4b92      	ldr	r3, [pc, #584]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 8000722:	685b      	ldr	r3, [r3, #4]
 8000724:	f003 030c 	and.w	r3, r3, #12
 8000728:	2b04      	cmp	r3, #4
 800072a:	d00c      	beq.n	8000746 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800072c:	4b8f      	ldr	r3, [pc, #572]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 800072e:	685b      	ldr	r3, [r3, #4]
 8000730:	f003 030c 	and.w	r3, r3, #12
 8000734:	2b08      	cmp	r3, #8
 8000736:	d112      	bne.n	800075e <HAL_RCC_OscConfig+0x5e>
 8000738:	4b8c      	ldr	r3, [pc, #560]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 800073a:	685b      	ldr	r3, [r3, #4]
 800073c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000740:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000744:	d10b      	bne.n	800075e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000746:	4b89      	ldr	r3, [pc, #548]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800074e:	2b00      	cmp	r3, #0
 8000750:	d06c      	beq.n	800082c <HAL_RCC_OscConfig+0x12c>
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	685b      	ldr	r3, [r3, #4]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d168      	bne.n	800082c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800075a:	2301      	movs	r3, #1
 800075c:	e246      	b.n	8000bec <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	685b      	ldr	r3, [r3, #4]
 8000762:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000766:	d106      	bne.n	8000776 <HAL_RCC_OscConfig+0x76>
 8000768:	4b80      	ldr	r3, [pc, #512]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	4a7f      	ldr	r2, [pc, #508]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 800076e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000772:	6013      	str	r3, [r2, #0]
 8000774:	e02e      	b.n	80007d4 <HAL_RCC_OscConfig+0xd4>
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	685b      	ldr	r3, [r3, #4]
 800077a:	2b00      	cmp	r3, #0
 800077c:	d10c      	bne.n	8000798 <HAL_RCC_OscConfig+0x98>
 800077e:	4b7b      	ldr	r3, [pc, #492]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	4a7a      	ldr	r2, [pc, #488]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 8000784:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000788:	6013      	str	r3, [r2, #0]
 800078a:	4b78      	ldr	r3, [pc, #480]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	4a77      	ldr	r2, [pc, #476]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 8000790:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000794:	6013      	str	r3, [r2, #0]
 8000796:	e01d      	b.n	80007d4 <HAL_RCC_OscConfig+0xd4>
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	685b      	ldr	r3, [r3, #4]
 800079c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80007a0:	d10c      	bne.n	80007bc <HAL_RCC_OscConfig+0xbc>
 80007a2:	4b72      	ldr	r3, [pc, #456]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	4a71      	ldr	r2, [pc, #452]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 80007a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007ac:	6013      	str	r3, [r2, #0]
 80007ae:	4b6f      	ldr	r3, [pc, #444]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	4a6e      	ldr	r2, [pc, #440]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 80007b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007b8:	6013      	str	r3, [r2, #0]
 80007ba:	e00b      	b.n	80007d4 <HAL_RCC_OscConfig+0xd4>
 80007bc:	4b6b      	ldr	r3, [pc, #428]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a6a      	ldr	r2, [pc, #424]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 80007c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007c6:	6013      	str	r3, [r2, #0]
 80007c8:	4b68      	ldr	r3, [pc, #416]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a67      	ldr	r2, [pc, #412]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 80007ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007d2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	685b      	ldr	r3, [r3, #4]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d013      	beq.n	8000804 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80007dc:	f7ff fd0e 	bl	80001fc <HAL_GetTick>
 80007e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80007e2:	e008      	b.n	80007f6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80007e4:	f7ff fd0a 	bl	80001fc <HAL_GetTick>
 80007e8:	4602      	mov	r2, r0
 80007ea:	693b      	ldr	r3, [r7, #16]
 80007ec:	1ad3      	subs	r3, r2, r3
 80007ee:	2b64      	cmp	r3, #100	; 0x64
 80007f0:	d901      	bls.n	80007f6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80007f2:	2303      	movs	r3, #3
 80007f4:	e1fa      	b.n	8000bec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80007f6:	4b5d      	ldr	r3, [pc, #372]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d0f0      	beq.n	80007e4 <HAL_RCC_OscConfig+0xe4>
 8000802:	e014      	b.n	800082e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000804:	f7ff fcfa 	bl	80001fc <HAL_GetTick>
 8000808:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800080a:	e008      	b.n	800081e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800080c:	f7ff fcf6 	bl	80001fc <HAL_GetTick>
 8000810:	4602      	mov	r2, r0
 8000812:	693b      	ldr	r3, [r7, #16]
 8000814:	1ad3      	subs	r3, r2, r3
 8000816:	2b64      	cmp	r3, #100	; 0x64
 8000818:	d901      	bls.n	800081e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800081a:	2303      	movs	r3, #3
 800081c:	e1e6      	b.n	8000bec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800081e:	4b53      	ldr	r3, [pc, #332]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000826:	2b00      	cmp	r3, #0
 8000828:	d1f0      	bne.n	800080c <HAL_RCC_OscConfig+0x10c>
 800082a:	e000      	b.n	800082e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800082c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	f003 0302 	and.w	r3, r3, #2
 8000836:	2b00      	cmp	r3, #0
 8000838:	d063      	beq.n	8000902 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800083a:	4b4c      	ldr	r3, [pc, #304]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 800083c:	685b      	ldr	r3, [r3, #4]
 800083e:	f003 030c 	and.w	r3, r3, #12
 8000842:	2b00      	cmp	r3, #0
 8000844:	d00b      	beq.n	800085e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000846:	4b49      	ldr	r3, [pc, #292]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 8000848:	685b      	ldr	r3, [r3, #4]
 800084a:	f003 030c 	and.w	r3, r3, #12
 800084e:	2b08      	cmp	r3, #8
 8000850:	d11c      	bne.n	800088c <HAL_RCC_OscConfig+0x18c>
 8000852:	4b46      	ldr	r3, [pc, #280]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 8000854:	685b      	ldr	r3, [r3, #4]
 8000856:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800085a:	2b00      	cmp	r3, #0
 800085c:	d116      	bne.n	800088c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800085e:	4b43      	ldr	r3, [pc, #268]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	f003 0302 	and.w	r3, r3, #2
 8000866:	2b00      	cmp	r3, #0
 8000868:	d005      	beq.n	8000876 <HAL_RCC_OscConfig+0x176>
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	691b      	ldr	r3, [r3, #16]
 800086e:	2b01      	cmp	r3, #1
 8000870:	d001      	beq.n	8000876 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000872:	2301      	movs	r3, #1
 8000874:	e1ba      	b.n	8000bec <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000876:	4b3d      	ldr	r3, [pc, #244]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	695b      	ldr	r3, [r3, #20]
 8000882:	00db      	lsls	r3, r3, #3
 8000884:	4939      	ldr	r1, [pc, #228]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 8000886:	4313      	orrs	r3, r2
 8000888:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800088a:	e03a      	b.n	8000902 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	691b      	ldr	r3, [r3, #16]
 8000890:	2b00      	cmp	r3, #0
 8000892:	d020      	beq.n	80008d6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000894:	4b36      	ldr	r3, [pc, #216]	; (8000970 <HAL_RCC_OscConfig+0x270>)
 8000896:	2201      	movs	r2, #1
 8000898:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800089a:	f7ff fcaf 	bl	80001fc <HAL_GetTick>
 800089e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008a0:	e008      	b.n	80008b4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80008a2:	f7ff fcab 	bl	80001fc <HAL_GetTick>
 80008a6:	4602      	mov	r2, r0
 80008a8:	693b      	ldr	r3, [r7, #16]
 80008aa:	1ad3      	subs	r3, r2, r3
 80008ac:	2b02      	cmp	r3, #2
 80008ae:	d901      	bls.n	80008b4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80008b0:	2303      	movs	r3, #3
 80008b2:	e19b      	b.n	8000bec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008b4:	4b2d      	ldr	r3, [pc, #180]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	f003 0302 	and.w	r3, r3, #2
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d0f0      	beq.n	80008a2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008c0:	4b2a      	ldr	r3, [pc, #168]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	695b      	ldr	r3, [r3, #20]
 80008cc:	00db      	lsls	r3, r3, #3
 80008ce:	4927      	ldr	r1, [pc, #156]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 80008d0:	4313      	orrs	r3, r2
 80008d2:	600b      	str	r3, [r1, #0]
 80008d4:	e015      	b.n	8000902 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80008d6:	4b26      	ldr	r3, [pc, #152]	; (8000970 <HAL_RCC_OscConfig+0x270>)
 80008d8:	2200      	movs	r2, #0
 80008da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008dc:	f7ff fc8e 	bl	80001fc <HAL_GetTick>
 80008e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80008e2:	e008      	b.n	80008f6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80008e4:	f7ff fc8a 	bl	80001fc <HAL_GetTick>
 80008e8:	4602      	mov	r2, r0
 80008ea:	693b      	ldr	r3, [r7, #16]
 80008ec:	1ad3      	subs	r3, r2, r3
 80008ee:	2b02      	cmp	r3, #2
 80008f0:	d901      	bls.n	80008f6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80008f2:	2303      	movs	r3, #3
 80008f4:	e17a      	b.n	8000bec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80008f6:	4b1d      	ldr	r3, [pc, #116]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	f003 0302 	and.w	r3, r3, #2
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d1f0      	bne.n	80008e4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	f003 0308 	and.w	r3, r3, #8
 800090a:	2b00      	cmp	r3, #0
 800090c:	d03a      	beq.n	8000984 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	699b      	ldr	r3, [r3, #24]
 8000912:	2b00      	cmp	r3, #0
 8000914:	d019      	beq.n	800094a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000916:	4b17      	ldr	r3, [pc, #92]	; (8000974 <HAL_RCC_OscConfig+0x274>)
 8000918:	2201      	movs	r2, #1
 800091a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800091c:	f7ff fc6e 	bl	80001fc <HAL_GetTick>
 8000920:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000922:	e008      	b.n	8000936 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000924:	f7ff fc6a 	bl	80001fc <HAL_GetTick>
 8000928:	4602      	mov	r2, r0
 800092a:	693b      	ldr	r3, [r7, #16]
 800092c:	1ad3      	subs	r3, r2, r3
 800092e:	2b02      	cmp	r3, #2
 8000930:	d901      	bls.n	8000936 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000932:	2303      	movs	r3, #3
 8000934:	e15a      	b.n	8000bec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000936:	4b0d      	ldr	r3, [pc, #52]	; (800096c <HAL_RCC_OscConfig+0x26c>)
 8000938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800093a:	f003 0302 	and.w	r3, r3, #2
 800093e:	2b00      	cmp	r3, #0
 8000940:	d0f0      	beq.n	8000924 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000942:	2001      	movs	r0, #1
 8000944:	f000 fada 	bl	8000efc <RCC_Delay>
 8000948:	e01c      	b.n	8000984 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800094a:	4b0a      	ldr	r3, [pc, #40]	; (8000974 <HAL_RCC_OscConfig+0x274>)
 800094c:	2200      	movs	r2, #0
 800094e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000950:	f7ff fc54 	bl	80001fc <HAL_GetTick>
 8000954:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000956:	e00f      	b.n	8000978 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000958:	f7ff fc50 	bl	80001fc <HAL_GetTick>
 800095c:	4602      	mov	r2, r0
 800095e:	693b      	ldr	r3, [r7, #16]
 8000960:	1ad3      	subs	r3, r2, r3
 8000962:	2b02      	cmp	r3, #2
 8000964:	d908      	bls.n	8000978 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000966:	2303      	movs	r3, #3
 8000968:	e140      	b.n	8000bec <HAL_RCC_OscConfig+0x4ec>
 800096a:	bf00      	nop
 800096c:	40021000 	.word	0x40021000
 8000970:	42420000 	.word	0x42420000
 8000974:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000978:	4b9e      	ldr	r3, [pc, #632]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 800097a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800097c:	f003 0302 	and.w	r3, r3, #2
 8000980:	2b00      	cmp	r3, #0
 8000982:	d1e9      	bne.n	8000958 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	f003 0304 	and.w	r3, r3, #4
 800098c:	2b00      	cmp	r3, #0
 800098e:	f000 80a6 	beq.w	8000ade <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000992:	2300      	movs	r3, #0
 8000994:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000996:	4b97      	ldr	r3, [pc, #604]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000998:	69db      	ldr	r3, [r3, #28]
 800099a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d10d      	bne.n	80009be <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80009a2:	4b94      	ldr	r3, [pc, #592]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 80009a4:	69db      	ldr	r3, [r3, #28]
 80009a6:	4a93      	ldr	r2, [pc, #588]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 80009a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009ac:	61d3      	str	r3, [r2, #28]
 80009ae:	4b91      	ldr	r3, [pc, #580]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 80009b0:	69db      	ldr	r3, [r3, #28]
 80009b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009b6:	60bb      	str	r3, [r7, #8]
 80009b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80009ba:	2301      	movs	r3, #1
 80009bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009be:	4b8e      	ldr	r3, [pc, #568]	; (8000bf8 <HAL_RCC_OscConfig+0x4f8>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d118      	bne.n	80009fc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80009ca:	4b8b      	ldr	r3, [pc, #556]	; (8000bf8 <HAL_RCC_OscConfig+0x4f8>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4a8a      	ldr	r2, [pc, #552]	; (8000bf8 <HAL_RCC_OscConfig+0x4f8>)
 80009d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80009d6:	f7ff fc11 	bl	80001fc <HAL_GetTick>
 80009da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009dc:	e008      	b.n	80009f0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80009de:	f7ff fc0d 	bl	80001fc <HAL_GetTick>
 80009e2:	4602      	mov	r2, r0
 80009e4:	693b      	ldr	r3, [r7, #16]
 80009e6:	1ad3      	subs	r3, r2, r3
 80009e8:	2b64      	cmp	r3, #100	; 0x64
 80009ea:	d901      	bls.n	80009f0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80009ec:	2303      	movs	r3, #3
 80009ee:	e0fd      	b.n	8000bec <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009f0:	4b81      	ldr	r3, [pc, #516]	; (8000bf8 <HAL_RCC_OscConfig+0x4f8>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d0f0      	beq.n	80009de <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	68db      	ldr	r3, [r3, #12]
 8000a00:	2b01      	cmp	r3, #1
 8000a02:	d106      	bne.n	8000a12 <HAL_RCC_OscConfig+0x312>
 8000a04:	4b7b      	ldr	r3, [pc, #492]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000a06:	6a1b      	ldr	r3, [r3, #32]
 8000a08:	4a7a      	ldr	r2, [pc, #488]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000a0a:	f043 0301 	orr.w	r3, r3, #1
 8000a0e:	6213      	str	r3, [r2, #32]
 8000a10:	e02d      	b.n	8000a6e <HAL_RCC_OscConfig+0x36e>
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	68db      	ldr	r3, [r3, #12]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d10c      	bne.n	8000a34 <HAL_RCC_OscConfig+0x334>
 8000a1a:	4b76      	ldr	r3, [pc, #472]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000a1c:	6a1b      	ldr	r3, [r3, #32]
 8000a1e:	4a75      	ldr	r2, [pc, #468]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000a20:	f023 0301 	bic.w	r3, r3, #1
 8000a24:	6213      	str	r3, [r2, #32]
 8000a26:	4b73      	ldr	r3, [pc, #460]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000a28:	6a1b      	ldr	r3, [r3, #32]
 8000a2a:	4a72      	ldr	r2, [pc, #456]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000a2c:	f023 0304 	bic.w	r3, r3, #4
 8000a30:	6213      	str	r3, [r2, #32]
 8000a32:	e01c      	b.n	8000a6e <HAL_RCC_OscConfig+0x36e>
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	68db      	ldr	r3, [r3, #12]
 8000a38:	2b05      	cmp	r3, #5
 8000a3a:	d10c      	bne.n	8000a56 <HAL_RCC_OscConfig+0x356>
 8000a3c:	4b6d      	ldr	r3, [pc, #436]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000a3e:	6a1b      	ldr	r3, [r3, #32]
 8000a40:	4a6c      	ldr	r2, [pc, #432]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000a42:	f043 0304 	orr.w	r3, r3, #4
 8000a46:	6213      	str	r3, [r2, #32]
 8000a48:	4b6a      	ldr	r3, [pc, #424]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000a4a:	6a1b      	ldr	r3, [r3, #32]
 8000a4c:	4a69      	ldr	r2, [pc, #420]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000a4e:	f043 0301 	orr.w	r3, r3, #1
 8000a52:	6213      	str	r3, [r2, #32]
 8000a54:	e00b      	b.n	8000a6e <HAL_RCC_OscConfig+0x36e>
 8000a56:	4b67      	ldr	r3, [pc, #412]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000a58:	6a1b      	ldr	r3, [r3, #32]
 8000a5a:	4a66      	ldr	r2, [pc, #408]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000a5c:	f023 0301 	bic.w	r3, r3, #1
 8000a60:	6213      	str	r3, [r2, #32]
 8000a62:	4b64      	ldr	r3, [pc, #400]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000a64:	6a1b      	ldr	r3, [r3, #32]
 8000a66:	4a63      	ldr	r2, [pc, #396]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000a68:	f023 0304 	bic.w	r3, r3, #4
 8000a6c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	68db      	ldr	r3, [r3, #12]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d015      	beq.n	8000aa2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a76:	f7ff fbc1 	bl	80001fc <HAL_GetTick>
 8000a7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a7c:	e00a      	b.n	8000a94 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000a7e:	f7ff fbbd 	bl	80001fc <HAL_GetTick>
 8000a82:	4602      	mov	r2, r0
 8000a84:	693b      	ldr	r3, [r7, #16]
 8000a86:	1ad3      	subs	r3, r2, r3
 8000a88:	f241 3288 	movw	r2, #5000	; 0x1388
 8000a8c:	4293      	cmp	r3, r2
 8000a8e:	d901      	bls.n	8000a94 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000a90:	2303      	movs	r3, #3
 8000a92:	e0ab      	b.n	8000bec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a94:	4b57      	ldr	r3, [pc, #348]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000a96:	6a1b      	ldr	r3, [r3, #32]
 8000a98:	f003 0302 	and.w	r3, r3, #2
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d0ee      	beq.n	8000a7e <HAL_RCC_OscConfig+0x37e>
 8000aa0:	e014      	b.n	8000acc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000aa2:	f7ff fbab 	bl	80001fc <HAL_GetTick>
 8000aa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000aa8:	e00a      	b.n	8000ac0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000aaa:	f7ff fba7 	bl	80001fc <HAL_GetTick>
 8000aae:	4602      	mov	r2, r0
 8000ab0:	693b      	ldr	r3, [r7, #16]
 8000ab2:	1ad3      	subs	r3, r2, r3
 8000ab4:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ab8:	4293      	cmp	r3, r2
 8000aba:	d901      	bls.n	8000ac0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000abc:	2303      	movs	r3, #3
 8000abe:	e095      	b.n	8000bec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ac0:	4b4c      	ldr	r3, [pc, #304]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000ac2:	6a1b      	ldr	r3, [r3, #32]
 8000ac4:	f003 0302 	and.w	r3, r3, #2
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d1ee      	bne.n	8000aaa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000acc:	7dfb      	ldrb	r3, [r7, #23]
 8000ace:	2b01      	cmp	r3, #1
 8000ad0:	d105      	bne.n	8000ade <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ad2:	4b48      	ldr	r3, [pc, #288]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000ad4:	69db      	ldr	r3, [r3, #28]
 8000ad6:	4a47      	ldr	r2, [pc, #284]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000ad8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000adc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	69db      	ldr	r3, [r3, #28]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	f000 8081 	beq.w	8000bea <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ae8:	4b42      	ldr	r3, [pc, #264]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	f003 030c 	and.w	r3, r3, #12
 8000af0:	2b08      	cmp	r3, #8
 8000af2:	d061      	beq.n	8000bb8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	69db      	ldr	r3, [r3, #28]
 8000af8:	2b02      	cmp	r3, #2
 8000afa:	d146      	bne.n	8000b8a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000afc:	4b3f      	ldr	r3, [pc, #252]	; (8000bfc <HAL_RCC_OscConfig+0x4fc>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b02:	f7ff fb7b 	bl	80001fc <HAL_GetTick>
 8000b06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b08:	e008      	b.n	8000b1c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b0a:	f7ff fb77 	bl	80001fc <HAL_GetTick>
 8000b0e:	4602      	mov	r2, r0
 8000b10:	693b      	ldr	r3, [r7, #16]
 8000b12:	1ad3      	subs	r3, r2, r3
 8000b14:	2b02      	cmp	r3, #2
 8000b16:	d901      	bls.n	8000b1c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000b18:	2303      	movs	r3, #3
 8000b1a:	e067      	b.n	8000bec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b1c:	4b35      	ldr	r3, [pc, #212]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d1f0      	bne.n	8000b0a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	6a1b      	ldr	r3, [r3, #32]
 8000b2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b30:	d108      	bne.n	8000b44 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000b32:	4b30      	ldr	r3, [pc, #192]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000b34:	685b      	ldr	r3, [r3, #4]
 8000b36:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	689b      	ldr	r3, [r3, #8]
 8000b3e:	492d      	ldr	r1, [pc, #180]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000b40:	4313      	orrs	r3, r2
 8000b42:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000b44:	4b2b      	ldr	r3, [pc, #172]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000b46:	685b      	ldr	r3, [r3, #4]
 8000b48:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	6a19      	ldr	r1, [r3, #32]
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b54:	430b      	orrs	r3, r1
 8000b56:	4927      	ldr	r1, [pc, #156]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000b58:	4313      	orrs	r3, r2
 8000b5a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000b5c:	4b27      	ldr	r3, [pc, #156]	; (8000bfc <HAL_RCC_OscConfig+0x4fc>)
 8000b5e:	2201      	movs	r2, #1
 8000b60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b62:	f7ff fb4b 	bl	80001fc <HAL_GetTick>
 8000b66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000b68:	e008      	b.n	8000b7c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b6a:	f7ff fb47 	bl	80001fc <HAL_GetTick>
 8000b6e:	4602      	mov	r2, r0
 8000b70:	693b      	ldr	r3, [r7, #16]
 8000b72:	1ad3      	subs	r3, r2, r3
 8000b74:	2b02      	cmp	r3, #2
 8000b76:	d901      	bls.n	8000b7c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000b78:	2303      	movs	r3, #3
 8000b7a:	e037      	b.n	8000bec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000b7c:	4b1d      	ldr	r3, [pc, #116]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d0f0      	beq.n	8000b6a <HAL_RCC_OscConfig+0x46a>
 8000b88:	e02f      	b.n	8000bea <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b8a:	4b1c      	ldr	r3, [pc, #112]	; (8000bfc <HAL_RCC_OscConfig+0x4fc>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b90:	f7ff fb34 	bl	80001fc <HAL_GetTick>
 8000b94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b96:	e008      	b.n	8000baa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b98:	f7ff fb30 	bl	80001fc <HAL_GetTick>
 8000b9c:	4602      	mov	r2, r0
 8000b9e:	693b      	ldr	r3, [r7, #16]
 8000ba0:	1ad3      	subs	r3, r2, r3
 8000ba2:	2b02      	cmp	r3, #2
 8000ba4:	d901      	bls.n	8000baa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000ba6:	2303      	movs	r3, #3
 8000ba8:	e020      	b.n	8000bec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000baa:	4b12      	ldr	r3, [pc, #72]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d1f0      	bne.n	8000b98 <HAL_RCC_OscConfig+0x498>
 8000bb6:	e018      	b.n	8000bea <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	69db      	ldr	r3, [r3, #28]
 8000bbc:	2b01      	cmp	r3, #1
 8000bbe:	d101      	bne.n	8000bc4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	e013      	b.n	8000bec <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000bc4:	4b0b      	ldr	r3, [pc, #44]	; (8000bf4 <HAL_RCC_OscConfig+0x4f4>)
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	6a1b      	ldr	r3, [r3, #32]
 8000bd4:	429a      	cmp	r2, r3
 8000bd6:	d106      	bne.n	8000be6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000be2:	429a      	cmp	r2, r3
 8000be4:	d001      	beq.n	8000bea <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000be6:	2301      	movs	r3, #1
 8000be8:	e000      	b.n	8000bec <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000bea:	2300      	movs	r3, #0
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3718      	adds	r7, #24
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	40021000 	.word	0x40021000
 8000bf8:	40007000 	.word	0x40007000
 8000bfc:	42420060 	.word	0x42420060

08000c00 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b084      	sub	sp, #16
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d101      	bne.n	8000c14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000c10:	2301      	movs	r3, #1
 8000c12:	e0d0      	b.n	8000db6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000c14:	4b6a      	ldr	r3, [pc, #424]	; (8000dc0 <HAL_RCC_ClockConfig+0x1c0>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f003 0307 	and.w	r3, r3, #7
 8000c1c:	683a      	ldr	r2, [r7, #0]
 8000c1e:	429a      	cmp	r2, r3
 8000c20:	d910      	bls.n	8000c44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c22:	4b67      	ldr	r3, [pc, #412]	; (8000dc0 <HAL_RCC_ClockConfig+0x1c0>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f023 0207 	bic.w	r2, r3, #7
 8000c2a:	4965      	ldr	r1, [pc, #404]	; (8000dc0 <HAL_RCC_ClockConfig+0x1c0>)
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	4313      	orrs	r3, r2
 8000c30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c32:	4b63      	ldr	r3, [pc, #396]	; (8000dc0 <HAL_RCC_ClockConfig+0x1c0>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f003 0307 	and.w	r3, r3, #7
 8000c3a:	683a      	ldr	r2, [r7, #0]
 8000c3c:	429a      	cmp	r2, r3
 8000c3e:	d001      	beq.n	8000c44 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000c40:	2301      	movs	r3, #1
 8000c42:	e0b8      	b.n	8000db6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f003 0302 	and.w	r3, r3, #2
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d020      	beq.n	8000c92 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	f003 0304 	and.w	r3, r3, #4
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d005      	beq.n	8000c68 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000c5c:	4b59      	ldr	r3, [pc, #356]	; (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	4a58      	ldr	r2, [pc, #352]	; (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000c62:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000c66:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f003 0308 	and.w	r3, r3, #8
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d005      	beq.n	8000c80 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000c74:	4b53      	ldr	r3, [pc, #332]	; (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	4a52      	ldr	r2, [pc, #328]	; (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000c7a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000c7e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000c80:	4b50      	ldr	r3, [pc, #320]	; (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	689b      	ldr	r3, [r3, #8]
 8000c8c:	494d      	ldr	r1, [pc, #308]	; (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f003 0301 	and.w	r3, r3, #1
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d040      	beq.n	8000d20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	2b01      	cmp	r3, #1
 8000ca4:	d107      	bne.n	8000cb6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ca6:	4b47      	ldr	r3, [pc, #284]	; (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d115      	bne.n	8000cde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	e07f      	b.n	8000db6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	685b      	ldr	r3, [r3, #4]
 8000cba:	2b02      	cmp	r3, #2
 8000cbc:	d107      	bne.n	8000cce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000cbe:	4b41      	ldr	r3, [pc, #260]	; (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d109      	bne.n	8000cde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	e073      	b.n	8000db6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cce:	4b3d      	ldr	r3, [pc, #244]	; (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f003 0302 	and.w	r3, r3, #2
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d101      	bne.n	8000cde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	e06b      	b.n	8000db6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000cde:	4b39      	ldr	r3, [pc, #228]	; (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	f023 0203 	bic.w	r2, r3, #3
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	4936      	ldr	r1, [pc, #216]	; (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000cec:	4313      	orrs	r3, r2
 8000cee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000cf0:	f7ff fa84 	bl	80001fc <HAL_GetTick>
 8000cf4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000cf6:	e00a      	b.n	8000d0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000cf8:	f7ff fa80 	bl	80001fc <HAL_GetTick>
 8000cfc:	4602      	mov	r2, r0
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	1ad3      	subs	r3, r2, r3
 8000d02:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d06:	4293      	cmp	r3, r2
 8000d08:	d901      	bls.n	8000d0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000d0a:	2303      	movs	r3, #3
 8000d0c:	e053      	b.n	8000db6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d0e:	4b2d      	ldr	r3, [pc, #180]	; (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	f003 020c 	and.w	r2, r3, #12
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	009b      	lsls	r3, r3, #2
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	d1eb      	bne.n	8000cf8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000d20:	4b27      	ldr	r3, [pc, #156]	; (8000dc0 <HAL_RCC_ClockConfig+0x1c0>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	f003 0307 	and.w	r3, r3, #7
 8000d28:	683a      	ldr	r2, [r7, #0]
 8000d2a:	429a      	cmp	r2, r3
 8000d2c:	d210      	bcs.n	8000d50 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d2e:	4b24      	ldr	r3, [pc, #144]	; (8000dc0 <HAL_RCC_ClockConfig+0x1c0>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f023 0207 	bic.w	r2, r3, #7
 8000d36:	4922      	ldr	r1, [pc, #136]	; (8000dc0 <HAL_RCC_ClockConfig+0x1c0>)
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d3e:	4b20      	ldr	r3, [pc, #128]	; (8000dc0 <HAL_RCC_ClockConfig+0x1c0>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f003 0307 	and.w	r3, r3, #7
 8000d46:	683a      	ldr	r2, [r7, #0]
 8000d48:	429a      	cmp	r2, r3
 8000d4a:	d001      	beq.n	8000d50 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	e032      	b.n	8000db6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	f003 0304 	and.w	r3, r3, #4
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d008      	beq.n	8000d6e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d5c:	4b19      	ldr	r3, [pc, #100]	; (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	68db      	ldr	r3, [r3, #12]
 8000d68:	4916      	ldr	r1, [pc, #88]	; (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d6a:	4313      	orrs	r3, r2
 8000d6c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f003 0308 	and.w	r3, r3, #8
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d009      	beq.n	8000d8e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000d7a:	4b12      	ldr	r3, [pc, #72]	; (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	691b      	ldr	r3, [r3, #16]
 8000d86:	00db      	lsls	r3, r3, #3
 8000d88:	490e      	ldr	r1, [pc, #56]	; (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000d8e:	f000 f821 	bl	8000dd4 <HAL_RCC_GetSysClockFreq>
 8000d92:	4601      	mov	r1, r0
 8000d94:	4b0b      	ldr	r3, [pc, #44]	; (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	091b      	lsrs	r3, r3, #4
 8000d9a:	f003 030f 	and.w	r3, r3, #15
 8000d9e:	4a0a      	ldr	r2, [pc, #40]	; (8000dc8 <HAL_RCC_ClockConfig+0x1c8>)
 8000da0:	5cd3      	ldrb	r3, [r2, r3]
 8000da2:	fa21 f303 	lsr.w	r3, r1, r3
 8000da6:	4a09      	ldr	r2, [pc, #36]	; (8000dcc <HAL_RCC_ClockConfig+0x1cc>)
 8000da8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000daa:	4b09      	ldr	r3, [pc, #36]	; (8000dd0 <HAL_RCC_ClockConfig+0x1d0>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4618      	mov	r0, r3
 8000db0:	f7ff f9e2 	bl	8000178 <HAL_InitTick>

  return HAL_OK;
 8000db4:	2300      	movs	r3, #0
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3710      	adds	r7, #16
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	40022000 	.word	0x40022000
 8000dc4:	40021000 	.word	0x40021000
 8000dc8:	080024ec 	.word	0x080024ec
 8000dcc:	20000008 	.word	0x20000008
 8000dd0:	20000000 	.word	0x20000000

08000dd4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000dd4:	b490      	push	{r4, r7}
 8000dd6:	b08a      	sub	sp, #40	; 0x28
 8000dd8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000dda:	4b2a      	ldr	r3, [pc, #168]	; (8000e84 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000ddc:	1d3c      	adds	r4, r7, #4
 8000dde:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000de0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000de4:	4b28      	ldr	r3, [pc, #160]	; (8000e88 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000de6:	881b      	ldrh	r3, [r3, #0]
 8000de8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000dea:	2300      	movs	r3, #0
 8000dec:	61fb      	str	r3, [r7, #28]
 8000dee:	2300      	movs	r3, #0
 8000df0:	61bb      	str	r3, [r7, #24]
 8000df2:	2300      	movs	r3, #0
 8000df4:	627b      	str	r3, [r7, #36]	; 0x24
 8000df6:	2300      	movs	r3, #0
 8000df8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000dfe:	4b23      	ldr	r3, [pc, #140]	; (8000e8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000e04:	69fb      	ldr	r3, [r7, #28]
 8000e06:	f003 030c 	and.w	r3, r3, #12
 8000e0a:	2b04      	cmp	r3, #4
 8000e0c:	d002      	beq.n	8000e14 <HAL_RCC_GetSysClockFreq+0x40>
 8000e0e:	2b08      	cmp	r3, #8
 8000e10:	d003      	beq.n	8000e1a <HAL_RCC_GetSysClockFreq+0x46>
 8000e12:	e02d      	b.n	8000e70 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000e14:	4b1e      	ldr	r3, [pc, #120]	; (8000e90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000e16:	623b      	str	r3, [r7, #32]
      break;
 8000e18:	e02d      	b.n	8000e76 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000e1a:	69fb      	ldr	r3, [r7, #28]
 8000e1c:	0c9b      	lsrs	r3, r3, #18
 8000e1e:	f003 030f 	and.w	r3, r3, #15
 8000e22:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000e26:	4413      	add	r3, r2
 8000e28:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000e2c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d013      	beq.n	8000e60 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000e38:	4b14      	ldr	r3, [pc, #80]	; (8000e8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	0c5b      	lsrs	r3, r3, #17
 8000e3e:	f003 0301 	and.w	r3, r3, #1
 8000e42:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000e46:	4413      	add	r3, r2
 8000e48:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000e4c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	4a0f      	ldr	r2, [pc, #60]	; (8000e90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000e52:	fb02 f203 	mul.w	r2, r2, r3
 8000e56:	69bb      	ldr	r3, [r7, #24]
 8000e58:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e5c:	627b      	str	r3, [r7, #36]	; 0x24
 8000e5e:	e004      	b.n	8000e6a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	4a0c      	ldr	r2, [pc, #48]	; (8000e94 <HAL_RCC_GetSysClockFreq+0xc0>)
 8000e64:	fb02 f303 	mul.w	r3, r2, r3
 8000e68:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e6c:	623b      	str	r3, [r7, #32]
      break;
 8000e6e:	e002      	b.n	8000e76 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000e70:	4b07      	ldr	r3, [pc, #28]	; (8000e90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000e72:	623b      	str	r3, [r7, #32]
      break;
 8000e74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000e76:	6a3b      	ldr	r3, [r7, #32]
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	3728      	adds	r7, #40	; 0x28
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bc90      	pop	{r4, r7}
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	08002478 	.word	0x08002478
 8000e88:	08002488 	.word	0x08002488
 8000e8c:	40021000 	.word	0x40021000
 8000e90:	007a1200 	.word	0x007a1200
 8000e94:	003d0900 	.word	0x003d0900

08000e98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000e9c:	4b02      	ldr	r3, [pc, #8]	; (8000ea8 <HAL_RCC_GetHCLKFreq+0x10>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bc80      	pop	{r7}
 8000ea6:	4770      	bx	lr
 8000ea8:	20000008 	.word	0x20000008

08000eac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000eb0:	f7ff fff2 	bl	8000e98 <HAL_RCC_GetHCLKFreq>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	4b05      	ldr	r3, [pc, #20]	; (8000ecc <HAL_RCC_GetPCLK1Freq+0x20>)
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	0a1b      	lsrs	r3, r3, #8
 8000ebc:	f003 0307 	and.w	r3, r3, #7
 8000ec0:	4a03      	ldr	r2, [pc, #12]	; (8000ed0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000ec2:	5cd3      	ldrb	r3, [r2, r3]
 8000ec4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	40021000 	.word	0x40021000
 8000ed0:	080024fc 	.word	0x080024fc

08000ed4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000ed8:	f7ff ffde 	bl	8000e98 <HAL_RCC_GetHCLKFreq>
 8000edc:	4601      	mov	r1, r0
 8000ede:	4b05      	ldr	r3, [pc, #20]	; (8000ef4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	0adb      	lsrs	r3, r3, #11
 8000ee4:	f003 0307 	and.w	r3, r3, #7
 8000ee8:	4a03      	ldr	r2, [pc, #12]	; (8000ef8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000eea:	5cd3      	ldrb	r3, [r2, r3]
 8000eec:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	40021000 	.word	0x40021000
 8000ef8:	080024fc 	.word	0x080024fc

08000efc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b085      	sub	sp, #20
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000f04:	4b0a      	ldr	r3, [pc, #40]	; (8000f30 <RCC_Delay+0x34>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a0a      	ldr	r2, [pc, #40]	; (8000f34 <RCC_Delay+0x38>)
 8000f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8000f0e:	0a5b      	lsrs	r3, r3, #9
 8000f10:	687a      	ldr	r2, [r7, #4]
 8000f12:	fb02 f303 	mul.w	r3, r2, r3
 8000f16:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000f18:	bf00      	nop
  }
  while (Delay --);
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	1e5a      	subs	r2, r3, #1
 8000f1e:	60fa      	str	r2, [r7, #12]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d1f9      	bne.n	8000f18 <RCC_Delay+0x1c>
}
 8000f24:	bf00      	nop
 8000f26:	3714      	adds	r7, #20
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bc80      	pop	{r7}
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	20000008 	.word	0x20000008
 8000f34:	10624dd3 	.word	0x10624dd3

08000f38 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b086      	sub	sp, #24
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d101      	bne.n	8000f4c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	e07f      	b.n	800104c <HAL_TIM_Encoder_Init+0x114>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d106      	bne.n	8000f66 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8000f60:	6878      	ldr	r0, [r7, #4]
 8000f62:	f000 fd01 	bl	8001968 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2202      	movs	r2, #2
 8000f6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	689b      	ldr	r3, [r3, #8]
 8000f74:	687a      	ldr	r2, [r7, #4]
 8000f76:	6812      	ldr	r2, [r2, #0]
 8000f78:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000f7c:	f023 0307 	bic.w	r3, r3, #7
 8000f80:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	3304      	adds	r3, #4
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4610      	mov	r0, r2
 8000f8e:	f000 f899 	bl	80010c4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	689b      	ldr	r3, [r3, #8]
 8000f98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	699b      	ldr	r3, [r3, #24]
 8000fa0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	6a1b      	ldr	r3, [r3, #32]
 8000fa8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	697a      	ldr	r2, [r7, #20]
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8000fb4:	693b      	ldr	r3, [r7, #16]
 8000fb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000fba:	f023 0303 	bic.w	r3, r3, #3
 8000fbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	689a      	ldr	r2, [r3, #8]
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	021b      	lsls	r3, r3, #8
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	693a      	ldr	r2, [r7, #16]
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000fd8:	f023 030c 	bic.w	r3, r3, #12
 8000fdc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000fe4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000fe8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	68da      	ldr	r2, [r3, #12]
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	69db      	ldr	r3, [r3, #28]
 8000ff2:	021b      	lsls	r3, r3, #8
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	693a      	ldr	r2, [r7, #16]
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	691b      	ldr	r3, [r3, #16]
 8001000:	011a      	lsls	r2, r3, #4
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	6a1b      	ldr	r3, [r3, #32]
 8001006:	031b      	lsls	r3, r3, #12
 8001008:	4313      	orrs	r3, r2
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	4313      	orrs	r3, r2
 800100e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001016:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	685a      	ldr	r2, [r3, #4]
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	695b      	ldr	r3, [r3, #20]
 8001020:	011b      	lsls	r3, r3, #4
 8001022:	4313      	orrs	r3, r2
 8001024:	68fa      	ldr	r2, [r7, #12]
 8001026:	4313      	orrs	r3, r2
 8001028:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	697a      	ldr	r2, [r7, #20]
 8001030:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	693a      	ldr	r2, [r7, #16]
 8001038:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	68fa      	ldr	r2, [r7, #12]
 8001040:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2201      	movs	r2, #1
 8001046:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800104a:	2300      	movs	r3, #0
}
 800104c:	4618      	mov	r0, r3
 800104e:	3718      	adds	r7, #24
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}

08001054 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d002      	beq.n	800106a <HAL_TIM_Encoder_Start+0x16>
 8001064:	2b04      	cmp	r3, #4
 8001066:	d008      	beq.n	800107a <HAL_TIM_Encoder_Start+0x26>
 8001068:	e00f      	b.n	800108a <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	2201      	movs	r2, #1
 8001070:	2100      	movs	r1, #0
 8001072:	4618      	mov	r0, r3
 8001074:	f000 f888 	bl	8001188 <TIM_CCxChannelCmd>
      break;
 8001078:	e016      	b.n	80010a8 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	2201      	movs	r2, #1
 8001080:	2104      	movs	r1, #4
 8001082:	4618      	mov	r0, r3
 8001084:	f000 f880 	bl	8001188 <TIM_CCxChannelCmd>
      break;
 8001088:	e00e      	b.n	80010a8 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	2201      	movs	r2, #1
 8001090:	2100      	movs	r1, #0
 8001092:	4618      	mov	r0, r3
 8001094:	f000 f878 	bl	8001188 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2201      	movs	r2, #1
 800109e:	2104      	movs	r1, #4
 80010a0:	4618      	mov	r0, r3
 80010a2:	f000 f871 	bl	8001188 <TIM_CCxChannelCmd>
      break;
 80010a6:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f042 0201 	orr.w	r2, r2, #1
 80010b6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80010b8:	2300      	movs	r3, #0
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
	...

080010c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b085      	sub	sp, #20
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	4a29      	ldr	r2, [pc, #164]	; (800117c <TIM_Base_SetConfig+0xb8>)
 80010d8:	4293      	cmp	r3, r2
 80010da:	d00b      	beq.n	80010f4 <TIM_Base_SetConfig+0x30>
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010e2:	d007      	beq.n	80010f4 <TIM_Base_SetConfig+0x30>
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	4a26      	ldr	r2, [pc, #152]	; (8001180 <TIM_Base_SetConfig+0xbc>)
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d003      	beq.n	80010f4 <TIM_Base_SetConfig+0x30>
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	4a25      	ldr	r2, [pc, #148]	; (8001184 <TIM_Base_SetConfig+0xc0>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d108      	bne.n	8001106 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80010fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	68fa      	ldr	r2, [r7, #12]
 8001102:	4313      	orrs	r3, r2
 8001104:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4a1c      	ldr	r2, [pc, #112]	; (800117c <TIM_Base_SetConfig+0xb8>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d00b      	beq.n	8001126 <TIM_Base_SetConfig+0x62>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001114:	d007      	beq.n	8001126 <TIM_Base_SetConfig+0x62>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a19      	ldr	r2, [pc, #100]	; (8001180 <TIM_Base_SetConfig+0xbc>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d003      	beq.n	8001126 <TIM_Base_SetConfig+0x62>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4a18      	ldr	r2, [pc, #96]	; (8001184 <TIM_Base_SetConfig+0xc0>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d108      	bne.n	8001138 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800112c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	68db      	ldr	r3, [r3, #12]
 8001132:	68fa      	ldr	r2, [r7, #12]
 8001134:	4313      	orrs	r3, r2
 8001136:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	695b      	ldr	r3, [r3, #20]
 8001142:	4313      	orrs	r3, r2
 8001144:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	68fa      	ldr	r2, [r7, #12]
 800114a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	689a      	ldr	r2, [r3, #8]
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	681a      	ldr	r2, [r3, #0]
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	4a07      	ldr	r2, [pc, #28]	; (800117c <TIM_Base_SetConfig+0xb8>)
 8001160:	4293      	cmp	r3, r2
 8001162:	d103      	bne.n	800116c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	691a      	ldr	r2, [r3, #16]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2201      	movs	r2, #1
 8001170:	615a      	str	r2, [r3, #20]
}
 8001172:	bf00      	nop
 8001174:	3714      	adds	r7, #20
 8001176:	46bd      	mov	sp, r7
 8001178:	bc80      	pop	{r7}
 800117a:	4770      	bx	lr
 800117c:	40012c00 	.word	0x40012c00
 8001180:	40000400 	.word	0x40000400
 8001184:	40000800 	.word	0x40000800

08001188 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001188:	b480      	push	{r7}
 800118a:	b087      	sub	sp, #28
 800118c:	af00      	add	r7, sp, #0
 800118e:	60f8      	str	r0, [r7, #12]
 8001190:	60b9      	str	r1, [r7, #8]
 8001192:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	f003 031f 	and.w	r3, r3, #31
 800119a:	2201      	movs	r2, #1
 800119c:	fa02 f303 	lsl.w	r3, r2, r3
 80011a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	6a1a      	ldr	r2, [r3, #32]
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	43db      	mvns	r3, r3
 80011aa:	401a      	ands	r2, r3
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	6a1a      	ldr	r2, [r3, #32]
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	f003 031f 	and.w	r3, r3, #31
 80011ba:	6879      	ldr	r1, [r7, #4]
 80011bc:	fa01 f303 	lsl.w	r3, r1, r3
 80011c0:	431a      	orrs	r2, r3
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	621a      	str	r2, [r3, #32]
}
 80011c6:	bf00      	nop
 80011c8:	371c      	adds	r7, #28
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bc80      	pop	{r7}
 80011ce:	4770      	bx	lr

080011d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b085      	sub	sp, #20
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80011e0:	2b01      	cmp	r3, #1
 80011e2:	d101      	bne.n	80011e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80011e4:	2302      	movs	r3, #2
 80011e6:	e032      	b.n	800124e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2201      	movs	r2, #1
 80011ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2202      	movs	r2, #2
 80011f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800120e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	68fa      	ldr	r2, [r7, #12]
 8001216:	4313      	orrs	r3, r2
 8001218:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001220:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	68ba      	ldr	r2, [r7, #8]
 8001228:	4313      	orrs	r3, r2
 800122a:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	68fa      	ldr	r2, [r7, #12]
 8001232:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	68ba      	ldr	r2, [r7, #8]
 800123a:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2201      	movs	r2, #1
 8001240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2200      	movs	r2, #0
 8001248:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800124c:	2300      	movs	r3, #0
}
 800124e:	4618      	mov	r0, r3
 8001250:	3714      	adds	r7, #20
 8001252:	46bd      	mov	sp, r7
 8001254:	bc80      	pop	{r7}
 8001256:	4770      	bx	lr

08001258 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d101      	bne.n	800126a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e03f      	b.n	80012ea <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001270:	b2db      	uxtb	r3, r3
 8001272:	2b00      	cmp	r3, #0
 8001274:	d106      	bne.n	8001284 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2200      	movs	r2, #0
 800127a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800127e:	6878      	ldr	r0, [r7, #4]
 8001280:	f000 fbae 	bl	80019e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2224      	movs	r2, #36	; 0x24
 8001288:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	68da      	ldr	r2, [r3, #12]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800129a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f000 f90b 	bl	80014b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	691a      	ldr	r2, [r3, #16]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80012b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	695a      	ldr	r2, [r3, #20]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80012c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	68da      	ldr	r2, [r3, #12]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80012d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	2200      	movs	r2, #0
 80012d6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2220      	movs	r2, #32
 80012dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2220      	movs	r2, #32
 80012e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80012e8:	2300      	movs	r3, #0
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80012f2:	b580      	push	{r7, lr}
 80012f4:	b088      	sub	sp, #32
 80012f6:	af02      	add	r7, sp, #8
 80012f8:	60f8      	str	r0, [r7, #12]
 80012fa:	60b9      	str	r1, [r7, #8]
 80012fc:	603b      	str	r3, [r7, #0]
 80012fe:	4613      	mov	r3, r2
 8001300:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001302:	2300      	movs	r3, #0
 8001304:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800130c:	b2db      	uxtb	r3, r3
 800130e:	2b20      	cmp	r3, #32
 8001310:	f040 8083 	bne.w	800141a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d002      	beq.n	8001320 <HAL_UART_Transmit+0x2e>
 800131a:	88fb      	ldrh	r3, [r7, #6]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d101      	bne.n	8001324 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e07b      	b.n	800141c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800132a:	2b01      	cmp	r3, #1
 800132c:	d101      	bne.n	8001332 <HAL_UART_Transmit+0x40>
 800132e:	2302      	movs	r3, #2
 8001330:	e074      	b.n	800141c <HAL_UART_Transmit+0x12a>
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	2201      	movs	r2, #1
 8001336:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	2200      	movs	r2, #0
 800133e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	2221      	movs	r2, #33	; 0x21
 8001344:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001348:	f7fe ff58 	bl	80001fc <HAL_GetTick>
 800134c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	88fa      	ldrh	r2, [r7, #6]
 8001352:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	88fa      	ldrh	r2, [r7, #6]
 8001358:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800135a:	e042      	b.n	80013e2 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001360:	b29b      	uxth	r3, r3
 8001362:	3b01      	subs	r3, #1
 8001364:	b29a      	uxth	r2, r3
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001372:	d122      	bne.n	80013ba <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	9300      	str	r3, [sp, #0]
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	2200      	movs	r2, #0
 800137c:	2180      	movs	r1, #128	; 0x80
 800137e:	68f8      	ldr	r0, [r7, #12]
 8001380:	f000 f850 	bl	8001424 <UART_WaitOnFlagUntilTimeout>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800138a:	2303      	movs	r3, #3
 800138c:	e046      	b.n	800141c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	881b      	ldrh	r3, [r3, #0]
 8001396:	461a      	mov	r2, r3
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80013a0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	691b      	ldr	r3, [r3, #16]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d103      	bne.n	80013b2 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	3302      	adds	r3, #2
 80013ae:	60bb      	str	r3, [r7, #8]
 80013b0:	e017      	b.n	80013e2 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	3301      	adds	r3, #1
 80013b6:	60bb      	str	r3, [r7, #8]
 80013b8:	e013      	b.n	80013e2 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	9300      	str	r3, [sp, #0]
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	2200      	movs	r2, #0
 80013c2:	2180      	movs	r1, #128	; 0x80
 80013c4:	68f8      	ldr	r0, [r7, #12]
 80013c6:	f000 f82d 	bl	8001424 <UART_WaitOnFlagUntilTimeout>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80013d0:	2303      	movs	r3, #3
 80013d2:	e023      	b.n	800141c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	1c5a      	adds	r2, r3, #1
 80013d8:	60ba      	str	r2, [r7, #8]
 80013da:	781a      	ldrb	r2, [r3, #0]
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d1b7      	bne.n	800135c <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	9300      	str	r3, [sp, #0]
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	2200      	movs	r2, #0
 80013f4:	2140      	movs	r1, #64	; 0x40
 80013f6:	68f8      	ldr	r0, [r7, #12]
 80013f8:	f000 f814 	bl	8001424 <UART_WaitOnFlagUntilTimeout>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8001402:	2303      	movs	r3, #3
 8001404:	e00a      	b.n	800141c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	2220      	movs	r2, #32
 800140a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	2200      	movs	r2, #0
 8001412:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8001416:	2300      	movs	r3, #0
 8001418:	e000      	b.n	800141c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800141a:	2302      	movs	r3, #2
  }
}
 800141c:	4618      	mov	r0, r3
 800141e:	3718      	adds	r7, #24
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}

08001424 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	60f8      	str	r0, [r7, #12]
 800142c:	60b9      	str	r1, [r7, #8]
 800142e:	603b      	str	r3, [r7, #0]
 8001430:	4613      	mov	r3, r2
 8001432:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001434:	e02c      	b.n	8001490 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001436:	69bb      	ldr	r3, [r7, #24]
 8001438:	f1b3 3fff 	cmp.w	r3, #4294967295
 800143c:	d028      	beq.n	8001490 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800143e:	69bb      	ldr	r3, [r7, #24]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d007      	beq.n	8001454 <UART_WaitOnFlagUntilTimeout+0x30>
 8001444:	f7fe feda 	bl	80001fc <HAL_GetTick>
 8001448:	4602      	mov	r2, r0
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	429a      	cmp	r2, r3
 8001452:	d21d      	bcs.n	8001490 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	68da      	ldr	r2, [r3, #12]
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001462:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	695a      	ldr	r2, [r3, #20]
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f022 0201 	bic.w	r2, r2, #1
 8001472:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	2220      	movs	r2, #32
 8001478:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	2220      	movs	r2, #32
 8001480:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	2200      	movs	r2, #0
 8001488:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800148c:	2303      	movs	r3, #3
 800148e:	e00f      	b.n	80014b0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	68bb      	ldr	r3, [r7, #8]
 8001498:	4013      	ands	r3, r2
 800149a:	68ba      	ldr	r2, [r7, #8]
 800149c:	429a      	cmp	r2, r3
 800149e:	bf0c      	ite	eq
 80014a0:	2301      	moveq	r3, #1
 80014a2:	2300      	movne	r3, #0
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	461a      	mov	r2, r3
 80014a8:	79fb      	ldrb	r3, [r7, #7]
 80014aa:	429a      	cmp	r2, r3
 80014ac:	d0c3      	beq.n	8001436 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80014ae:	2300      	movs	r3, #0
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3710      	adds	r7, #16
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	691b      	ldr	r3, [r3, #16]
 80014c6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	68da      	ldr	r2, [r3, #12]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	430a      	orrs	r2, r1
 80014d4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	689a      	ldr	r2, [r3, #8]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	691b      	ldr	r3, [r3, #16]
 80014de:	431a      	orrs	r2, r3
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	695b      	ldr	r3, [r3, #20]
 80014e4:	4313      	orrs	r3, r2
 80014e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	68db      	ldr	r3, [r3, #12]
 80014ee:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80014f2:	f023 030c 	bic.w	r3, r3, #12
 80014f6:	687a      	ldr	r2, [r7, #4]
 80014f8:	6812      	ldr	r2, [r2, #0]
 80014fa:	68f9      	ldr	r1, [r7, #12]
 80014fc:	430b      	orrs	r3, r1
 80014fe:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	695b      	ldr	r3, [r3, #20]
 8001506:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	699a      	ldr	r2, [r3, #24]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	430a      	orrs	r2, r1
 8001514:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a52      	ldr	r2, [pc, #328]	; (8001664 <UART_SetConfig+0x1ac>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d14e      	bne.n	80015be <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001520:	f7ff fcd8 	bl	8000ed4 <HAL_RCC_GetPCLK2Freq>
 8001524:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001526:	68ba      	ldr	r2, [r7, #8]
 8001528:	4613      	mov	r3, r2
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	4413      	add	r3, r2
 800152e:	009a      	lsls	r2, r3, #2
 8001530:	441a      	add	r2, r3
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	fbb2 f3f3 	udiv	r3, r2, r3
 800153c:	4a4a      	ldr	r2, [pc, #296]	; (8001668 <UART_SetConfig+0x1b0>)
 800153e:	fba2 2303 	umull	r2, r3, r2, r3
 8001542:	095b      	lsrs	r3, r3, #5
 8001544:	0119      	lsls	r1, r3, #4
 8001546:	68ba      	ldr	r2, [r7, #8]
 8001548:	4613      	mov	r3, r2
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	4413      	add	r3, r2
 800154e:	009a      	lsls	r2, r3, #2
 8001550:	441a      	add	r2, r3
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	fbb2 f2f3 	udiv	r2, r2, r3
 800155c:	4b42      	ldr	r3, [pc, #264]	; (8001668 <UART_SetConfig+0x1b0>)
 800155e:	fba3 0302 	umull	r0, r3, r3, r2
 8001562:	095b      	lsrs	r3, r3, #5
 8001564:	2064      	movs	r0, #100	; 0x64
 8001566:	fb00 f303 	mul.w	r3, r0, r3
 800156a:	1ad3      	subs	r3, r2, r3
 800156c:	011b      	lsls	r3, r3, #4
 800156e:	3332      	adds	r3, #50	; 0x32
 8001570:	4a3d      	ldr	r2, [pc, #244]	; (8001668 <UART_SetConfig+0x1b0>)
 8001572:	fba2 2303 	umull	r2, r3, r2, r3
 8001576:	095b      	lsrs	r3, r3, #5
 8001578:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800157c:	4419      	add	r1, r3
 800157e:	68ba      	ldr	r2, [r7, #8]
 8001580:	4613      	mov	r3, r2
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	4413      	add	r3, r2
 8001586:	009a      	lsls	r2, r3, #2
 8001588:	441a      	add	r2, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	fbb2 f2f3 	udiv	r2, r2, r3
 8001594:	4b34      	ldr	r3, [pc, #208]	; (8001668 <UART_SetConfig+0x1b0>)
 8001596:	fba3 0302 	umull	r0, r3, r3, r2
 800159a:	095b      	lsrs	r3, r3, #5
 800159c:	2064      	movs	r0, #100	; 0x64
 800159e:	fb00 f303 	mul.w	r3, r0, r3
 80015a2:	1ad3      	subs	r3, r2, r3
 80015a4:	011b      	lsls	r3, r3, #4
 80015a6:	3332      	adds	r3, #50	; 0x32
 80015a8:	4a2f      	ldr	r2, [pc, #188]	; (8001668 <UART_SetConfig+0x1b0>)
 80015aa:	fba2 2303 	umull	r2, r3, r2, r3
 80015ae:	095b      	lsrs	r3, r3, #5
 80015b0:	f003 020f 	and.w	r2, r3, #15
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	440a      	add	r2, r1
 80015ba:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80015bc:	e04d      	b.n	800165a <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 80015be:	f7ff fc75 	bl	8000eac <HAL_RCC_GetPCLK1Freq>
 80015c2:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80015c4:	68ba      	ldr	r2, [r7, #8]
 80015c6:	4613      	mov	r3, r2
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	4413      	add	r3, r2
 80015cc:	009a      	lsls	r2, r3, #2
 80015ce:	441a      	add	r2, r3
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015da:	4a23      	ldr	r2, [pc, #140]	; (8001668 <UART_SetConfig+0x1b0>)
 80015dc:	fba2 2303 	umull	r2, r3, r2, r3
 80015e0:	095b      	lsrs	r3, r3, #5
 80015e2:	0119      	lsls	r1, r3, #4
 80015e4:	68ba      	ldr	r2, [r7, #8]
 80015e6:	4613      	mov	r3, r2
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	4413      	add	r3, r2
 80015ec:	009a      	lsls	r2, r3, #2
 80015ee:	441a      	add	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	fbb2 f2f3 	udiv	r2, r2, r3
 80015fa:	4b1b      	ldr	r3, [pc, #108]	; (8001668 <UART_SetConfig+0x1b0>)
 80015fc:	fba3 0302 	umull	r0, r3, r3, r2
 8001600:	095b      	lsrs	r3, r3, #5
 8001602:	2064      	movs	r0, #100	; 0x64
 8001604:	fb00 f303 	mul.w	r3, r0, r3
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	011b      	lsls	r3, r3, #4
 800160c:	3332      	adds	r3, #50	; 0x32
 800160e:	4a16      	ldr	r2, [pc, #88]	; (8001668 <UART_SetConfig+0x1b0>)
 8001610:	fba2 2303 	umull	r2, r3, r2, r3
 8001614:	095b      	lsrs	r3, r3, #5
 8001616:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800161a:	4419      	add	r1, r3
 800161c:	68ba      	ldr	r2, [r7, #8]
 800161e:	4613      	mov	r3, r2
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	4413      	add	r3, r2
 8001624:	009a      	lsls	r2, r3, #2
 8001626:	441a      	add	r2, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001632:	4b0d      	ldr	r3, [pc, #52]	; (8001668 <UART_SetConfig+0x1b0>)
 8001634:	fba3 0302 	umull	r0, r3, r3, r2
 8001638:	095b      	lsrs	r3, r3, #5
 800163a:	2064      	movs	r0, #100	; 0x64
 800163c:	fb00 f303 	mul.w	r3, r0, r3
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	011b      	lsls	r3, r3, #4
 8001644:	3332      	adds	r3, #50	; 0x32
 8001646:	4a08      	ldr	r2, [pc, #32]	; (8001668 <UART_SetConfig+0x1b0>)
 8001648:	fba2 2303 	umull	r2, r3, r2, r3
 800164c:	095b      	lsrs	r3, r3, #5
 800164e:	f003 020f 	and.w	r2, r3, #15
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	440a      	add	r2, r1
 8001658:	609a      	str	r2, [r3, #8]
}
 800165a:	bf00      	nop
 800165c:	3710      	adds	r7, #16
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	40013800 	.word	0x40013800
 8001668:	51eb851f 	.word	0x51eb851f

0800166c <main>:
static void MX_GPIO_Init(void);
static void MX_TIM2_Init(void);
static void MX_USART1_UART_Init(void);

int main(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b08e      	sub	sp, #56	; 0x38
 8001670:	af00      	add	r7, sp, #0
	uint8_t MSG[50] = {'\0'};
 8001672:	1d3b      	adds	r3, r7, #4
 8001674:	2232      	movs	r2, #50	; 0x32
 8001676:	2100      	movs	r1, #0
 8001678:	4618      	mov	r0, r3
 800167a:	f000 fad7 	bl	8001c2c <memset>
    HAL_Init();
 800167e:	f7fe fd65 	bl	800014c <HAL_Init>
    SystemClock_Config();
 8001682:	f000 f83f 	bl	8001704 <SystemClock_Config>
    MX_GPIO_Init();
 8001686:	f000 f901 	bl	800188c <MX_GPIO_Init>
    MX_TIM2_Init();
 800168a:	f000 f881 	bl	8001790 <MX_TIM2_Init>
    MX_USART1_UART_Init();
 800168e:	f000 f8d3 	bl	8001838 <MX_USART1_UART_Init>
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001692:	213c      	movs	r1, #60	; 0x3c
 8001694:	4816      	ldr	r0, [pc, #88]	; (80016f0 <main+0x84>)
 8001696:	f7ff fcdd 	bl	8001054 <HAL_TIM_Encoder_Start>

    while (1)
    {
    	if(HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_2))
 800169a:	2104      	movs	r1, #4
 800169c:	4815      	ldr	r0, [pc, #84]	; (80016f4 <main+0x88>)
 800169e:	f7ff f817 	bl	80006d0 <HAL_GPIO_ReadPin>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d00f      	beq.n	80016c8 <main+0x5c>
        {
    		sprintf(MSG, "Encoder Switch Released, Encoder Ticks = %d\n\r", ((TIM2->CNT)>>2));
 80016a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ae:	089a      	lsrs	r2, r3, #2
 80016b0:	1d3b      	adds	r3, r7, #4
 80016b2:	4911      	ldr	r1, [pc, #68]	; (80016f8 <main+0x8c>)
 80016b4:	4618      	mov	r0, r3
 80016b6:	f000 fac1 	bl	8001c3c <siprintf>
    		HAL_UART_Transmit(&huart1, MSG, sizeof(MSG), 100);
 80016ba:	1d39      	adds	r1, r7, #4
 80016bc:	2364      	movs	r3, #100	; 0x64
 80016be:	2232      	movs	r2, #50	; 0x32
 80016c0:	480e      	ldr	r0, [pc, #56]	; (80016fc <main+0x90>)
 80016c2:	f7ff fe16 	bl	80012f2 <HAL_UART_Transmit>
 80016c6:	e00e      	b.n	80016e6 <main+0x7a>
        }
    	else
    	{
    		sprintf(MSG, "Encoder Switch Pressed,  Encoder Ticks = %d\n\r", ((TIM2->CNT)>>2));
 80016c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ce:	089a      	lsrs	r2, r3, #2
 80016d0:	1d3b      	adds	r3, r7, #4
 80016d2:	490b      	ldr	r1, [pc, #44]	; (8001700 <main+0x94>)
 80016d4:	4618      	mov	r0, r3
 80016d6:	f000 fab1 	bl	8001c3c <siprintf>
    		HAL_UART_Transmit(&huart1, MSG, sizeof(MSG), 100);
 80016da:	1d39      	adds	r1, r7, #4
 80016dc:	2364      	movs	r3, #100	; 0x64
 80016de:	2232      	movs	r2, #50	; 0x32
 80016e0:	4806      	ldr	r0, [pc, #24]	; (80016fc <main+0x90>)
 80016e2:	f7ff fe06 	bl	80012f2 <HAL_UART_Transmit>
    	}
    	HAL_Delay(100);
 80016e6:	2064      	movs	r0, #100	; 0x64
 80016e8:	f7fe fd92 	bl	8000210 <HAL_Delay>
    	if(HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_2))
 80016ec:	e7d5      	b.n	800169a <main+0x2e>
 80016ee:	bf00      	nop
 80016f0:	200000dc 	.word	0x200000dc
 80016f4:	40010800 	.word	0x40010800
 80016f8:	0800248c 	.word	0x0800248c
 80016fc:	2000009c 	.word	0x2000009c
 8001700:	080024bc 	.word	0x080024bc

08001704 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b090      	sub	sp, #64	; 0x40
 8001708:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800170a:	f107 0318 	add.w	r3, r7, #24
 800170e:	2228      	movs	r2, #40	; 0x28
 8001710:	2100      	movs	r1, #0
 8001712:	4618      	mov	r0, r3
 8001714:	f000 fa8a 	bl	8001c2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001718:	1d3b      	adds	r3, r7, #4
 800171a:	2200      	movs	r2, #0
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	605a      	str	r2, [r3, #4]
 8001720:	609a      	str	r2, [r3, #8]
 8001722:	60da      	str	r2, [r3, #12]
 8001724:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001726:	2301      	movs	r3, #1
 8001728:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800172a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800172e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001730:	2300      	movs	r3, #0
 8001732:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001734:	2301      	movs	r3, #1
 8001736:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001738:	2302      	movs	r3, #2
 800173a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800173c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001740:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001742:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001746:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001748:	f107 0318 	add.w	r3, r7, #24
 800174c:	4618      	mov	r0, r3
 800174e:	f7fe ffd7 	bl	8000700 <HAL_RCC_OscConfig>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001758:	f000 f8ce 	bl	80018f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800175c:	230f      	movs	r3, #15
 800175e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001760:	2302      	movs	r3, #2
 8001762:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001764:	2300      	movs	r3, #0
 8001766:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001768:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800176c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800176e:	2300      	movs	r3, #0
 8001770:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001772:	1d3b      	adds	r3, r7, #4
 8001774:	2102      	movs	r1, #2
 8001776:	4618      	mov	r0, r3
 8001778:	f7ff fa42 	bl	8000c00 <HAL_RCC_ClockConfig>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001782:	f000 f8b9 	bl	80018f8 <Error_Handler>
  }
}
 8001786:	bf00      	nop
 8001788:	3740      	adds	r7, #64	; 0x40
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
	...

08001790 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b08c      	sub	sp, #48	; 0x30
 8001794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001796:	f107 030c 	add.w	r3, r7, #12
 800179a:	2224      	movs	r2, #36	; 0x24
 800179c:	2100      	movs	r1, #0
 800179e:	4618      	mov	r0, r3
 80017a0:	f000 fa44 	bl	8001c2c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017a4:	1d3b      	adds	r3, r7, #4
 80017a6:	2200      	movs	r2, #0
 80017a8:	601a      	str	r2, [r3, #0]
 80017aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80017ac:	4b21      	ldr	r3, [pc, #132]	; (8001834 <MX_TIM2_Init+0xa4>)
 80017ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017b2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80017b4:	4b1f      	ldr	r3, [pc, #124]	; (8001834 <MX_TIM2_Init+0xa4>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ba:	4b1e      	ldr	r3, [pc, #120]	; (8001834 <MX_TIM2_Init+0xa4>)
 80017bc:	2200      	movs	r2, #0
 80017be:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80017c0:	4b1c      	ldr	r3, [pc, #112]	; (8001834 <MX_TIM2_Init+0xa4>)
 80017c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017c6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017c8:	4b1a      	ldr	r3, [pc, #104]	; (8001834 <MX_TIM2_Init+0xa4>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80017ce:	4b19      	ldr	r3, [pc, #100]	; (8001834 <MX_TIM2_Init+0xa4>)
 80017d0:	2280      	movs	r2, #128	; 0x80
 80017d2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80017d4:	2303      	movs	r3, #3
 80017d6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80017d8:	2300      	movs	r3, #0
 80017da:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80017dc:	2301      	movs	r3, #1
 80017de:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80017e0:	2300      	movs	r3, #0
 80017e2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80017e4:	230a      	movs	r3, #10
 80017e6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80017e8:	2300      	movs	r3, #0
 80017ea:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80017ec:	2301      	movs	r3, #1
 80017ee:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80017f0:	2300      	movs	r3, #0
 80017f2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 80017f4:	230a      	movs	r3, #10
 80017f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80017f8:	f107 030c 	add.w	r3, r7, #12
 80017fc:	4619      	mov	r1, r3
 80017fe:	480d      	ldr	r0, [pc, #52]	; (8001834 <MX_TIM2_Init+0xa4>)
 8001800:	f7ff fb9a 	bl	8000f38 <HAL_TIM_Encoder_Init>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800180a:	f000 f875 	bl	80018f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800180e:	2300      	movs	r3, #0
 8001810:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001812:	2300      	movs	r3, #0
 8001814:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001816:	1d3b      	adds	r3, r7, #4
 8001818:	4619      	mov	r1, r3
 800181a:	4806      	ldr	r0, [pc, #24]	; (8001834 <MX_TIM2_Init+0xa4>)
 800181c:	f7ff fcd8 	bl	80011d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001826:	f000 f867 	bl	80018f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800182a:	bf00      	nop
 800182c:	3730      	adds	r7, #48	; 0x30
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	200000dc 	.word	0x200000dc

08001838 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800183c:	4b11      	ldr	r3, [pc, #68]	; (8001884 <MX_USART1_UART_Init+0x4c>)
 800183e:	4a12      	ldr	r2, [pc, #72]	; (8001888 <MX_USART1_UART_Init+0x50>)
 8001840:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001842:	4b10      	ldr	r3, [pc, #64]	; (8001884 <MX_USART1_UART_Init+0x4c>)
 8001844:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001848:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800184a:	4b0e      	ldr	r3, [pc, #56]	; (8001884 <MX_USART1_UART_Init+0x4c>)
 800184c:	2200      	movs	r2, #0
 800184e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001850:	4b0c      	ldr	r3, [pc, #48]	; (8001884 <MX_USART1_UART_Init+0x4c>)
 8001852:	2200      	movs	r2, #0
 8001854:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001856:	4b0b      	ldr	r3, [pc, #44]	; (8001884 <MX_USART1_UART_Init+0x4c>)
 8001858:	2200      	movs	r2, #0
 800185a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800185c:	4b09      	ldr	r3, [pc, #36]	; (8001884 <MX_USART1_UART_Init+0x4c>)
 800185e:	220c      	movs	r2, #12
 8001860:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001862:	4b08      	ldr	r3, [pc, #32]	; (8001884 <MX_USART1_UART_Init+0x4c>)
 8001864:	2200      	movs	r2, #0
 8001866:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001868:	4b06      	ldr	r3, [pc, #24]	; (8001884 <MX_USART1_UART_Init+0x4c>)
 800186a:	2200      	movs	r2, #0
 800186c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800186e:	4805      	ldr	r0, [pc, #20]	; (8001884 <MX_USART1_UART_Init+0x4c>)
 8001870:	f7ff fcf2 	bl	8001258 <HAL_UART_Init>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800187a:	f000 f83d 	bl	80018f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800187e:	bf00      	nop
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	2000009c 	.word	0x2000009c
 8001888:	40013800 	.word	0x40013800

0800188c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b086      	sub	sp, #24
 8001890:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001892:	f107 0308 	add.w	r3, r7, #8
 8001896:	2200      	movs	r2, #0
 8001898:	601a      	str	r2, [r3, #0]
 800189a:	605a      	str	r2, [r3, #4]
 800189c:	609a      	str	r2, [r3, #8]
 800189e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018a0:	4b13      	ldr	r3, [pc, #76]	; (80018f0 <MX_GPIO_Init+0x64>)
 80018a2:	699b      	ldr	r3, [r3, #24]
 80018a4:	4a12      	ldr	r2, [pc, #72]	; (80018f0 <MX_GPIO_Init+0x64>)
 80018a6:	f043 0320 	orr.w	r3, r3, #32
 80018aa:	6193      	str	r3, [r2, #24]
 80018ac:	4b10      	ldr	r3, [pc, #64]	; (80018f0 <MX_GPIO_Init+0x64>)
 80018ae:	699b      	ldr	r3, [r3, #24]
 80018b0:	f003 0320 	and.w	r3, r3, #32
 80018b4:	607b      	str	r3, [r7, #4]
 80018b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b8:	4b0d      	ldr	r3, [pc, #52]	; (80018f0 <MX_GPIO_Init+0x64>)
 80018ba:	699b      	ldr	r3, [r3, #24]
 80018bc:	4a0c      	ldr	r2, [pc, #48]	; (80018f0 <MX_GPIO_Init+0x64>)
 80018be:	f043 0304 	orr.w	r3, r3, #4
 80018c2:	6193      	str	r3, [r2, #24]
 80018c4:	4b0a      	ldr	r3, [pc, #40]	; (80018f0 <MX_GPIO_Init+0x64>)
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	f003 0304 	and.w	r3, r3, #4
 80018cc:	603b      	str	r3, [r7, #0]
 80018ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80018d0:	2304      	movs	r3, #4
 80018d2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018d4:	2300      	movs	r3, #0
 80018d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d8:	2300      	movs	r3, #0
 80018da:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018dc:	f107 0308 	add.w	r3, r7, #8
 80018e0:	4619      	mov	r1, r3
 80018e2:	4804      	ldr	r0, [pc, #16]	; (80018f4 <MX_GPIO_Init+0x68>)
 80018e4:	f7fe fd9a 	bl	800041c <HAL_GPIO_Init>

}
 80018e8:	bf00      	nop
 80018ea:	3718      	adds	r7, #24
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	40021000 	.word	0x40021000
 80018f4:	40010800 	.word	0x40010800

080018f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80018fc:	bf00      	nop
 80018fe:	46bd      	mov	sp, r7
 8001900:	bc80      	pop	{r7}
 8001902:	4770      	bx	lr

08001904 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001904:	b480      	push	{r7}
 8001906:	b085      	sub	sp, #20
 8001908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800190a:	4b15      	ldr	r3, [pc, #84]	; (8001960 <HAL_MspInit+0x5c>)
 800190c:	699b      	ldr	r3, [r3, #24]
 800190e:	4a14      	ldr	r2, [pc, #80]	; (8001960 <HAL_MspInit+0x5c>)
 8001910:	f043 0301 	orr.w	r3, r3, #1
 8001914:	6193      	str	r3, [r2, #24]
 8001916:	4b12      	ldr	r3, [pc, #72]	; (8001960 <HAL_MspInit+0x5c>)
 8001918:	699b      	ldr	r3, [r3, #24]
 800191a:	f003 0301 	and.w	r3, r3, #1
 800191e:	60bb      	str	r3, [r7, #8]
 8001920:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001922:	4b0f      	ldr	r3, [pc, #60]	; (8001960 <HAL_MspInit+0x5c>)
 8001924:	69db      	ldr	r3, [r3, #28]
 8001926:	4a0e      	ldr	r2, [pc, #56]	; (8001960 <HAL_MspInit+0x5c>)
 8001928:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800192c:	61d3      	str	r3, [r2, #28]
 800192e:	4b0c      	ldr	r3, [pc, #48]	; (8001960 <HAL_MspInit+0x5c>)
 8001930:	69db      	ldr	r3, [r3, #28]
 8001932:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001936:	607b      	str	r3, [r7, #4]
 8001938:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800193a:	4b0a      	ldr	r3, [pc, #40]	; (8001964 <HAL_MspInit+0x60>)
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	60fb      	str	r3, [r7, #12]
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800194e:	60fb      	str	r3, [r7, #12]
 8001950:	4a04      	ldr	r2, [pc, #16]	; (8001964 <HAL_MspInit+0x60>)
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001956:	bf00      	nop
 8001958:	3714      	adds	r7, #20
 800195a:	46bd      	mov	sp, r7
 800195c:	bc80      	pop	{r7}
 800195e:	4770      	bx	lr
 8001960:	40021000 	.word	0x40021000
 8001964:	40010000 	.word	0x40010000

08001968 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b088      	sub	sp, #32
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001970:	f107 0310 	add.w	r3, r7, #16
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
 800197c:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001986:	d123      	bne.n	80019d0 <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001988:	4b13      	ldr	r3, [pc, #76]	; (80019d8 <HAL_TIM_Encoder_MspInit+0x70>)
 800198a:	69db      	ldr	r3, [r3, #28]
 800198c:	4a12      	ldr	r2, [pc, #72]	; (80019d8 <HAL_TIM_Encoder_MspInit+0x70>)
 800198e:	f043 0301 	orr.w	r3, r3, #1
 8001992:	61d3      	str	r3, [r2, #28]
 8001994:	4b10      	ldr	r3, [pc, #64]	; (80019d8 <HAL_TIM_Encoder_MspInit+0x70>)
 8001996:	69db      	ldr	r3, [r3, #28]
 8001998:	f003 0301 	and.w	r3, r3, #1
 800199c:	60fb      	str	r3, [r7, #12]
 800199e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a0:	4b0d      	ldr	r3, [pc, #52]	; (80019d8 <HAL_TIM_Encoder_MspInit+0x70>)
 80019a2:	699b      	ldr	r3, [r3, #24]
 80019a4:	4a0c      	ldr	r2, [pc, #48]	; (80019d8 <HAL_TIM_Encoder_MspInit+0x70>)
 80019a6:	f043 0304 	orr.w	r3, r3, #4
 80019aa:	6193      	str	r3, [r2, #24]
 80019ac:	4b0a      	ldr	r3, [pc, #40]	; (80019d8 <HAL_TIM_Encoder_MspInit+0x70>)
 80019ae:	699b      	ldr	r3, [r3, #24]
 80019b0:	f003 0304 	and.w	r3, r3, #4
 80019b4:	60bb      	str	r3, [r7, #8]
 80019b6:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80019b8:	2303      	movs	r3, #3
 80019ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019bc:	2300      	movs	r3, #0
 80019be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c4:	f107 0310 	add.w	r3, r7, #16
 80019c8:	4619      	mov	r1, r3
 80019ca:	4804      	ldr	r0, [pc, #16]	; (80019dc <HAL_TIM_Encoder_MspInit+0x74>)
 80019cc:	f7fe fd26 	bl	800041c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80019d0:	bf00      	nop
 80019d2:	3720      	adds	r7, #32
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	40021000 	.word	0x40021000
 80019dc:	40010800 	.word	0x40010800

080019e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b088      	sub	sp, #32
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e8:	f107 0310 	add.w	r3, r7, #16
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	609a      	str	r2, [r3, #8]
 80019f4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a1c      	ldr	r2, [pc, #112]	; (8001a6c <HAL_UART_MspInit+0x8c>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d131      	bne.n	8001a64 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a00:	4b1b      	ldr	r3, [pc, #108]	; (8001a70 <HAL_UART_MspInit+0x90>)
 8001a02:	699b      	ldr	r3, [r3, #24]
 8001a04:	4a1a      	ldr	r2, [pc, #104]	; (8001a70 <HAL_UART_MspInit+0x90>)
 8001a06:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a0a:	6193      	str	r3, [r2, #24]
 8001a0c:	4b18      	ldr	r3, [pc, #96]	; (8001a70 <HAL_UART_MspInit+0x90>)
 8001a0e:	699b      	ldr	r3, [r3, #24]
 8001a10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a14:	60fb      	str	r3, [r7, #12]
 8001a16:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a18:	4b15      	ldr	r3, [pc, #84]	; (8001a70 <HAL_UART_MspInit+0x90>)
 8001a1a:	699b      	ldr	r3, [r3, #24]
 8001a1c:	4a14      	ldr	r2, [pc, #80]	; (8001a70 <HAL_UART_MspInit+0x90>)
 8001a1e:	f043 0304 	orr.w	r3, r3, #4
 8001a22:	6193      	str	r3, [r2, #24]
 8001a24:	4b12      	ldr	r3, [pc, #72]	; (8001a70 <HAL_UART_MspInit+0x90>)
 8001a26:	699b      	ldr	r3, [r3, #24]
 8001a28:	f003 0304 	and.w	r3, r3, #4
 8001a2c:	60bb      	str	r3, [r7, #8]
 8001a2e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001a30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a34:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a36:	2302      	movs	r3, #2
 8001a38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a3e:	f107 0310 	add.w	r3, r7, #16
 8001a42:	4619      	mov	r1, r3
 8001a44:	480b      	ldr	r0, [pc, #44]	; (8001a74 <HAL_UART_MspInit+0x94>)
 8001a46:	f7fe fce9 	bl	800041c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a4e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a50:	2300      	movs	r3, #0
 8001a52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a54:	2300      	movs	r3, #0
 8001a56:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a58:	f107 0310 	add.w	r3, r7, #16
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	4805      	ldr	r0, [pc, #20]	; (8001a74 <HAL_UART_MspInit+0x94>)
 8001a60:	f7fe fcdc 	bl	800041c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001a64:	bf00      	nop
 8001a66:	3720      	adds	r7, #32
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	40013800 	.word	0x40013800
 8001a70:	40021000 	.word	0x40021000
 8001a74:	40010800 	.word	0x40010800

08001a78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001a7c:	bf00      	nop
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bc80      	pop	{r7}
 8001a82:	4770      	bx	lr

08001a84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a88:	e7fe      	b.n	8001a88 <HardFault_Handler+0x4>

08001a8a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a8e:	e7fe      	b.n	8001a8e <MemManage_Handler+0x4>

08001a90 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a94:	e7fe      	b.n	8001a94 <BusFault_Handler+0x4>

08001a96 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a96:	b480      	push	{r7}
 8001a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a9a:	e7fe      	b.n	8001a9a <UsageFault_Handler+0x4>

08001a9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aa0:	bf00      	nop
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bc80      	pop	{r7}
 8001aa6:	4770      	bx	lr

08001aa8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001aac:	bf00      	nop
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bc80      	pop	{r7}
 8001ab2:	4770      	bx	lr

08001ab4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ab8:	bf00      	nop
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bc80      	pop	{r7}
 8001abe:	4770      	bx	lr

08001ac0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ac4:	f7fe fb88 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ac8:	bf00      	nop
 8001aca:	bd80      	pop	{r7, pc}

08001acc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001ad4:	4b11      	ldr	r3, [pc, #68]	; (8001b1c <_sbrk+0x50>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d102      	bne.n	8001ae2 <_sbrk+0x16>
		heap_end = &end;
 8001adc:	4b0f      	ldr	r3, [pc, #60]	; (8001b1c <_sbrk+0x50>)
 8001ade:	4a10      	ldr	r2, [pc, #64]	; (8001b20 <_sbrk+0x54>)
 8001ae0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001ae2:	4b0e      	ldr	r3, [pc, #56]	; (8001b1c <_sbrk+0x50>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001ae8:	4b0c      	ldr	r3, [pc, #48]	; (8001b1c <_sbrk+0x50>)
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	4413      	add	r3, r2
 8001af0:	466a      	mov	r2, sp
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d907      	bls.n	8001b06 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001af6:	f000 f86f 	bl	8001bd8 <__errno>
 8001afa:	4602      	mov	r2, r0
 8001afc:	230c      	movs	r3, #12
 8001afe:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001b00:	f04f 33ff 	mov.w	r3, #4294967295
 8001b04:	e006      	b.n	8001b14 <_sbrk+0x48>
	}

	heap_end += incr;
 8001b06:	4b05      	ldr	r3, [pc, #20]	; (8001b1c <_sbrk+0x50>)
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4413      	add	r3, r2
 8001b0e:	4a03      	ldr	r2, [pc, #12]	; (8001b1c <_sbrk+0x50>)
 8001b10:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001b12:	68fb      	ldr	r3, [r7, #12]
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3710      	adds	r7, #16
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	2000008c 	.word	0x2000008c
 8001b20:	20000120 	.word	0x20000120

08001b24 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001b28:	4b15      	ldr	r3, [pc, #84]	; (8001b80 <SystemInit+0x5c>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a14      	ldr	r2, [pc, #80]	; (8001b80 <SystemInit+0x5c>)
 8001b2e:	f043 0301 	orr.w	r3, r3, #1
 8001b32:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001b34:	4b12      	ldr	r3, [pc, #72]	; (8001b80 <SystemInit+0x5c>)
 8001b36:	685a      	ldr	r2, [r3, #4]
 8001b38:	4911      	ldr	r1, [pc, #68]	; (8001b80 <SystemInit+0x5c>)
 8001b3a:	4b12      	ldr	r3, [pc, #72]	; (8001b84 <SystemInit+0x60>)
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001b40:	4b0f      	ldr	r3, [pc, #60]	; (8001b80 <SystemInit+0x5c>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a0e      	ldr	r2, [pc, #56]	; (8001b80 <SystemInit+0x5c>)
 8001b46:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001b4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b4e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001b50:	4b0b      	ldr	r3, [pc, #44]	; (8001b80 <SystemInit+0x5c>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a0a      	ldr	r2, [pc, #40]	; (8001b80 <SystemInit+0x5c>)
 8001b56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b5a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001b5c:	4b08      	ldr	r3, [pc, #32]	; (8001b80 <SystemInit+0x5c>)
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	4a07      	ldr	r2, [pc, #28]	; (8001b80 <SystemInit+0x5c>)
 8001b62:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001b66:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001b68:	4b05      	ldr	r3, [pc, #20]	; (8001b80 <SystemInit+0x5c>)
 8001b6a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001b6e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001b70:	4b05      	ldr	r3, [pc, #20]	; (8001b88 <SystemInit+0x64>)
 8001b72:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b76:	609a      	str	r2, [r3, #8]
#endif 
}
 8001b78:	bf00      	nop
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bc80      	pop	{r7}
 8001b7e:	4770      	bx	lr
 8001b80:	40021000 	.word	0x40021000
 8001b84:	f8ff0000 	.word	0xf8ff0000
 8001b88:	e000ed00 	.word	0xe000ed00

08001b8c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001b8c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001b8e:	e003      	b.n	8001b98 <LoopCopyDataInit>

08001b90 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001b90:	4b0b      	ldr	r3, [pc, #44]	; (8001bc0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001b92:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001b94:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001b96:	3104      	adds	r1, #4

08001b98 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001b98:	480a      	ldr	r0, [pc, #40]	; (8001bc4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001b9a:	4b0b      	ldr	r3, [pc, #44]	; (8001bc8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001b9c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001b9e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001ba0:	d3f6      	bcc.n	8001b90 <CopyDataInit>
  ldr r2, =_sbss
 8001ba2:	4a0a      	ldr	r2, [pc, #40]	; (8001bcc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001ba4:	e002      	b.n	8001bac <LoopFillZerobss>

08001ba6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001ba6:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001ba8:	f842 3b04 	str.w	r3, [r2], #4

08001bac <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001bac:	4b08      	ldr	r3, [pc, #32]	; (8001bd0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001bae:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001bb0:	d3f9      	bcc.n	8001ba6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001bb2:	f7ff ffb7 	bl	8001b24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001bb6:	f000 f815 	bl	8001be4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bba:	f7ff fd57 	bl	800166c <main>
  bx lr
 8001bbe:	4770      	bx	lr
  ldr r3, =_sidata
 8001bc0:	08002540 	.word	0x08002540
  ldr r0, =_sdata
 8001bc4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001bc8:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8001bcc:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8001bd0:	20000120 	.word	0x20000120

08001bd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bd4:	e7fe      	b.n	8001bd4 <ADC1_2_IRQHandler>
	...

08001bd8 <__errno>:
 8001bd8:	4b01      	ldr	r3, [pc, #4]	; (8001be0 <__errno+0x8>)
 8001bda:	6818      	ldr	r0, [r3, #0]
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	2000000c 	.word	0x2000000c

08001be4 <__libc_init_array>:
 8001be4:	b570      	push	{r4, r5, r6, lr}
 8001be6:	2500      	movs	r5, #0
 8001be8:	4e0c      	ldr	r6, [pc, #48]	; (8001c1c <__libc_init_array+0x38>)
 8001bea:	4c0d      	ldr	r4, [pc, #52]	; (8001c20 <__libc_init_array+0x3c>)
 8001bec:	1ba4      	subs	r4, r4, r6
 8001bee:	10a4      	asrs	r4, r4, #2
 8001bf0:	42a5      	cmp	r5, r4
 8001bf2:	d109      	bne.n	8001c08 <__libc_init_array+0x24>
 8001bf4:	f000 fc34 	bl	8002460 <_init>
 8001bf8:	2500      	movs	r5, #0
 8001bfa:	4e0a      	ldr	r6, [pc, #40]	; (8001c24 <__libc_init_array+0x40>)
 8001bfc:	4c0a      	ldr	r4, [pc, #40]	; (8001c28 <__libc_init_array+0x44>)
 8001bfe:	1ba4      	subs	r4, r4, r6
 8001c00:	10a4      	asrs	r4, r4, #2
 8001c02:	42a5      	cmp	r5, r4
 8001c04:	d105      	bne.n	8001c12 <__libc_init_array+0x2e>
 8001c06:	bd70      	pop	{r4, r5, r6, pc}
 8001c08:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001c0c:	4798      	blx	r3
 8001c0e:	3501      	adds	r5, #1
 8001c10:	e7ee      	b.n	8001bf0 <__libc_init_array+0xc>
 8001c12:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001c16:	4798      	blx	r3
 8001c18:	3501      	adds	r5, #1
 8001c1a:	e7f2      	b.n	8001c02 <__libc_init_array+0x1e>
 8001c1c:	08002538 	.word	0x08002538
 8001c20:	08002538 	.word	0x08002538
 8001c24:	08002538 	.word	0x08002538
 8001c28:	0800253c 	.word	0x0800253c

08001c2c <memset>:
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	4402      	add	r2, r0
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d100      	bne.n	8001c36 <memset+0xa>
 8001c34:	4770      	bx	lr
 8001c36:	f803 1b01 	strb.w	r1, [r3], #1
 8001c3a:	e7f9      	b.n	8001c30 <memset+0x4>

08001c3c <siprintf>:
 8001c3c:	b40e      	push	{r1, r2, r3}
 8001c3e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001c42:	b500      	push	{lr}
 8001c44:	b09c      	sub	sp, #112	; 0x70
 8001c46:	ab1d      	add	r3, sp, #116	; 0x74
 8001c48:	9002      	str	r0, [sp, #8]
 8001c4a:	9006      	str	r0, [sp, #24]
 8001c4c:	9107      	str	r1, [sp, #28]
 8001c4e:	9104      	str	r1, [sp, #16]
 8001c50:	4808      	ldr	r0, [pc, #32]	; (8001c74 <siprintf+0x38>)
 8001c52:	4909      	ldr	r1, [pc, #36]	; (8001c78 <siprintf+0x3c>)
 8001c54:	f853 2b04 	ldr.w	r2, [r3], #4
 8001c58:	9105      	str	r1, [sp, #20]
 8001c5a:	6800      	ldr	r0, [r0, #0]
 8001c5c:	a902      	add	r1, sp, #8
 8001c5e:	9301      	str	r3, [sp, #4]
 8001c60:	f000 f866 	bl	8001d30 <_svfiprintf_r>
 8001c64:	2200      	movs	r2, #0
 8001c66:	9b02      	ldr	r3, [sp, #8]
 8001c68:	701a      	strb	r2, [r3, #0]
 8001c6a:	b01c      	add	sp, #112	; 0x70
 8001c6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8001c70:	b003      	add	sp, #12
 8001c72:	4770      	bx	lr
 8001c74:	2000000c 	.word	0x2000000c
 8001c78:	ffff0208 	.word	0xffff0208

08001c7c <__ssputs_r>:
 8001c7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001c80:	688e      	ldr	r6, [r1, #8]
 8001c82:	4682      	mov	sl, r0
 8001c84:	429e      	cmp	r6, r3
 8001c86:	460c      	mov	r4, r1
 8001c88:	4690      	mov	r8, r2
 8001c8a:	4699      	mov	r9, r3
 8001c8c:	d837      	bhi.n	8001cfe <__ssputs_r+0x82>
 8001c8e:	898a      	ldrh	r2, [r1, #12]
 8001c90:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001c94:	d031      	beq.n	8001cfa <__ssputs_r+0x7e>
 8001c96:	2302      	movs	r3, #2
 8001c98:	6825      	ldr	r5, [r4, #0]
 8001c9a:	6909      	ldr	r1, [r1, #16]
 8001c9c:	1a6f      	subs	r7, r5, r1
 8001c9e:	6965      	ldr	r5, [r4, #20]
 8001ca0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001ca4:	fb95 f5f3 	sdiv	r5, r5, r3
 8001ca8:	f109 0301 	add.w	r3, r9, #1
 8001cac:	443b      	add	r3, r7
 8001cae:	429d      	cmp	r5, r3
 8001cb0:	bf38      	it	cc
 8001cb2:	461d      	movcc	r5, r3
 8001cb4:	0553      	lsls	r3, r2, #21
 8001cb6:	d530      	bpl.n	8001d1a <__ssputs_r+0x9e>
 8001cb8:	4629      	mov	r1, r5
 8001cba:	f000 fb37 	bl	800232c <_malloc_r>
 8001cbe:	4606      	mov	r6, r0
 8001cc0:	b950      	cbnz	r0, 8001cd8 <__ssputs_r+0x5c>
 8001cc2:	230c      	movs	r3, #12
 8001cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8001cc8:	f8ca 3000 	str.w	r3, [sl]
 8001ccc:	89a3      	ldrh	r3, [r4, #12]
 8001cce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001cd2:	81a3      	strh	r3, [r4, #12]
 8001cd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001cd8:	463a      	mov	r2, r7
 8001cda:	6921      	ldr	r1, [r4, #16]
 8001cdc:	f000 fab6 	bl	800224c <memcpy>
 8001ce0:	89a3      	ldrh	r3, [r4, #12]
 8001ce2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001ce6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cea:	81a3      	strh	r3, [r4, #12]
 8001cec:	6126      	str	r6, [r4, #16]
 8001cee:	443e      	add	r6, r7
 8001cf0:	6026      	str	r6, [r4, #0]
 8001cf2:	464e      	mov	r6, r9
 8001cf4:	6165      	str	r5, [r4, #20]
 8001cf6:	1bed      	subs	r5, r5, r7
 8001cf8:	60a5      	str	r5, [r4, #8]
 8001cfa:	454e      	cmp	r6, r9
 8001cfc:	d900      	bls.n	8001d00 <__ssputs_r+0x84>
 8001cfe:	464e      	mov	r6, r9
 8001d00:	4632      	mov	r2, r6
 8001d02:	4641      	mov	r1, r8
 8001d04:	6820      	ldr	r0, [r4, #0]
 8001d06:	f000 faac 	bl	8002262 <memmove>
 8001d0a:	68a3      	ldr	r3, [r4, #8]
 8001d0c:	2000      	movs	r0, #0
 8001d0e:	1b9b      	subs	r3, r3, r6
 8001d10:	60a3      	str	r3, [r4, #8]
 8001d12:	6823      	ldr	r3, [r4, #0]
 8001d14:	441e      	add	r6, r3
 8001d16:	6026      	str	r6, [r4, #0]
 8001d18:	e7dc      	b.n	8001cd4 <__ssputs_r+0x58>
 8001d1a:	462a      	mov	r2, r5
 8001d1c:	f000 fb60 	bl	80023e0 <_realloc_r>
 8001d20:	4606      	mov	r6, r0
 8001d22:	2800      	cmp	r0, #0
 8001d24:	d1e2      	bne.n	8001cec <__ssputs_r+0x70>
 8001d26:	6921      	ldr	r1, [r4, #16]
 8001d28:	4650      	mov	r0, sl
 8001d2a:	f000 fab3 	bl	8002294 <_free_r>
 8001d2e:	e7c8      	b.n	8001cc2 <__ssputs_r+0x46>

08001d30 <_svfiprintf_r>:
 8001d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d34:	461d      	mov	r5, r3
 8001d36:	898b      	ldrh	r3, [r1, #12]
 8001d38:	b09d      	sub	sp, #116	; 0x74
 8001d3a:	061f      	lsls	r7, r3, #24
 8001d3c:	4680      	mov	r8, r0
 8001d3e:	460c      	mov	r4, r1
 8001d40:	4616      	mov	r6, r2
 8001d42:	d50f      	bpl.n	8001d64 <_svfiprintf_r+0x34>
 8001d44:	690b      	ldr	r3, [r1, #16]
 8001d46:	b96b      	cbnz	r3, 8001d64 <_svfiprintf_r+0x34>
 8001d48:	2140      	movs	r1, #64	; 0x40
 8001d4a:	f000 faef 	bl	800232c <_malloc_r>
 8001d4e:	6020      	str	r0, [r4, #0]
 8001d50:	6120      	str	r0, [r4, #16]
 8001d52:	b928      	cbnz	r0, 8001d60 <_svfiprintf_r+0x30>
 8001d54:	230c      	movs	r3, #12
 8001d56:	f8c8 3000 	str.w	r3, [r8]
 8001d5a:	f04f 30ff 	mov.w	r0, #4294967295
 8001d5e:	e0c8      	b.n	8001ef2 <_svfiprintf_r+0x1c2>
 8001d60:	2340      	movs	r3, #64	; 0x40
 8001d62:	6163      	str	r3, [r4, #20]
 8001d64:	2300      	movs	r3, #0
 8001d66:	9309      	str	r3, [sp, #36]	; 0x24
 8001d68:	2320      	movs	r3, #32
 8001d6a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001d6e:	2330      	movs	r3, #48	; 0x30
 8001d70:	f04f 0b01 	mov.w	fp, #1
 8001d74:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001d78:	9503      	str	r5, [sp, #12]
 8001d7a:	4637      	mov	r7, r6
 8001d7c:	463d      	mov	r5, r7
 8001d7e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001d82:	b10b      	cbz	r3, 8001d88 <_svfiprintf_r+0x58>
 8001d84:	2b25      	cmp	r3, #37	; 0x25
 8001d86:	d13e      	bne.n	8001e06 <_svfiprintf_r+0xd6>
 8001d88:	ebb7 0a06 	subs.w	sl, r7, r6
 8001d8c:	d00b      	beq.n	8001da6 <_svfiprintf_r+0x76>
 8001d8e:	4653      	mov	r3, sl
 8001d90:	4632      	mov	r2, r6
 8001d92:	4621      	mov	r1, r4
 8001d94:	4640      	mov	r0, r8
 8001d96:	f7ff ff71 	bl	8001c7c <__ssputs_r>
 8001d9a:	3001      	adds	r0, #1
 8001d9c:	f000 80a4 	beq.w	8001ee8 <_svfiprintf_r+0x1b8>
 8001da0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001da2:	4453      	add	r3, sl
 8001da4:	9309      	str	r3, [sp, #36]	; 0x24
 8001da6:	783b      	ldrb	r3, [r7, #0]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	f000 809d 	beq.w	8001ee8 <_svfiprintf_r+0x1b8>
 8001dae:	2300      	movs	r3, #0
 8001db0:	f04f 32ff 	mov.w	r2, #4294967295
 8001db4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001db8:	9304      	str	r3, [sp, #16]
 8001dba:	9307      	str	r3, [sp, #28]
 8001dbc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001dc0:	931a      	str	r3, [sp, #104]	; 0x68
 8001dc2:	462f      	mov	r7, r5
 8001dc4:	2205      	movs	r2, #5
 8001dc6:	f817 1b01 	ldrb.w	r1, [r7], #1
 8001dca:	4850      	ldr	r0, [pc, #320]	; (8001f0c <_svfiprintf_r+0x1dc>)
 8001dcc:	f000 fa30 	bl	8002230 <memchr>
 8001dd0:	9b04      	ldr	r3, [sp, #16]
 8001dd2:	b9d0      	cbnz	r0, 8001e0a <_svfiprintf_r+0xda>
 8001dd4:	06d9      	lsls	r1, r3, #27
 8001dd6:	bf44      	itt	mi
 8001dd8:	2220      	movmi	r2, #32
 8001dda:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001dde:	071a      	lsls	r2, r3, #28
 8001de0:	bf44      	itt	mi
 8001de2:	222b      	movmi	r2, #43	; 0x2b
 8001de4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001de8:	782a      	ldrb	r2, [r5, #0]
 8001dea:	2a2a      	cmp	r2, #42	; 0x2a
 8001dec:	d015      	beq.n	8001e1a <_svfiprintf_r+0xea>
 8001dee:	462f      	mov	r7, r5
 8001df0:	2000      	movs	r0, #0
 8001df2:	250a      	movs	r5, #10
 8001df4:	9a07      	ldr	r2, [sp, #28]
 8001df6:	4639      	mov	r1, r7
 8001df8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001dfc:	3b30      	subs	r3, #48	; 0x30
 8001dfe:	2b09      	cmp	r3, #9
 8001e00:	d94d      	bls.n	8001e9e <_svfiprintf_r+0x16e>
 8001e02:	b1b8      	cbz	r0, 8001e34 <_svfiprintf_r+0x104>
 8001e04:	e00f      	b.n	8001e26 <_svfiprintf_r+0xf6>
 8001e06:	462f      	mov	r7, r5
 8001e08:	e7b8      	b.n	8001d7c <_svfiprintf_r+0x4c>
 8001e0a:	4a40      	ldr	r2, [pc, #256]	; (8001f0c <_svfiprintf_r+0x1dc>)
 8001e0c:	463d      	mov	r5, r7
 8001e0e:	1a80      	subs	r0, r0, r2
 8001e10:	fa0b f000 	lsl.w	r0, fp, r0
 8001e14:	4318      	orrs	r0, r3
 8001e16:	9004      	str	r0, [sp, #16]
 8001e18:	e7d3      	b.n	8001dc2 <_svfiprintf_r+0x92>
 8001e1a:	9a03      	ldr	r2, [sp, #12]
 8001e1c:	1d11      	adds	r1, r2, #4
 8001e1e:	6812      	ldr	r2, [r2, #0]
 8001e20:	9103      	str	r1, [sp, #12]
 8001e22:	2a00      	cmp	r2, #0
 8001e24:	db01      	blt.n	8001e2a <_svfiprintf_r+0xfa>
 8001e26:	9207      	str	r2, [sp, #28]
 8001e28:	e004      	b.n	8001e34 <_svfiprintf_r+0x104>
 8001e2a:	4252      	negs	r2, r2
 8001e2c:	f043 0302 	orr.w	r3, r3, #2
 8001e30:	9207      	str	r2, [sp, #28]
 8001e32:	9304      	str	r3, [sp, #16]
 8001e34:	783b      	ldrb	r3, [r7, #0]
 8001e36:	2b2e      	cmp	r3, #46	; 0x2e
 8001e38:	d10c      	bne.n	8001e54 <_svfiprintf_r+0x124>
 8001e3a:	787b      	ldrb	r3, [r7, #1]
 8001e3c:	2b2a      	cmp	r3, #42	; 0x2a
 8001e3e:	d133      	bne.n	8001ea8 <_svfiprintf_r+0x178>
 8001e40:	9b03      	ldr	r3, [sp, #12]
 8001e42:	3702      	adds	r7, #2
 8001e44:	1d1a      	adds	r2, r3, #4
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	9203      	str	r2, [sp, #12]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	bfb8      	it	lt
 8001e4e:	f04f 33ff 	movlt.w	r3, #4294967295
 8001e52:	9305      	str	r3, [sp, #20]
 8001e54:	4d2e      	ldr	r5, [pc, #184]	; (8001f10 <_svfiprintf_r+0x1e0>)
 8001e56:	2203      	movs	r2, #3
 8001e58:	7839      	ldrb	r1, [r7, #0]
 8001e5a:	4628      	mov	r0, r5
 8001e5c:	f000 f9e8 	bl	8002230 <memchr>
 8001e60:	b138      	cbz	r0, 8001e72 <_svfiprintf_r+0x142>
 8001e62:	2340      	movs	r3, #64	; 0x40
 8001e64:	1b40      	subs	r0, r0, r5
 8001e66:	fa03 f000 	lsl.w	r0, r3, r0
 8001e6a:	9b04      	ldr	r3, [sp, #16]
 8001e6c:	3701      	adds	r7, #1
 8001e6e:	4303      	orrs	r3, r0
 8001e70:	9304      	str	r3, [sp, #16]
 8001e72:	7839      	ldrb	r1, [r7, #0]
 8001e74:	2206      	movs	r2, #6
 8001e76:	4827      	ldr	r0, [pc, #156]	; (8001f14 <_svfiprintf_r+0x1e4>)
 8001e78:	1c7e      	adds	r6, r7, #1
 8001e7a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001e7e:	f000 f9d7 	bl	8002230 <memchr>
 8001e82:	2800      	cmp	r0, #0
 8001e84:	d038      	beq.n	8001ef8 <_svfiprintf_r+0x1c8>
 8001e86:	4b24      	ldr	r3, [pc, #144]	; (8001f18 <_svfiprintf_r+0x1e8>)
 8001e88:	bb13      	cbnz	r3, 8001ed0 <_svfiprintf_r+0x1a0>
 8001e8a:	9b03      	ldr	r3, [sp, #12]
 8001e8c:	3307      	adds	r3, #7
 8001e8e:	f023 0307 	bic.w	r3, r3, #7
 8001e92:	3308      	adds	r3, #8
 8001e94:	9303      	str	r3, [sp, #12]
 8001e96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001e98:	444b      	add	r3, r9
 8001e9a:	9309      	str	r3, [sp, #36]	; 0x24
 8001e9c:	e76d      	b.n	8001d7a <_svfiprintf_r+0x4a>
 8001e9e:	fb05 3202 	mla	r2, r5, r2, r3
 8001ea2:	2001      	movs	r0, #1
 8001ea4:	460f      	mov	r7, r1
 8001ea6:	e7a6      	b.n	8001df6 <_svfiprintf_r+0xc6>
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	250a      	movs	r5, #10
 8001eac:	4619      	mov	r1, r3
 8001eae:	3701      	adds	r7, #1
 8001eb0:	9305      	str	r3, [sp, #20]
 8001eb2:	4638      	mov	r0, r7
 8001eb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001eb8:	3a30      	subs	r2, #48	; 0x30
 8001eba:	2a09      	cmp	r2, #9
 8001ebc:	d903      	bls.n	8001ec6 <_svfiprintf_r+0x196>
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d0c8      	beq.n	8001e54 <_svfiprintf_r+0x124>
 8001ec2:	9105      	str	r1, [sp, #20]
 8001ec4:	e7c6      	b.n	8001e54 <_svfiprintf_r+0x124>
 8001ec6:	fb05 2101 	mla	r1, r5, r1, r2
 8001eca:	2301      	movs	r3, #1
 8001ecc:	4607      	mov	r7, r0
 8001ece:	e7f0      	b.n	8001eb2 <_svfiprintf_r+0x182>
 8001ed0:	ab03      	add	r3, sp, #12
 8001ed2:	9300      	str	r3, [sp, #0]
 8001ed4:	4622      	mov	r2, r4
 8001ed6:	4b11      	ldr	r3, [pc, #68]	; (8001f1c <_svfiprintf_r+0x1ec>)
 8001ed8:	a904      	add	r1, sp, #16
 8001eda:	4640      	mov	r0, r8
 8001edc:	f3af 8000 	nop.w
 8001ee0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001ee4:	4681      	mov	r9, r0
 8001ee6:	d1d6      	bne.n	8001e96 <_svfiprintf_r+0x166>
 8001ee8:	89a3      	ldrh	r3, [r4, #12]
 8001eea:	065b      	lsls	r3, r3, #25
 8001eec:	f53f af35 	bmi.w	8001d5a <_svfiprintf_r+0x2a>
 8001ef0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001ef2:	b01d      	add	sp, #116	; 0x74
 8001ef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ef8:	ab03      	add	r3, sp, #12
 8001efa:	9300      	str	r3, [sp, #0]
 8001efc:	4622      	mov	r2, r4
 8001efe:	4b07      	ldr	r3, [pc, #28]	; (8001f1c <_svfiprintf_r+0x1ec>)
 8001f00:	a904      	add	r1, sp, #16
 8001f02:	4640      	mov	r0, r8
 8001f04:	f000 f882 	bl	800200c <_printf_i>
 8001f08:	e7ea      	b.n	8001ee0 <_svfiprintf_r+0x1b0>
 8001f0a:	bf00      	nop
 8001f0c:	08002504 	.word	0x08002504
 8001f10:	0800250a 	.word	0x0800250a
 8001f14:	0800250e 	.word	0x0800250e
 8001f18:	00000000 	.word	0x00000000
 8001f1c:	08001c7d 	.word	0x08001c7d

08001f20 <_printf_common>:
 8001f20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001f24:	4691      	mov	r9, r2
 8001f26:	461f      	mov	r7, r3
 8001f28:	688a      	ldr	r2, [r1, #8]
 8001f2a:	690b      	ldr	r3, [r1, #16]
 8001f2c:	4606      	mov	r6, r0
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	bfb8      	it	lt
 8001f32:	4613      	movlt	r3, r2
 8001f34:	f8c9 3000 	str.w	r3, [r9]
 8001f38:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001f3c:	460c      	mov	r4, r1
 8001f3e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001f42:	b112      	cbz	r2, 8001f4a <_printf_common+0x2a>
 8001f44:	3301      	adds	r3, #1
 8001f46:	f8c9 3000 	str.w	r3, [r9]
 8001f4a:	6823      	ldr	r3, [r4, #0]
 8001f4c:	0699      	lsls	r1, r3, #26
 8001f4e:	bf42      	ittt	mi
 8001f50:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001f54:	3302      	addmi	r3, #2
 8001f56:	f8c9 3000 	strmi.w	r3, [r9]
 8001f5a:	6825      	ldr	r5, [r4, #0]
 8001f5c:	f015 0506 	ands.w	r5, r5, #6
 8001f60:	d107      	bne.n	8001f72 <_printf_common+0x52>
 8001f62:	f104 0a19 	add.w	sl, r4, #25
 8001f66:	68e3      	ldr	r3, [r4, #12]
 8001f68:	f8d9 2000 	ldr.w	r2, [r9]
 8001f6c:	1a9b      	subs	r3, r3, r2
 8001f6e:	42ab      	cmp	r3, r5
 8001f70:	dc29      	bgt.n	8001fc6 <_printf_common+0xa6>
 8001f72:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001f76:	6822      	ldr	r2, [r4, #0]
 8001f78:	3300      	adds	r3, #0
 8001f7a:	bf18      	it	ne
 8001f7c:	2301      	movne	r3, #1
 8001f7e:	0692      	lsls	r2, r2, #26
 8001f80:	d42e      	bmi.n	8001fe0 <_printf_common+0xc0>
 8001f82:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001f86:	4639      	mov	r1, r7
 8001f88:	4630      	mov	r0, r6
 8001f8a:	47c0      	blx	r8
 8001f8c:	3001      	adds	r0, #1
 8001f8e:	d021      	beq.n	8001fd4 <_printf_common+0xb4>
 8001f90:	6823      	ldr	r3, [r4, #0]
 8001f92:	68e5      	ldr	r5, [r4, #12]
 8001f94:	f003 0306 	and.w	r3, r3, #6
 8001f98:	2b04      	cmp	r3, #4
 8001f9a:	bf18      	it	ne
 8001f9c:	2500      	movne	r5, #0
 8001f9e:	f8d9 2000 	ldr.w	r2, [r9]
 8001fa2:	f04f 0900 	mov.w	r9, #0
 8001fa6:	bf08      	it	eq
 8001fa8:	1aad      	subeq	r5, r5, r2
 8001faa:	68a3      	ldr	r3, [r4, #8]
 8001fac:	6922      	ldr	r2, [r4, #16]
 8001fae:	bf08      	it	eq
 8001fb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	bfc4      	itt	gt
 8001fb8:	1a9b      	subgt	r3, r3, r2
 8001fba:	18ed      	addgt	r5, r5, r3
 8001fbc:	341a      	adds	r4, #26
 8001fbe:	454d      	cmp	r5, r9
 8001fc0:	d11a      	bne.n	8001ff8 <_printf_common+0xd8>
 8001fc2:	2000      	movs	r0, #0
 8001fc4:	e008      	b.n	8001fd8 <_printf_common+0xb8>
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	4652      	mov	r2, sl
 8001fca:	4639      	mov	r1, r7
 8001fcc:	4630      	mov	r0, r6
 8001fce:	47c0      	blx	r8
 8001fd0:	3001      	adds	r0, #1
 8001fd2:	d103      	bne.n	8001fdc <_printf_common+0xbc>
 8001fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001fdc:	3501      	adds	r5, #1
 8001fde:	e7c2      	b.n	8001f66 <_printf_common+0x46>
 8001fe0:	2030      	movs	r0, #48	; 0x30
 8001fe2:	18e1      	adds	r1, r4, r3
 8001fe4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001fe8:	1c5a      	adds	r2, r3, #1
 8001fea:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001fee:	4422      	add	r2, r4
 8001ff0:	3302      	adds	r3, #2
 8001ff2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001ff6:	e7c4      	b.n	8001f82 <_printf_common+0x62>
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	4622      	mov	r2, r4
 8001ffc:	4639      	mov	r1, r7
 8001ffe:	4630      	mov	r0, r6
 8002000:	47c0      	blx	r8
 8002002:	3001      	adds	r0, #1
 8002004:	d0e6      	beq.n	8001fd4 <_printf_common+0xb4>
 8002006:	f109 0901 	add.w	r9, r9, #1
 800200a:	e7d8      	b.n	8001fbe <_printf_common+0x9e>

0800200c <_printf_i>:
 800200c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002010:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002014:	460c      	mov	r4, r1
 8002016:	7e09      	ldrb	r1, [r1, #24]
 8002018:	b085      	sub	sp, #20
 800201a:	296e      	cmp	r1, #110	; 0x6e
 800201c:	4617      	mov	r7, r2
 800201e:	4606      	mov	r6, r0
 8002020:	4698      	mov	r8, r3
 8002022:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002024:	f000 80b3 	beq.w	800218e <_printf_i+0x182>
 8002028:	d822      	bhi.n	8002070 <_printf_i+0x64>
 800202a:	2963      	cmp	r1, #99	; 0x63
 800202c:	d036      	beq.n	800209c <_printf_i+0x90>
 800202e:	d80a      	bhi.n	8002046 <_printf_i+0x3a>
 8002030:	2900      	cmp	r1, #0
 8002032:	f000 80b9 	beq.w	80021a8 <_printf_i+0x19c>
 8002036:	2958      	cmp	r1, #88	; 0x58
 8002038:	f000 8083 	beq.w	8002142 <_printf_i+0x136>
 800203c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002040:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002044:	e032      	b.n	80020ac <_printf_i+0xa0>
 8002046:	2964      	cmp	r1, #100	; 0x64
 8002048:	d001      	beq.n	800204e <_printf_i+0x42>
 800204a:	2969      	cmp	r1, #105	; 0x69
 800204c:	d1f6      	bne.n	800203c <_printf_i+0x30>
 800204e:	6820      	ldr	r0, [r4, #0]
 8002050:	6813      	ldr	r3, [r2, #0]
 8002052:	0605      	lsls	r5, r0, #24
 8002054:	f103 0104 	add.w	r1, r3, #4
 8002058:	d52a      	bpl.n	80020b0 <_printf_i+0xa4>
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	6011      	str	r1, [r2, #0]
 800205e:	2b00      	cmp	r3, #0
 8002060:	da03      	bge.n	800206a <_printf_i+0x5e>
 8002062:	222d      	movs	r2, #45	; 0x2d
 8002064:	425b      	negs	r3, r3
 8002066:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800206a:	486f      	ldr	r0, [pc, #444]	; (8002228 <_printf_i+0x21c>)
 800206c:	220a      	movs	r2, #10
 800206e:	e039      	b.n	80020e4 <_printf_i+0xd8>
 8002070:	2973      	cmp	r1, #115	; 0x73
 8002072:	f000 809d 	beq.w	80021b0 <_printf_i+0x1a4>
 8002076:	d808      	bhi.n	800208a <_printf_i+0x7e>
 8002078:	296f      	cmp	r1, #111	; 0x6f
 800207a:	d020      	beq.n	80020be <_printf_i+0xb2>
 800207c:	2970      	cmp	r1, #112	; 0x70
 800207e:	d1dd      	bne.n	800203c <_printf_i+0x30>
 8002080:	6823      	ldr	r3, [r4, #0]
 8002082:	f043 0320 	orr.w	r3, r3, #32
 8002086:	6023      	str	r3, [r4, #0]
 8002088:	e003      	b.n	8002092 <_printf_i+0x86>
 800208a:	2975      	cmp	r1, #117	; 0x75
 800208c:	d017      	beq.n	80020be <_printf_i+0xb2>
 800208e:	2978      	cmp	r1, #120	; 0x78
 8002090:	d1d4      	bne.n	800203c <_printf_i+0x30>
 8002092:	2378      	movs	r3, #120	; 0x78
 8002094:	4865      	ldr	r0, [pc, #404]	; (800222c <_printf_i+0x220>)
 8002096:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800209a:	e055      	b.n	8002148 <_printf_i+0x13c>
 800209c:	6813      	ldr	r3, [r2, #0]
 800209e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80020a2:	1d19      	adds	r1, r3, #4
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	6011      	str	r1, [r2, #0]
 80020a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80020ac:	2301      	movs	r3, #1
 80020ae:	e08c      	b.n	80021ca <_printf_i+0x1be>
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80020b6:	6011      	str	r1, [r2, #0]
 80020b8:	bf18      	it	ne
 80020ba:	b21b      	sxthne	r3, r3
 80020bc:	e7cf      	b.n	800205e <_printf_i+0x52>
 80020be:	6813      	ldr	r3, [r2, #0]
 80020c0:	6825      	ldr	r5, [r4, #0]
 80020c2:	1d18      	adds	r0, r3, #4
 80020c4:	6010      	str	r0, [r2, #0]
 80020c6:	0628      	lsls	r0, r5, #24
 80020c8:	d501      	bpl.n	80020ce <_printf_i+0xc2>
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	e002      	b.n	80020d4 <_printf_i+0xc8>
 80020ce:	0668      	lsls	r0, r5, #25
 80020d0:	d5fb      	bpl.n	80020ca <_printf_i+0xbe>
 80020d2:	881b      	ldrh	r3, [r3, #0]
 80020d4:	296f      	cmp	r1, #111	; 0x6f
 80020d6:	bf14      	ite	ne
 80020d8:	220a      	movne	r2, #10
 80020da:	2208      	moveq	r2, #8
 80020dc:	4852      	ldr	r0, [pc, #328]	; (8002228 <_printf_i+0x21c>)
 80020de:	2100      	movs	r1, #0
 80020e0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80020e4:	6865      	ldr	r5, [r4, #4]
 80020e6:	2d00      	cmp	r5, #0
 80020e8:	60a5      	str	r5, [r4, #8]
 80020ea:	f2c0 8095 	blt.w	8002218 <_printf_i+0x20c>
 80020ee:	6821      	ldr	r1, [r4, #0]
 80020f0:	f021 0104 	bic.w	r1, r1, #4
 80020f4:	6021      	str	r1, [r4, #0]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d13d      	bne.n	8002176 <_printf_i+0x16a>
 80020fa:	2d00      	cmp	r5, #0
 80020fc:	f040 808e 	bne.w	800221c <_printf_i+0x210>
 8002100:	4665      	mov	r5, ip
 8002102:	2a08      	cmp	r2, #8
 8002104:	d10b      	bne.n	800211e <_printf_i+0x112>
 8002106:	6823      	ldr	r3, [r4, #0]
 8002108:	07db      	lsls	r3, r3, #31
 800210a:	d508      	bpl.n	800211e <_printf_i+0x112>
 800210c:	6923      	ldr	r3, [r4, #16]
 800210e:	6862      	ldr	r2, [r4, #4]
 8002110:	429a      	cmp	r2, r3
 8002112:	bfde      	ittt	le
 8002114:	2330      	movle	r3, #48	; 0x30
 8002116:	f805 3c01 	strble.w	r3, [r5, #-1]
 800211a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800211e:	ebac 0305 	sub.w	r3, ip, r5
 8002122:	6123      	str	r3, [r4, #16]
 8002124:	f8cd 8000 	str.w	r8, [sp]
 8002128:	463b      	mov	r3, r7
 800212a:	aa03      	add	r2, sp, #12
 800212c:	4621      	mov	r1, r4
 800212e:	4630      	mov	r0, r6
 8002130:	f7ff fef6 	bl	8001f20 <_printf_common>
 8002134:	3001      	adds	r0, #1
 8002136:	d14d      	bne.n	80021d4 <_printf_i+0x1c8>
 8002138:	f04f 30ff 	mov.w	r0, #4294967295
 800213c:	b005      	add	sp, #20
 800213e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002142:	4839      	ldr	r0, [pc, #228]	; (8002228 <_printf_i+0x21c>)
 8002144:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002148:	6813      	ldr	r3, [r2, #0]
 800214a:	6821      	ldr	r1, [r4, #0]
 800214c:	1d1d      	adds	r5, r3, #4
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	6015      	str	r5, [r2, #0]
 8002152:	060a      	lsls	r2, r1, #24
 8002154:	d50b      	bpl.n	800216e <_printf_i+0x162>
 8002156:	07ca      	lsls	r2, r1, #31
 8002158:	bf44      	itt	mi
 800215a:	f041 0120 	orrmi.w	r1, r1, #32
 800215e:	6021      	strmi	r1, [r4, #0]
 8002160:	b91b      	cbnz	r3, 800216a <_printf_i+0x15e>
 8002162:	6822      	ldr	r2, [r4, #0]
 8002164:	f022 0220 	bic.w	r2, r2, #32
 8002168:	6022      	str	r2, [r4, #0]
 800216a:	2210      	movs	r2, #16
 800216c:	e7b7      	b.n	80020de <_printf_i+0xd2>
 800216e:	064d      	lsls	r5, r1, #25
 8002170:	bf48      	it	mi
 8002172:	b29b      	uxthmi	r3, r3
 8002174:	e7ef      	b.n	8002156 <_printf_i+0x14a>
 8002176:	4665      	mov	r5, ip
 8002178:	fbb3 f1f2 	udiv	r1, r3, r2
 800217c:	fb02 3311 	mls	r3, r2, r1, r3
 8002180:	5cc3      	ldrb	r3, [r0, r3]
 8002182:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002186:	460b      	mov	r3, r1
 8002188:	2900      	cmp	r1, #0
 800218a:	d1f5      	bne.n	8002178 <_printf_i+0x16c>
 800218c:	e7b9      	b.n	8002102 <_printf_i+0xf6>
 800218e:	6813      	ldr	r3, [r2, #0]
 8002190:	6825      	ldr	r5, [r4, #0]
 8002192:	1d18      	adds	r0, r3, #4
 8002194:	6961      	ldr	r1, [r4, #20]
 8002196:	6010      	str	r0, [r2, #0]
 8002198:	0628      	lsls	r0, r5, #24
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	d501      	bpl.n	80021a2 <_printf_i+0x196>
 800219e:	6019      	str	r1, [r3, #0]
 80021a0:	e002      	b.n	80021a8 <_printf_i+0x19c>
 80021a2:	066a      	lsls	r2, r5, #25
 80021a4:	d5fb      	bpl.n	800219e <_printf_i+0x192>
 80021a6:	8019      	strh	r1, [r3, #0]
 80021a8:	2300      	movs	r3, #0
 80021aa:	4665      	mov	r5, ip
 80021ac:	6123      	str	r3, [r4, #16]
 80021ae:	e7b9      	b.n	8002124 <_printf_i+0x118>
 80021b0:	6813      	ldr	r3, [r2, #0]
 80021b2:	1d19      	adds	r1, r3, #4
 80021b4:	6011      	str	r1, [r2, #0]
 80021b6:	681d      	ldr	r5, [r3, #0]
 80021b8:	6862      	ldr	r2, [r4, #4]
 80021ba:	2100      	movs	r1, #0
 80021bc:	4628      	mov	r0, r5
 80021be:	f000 f837 	bl	8002230 <memchr>
 80021c2:	b108      	cbz	r0, 80021c8 <_printf_i+0x1bc>
 80021c4:	1b40      	subs	r0, r0, r5
 80021c6:	6060      	str	r0, [r4, #4]
 80021c8:	6863      	ldr	r3, [r4, #4]
 80021ca:	6123      	str	r3, [r4, #16]
 80021cc:	2300      	movs	r3, #0
 80021ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80021d2:	e7a7      	b.n	8002124 <_printf_i+0x118>
 80021d4:	6923      	ldr	r3, [r4, #16]
 80021d6:	462a      	mov	r2, r5
 80021d8:	4639      	mov	r1, r7
 80021da:	4630      	mov	r0, r6
 80021dc:	47c0      	blx	r8
 80021de:	3001      	adds	r0, #1
 80021e0:	d0aa      	beq.n	8002138 <_printf_i+0x12c>
 80021e2:	6823      	ldr	r3, [r4, #0]
 80021e4:	079b      	lsls	r3, r3, #30
 80021e6:	d413      	bmi.n	8002210 <_printf_i+0x204>
 80021e8:	68e0      	ldr	r0, [r4, #12]
 80021ea:	9b03      	ldr	r3, [sp, #12]
 80021ec:	4298      	cmp	r0, r3
 80021ee:	bfb8      	it	lt
 80021f0:	4618      	movlt	r0, r3
 80021f2:	e7a3      	b.n	800213c <_printf_i+0x130>
 80021f4:	2301      	movs	r3, #1
 80021f6:	464a      	mov	r2, r9
 80021f8:	4639      	mov	r1, r7
 80021fa:	4630      	mov	r0, r6
 80021fc:	47c0      	blx	r8
 80021fe:	3001      	adds	r0, #1
 8002200:	d09a      	beq.n	8002138 <_printf_i+0x12c>
 8002202:	3501      	adds	r5, #1
 8002204:	68e3      	ldr	r3, [r4, #12]
 8002206:	9a03      	ldr	r2, [sp, #12]
 8002208:	1a9b      	subs	r3, r3, r2
 800220a:	42ab      	cmp	r3, r5
 800220c:	dcf2      	bgt.n	80021f4 <_printf_i+0x1e8>
 800220e:	e7eb      	b.n	80021e8 <_printf_i+0x1dc>
 8002210:	2500      	movs	r5, #0
 8002212:	f104 0919 	add.w	r9, r4, #25
 8002216:	e7f5      	b.n	8002204 <_printf_i+0x1f8>
 8002218:	2b00      	cmp	r3, #0
 800221a:	d1ac      	bne.n	8002176 <_printf_i+0x16a>
 800221c:	7803      	ldrb	r3, [r0, #0]
 800221e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002222:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002226:	e76c      	b.n	8002102 <_printf_i+0xf6>
 8002228:	08002515 	.word	0x08002515
 800222c:	08002526 	.word	0x08002526

08002230 <memchr>:
 8002230:	b510      	push	{r4, lr}
 8002232:	b2c9      	uxtb	r1, r1
 8002234:	4402      	add	r2, r0
 8002236:	4290      	cmp	r0, r2
 8002238:	4603      	mov	r3, r0
 800223a:	d101      	bne.n	8002240 <memchr+0x10>
 800223c:	2300      	movs	r3, #0
 800223e:	e003      	b.n	8002248 <memchr+0x18>
 8002240:	781c      	ldrb	r4, [r3, #0]
 8002242:	3001      	adds	r0, #1
 8002244:	428c      	cmp	r4, r1
 8002246:	d1f6      	bne.n	8002236 <memchr+0x6>
 8002248:	4618      	mov	r0, r3
 800224a:	bd10      	pop	{r4, pc}

0800224c <memcpy>:
 800224c:	b510      	push	{r4, lr}
 800224e:	1e43      	subs	r3, r0, #1
 8002250:	440a      	add	r2, r1
 8002252:	4291      	cmp	r1, r2
 8002254:	d100      	bne.n	8002258 <memcpy+0xc>
 8002256:	bd10      	pop	{r4, pc}
 8002258:	f811 4b01 	ldrb.w	r4, [r1], #1
 800225c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002260:	e7f7      	b.n	8002252 <memcpy+0x6>

08002262 <memmove>:
 8002262:	4288      	cmp	r0, r1
 8002264:	b510      	push	{r4, lr}
 8002266:	eb01 0302 	add.w	r3, r1, r2
 800226a:	d807      	bhi.n	800227c <memmove+0x1a>
 800226c:	1e42      	subs	r2, r0, #1
 800226e:	4299      	cmp	r1, r3
 8002270:	d00a      	beq.n	8002288 <memmove+0x26>
 8002272:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002276:	f802 4f01 	strb.w	r4, [r2, #1]!
 800227a:	e7f8      	b.n	800226e <memmove+0xc>
 800227c:	4283      	cmp	r3, r0
 800227e:	d9f5      	bls.n	800226c <memmove+0xa>
 8002280:	1881      	adds	r1, r0, r2
 8002282:	1ad2      	subs	r2, r2, r3
 8002284:	42d3      	cmn	r3, r2
 8002286:	d100      	bne.n	800228a <memmove+0x28>
 8002288:	bd10      	pop	{r4, pc}
 800228a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800228e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002292:	e7f7      	b.n	8002284 <memmove+0x22>

08002294 <_free_r>:
 8002294:	b538      	push	{r3, r4, r5, lr}
 8002296:	4605      	mov	r5, r0
 8002298:	2900      	cmp	r1, #0
 800229a:	d043      	beq.n	8002324 <_free_r+0x90>
 800229c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80022a0:	1f0c      	subs	r4, r1, #4
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	bfb8      	it	lt
 80022a6:	18e4      	addlt	r4, r4, r3
 80022a8:	f000 f8d0 	bl	800244c <__malloc_lock>
 80022ac:	4a1e      	ldr	r2, [pc, #120]	; (8002328 <_free_r+0x94>)
 80022ae:	6813      	ldr	r3, [r2, #0]
 80022b0:	4610      	mov	r0, r2
 80022b2:	b933      	cbnz	r3, 80022c2 <_free_r+0x2e>
 80022b4:	6063      	str	r3, [r4, #4]
 80022b6:	6014      	str	r4, [r2, #0]
 80022b8:	4628      	mov	r0, r5
 80022ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80022be:	f000 b8c6 	b.w	800244e <__malloc_unlock>
 80022c2:	42a3      	cmp	r3, r4
 80022c4:	d90b      	bls.n	80022de <_free_r+0x4a>
 80022c6:	6821      	ldr	r1, [r4, #0]
 80022c8:	1862      	adds	r2, r4, r1
 80022ca:	4293      	cmp	r3, r2
 80022cc:	bf01      	itttt	eq
 80022ce:	681a      	ldreq	r2, [r3, #0]
 80022d0:	685b      	ldreq	r3, [r3, #4]
 80022d2:	1852      	addeq	r2, r2, r1
 80022d4:	6022      	streq	r2, [r4, #0]
 80022d6:	6063      	str	r3, [r4, #4]
 80022d8:	6004      	str	r4, [r0, #0]
 80022da:	e7ed      	b.n	80022b8 <_free_r+0x24>
 80022dc:	4613      	mov	r3, r2
 80022de:	685a      	ldr	r2, [r3, #4]
 80022e0:	b10a      	cbz	r2, 80022e6 <_free_r+0x52>
 80022e2:	42a2      	cmp	r2, r4
 80022e4:	d9fa      	bls.n	80022dc <_free_r+0x48>
 80022e6:	6819      	ldr	r1, [r3, #0]
 80022e8:	1858      	adds	r0, r3, r1
 80022ea:	42a0      	cmp	r0, r4
 80022ec:	d10b      	bne.n	8002306 <_free_r+0x72>
 80022ee:	6820      	ldr	r0, [r4, #0]
 80022f0:	4401      	add	r1, r0
 80022f2:	1858      	adds	r0, r3, r1
 80022f4:	4282      	cmp	r2, r0
 80022f6:	6019      	str	r1, [r3, #0]
 80022f8:	d1de      	bne.n	80022b8 <_free_r+0x24>
 80022fa:	6810      	ldr	r0, [r2, #0]
 80022fc:	6852      	ldr	r2, [r2, #4]
 80022fe:	4401      	add	r1, r0
 8002300:	6019      	str	r1, [r3, #0]
 8002302:	605a      	str	r2, [r3, #4]
 8002304:	e7d8      	b.n	80022b8 <_free_r+0x24>
 8002306:	d902      	bls.n	800230e <_free_r+0x7a>
 8002308:	230c      	movs	r3, #12
 800230a:	602b      	str	r3, [r5, #0]
 800230c:	e7d4      	b.n	80022b8 <_free_r+0x24>
 800230e:	6820      	ldr	r0, [r4, #0]
 8002310:	1821      	adds	r1, r4, r0
 8002312:	428a      	cmp	r2, r1
 8002314:	bf01      	itttt	eq
 8002316:	6811      	ldreq	r1, [r2, #0]
 8002318:	6852      	ldreq	r2, [r2, #4]
 800231a:	1809      	addeq	r1, r1, r0
 800231c:	6021      	streq	r1, [r4, #0]
 800231e:	6062      	str	r2, [r4, #4]
 8002320:	605c      	str	r4, [r3, #4]
 8002322:	e7c9      	b.n	80022b8 <_free_r+0x24>
 8002324:	bd38      	pop	{r3, r4, r5, pc}
 8002326:	bf00      	nop
 8002328:	20000090 	.word	0x20000090

0800232c <_malloc_r>:
 800232c:	b570      	push	{r4, r5, r6, lr}
 800232e:	1ccd      	adds	r5, r1, #3
 8002330:	f025 0503 	bic.w	r5, r5, #3
 8002334:	3508      	adds	r5, #8
 8002336:	2d0c      	cmp	r5, #12
 8002338:	bf38      	it	cc
 800233a:	250c      	movcc	r5, #12
 800233c:	2d00      	cmp	r5, #0
 800233e:	4606      	mov	r6, r0
 8002340:	db01      	blt.n	8002346 <_malloc_r+0x1a>
 8002342:	42a9      	cmp	r1, r5
 8002344:	d903      	bls.n	800234e <_malloc_r+0x22>
 8002346:	230c      	movs	r3, #12
 8002348:	6033      	str	r3, [r6, #0]
 800234a:	2000      	movs	r0, #0
 800234c:	bd70      	pop	{r4, r5, r6, pc}
 800234e:	f000 f87d 	bl	800244c <__malloc_lock>
 8002352:	4a21      	ldr	r2, [pc, #132]	; (80023d8 <_malloc_r+0xac>)
 8002354:	6814      	ldr	r4, [r2, #0]
 8002356:	4621      	mov	r1, r4
 8002358:	b991      	cbnz	r1, 8002380 <_malloc_r+0x54>
 800235a:	4c20      	ldr	r4, [pc, #128]	; (80023dc <_malloc_r+0xb0>)
 800235c:	6823      	ldr	r3, [r4, #0]
 800235e:	b91b      	cbnz	r3, 8002368 <_malloc_r+0x3c>
 8002360:	4630      	mov	r0, r6
 8002362:	f000 f863 	bl	800242c <_sbrk_r>
 8002366:	6020      	str	r0, [r4, #0]
 8002368:	4629      	mov	r1, r5
 800236a:	4630      	mov	r0, r6
 800236c:	f000 f85e 	bl	800242c <_sbrk_r>
 8002370:	1c43      	adds	r3, r0, #1
 8002372:	d124      	bne.n	80023be <_malloc_r+0x92>
 8002374:	230c      	movs	r3, #12
 8002376:	4630      	mov	r0, r6
 8002378:	6033      	str	r3, [r6, #0]
 800237a:	f000 f868 	bl	800244e <__malloc_unlock>
 800237e:	e7e4      	b.n	800234a <_malloc_r+0x1e>
 8002380:	680b      	ldr	r3, [r1, #0]
 8002382:	1b5b      	subs	r3, r3, r5
 8002384:	d418      	bmi.n	80023b8 <_malloc_r+0x8c>
 8002386:	2b0b      	cmp	r3, #11
 8002388:	d90f      	bls.n	80023aa <_malloc_r+0x7e>
 800238a:	600b      	str	r3, [r1, #0]
 800238c:	18cc      	adds	r4, r1, r3
 800238e:	50cd      	str	r5, [r1, r3]
 8002390:	4630      	mov	r0, r6
 8002392:	f000 f85c 	bl	800244e <__malloc_unlock>
 8002396:	f104 000b 	add.w	r0, r4, #11
 800239a:	1d23      	adds	r3, r4, #4
 800239c:	f020 0007 	bic.w	r0, r0, #7
 80023a0:	1ac3      	subs	r3, r0, r3
 80023a2:	d0d3      	beq.n	800234c <_malloc_r+0x20>
 80023a4:	425a      	negs	r2, r3
 80023a6:	50e2      	str	r2, [r4, r3]
 80023a8:	e7d0      	b.n	800234c <_malloc_r+0x20>
 80023aa:	684b      	ldr	r3, [r1, #4]
 80023ac:	428c      	cmp	r4, r1
 80023ae:	bf16      	itet	ne
 80023b0:	6063      	strne	r3, [r4, #4]
 80023b2:	6013      	streq	r3, [r2, #0]
 80023b4:	460c      	movne	r4, r1
 80023b6:	e7eb      	b.n	8002390 <_malloc_r+0x64>
 80023b8:	460c      	mov	r4, r1
 80023ba:	6849      	ldr	r1, [r1, #4]
 80023bc:	e7cc      	b.n	8002358 <_malloc_r+0x2c>
 80023be:	1cc4      	adds	r4, r0, #3
 80023c0:	f024 0403 	bic.w	r4, r4, #3
 80023c4:	42a0      	cmp	r0, r4
 80023c6:	d005      	beq.n	80023d4 <_malloc_r+0xa8>
 80023c8:	1a21      	subs	r1, r4, r0
 80023ca:	4630      	mov	r0, r6
 80023cc:	f000 f82e 	bl	800242c <_sbrk_r>
 80023d0:	3001      	adds	r0, #1
 80023d2:	d0cf      	beq.n	8002374 <_malloc_r+0x48>
 80023d4:	6025      	str	r5, [r4, #0]
 80023d6:	e7db      	b.n	8002390 <_malloc_r+0x64>
 80023d8:	20000090 	.word	0x20000090
 80023dc:	20000094 	.word	0x20000094

080023e0 <_realloc_r>:
 80023e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023e2:	4607      	mov	r7, r0
 80023e4:	4614      	mov	r4, r2
 80023e6:	460e      	mov	r6, r1
 80023e8:	b921      	cbnz	r1, 80023f4 <_realloc_r+0x14>
 80023ea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80023ee:	4611      	mov	r1, r2
 80023f0:	f7ff bf9c 	b.w	800232c <_malloc_r>
 80023f4:	b922      	cbnz	r2, 8002400 <_realloc_r+0x20>
 80023f6:	f7ff ff4d 	bl	8002294 <_free_r>
 80023fa:	4625      	mov	r5, r4
 80023fc:	4628      	mov	r0, r5
 80023fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002400:	f000 f826 	bl	8002450 <_malloc_usable_size_r>
 8002404:	42a0      	cmp	r0, r4
 8002406:	d20f      	bcs.n	8002428 <_realloc_r+0x48>
 8002408:	4621      	mov	r1, r4
 800240a:	4638      	mov	r0, r7
 800240c:	f7ff ff8e 	bl	800232c <_malloc_r>
 8002410:	4605      	mov	r5, r0
 8002412:	2800      	cmp	r0, #0
 8002414:	d0f2      	beq.n	80023fc <_realloc_r+0x1c>
 8002416:	4631      	mov	r1, r6
 8002418:	4622      	mov	r2, r4
 800241a:	f7ff ff17 	bl	800224c <memcpy>
 800241e:	4631      	mov	r1, r6
 8002420:	4638      	mov	r0, r7
 8002422:	f7ff ff37 	bl	8002294 <_free_r>
 8002426:	e7e9      	b.n	80023fc <_realloc_r+0x1c>
 8002428:	4635      	mov	r5, r6
 800242a:	e7e7      	b.n	80023fc <_realloc_r+0x1c>

0800242c <_sbrk_r>:
 800242c:	b538      	push	{r3, r4, r5, lr}
 800242e:	2300      	movs	r3, #0
 8002430:	4c05      	ldr	r4, [pc, #20]	; (8002448 <_sbrk_r+0x1c>)
 8002432:	4605      	mov	r5, r0
 8002434:	4608      	mov	r0, r1
 8002436:	6023      	str	r3, [r4, #0]
 8002438:	f7ff fb48 	bl	8001acc <_sbrk>
 800243c:	1c43      	adds	r3, r0, #1
 800243e:	d102      	bne.n	8002446 <_sbrk_r+0x1a>
 8002440:	6823      	ldr	r3, [r4, #0]
 8002442:	b103      	cbz	r3, 8002446 <_sbrk_r+0x1a>
 8002444:	602b      	str	r3, [r5, #0]
 8002446:	bd38      	pop	{r3, r4, r5, pc}
 8002448:	2000011c 	.word	0x2000011c

0800244c <__malloc_lock>:
 800244c:	4770      	bx	lr

0800244e <__malloc_unlock>:
 800244e:	4770      	bx	lr

08002450 <_malloc_usable_size_r>:
 8002450:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002454:	1f18      	subs	r0, r3, #4
 8002456:	2b00      	cmp	r3, #0
 8002458:	bfbc      	itt	lt
 800245a:	580b      	ldrlt	r3, [r1, r0]
 800245c:	18c0      	addlt	r0, r0, r3
 800245e:	4770      	bx	lr

08002460 <_init>:
 8002460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002462:	bf00      	nop
 8002464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002466:	bc08      	pop	{r3}
 8002468:	469e      	mov	lr, r3
 800246a:	4770      	bx	lr

0800246c <_fini>:
 800246c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800246e:	bf00      	nop
 8002470:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002472:	bc08      	pop	{r3}
 8002474:	469e      	mov	lr, r3
 8002476:	4770      	bx	lr
