Starting…
Running 'Yosys.JsonHeader'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/01-yosys-jsonheader/yosys-jsonheader.log)
Running 'Yosys.Synthesis'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/02-yosys-synthesis/yosys-synthesis.log)
Running 'OpenROAD.CheckSDCFiles'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/03-openroad-checksdcfiles/openroad-checksdcfiles.log)
Running 'OpenROAD.Floorplan'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/04-openroad-floorplan/openroad-floorplan.log)
Running 'Odb.SetPowerConnections'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/05-odb-setpowerconnections/odb-setpowerconnections.log)
Running 'Odb.ManualMacroPlacement'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/06-odb-manualmacroplacement/odb-manualmacroplacement.log)
Running 'OpenROAD.TapEndcapInsertion'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/07-openroad-tapendcapinsertion/openroad-tapendcapinsertion.log)
Running 'OpenROAD.IOPlacement'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/08-openroad-ioplacement/openroad-ioplacement.log)
FP_PIN_ORDER_CFG is set. Skipping 'OpenROAD.IOPlacement'…
Running 'Odb.CustomIOPlacement'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/09-odb-customioplacement/odb-customioplacement.log)
Running 'OpenROAD.GlobalPlacement'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/10-openroad-globalplacement/openroad-globalplacement.log)
Running 'Odb.AddPDNObstructions'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/11-odb-addpdnobstructions/odb-addpdnobstructions.log)
'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddPDNObstructions'…
Running 'OpenROAD.GeneratePDN'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/12-openroad-generatepdn/openroad-generatepdn.log)
'FP_PDN_CFG' not explicitly set, setting it to /nix/store/kgp7f9978zh02m58g6vcxsw5xj2n5ydj-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/openroad/common/pdn_cfg.tcl…
Running 'OpenROAD.RepairDesignPostGPL'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/13-openroad-repairdesignpostgpl/openroad-repairdesignpostgpl.log)
Running 'OpenROAD.DetailedPlacement'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/14-openroad-detailedplacement/openroad-detailedplacement.log)
Running 'OpenROAD.CTS'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/15-openroad-cts/openroad-cts.log)
Skipping step 'Clock Tree Synthesis'…
Skipping step 'Resizer Timing Optimizations (Post-Clock Tree Synthesis)'…
Skipping step 'Resizer Timing Optimizations (Post-Clock Tree Synthesis)'…
Skipping step 'Diodes on Ports'…
Skipping step 'Heuristic Diode Insertion'…
Skipping step 'Detailed Placement'…
Skipping step 'Global Routing'…
Skipping step 'Repair Design (Post-Global Routing)'…
Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…
Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…
Skipping step 'Antenna Repair'…
Skipping step 'Detailed Placement'…
Skipping step 'Detailed Routing'…
Skipping step 'Routing DRC Checker'…
Skipping step 'Report Disconnected Pins'…
Skipping step 'Report Wire Length'…
Skipping step 'Check Antennas'…
Skipping step 'Wire Length Threshold Checker'…
Skipping step 'Fill Insertion'…
Skipping step 'Parasitics (RC) Extraction'…
Skipping step 'STA (Post-PnR)'…
Skipping step 'STA (Post-PnR)'…
Skipping step 'IR Drop Report'…
Skipping step 'GDSII Stream Out (Magic)'…
Skipping step 'GDSII Stream Out (KLayout)'…
Skipping step 'Write LEF (Magic)'…
Skipping step 'KLayout vs. Magic XOR'…
Skipping step 'XOR Difference Checker'…
Skipping step 'DRC'…
Skipping step 'Design Rule Check (KLayout)'…
Skipping step 'Magic DRC Checker'…
Skipping step 'KLayout DRC Checker'…
Skipping step 'SPICE Extraction'…
Skipping step 'Illegal Overlap Checker'…
Skipping step 'LVS'…
Skipping step 'LVS Error Checker'…
Saving final views to '/home/hosni/caravel-3/caravel_mgmt_soc_litex/openlane/mgmt_core_wrapper/runs/NEW_4/final'…
Flow complete.
Starting…
Skipping step 'Generate JSON Header'…
Skipping step 'Synthesis'…
Skipping step 'Check SDC Files'…
Skipping step 'Floorplan Init'…
Skipping step 'Set Power Connections'…
Skipping step 'Manual Macro Placement'…
Skipping step 'Tap/Decap Insertion'…
Skipping step 'I/O Placement'…
Skipping step 'Custom I/O Placement'…
Skipping step 'Global Placement'…
Skipping step 'Add PDN obstructions'…
Skipping step 'Generate PDN'…
Skipping step 'Repair Design (Post-Global Placement)'…
Skipping step 'Detailed Placement'…
Skipping step 'Clock Tree Synthesis'…
Running 'OpenROAD.CTS-1'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/16-openroad-cts-1/openroad-cts-1.log)
Running 'OpenROAD.ResizerTimingPostCTS'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/17-openroad-resizertimingpostcts/openroad-resizertimingpostcts.log)
Skipping step 'Resizer Timing Optimizations (Post-Clock Tree Synthesis)'…
Skipping step 'Diodes on Ports'…
Skipping step 'Heuristic Diode Insertion'…
Skipping step 'Detailed Placement'…
Skipping step 'Global Routing'…
Skipping step 'Repair Design (Post-Global Routing)'…
Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…
Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…
Skipping step 'Antenna Repair'…
Skipping step 'Detailed Placement'…
Skipping step 'Detailed Routing'…
Skipping step 'Routing DRC Checker'…
Skipping step 'Report Disconnected Pins'…
Skipping step 'Report Wire Length'…
Skipping step 'Check Antennas'…
Skipping step 'Wire Length Threshold Checker'…
Skipping step 'Fill Insertion'…
Skipping step 'Parasitics (RC) Extraction'…
Skipping step 'STA (Post-PnR)'…
Skipping step 'STA (Post-PnR)'…
Skipping step 'IR Drop Report'…
Skipping step 'GDSII Stream Out (Magic)'…
Skipping step 'GDSII Stream Out (KLayout)'…
Skipping step 'Write LEF (Magic)'…
Skipping step 'KLayout vs. Magic XOR'…
Skipping step 'XOR Difference Checker'…
Skipping step 'DRC'…
Skipping step 'Design Rule Check (KLayout)'…
Skipping step 'Magic DRC Checker'…
Skipping step 'KLayout DRC Checker'…
Skipping step 'SPICE Extraction'…
Skipping step 'Illegal Overlap Checker'…
Skipping step 'LVS'…
Skipping step 'LVS Error Checker'…
Saving final views to '/home/hosni/caravel-3/caravel_mgmt_soc_litex/openlane/mgmt_core_wrapper/runs/NEW_4/final'…
Flow complete.
Starting…
Skipping step 'Generate JSON Header'…
Skipping step 'Synthesis'…
Skipping step 'Check SDC Files'…
Skipping step 'Floorplan Init'…
Skipping step 'Set Power Connections'…
Skipping step 'Manual Macro Placement'…
Skipping step 'Tap/Decap Insertion'…
Skipping step 'I/O Placement'…
Skipping step 'Custom I/O Placement'…
Skipping step 'Global Placement'…
Skipping step 'Add PDN obstructions'…
Skipping step 'Generate PDN'…
Skipping step 'Repair Design (Post-Global Placement)'…
Skipping step 'Detailed Placement'…
Skipping step 'Clock Tree Synthesis'…
Skipping step 'Clock Tree Synthesis'…
Skipping step 'Resizer Timing Optimizations (Post-Clock Tree Synthesis)'…
Running 'OpenROAD.ResizerTimingPostCTS-1'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/18-openroad-resizertimingpostcts-1/openroad-resizertimingpostcts-1.log)
Running 'Odb.DiodesOnPorts'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/19-odb-diodesonports/odb-diodesonports.log)
'DIODE_ON_PORTS' is set to 'none': skipping…
Running 'Odb.HeuristicDiodeInsertion'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/20-odb-heuristicdiodeinsertion/odb-heuristicdiodeinsertion.log)
Running 'Odb.FuzzyDiodePlacement'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/20-odb-heuristicdiodeinsertion/1-odb-fuzzydiodeplacement/odb-fuzzydiodeplacement.log)
'GPL_CELL_PADDING' is set to 0. This step may cause overlap failures.
Running 'OpenROAD.DetailedPlacement'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/20-odb-heuristicdiodeinsertion/2-openroad-detailedplacement/openroad-detailedplacement.log)
Running 'OpenROAD.GlobalRouting'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/20-odb-heuristicdiodeinsertion/3-openroad-globalrouting/openroad-globalrouting.log)
Running 'OpenROAD.DetailedPlacement-1'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/21-openroad-detailedplacement-1/openroad-detailedplacement-1.log)
Running 'OpenROAD.GlobalRouting'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/22-openroad-globalrouting/openroad-globalrouting.log)
Running 'OpenROAD.RepairDesignPostGRT'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/23-openroad-repairdesignpostgrt/openroad-repairdesignpostgrt.log)
Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…
Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…
Skipping step 'Antenna Repair'…
Skipping step 'Detailed Placement'…
Skipping step 'Detailed Routing'…
Skipping step 'Routing DRC Checker'…
Skipping step 'Report Disconnected Pins'…
Skipping step 'Report Wire Length'…
Skipping step 'Check Antennas'…
Skipping step 'Wire Length Threshold Checker'…
Skipping step 'Fill Insertion'…
Skipping step 'Parasitics (RC) Extraction'…
Skipping step 'STA (Post-PnR)'…
Skipping step 'STA (Post-PnR)'…
Skipping step 'IR Drop Report'…
Skipping step 'GDSII Stream Out (Magic)'…
Skipping step 'GDSII Stream Out (KLayout)'…
Skipping step 'Write LEF (Magic)'…
Skipping step 'KLayout vs. Magic XOR'…
Skipping step 'XOR Difference Checker'…
Skipping step 'DRC'…
Skipping step 'Design Rule Check (KLayout)'…
Skipping step 'Magic DRC Checker'…
Skipping step 'KLayout DRC Checker'…
Skipping step 'SPICE Extraction'…
Skipping step 'Illegal Overlap Checker'…
Skipping step 'LVS'…
Skipping step 'LVS Error Checker'…
Saving final views to '/home/hosni/caravel-3/caravel_mgmt_soc_litex/openlane/mgmt_core_wrapper/runs/NEW_4/final'…
Flow complete.
Starting…
Skipping step 'Generate JSON Header'…
Skipping step 'Synthesis'…
Skipping step 'Check SDC Files'…
Skipping step 'Floorplan Init'…
Skipping step 'Set Power Connections'…
Skipping step 'Manual Macro Placement'…
Skipping step 'Tap/Decap Insertion'…
Skipping step 'I/O Placement'…
Skipping step 'Custom I/O Placement'…
Skipping step 'Global Placement'…
Skipping step 'Add PDN obstructions'…
Skipping step 'Generate PDN'…
Skipping step 'Repair Design (Post-Global Placement)'…
Skipping step 'Detailed Placement'…
Skipping step 'Clock Tree Synthesis'…
Skipping step 'Clock Tree Synthesis'…
Skipping step 'Resizer Timing Optimizations (Post-Clock Tree Synthesis)'…
Skipping step 'Resizer Timing Optimizations (Post-Clock Tree Synthesis)'…
Skipping step 'Diodes on Ports'…
Skipping step 'Heuristic Diode Insertion'…
Skipping step 'Detailed Placement'…
Skipping step 'Global Routing'…
Skipping step 'Repair Design (Post-Global Routing)'…
Running 'OpenROAD.ResizerTimingPostGRT'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/24-openroad-resizertimingpostgrt/openroad-resizertimingpostgrt.log)
Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…
Skipping step 'Antenna Repair'…
Skipping step 'Detailed Placement'…
Skipping step 'Detailed Routing'…
Skipping step 'Routing DRC Checker'…
Skipping step 'Report Disconnected Pins'…
Skipping step 'Report Wire Length'…
Skipping step 'Check Antennas'…
Skipping step 'Wire Length Threshold Checker'…
Skipping step 'Fill Insertion'…
Skipping step 'Parasitics (RC) Extraction'…
Skipping step 'STA (Post-PnR)'…
Skipping step 'STA (Post-PnR)'…
Skipping step 'IR Drop Report'…
Skipping step 'GDSII Stream Out (Magic)'…
Skipping step 'GDSII Stream Out (KLayout)'…
Skipping step 'Write LEF (Magic)'…
Skipping step 'KLayout vs. Magic XOR'…
Skipping step 'XOR Difference Checker'…
Skipping step 'DRC'…
Skipping step 'Design Rule Check (KLayout)'…
Skipping step 'Magic DRC Checker'…
Skipping step 'KLayout DRC Checker'…
Skipping step 'SPICE Extraction'…
Skipping step 'Illegal Overlap Checker'…
Skipping step 'LVS'…
Skipping step 'LVS Error Checker'…
Saving final views to '/home/hosni/caravel-3/caravel_mgmt_soc_litex/openlane/mgmt_core_wrapper/runs/NEW_4/final'…
Flow complete.
Starting…
Skipping step 'Generate JSON Header'…
Skipping step 'Synthesis'…
Skipping step 'Check SDC Files'…
Skipping step 'Floorplan Init'…
Skipping step 'Set Power Connections'…
Skipping step 'Manual Macro Placement'…
Skipping step 'Tap/Decap Insertion'…
Skipping step 'I/O Placement'…
Skipping step 'Custom I/O Placement'…
Skipping step 'Global Placement'…
Skipping step 'Add PDN obstructions'…
Skipping step 'Generate PDN'…
Skipping step 'Repair Design (Post-Global Placement)'…
Skipping step 'Detailed Placement'…
Skipping step 'Clock Tree Synthesis'…
Skipping step 'Clock Tree Synthesis'…
Skipping step 'Resizer Timing Optimizations (Post-Clock Tree Synthesis)'…
Skipping step 'Resizer Timing Optimizations (Post-Clock Tree Synthesis)'…
Skipping step 'Diodes on Ports'…
Skipping step 'Heuristic Diode Insertion'…
Skipping step 'Detailed Placement'…
Skipping step 'Global Routing'…
Skipping step 'Repair Design (Post-Global Routing)'…
Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…
Running 'OpenROAD.ResizerTimingPostGRT-1'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/25-openroad-resizertimingpostgrt-1/openroad-resizertimingpostgrt-1.log)
Running 'OpenROAD.RepairAntennas'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/26-openroad-repairantennas/openroad-repairantennas.log)
Running 'OpenROAD.DetailedPlacement-2'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/27-openroad-detailedplacement-2/openroad-detailedplacement-2.log)
Running 'OpenROAD.DetailedRouting'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/28-openroad-detailedrouting/openroad-detailedrouting.log)
Running TritonRoute with 20 threads…
Running 'Checker.TrDRC'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/29-checker-trdrc/checker-trdrc.log)
Check for Routing DRC errors clear.
Running 'Odb.ReportDisconnectedPins'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/30-odb-reportdisconnectedpins/odb-reportdisconnectedpins.log)
Running 'Odb.ReportWireLength'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/31-odb-reportwirelength/odb-reportwirelength.log)
Running 'OpenROAD.CheckAntennas'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/32-openroad-checkantennas/openroad-checkantennas.log)
Running 'Checker.WireLength'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/33-checker-wirelength/checker-wirelength.log)
Threshold for Threshold-surpassing long wires is not set. The checker will be skipped.
Running 'OpenROAD.FillInsertion'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/34-openroad-fillinsertion/openroad-fillinsertion.log)
Running 'OpenROAD.RCX'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/35-openroad-rcx/openroad-rcx.log)
Running RCX for corners matching nom_* (/home/hosni/caravel-3/caravel_mgmt_soc_litex/openlane/mgmt_core_wrapper/runs/NEW_4/35-openroad-rcx/nom/rcx.log)…
Running RCX for corners matching min_* (/home/hosni/caravel-3/caravel_mgmt_soc_litex/openlane/mgmt_core_wrapper/runs/NEW_4/35-openroad-rcx/min/rcx.log)…
Running RCX for corners matching max_* (/home/hosni/caravel-3/caravel_mgmt_soc_litex/openlane/mgmt_core_wrapper/runs/NEW_4/35-openroad-rcx/max/rcx.log)…
Finished RCX for corners matching nom_*.
Finished RCX for corners matching max_*.
Finished RCX for corners matching min_*.
Running 'OpenROAD.STAPostPNR'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/36-openroad-stapostpnr/openroad-stapostpnr.log)
Finished STA for the min_ss_100C_1v60 timing corner.
Finished STA for the min_ff_n40C_1v95 timing corner.
Finished STA for the nom_tt_025C_1v80 timing corner.
Finished STA for the min_tt_025C_1v80 timing corner.
Finished STA for the nom_ff_n40C_1v95 timing corner.
Finished STA for the nom_ss_100C_1v60 timing corner.
Finished STA for the max_tt_025C_1v80 timing corner.
Finished STA for the max_ff_n40C_1v95 timing corner.
Finished STA for the max_ss_100C_1v60 timing corner.
Skipping step 'STA (Post-PnR)'…
Skipping step 'IR Drop Report'…
Skipping step 'GDSII Stream Out (Magic)'…
Skipping step 'GDSII Stream Out (KLayout)'…
Skipping step 'Write LEF (Magic)'…
Skipping step 'KLayout vs. Magic XOR'…
Skipping step 'XOR Difference Checker'…
Skipping step 'DRC'…
Skipping step 'Design Rule Check (KLayout)'…
Skipping step 'Magic DRC Checker'…
Skipping step 'KLayout DRC Checker'…
Skipping step 'SPICE Extraction'…
Skipping step 'Illegal Overlap Checker'…
Skipping step 'LVS'…
Skipping step 'LVS Error Checker'…
Saving final views to '/home/hosni/caravel-3/caravel_mgmt_soc_litex/openlane/mgmt_core_wrapper/runs/NEW_4/final'…
Flow complete.
Starting…
Skipping step 'Generate JSON Header'…
Skipping step 'Synthesis'…
Skipping step 'Check SDC Files'…
Skipping step 'Floorplan Init'…
Skipping step 'Set Power Connections'…
Skipping step 'Manual Macro Placement'…
Skipping step 'Tap/Decap Insertion'…
Skipping step 'I/O Placement'…
Skipping step 'Custom I/O Placement'…
Skipping step 'Global Placement'…
Skipping step 'Add PDN obstructions'…
Skipping step 'Generate PDN'…
Skipping step 'Repair Design (Post-Global Placement)'…
Skipping step 'Detailed Placement'…
Skipping step 'Clock Tree Synthesis'…
Skipping step 'Clock Tree Synthesis'…
Skipping step 'Resizer Timing Optimizations (Post-Clock Tree Synthesis)'…
Skipping step 'Resizer Timing Optimizations (Post-Clock Tree Synthesis)'…
Skipping step 'Diodes on Ports'…
Skipping step 'Heuristic Diode Insertion'…
Skipping step 'Detailed Placement'…
Skipping step 'Global Routing'…
Skipping step 'Repair Design (Post-Global Routing)'…
Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…
Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…
Skipping step 'Antenna Repair'…
Skipping step 'Detailed Placement'…
Skipping step 'Detailed Routing'…
Skipping step 'Routing DRC Checker'…
Skipping step 'Report Disconnected Pins'…
Skipping step 'Report Wire Length'…
Skipping step 'Check Antennas'…
Skipping step 'Wire Length Threshold Checker'…
Skipping step 'Fill Insertion'…
Skipping step 'Parasitics (RC) Extraction'…
Skipping step 'STA (Post-PnR)'…
Running 'OpenROAD.STAPostPNR-1'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/37-openroad-stapostpnr-1/openroad-stapostpnr-1.log)
Finished STA for the nom_ff_n40C_1v95 timing corner.
Finished STA for the min_ss_100C_1v60 timing corner.
Finished STA for the nom_ss_100C_1v60 timing corner.
Finished STA for the min_tt_025C_1v80 timing corner.
Finished STA for the nom_tt_025C_1v80 timing corner.
Finished STA for the max_ff_n40C_1v95 timing corner.
Finished STA for the min_ff_n40C_1v95 timing corner.
Finished STA for the max_tt_025C_1v80 timing corner.
Finished STA for the max_ss_100C_1v60 timing corner.
Running 'OpenROAD.IRDropReport'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/38-openroad-irdropreport/openroad-irdropreport.log)
VSRC_LOC_FILES was not given a value, which may make the results of IR drop analysis inaccurate. If you are not integrating a top-level chip for manufacture, you may ignore this warning, otherwise, see the documentation for VSRC_LOC_FILES.
[INFO PSM-0022] Using 1.800V for VPWR
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[INFO PSM-0031] Number of PDN nodes on net VPWR = 33605.
[INFO PSM-0064] Number of voltage sources = 3178.
[INFO PSM-0040] All PDN stripes on net VPWR are connected.
########## IR report #################
Corner: nom_tt_025C_1v80
Worstcase voltage: 1.80e+00 V
Average IR drop  : 3.46e-07 V
Worstcase IR drop: 2.54e-05 V
######################################
[INFO PSM-0022] Using 0.000V for VGND
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[INFO PSM-0031] Number of PDN nodes on net VGND = 34190.
[INFO PSM-0064] Number of voltage sources = 3180.
[INFO PSM-0040] All PDN stripes on net VGND are connected.
########## IR report #################
Corner: nom_tt_025C_1v80
Worstcase voltage: 2.87e-05 V
Average IR drop  : 3.36e-07 V
Worstcase IR drop: 2.87e-05 V
######################################

Running 'Magic.StreamOut'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/39-magic-streamout/magic-streamout.log)
Running 'KLayout.StreamOut'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/40-klayout-streamout/klayout-streamout.log)
Running 'Magic.WriteLEF'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/41-magic-writelef/magic-writelef.log)
Running 'KLayout.XOR'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/42-klayout-xor/klayout-xor.log)
Running XOR with 20 threads…
Running 'Checker.XOR'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/43-checker-xor/checker-xor.log)
Check for XOR differences clear.
Running 'Magic.DRC'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/44-magic-drc/magic-drc.log)
Running 'KLayout.DRC'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/45-klayout-drc/klayout-drc.log)
Running KLayout DRC with 20 threads…
Running 'Checker.MagicDRC'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/46-checker-magicdrc/checker-magicdrc.log)
Check for Magic DRC errors clear.
Running 'Checker.KLayoutDRC'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/47-checker-klayoutdrc/checker-klayoutdrc.log)
Check for KLayout DRC errors clear.
Running 'Magic.SpiceExtraction'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/48-magic-spiceextraction/magic-spiceextraction.log)
Running 'Checker.IllegalOverlap'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/49-checker-illegaloverlap/checker-illegaloverlap.log)
Check for Magic Illegal Overlap errors clear.
Running 'Netgen.LVS'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/50-netgen-lvs/netgen-lvs.log)
Running 'Checker.LVS'… (Log: ./openlane/mgmt_core_wrapper/runs/NEW_4/51-checker-lvs/checker-lvs.log)
Check for LVS errors clear.
Saving final views to '/home/hosni/caravel-3/caravel_mgmt_soc_litex/openlane/mgmt_core_wrapper/runs/NEW_4/final'…
Flow complete.
