# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../xup_and_test.srcs/sources_1/ipshared/xilinx.com/xup_and2_v1_0/f79cde5a/xup_and2.v"
verilog xil_defaultlib  "../../../xup_and_test.srcs/sources_1/bd/system/ip/system_xup_and2_0_0/sim/system_xup_and2_0_0.v"
verilog xil_defaultlib  "../../../xup_and_test.srcs/sources_1/ipshared/xilinx.com/xup_and_vector_v1_0/de6250be/xup_and_vector.v"
verilog xil_defaultlib  "../../../xup_and_test.srcs/sources_1/bd/system/ip/system_xup_and_vector_0_0/sim/system_xup_and_vector_0_0.v"
verilog xil_defaultlib  "../../../xup_and_test.srcs/sources_1/bd/system/hdl/system.v"
verilog xil_defaultlib  "../../../xup_and_test.srcs/sources_1/bd/system/hdl/system_wrapper.v"
verilog xil_defaultlib  "../../../xup_and_test.srcs/sim_1/imports/sources/xup_and_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
