
5. Printing statistics.

=== $paramod$1c3fdfe2d333ed20f55eaf718322df2929f97cc7\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0 ===

   Number of wires:                101
   Number of wire bits:            365
   Number of public wires:          51
   Number of public wire bits:     281
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            3
     $and                            4
     $eq                             1
     $logic_and                     11
     $logic_not                      8
     $logic_or                       1
     $mux                           34
     $not                            1
     $reduce_bool                    4
     $reduce_or                      1
     $sdff                           2
     $sdffe                          9
     $sub                            1
     td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore      2

=== $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 ===

   Number of wires:                 27
   Number of wire bits:            139
   Number of public wires:          21
   Number of public wire bits:     133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dff                            2
     $dffe                           3
     $eq                             6
     $mux                            1
     $pmux                           1
     td_fused_top_ap_hcmp_0_no_dsp_16      1

=== $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1 ===

   Number of wires:                 10
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            2
     $dffe                           2
     $mux                            1
     td_fused_top_ap_hmul_3_max_dsp_16      1

=== $paramod$497f543945545dd539bb8d7e20364c59453413a8\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0 ===

   Number of wires:                101
   Number of wire bits:            373
   Number of public wires:          51
   Number of public wire bits:     289
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            3
     $and                            4
     $eq                             1
     $logic_and                     11
     $logic_not                      8
     $logic_or                       1
     $mux                           34
     $not                            1
     $reduce_bool                    4
     $reduce_or                      1
     $sdff                           2
     $sdffe                          9
     $sub                            1
     td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore      2

=== $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1 ===

   Number of wires:                 24
   Number of wire bits:            384
   Number of public wires:          24
   Number of public wire bits:     384
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            2
     $dffe                           2
     $mux                            1
     td_fused_top_ap_hadd_6_full_dsp_16      1

=== $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1 ===

   Number of wires:                 10
   Number of wire bits:            132
   Number of public wires:          10
   Number of public wire bits:     132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec ===

   Number of wires:                 55
   Number of wire bits:            138
   Number of public wires:          28
   Number of public wire bits:     107
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            3
     $and                            4
     $eq                             1
     $logic_and                      7
     $logic_not                      4
     $logic_or                       1
     $mux                            6
     $reduce_bool                    2
     $reduce_or                      1
     $sdffe                          5
     $sub                            1
     td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore      1

=== $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0 ===

   Number of wires:                101
   Number of wire bits:            381
   Number of public wires:          51
   Number of public wire bits:     297
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            3
     $and                            4
     $eq                             1
     $logic_and                     11
     $logic_not                      8
     $logic_or                       1
     $mux                           34
     $not                            1
     $reduce_bool                    4
     $reduce_or                      1
     $sdff                           2
     $sdffe                          9
     $sub                            1
     td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore      2

=== $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            2
     $dffe                           2
     $mux                            1
     td_fused_top_ap_hadd_6_full_dsp_16      1

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                            9
     FPAddSub_AlignModule            1
     FPAddSub_AlignShift1            1
     FPAddSub_AlignShift2            1
     FPAddSub_ExceptionModule        1
     FPAddSub_ExecutionModule        1
     FPAddSub_NormalizeModule        1
     FPAddSub_NormalizeShift1        1
     FPAddSub_NormalizeShift2        1
     FPAddSub_PrealignModule         1
     FPAddSub_RoundModule            1

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                             1
     $mux                            4

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             3
     $logic_not                      1
     $mux                            1
     $pmux                          11
     $reduce_or                      2

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             3
     $logic_not                      1
     $pmux                          11
     $reduce_or                      2

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     1
     $reduce_or                      2

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            1
     $mux                            2
     $sub                            1
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           14

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                             6
     $logic_not                      2
     $pmux                           8
     $reduce_or                      4

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            1
     $logic_not                      1
     $mux                            1
     $reduce_or                      2
     $sub                            1

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                            4
     $and                            4
     $logic_not                      2
     $not                            2
     $or                             3
     $reduce_and                     2
     $reduce_or                      2

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            2
     $and                            7
     $mux                            4
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                            5
     FPMult_ExecuteModule            1
     FPMult_NormalizeModule          1
     FPMult_PrepModule               1
     FPMult_RoundModule              1

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                            2
     $and                            1
     $mux                            1
     $or                             1
     $reduce_or                      1
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                            2

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                            1
     $or                             3
     $reduce_and                     2
     $reduce_or                      3

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== td_fused_top_Block_entry_proc_proc ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                            4
     $not                            1
     $or                             1
     $reduce_or                      1
     $sdff                           2

=== td_fused_top_Block_entry_proc_proc491 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                            4
     $not                            1
     $or                             1
     $reduce_or                      1
     $sdff                           2

=== td_fused_top_Block_entry_proc_proc492 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                            4
     $not                            1
     $or                             1
     $reduce_or                      1
     $sdff                           2

=== td_fused_top_Block_entry_proc_proc493 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                            4
     $not                            1
     $or                             1
     $reduce_or                      1
     $sdff                           2

=== td_fused_top_ap_hadd_6_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           3
     FPAddSub                        1

=== td_fused_top_ap_hcmp_0_no_dsp_16 ===

   Number of wires:                 10
   Number of wire bits:             84
   Number of public wires:          10
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $not                            1
     FPAddSub                        1

=== td_fused_top_ap_hmul_3_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           3
     FPMult_16                       1

=== td_fused_top_dataflow_in_loop_TOP_LOOP16 ===

   Number of wires:               1057
   Number of wire bits:           4628
   Number of public wires:         828
   Number of public wire bits:    4399
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                423
     $and                          190
     $not                           79
     $or                            32
     $paramod$1c3fdfe2d333ed20f55eaf718322df2929f97cc7\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0      4
     $paramod$497f543945545dd539bb8d7e20364c59453413a8\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0      4
     $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec      5
     $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0      4
     $reduce_or                      9
     $sdff                          32
     td_fused_top_Block_entry_proc_proc      1
     td_fused_top_Block_entry_proc_proc491      1
     td_fused_top_Block_entry_proc_proc492      1
     td_fused_top_Block_entry_proc_proc493      1
     td_fused_top_fifo_w14_d10_S      1
     td_fused_top_fifo_w16_d2_S     30
     td_fused_top_fifo_w1_d10_S      2
     td_fused_top_fifo_w2_d2_S       1
     td_fused_top_fifo_w4_d2_S       1
     td_fused_top_fifo_w4_d9_S       1
     td_fused_top_fifo_w7_d10_S      1
     td_fused_top_start_for_tdf1_readFilters18_U0      1
     td_fused_top_tdf1_accum_1       4
     td_fused_top_tdf1_accum_2       4
     td_fused_top_tdf1_accum_3       1
     td_fused_top_tdf1_accum_3_1      1
     td_fused_top_tdf1_accum_3_2      1
     td_fused_top_tdf1_accum_3_3      1
     td_fused_top_tdf1_accum_4       1
     td_fused_top_tdf1_accum_4_1      1
     td_fused_top_tdf1_accum_4_2      1
     td_fused_top_tdf1_accum_4_3      1
     td_fused_top_tdf1_adjust        1
     td_fused_top_tdf1_dot_product      1
     td_fused_top_tdf1_get_next_ijk      1
     td_fused_top_tdf1_poolOutputs      1
     td_fused_top_tdf1_readFilters18      1
     td_fused_top_tdf1_readInputs19      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             61
   Number of public wires:          10
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            164
   Number of public wires:           9
   Number of public wire bits:      60
   Number of memories:               1
   Number of memory bits:          224
   Number of processes:              0
   Number of cells:                 11
     $dffe                           2
     $memrd                          2
     $memwr_v2                       1
     $mux                            6

=== td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             59
   Number of public wires:          10
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            160
   Number of public wires:           9
   Number of public wire bits:      58
   Number of memories:               1
   Number of memory bits:          112
   Number of processes:              0
   Number of cells:                 11
     $dffe                           2
     $memrd                          2
     $memwr_v2                       1
     $mux                            6

=== td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore ===

   Number of wires:                 12
   Number of wire bits:             82
   Number of public wires:          12
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            265
   Number of public wires:          11
   Number of public wire bits:      81
   Number of memories:               1
   Number of memory bits:          864
   Number of processes:              0
   Number of cells:                 18
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                           12

=== td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             63
   Number of public wires:          10
   Number of public wire bits:      63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            168
   Number of public wires:           9
   Number of public wire bits:      62
   Number of memories:               1
   Number of memory bits:          432
   Number of processes:              0
   Number of cells:                 11
     $dffe                           2
     $memrd                          2
     $memwr_v2                       1
     $mux                            6

=== td_fused_top_fifo_w14_d10_S ===

   Number of wires:                 46
   Number of wire bits:            183
   Number of public wires:          17
   Number of public wire bits:      76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            1
     $and                            6
     $eq                             3
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w14_d10_S_shiftReg      1

=== td_fused_top_fifo_w14_d10_S_shiftReg ===

   Number of wires:                 24
   Number of wire bits:            183
   Number of public wires:          15
   Number of public wire bits:     174
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $dffe                          10
     $eq                             8
     $logic_not                      1
     $pmux                           1

=== td_fused_top_fifo_w16_d2_S ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            1
     $and                            6
     $eq                             2
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w16_d2_S_shiftReg      1

=== td_fused_top_fifo_w16_d2_S_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_fifo_w1_d10_S ===

   Number of wires:                 46
   Number of wire bits:            131
   Number of public wires:          17
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            1
     $and                            6
     $eq                             3
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w1_d10_S_shiftReg      1

=== td_fused_top_fifo_w1_d10_S_shiftReg ===

   Number of wires:                 24
   Number of wire bits:             27
   Number of public wires:          15
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $dffe                          10
     $eq                             8
     $logic_not                      1
     $pmux                           1

=== td_fused_top_fifo_w2_d2_S ===

   Number of wires:                 45
   Number of wire bits:            116
   Number of public wires:          17
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            1
     $and                            6
     $eq                             2
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w2_d2_S_shiftReg      1

=== td_fused_top_fifo_w2_d2_S_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             12
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_fifo_w4_d2_S ===

   Number of wires:                 45
   Number of wire bits:            124
   Number of public wires:          17
   Number of public wire bits:      30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            1
     $and                            6
     $eq                             2
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w4_d2_S_shiftReg      1

=== td_fused_top_fifo_w4_d2_S_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             20
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_fifo_w4_d9_S ===

   Number of wires:                 46
   Number of wire bits:            143
   Number of public wires:          17
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            1
     $and                            6
     $eq                             3
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w4_d9_S_shiftReg      1

=== td_fused_top_fifo_w4_d9_S_shiftReg ===

   Number of wires:                 22
   Number of wire bits:             58
   Number of public wires:          14
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $dffe                           9
     $eq                             7
     $logic_not                      1
     $pmux                           1

=== td_fused_top_fifo_w7_d10_S ===

   Number of wires:                 46
   Number of wire bits:            155
   Number of public wires:          17
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            1
     $and                            6
     $eq                             3
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w7_d10_S_shiftReg      1

=== td_fused_top_fifo_w7_d10_S_shiftReg ===

   Number of wires:                 24
   Number of wire bits:             99
   Number of public wires:          15
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $dffe                          10
     $eq                             8
     $logic_not                      1
     $pmux                           1

=== td_fused_top_start_for_tdf1_readFilters18_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            1
     $and                            6
     $eq                             2
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_start_for_tdf1_readFilters18_U0_shiftReg      1

=== td_fused_top_start_for_tdf1_readFilters18_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_tdf1_accum_1 ===

   Number of wires:                119
   Number of wire bits:            481
   Number of public wires:          85
   Number of public wire bits:     441
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 87
     $add                            1
     $and                           12
     $dff                           16
     $dffe                           7
     $eq                             4
     $lt                             1
     $mux                           14
     $not                           10
     $or                             3
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux                           1
     $reduce_or                      2
     $sdff                          13
     $sdffce                         1
     $sdffe                          1

=== td_fused_top_tdf1_accum_2 ===

   Number of wires:                114
   Number of wire bits:            458
   Number of public wires:          83
   Number of public wire bits:     421
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            1
     $and                           11
     $dff                           16
     $dffe                           7
     $eq                             4
     $mux                           13
     $not                            9
     $or                             3
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux                           1
     $reduce_or                      2
     $sdff                          13
     $sdffe                          1

=== td_fused_top_tdf1_accum_3 ===

   Number of wires:                132
   Number of wire bits:            503
   Number of public wires:          92
   Number of public wire bits:     455
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $add                            1
     $and                           11
     $dff                           16
     $dffe                          12
     $eq                             7
     $logic_not                      1
     $mux                           16
     $not                            9
     $or                             2
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux                           1
     $reduce_and                     4
     $reduce_bool                    1
     $reduce_or                      2
     $sdff                          12
     $sdffce                         1
     $sdffe                          1

=== td_fused_top_tdf1_accum_3_1 ===

   Number of wires:                132
   Number of wire bits:            503
   Number of public wires:          92
   Number of public wire bits:     455
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $add                            1
     $and                           11
     $dff                           16
     $dffe                          12
     $eq                             7
     $logic_not                      1
     $mux                           16
     $not                            9
     $or                             2
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux                           1
     $reduce_and                     4
     $reduce_bool                    1
     $reduce_or                      2
     $sdff                          12
     $sdffce                         1
     $sdffe                          1

=== td_fused_top_tdf1_accum_3_2 ===

   Number of wires:                132
   Number of wire bits:            503
   Number of public wires:          92
   Number of public wire bits:     455
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $add                            1
     $and                           11
     $dff                           16
     $dffe                          12
     $eq                             7
     $logic_not                      1
     $mux                           16
     $not                            9
     $or                             2
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux                           1
     $reduce_and                     4
     $reduce_bool                    1
     $reduce_or                      2
     $sdff                          12
     $sdffce                         1
     $sdffe                          1

=== td_fused_top_tdf1_accum_3_3 ===

   Number of wires:                132
   Number of wire bits:            503
   Number of public wires:          92
   Number of public wire bits:     455
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $add                            1
     $and                           11
     $dff                           16
     $dffe                          12
     $eq                             7
     $logic_not                      1
     $mux                           16
     $not                            9
     $or                             2
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux                           1
     $reduce_and                     4
     $reduce_bool                    1
     $reduce_or                      2
     $sdff                          12
     $sdffce                         1
     $sdffe                          1

=== td_fused_top_tdf1_accum_4 ===

   Number of wires:                 68
   Number of wire bits:            323
   Number of public wires:          36
   Number of public wire bits:     246
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $and                            3
     $dffe                           2
     $eq                            16
     $mux                           11
     $not                            2
     $or                             8
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      2
     $pmux                           1
     $reduce_or                      1
     $sdff                           3

=== td_fused_top_tdf1_accum_4_1 ===

   Number of wires:                 68
   Number of wire bits:            323
   Number of public wires:          36
   Number of public wire bits:     246
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $and                            3
     $dffe                           2
     $eq                            16
     $mux                           11
     $not                            2
     $or                             8
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      2
     $pmux                           1
     $reduce_or                      1
     $sdff                           3

=== td_fused_top_tdf1_accum_4_2 ===

   Number of wires:                 68
   Number of wire bits:            323
   Number of public wires:          36
   Number of public wire bits:     246
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $and                            3
     $dffe                           2
     $eq                            16
     $mux                           11
     $not                            2
     $or                             8
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      2
     $pmux                           1
     $reduce_or                      1
     $sdff                           3

=== td_fused_top_tdf1_accum_4_3 ===

   Number of wires:                 68
   Number of wire bits:            323
   Number of public wires:          36
   Number of public wire bits:     246
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $and                            3
     $dffe                           2
     $eq                            16
     $mux                           11
     $not                            2
     $or                             8
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      2
     $pmux                           1
     $reduce_or                      1
     $sdff                           3

=== td_fused_top_tdf1_adjust ===

   Number of wires:                219
   Number of wire bits:           1102
   Number of public wires:         178
   Number of public wire bits:    1053
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                161
     $add                            1
     $and                            9
     $dff                           59
     $dffe                          17
     $eq                             6
     $logic_not                      1
     $mux                           17
     $not                           11
     $or                             3
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      1
     $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      1
     $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux                           1
     $reduce_and                     4
     $reduce_bool                    1
     $reduce_or                      2
     $sdff                          24
     $sdffe                          1

=== td_fused_top_tdf1_dot_product ===

   Number of wires:                211
   Number of wire bits:            947
   Number of public wires:         165
   Number of public wire bits:     877
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                142
     $add                           10
     $and                           14
     $dff                           12
     $dffe                          27
     $eq                             6
     $mux                           32
     $not                           11
     $or                             3
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      4
     $pmux                           1
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                          10
     $sdffe                          1
     $sub                            7

=== td_fused_top_tdf1_get_next_ijk ===

   Number of wires:                111
   Number of wire bits:            379
   Number of public wires:          72
   Number of public wire bits:     340
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            9
     $and                           14
     $eq                             7
     $logic_not                      1
     $mux                           15
     $not                           14
     $or                             9
     $reduce_bool                    1
     $reduce_or                      3
     $sdff                           1
     $sdffce                         7
     $sdffe                          1

=== td_fused_top_tdf1_poolOutputs ===

   Number of wires:                109
   Number of wire bits:            447
   Number of public wires:          70
   Number of public wire bits:     396
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     $and                            9
     $dffe                           8
     $eq                             4
     $mux                           11
     $not                           11
     $or                            10
     $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1      4
     $pmux                           1
     $reduce_and                     4
     $reduce_bool                    1
     $reduce_or                      1
     $sdff                           2
     $sdffe                          1
     td_fused_top_tdf1_writeOutputs_aligned      1

=== td_fused_top_tdf1_readFilters18 ===

   Number of wires:                182
   Number of wire bits:           1036
   Number of public wires:         130
   Number of public wire bits:     960
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                117
     $add                           10
     $and                           17
     $dff                            1
     $dffe                          15
     $eq                             6
     $mux                           31
     $not                           12
     $or                             4
     $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1      4
     $pmux                           1
     $reduce_bool                    3
     $reduce_or                      2
     $sdff                           5
     $sdffe                          1
     $sub                            5

=== td_fused_top_tdf1_readInputs19 ===

   Number of wires:                269
   Number of wire bits:           2051
   Number of public wires:         209
   Number of public wire bits:    1967
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                202
     $add                           24
     $and                           20
     $dff                           15
     $dffe                          32
     $eq                             6
     $gt                             6
     $mux                           52
     $not                           13
     $or                            10
     $pmux                           1
     $reduce_bool                    3
     $reduce_or                      2
     $sdff                           6
     $sdffe                          1
     $shr                            2
     $sub                            8
     $xor                            1

=== td_fused_top_tdf1_writeOutputs_aligned ===

   Number of wires:                 45
   Number of wire bits:            501
   Number of public wires:          38
   Number of public wire bits:     493
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $add                            2
     $and                            2
     $dffe                           1
     $eq                             2
     $mux                            4
     $not                            1
     $or                             1
     $pmux                           1
     $sdff                           1
     $sub                            1

=== design hierarchy ===

   td_fused_top_dataflow_in_loop_TOP_LOOP16      1
     $paramod$1c3fdfe2d333ed20f55eaf718322df2929f97cc7\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0      4
       td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore      2
         td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram      1
     $paramod$497f543945545dd539bb8d7e20364c59453413a8\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0      4
       td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore      2
         td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram      1
     $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec      5
       td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore      1
         td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram      1
     $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0      4
       td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore      2
         td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram      1
     td_fused_top_Block_entry_proc_proc      1
     td_fused_top_Block_entry_proc_proc491      1
     td_fused_top_Block_entry_proc_proc492      1
     td_fused_top_Block_entry_proc_proc493      1
     td_fused_top_fifo_w14_d10_S      1
       td_fused_top_fifo_w14_d10_S_shiftReg      1
     td_fused_top_fifo_w16_d2_S     30
       td_fused_top_fifo_w16_d2_S_shiftReg      1
     td_fused_top_fifo_w1_d10_S      2
       td_fused_top_fifo_w1_d10_S_shiftReg      1
     td_fused_top_fifo_w2_d2_S       1
       td_fused_top_fifo_w2_d2_S_shiftReg      1
     td_fused_top_fifo_w4_d2_S       1
       td_fused_top_fifo_w4_d2_S_shiftReg      1
     td_fused_top_fifo_w4_d9_S       1
       td_fused_top_fifo_w4_d9_S_shiftReg      1
     td_fused_top_fifo_w7_d10_S      1
       td_fused_top_fifo_w7_d10_S_shiftReg      1
     td_fused_top_start_for_tdf1_readFilters18_U0      1
       td_fused_top_start_for_tdf1_readFilters18_U0_shiftReg      1
     td_fused_top_tdf1_accum_1       4
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
         td_fused_top_ap_hadd_6_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf1_accum_2       4
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
         td_fused_top_ap_hadd_6_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf1_accum_3       1
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
         td_fused_top_ap_hadd_6_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf1_accum_3_1      1
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
         td_fused_top_ap_hadd_6_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf1_accum_3_2      1
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
         td_fused_top_ap_hadd_6_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf1_accum_3_3      1
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
         td_fused_top_ap_hadd_6_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf1_accum_4       1
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      2
         td_fused_top_ap_hadd_6_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf1_accum_4_1      1
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      2
         td_fused_top_ap_hadd_6_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf1_accum_4_2      1
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      2
         td_fused_top_ap_hadd_6_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf1_accum_4_3      1
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      2
         td_fused_top_ap_hadd_6_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf1_adjust        1
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      1
         td_fused_top_ap_hmul_3_max_dsp_16      1
           FPMult_16                 1
             FPMult_ExecuteModule      1
             FPMult_NormalizeModule      1
             FPMult_PrepModule       1
             FPMult_RoundModule      1
       $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      1
         td_fused_top_ap_hadd_6_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
       $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      1
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
         td_fused_top_ap_hadd_6_full_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
     td_fused_top_tdf1_dot_product      1
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      4
         td_fused_top_ap_hmul_3_max_dsp_16      1
           FPMult_16                 1
             FPMult_ExecuteModule      1
             FPMult_NormalizeModule      1
             FPMult_PrepModule       1
             FPMult_RoundModule      1
     td_fused_top_tdf1_get_next_ijk      1
     td_fused_top_tdf1_poolOutputs      1
       $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1      4
         td_fused_top_ap_hcmp_0_no_dsp_16      1
           FPAddSub                  1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
       td_fused_top_tdf1_writeOutputs_aligned      1
     td_fused_top_tdf1_readFilters18      1
       $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1      4
     td_fused_top_tdf1_readInputs19      1

   Number of wires:              15782
   Number of wire bits:          97300
   Number of public wires:       10396
   Number of public wire bits:   77224
   Number of memories:              29
   Number of memory bits:        10464
   Number of processes:              0
   Number of cells:               9744
     $add                          375
     $and                         1134
     $dff                          341
     $dffe                         532
     $eq                           634
     $gt                             6
     $logic_and                    243
     $logic_not                    459
     $logic_or                      17
     $lt                            30
     $memrd                         58
     $memwr_v2                      34
     $mul                            5
     $mux                         2265
     $ne                            38
     $not                          557
     $or                           574
     $pmux                         844
     $reduce_and                   188
     $reduce_bool                  111
     $reduce_or                    492
     $sdff                         277
     $sdffce                        15
     $sdffe                        265
     $shr                            2
     $sub                          138
     $xor                          110

