$date
	Thu Nov  6 15:28:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module t_ShiftAddMultiplier $end
$var wire 8 ! product [7:0] $end
$var wire 1 " done $end
$var reg 1 # clk $end
$var reg 4 $ mcand [3:0] $end
$var reg 4 % mplier [3:0] $end
$var reg 1 & rst_n $end
$var reg 1 ' st $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 4 ( mcand_i [3:0] $end
$var wire 4 ) mplier_i [3:0] $end
$var wire 1 & rst_n $end
$var wire 1 ' st $end
$var wire 1 * sh $end
$var wire 8 + product_o [7:0] $end
$var wire 1 , load $end
$var wire 1 " done $end
$var wire 1 - ad $end
$var wire 1 . M $end
$scope module u1 $end
$var wire 1 # clk $end
$var wire 1 , load_o $end
$var wire 1 & rst_n $end
$var wire 1 * sh_o $end
$var wire 1 ' st $end
$var wire 1 . M_i $end
$var wire 1 / K $end
$var parameter 32 0 S0 $end
$var parameter 32 1 S1 $end
$var parameter 32 2 S2 $end
$var parameter 32 3 S3 $end
$var reg 1 - ad_o $end
$var reg 1 " done $end
$var reg 1 4 load $end
$var reg 2 5 next_state [1:0] $end
$var reg 1 6 sh $end
$var reg 2 7 state [1:0] $end
$scope module u1 $end
$var wire 1 # clk $end
$var wire 1 4 load_i $end
$var wire 1 & rst_n $end
$var wire 1 6 sh_i $end
$var wire 1 ' st $end
$var reg 1 / K_o $end
$var reg 2 8 Q [1:0] $end
$upscope $end
$upscope $end
$scope module u3 $end
$var wire 1 - ad_i $end
$var wire 1 # clk $end
$var wire 1 , load_i $end
$var wire 4 9 mcand_i [3:0] $end
$var wire 4 : mplier_i [3:0] $end
$var wire 1 & rst_n $end
$var wire 1 * sh_i $end
$var wire 8 ; product_o [7:0] $end
$var wire 1 . M_o $end
$var reg 9 < acc [8:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 3
b10 2
b1 1
b0 0
$end
#0
$dumpvars
bx <
bx ;
b1011 :
b111 9
bx 8
bx 7
x6
bx 5
04
x/
x.
x-
0,
bx +
x*
b1011 )
b111 (
0'
1&
b1011 %
b111 $
0#
x"
bx !
$end
#2000
0/
0"
0-
0*
06
b0 5
0.
b0 !
b0 +
b0 ;
b0 8
b0 7
b0 <
0&
#5000
0#
#10000
1#
#12000
1&
#14000
b1 5
1,
14
1'
#15000
0#
#20000
1-
0,
04
b10 5
1.
b1011 !
b1011 +
b1011 ;
b1 7
b1011 <
1#
#22000
0'
#25000
0#
#30000
b1111011 !
b1111011 +
b1111011 ;
0-
1*
16
b1 5
b1111011 <
b10 7
1#
#35000
0#
#40000
0*
06
1-
b10 5
b111101 !
b111101 +
b111101 ;
b1 8
b1 7
b111101 <
1#
#45000
0#
#50000
b10101101 !
b10101101 +
b10101101 ;
0-
1*
16
b1 5
b10101101 <
b10 7
1#
#55000
0#
#60000
1*
16
0.
b1010110 !
b1010110 +
b1010110 ;
b10 8
b1 7
b1010110 <
1#
#65000
0#
#70000
1-
0*
06
b10 5
1.
b101011 !
b101011 +
b101011 ;
0/
b101011 <
b11 8
1#
#75000
0#
#80000
1/
1*
16
0-
b11 5
b10011011 !
b10011011 +
b10011011 ;
b10 7
b10011011 <
1#
#85000
0#
#90000
b1001101 !
b1001101 +
b1001101 ;
1"
0*
06
b0 5
0/
b1001101 <
b11 7
b0 8
1#
#95000
0#
#100000
0"
b0 7
1#
#105000
0#
#110000
1#
